{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646952117701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646952117702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 18:41:57 2022 " "Processing started: Thu Mar 10 18:41:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646952117702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952117702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_mips_8_bits -c processador_mips_8_bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_mips_8_bits -c processador_mips_8_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952117702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646952118128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646952118128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_mips_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_mips_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_mips_8_bits-Main " "Found design unit 1: processador_mips_8_bits-Main" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132033 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_mips_8_bits " "Found entity 1: processador_mips_8_bits" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-Main " "Found design unit 1: banco_regs-Main" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132035 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Main " "Found design unit 1: controlador-Main" {  } { { "controlador.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132036 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrucoes-Main " "Found design unit 1: instrucoes-Main" {  } { { "instrucoes.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/instrucoes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132036 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrucoes " "Found entity 1: instrucoes" {  } { { "instrucoes.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/instrucoes.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_data-Main " "Found design unit 1: memory_data-Main" {  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132037 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_data " "Found entity 1: memory_data" {  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1x2-Main " "Found design unit 1: mult1x2-Main" {  } { { "mult1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/mult1x2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132038 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1x2 " "Found entity 1: mult1x2" {  } { { "mult1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/mult1x2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1x4-Main " "Found design unit 1: mult1x4-Main" {  } { { "mult1x4.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/mult1x4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132038 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1x4 " "Found entity 1: mult1x4" {  } { { "mult1x4.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/mult1x4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Main " "Found design unit 1: ULA-Main" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-main " "Found design unit 1: PC-main" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132040 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646952132040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_mips_8_bits " "Elaborating entity \"processador_mips_8_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646952132105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:p_c " "Elaborating entity \"PC\" for hierarchy \"PC:p_c\"" {  } { { "processador_mips_8_bits.vhd" "p_c" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132109 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_aux PC.vhd(31) " "VHDL Process Statement warning at PC.vhd(31): signal \"indice_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646952132110 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_aux PC.vhd(36) " "VHDL Process Statement warning at PC.vhd(36): signal \"indice_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646952132110 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beq PC.vhd(36) " "VHDL Process Statement warning at PC.vhd(36): signal \"beq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646952132110 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_aux PC.vhd(39) " "VHDL Process Statement warning at PC.vhd(39): signal \"indice_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646952132110 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_valor PC.vhd(39) " "VHDL Process Statement warning at PC.vhd(39): signal \"loop_valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646952132110 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indice_aux PC.vhd(24) " "VHDL Process Statement warning at PC.vhd(24): inferring latch(es) for signal or variable \"indice_aux\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[0\] PC.vhd(24) " "Inferred latch for \"indice_aux\[0\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[1\] PC.vhd(24) " "Inferred latch for \"indice_aux\[1\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[2\] PC.vhd(24) " "Inferred latch for \"indice_aux\[2\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[3\] PC.vhd(24) " "Inferred latch for \"indice_aux\[3\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[4\] PC.vhd(24) " "Inferred latch for \"indice_aux\[4\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[5\] PC.vhd(24) " "Inferred latch for \"indice_aux\[5\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[6\] PC.vhd(24) " "Inferred latch for \"indice_aux\[6\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[7\] PC.vhd(24) " "Inferred latch for \"indice_aux\[7\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132111 "|processador_mips_8_bits|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes instrucoes:banco_de_instrucao " "Elaborating entity \"instrucoes\" for hierarchy \"instrucoes:banco_de_instrucao\"" {  } { { "processador_mips_8_bits.vhd" "banco_de_instrucao" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132113 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "fila_de_execucao\[8..16\] instrucoes.vhd(18) " "Using initial value X (don't care) for net \"fila_de_execucao\[8..16\]\" at instrucoes.vhd(18)" {  } { { "instrucoes.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/instrucoes.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132114 "|processador_mips_8_bits|instrucoes:banco_de_instrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs banco_regs:banco_de_registradores " "Elaborating entity \"banco_regs\" for hierarchy \"banco_regs:banco_de_registradores\"" {  } { { "processador_mips_8_bits.vhd" "banco_de_registradores" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132115 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_array banco_regs.vhdl(32) " "VHDL Process Statement warning at banco_regs.vhdl(32): inferring latch(es) for signal or variable \"reg_array\", which holds its previous value in one or more paths through the process" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646952132116 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132116 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132116 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132116 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132116 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132117 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132118 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1x2 mult1x2:multiplexador1x2 " "Elaborating entity \"mult1x2\" for hierarchy \"mult1x2:multiplexador1x2\"" {  } { { "processador_mips_8_bits.vhd" "multiplexador1x2" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unidade_de_logica_aritimetica " "Elaborating entity \"ULA\" for hierarchy \"ULA:unidade_de_logica_aritimetica\"" {  } { { "processador_mips_8_bits.vhd" "unidade_de_logica_aritimetica" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132121 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_result ula.vhd(18) " "VHDL Process Statement warning at ula.vhd(18): inferring latch(es) for signal or variable \"alu_result\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ula.vhd(18) " "VHDL Process Statement warning at ula.vhd(18): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[0\] ula.vhd(18) " "Inferred latch for \"zero\[0\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[1\] ula.vhd(18) " "Inferred latch for \"zero\[1\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[0\] ula.vhd(18) " "Inferred latch for \"alu_result\[0\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[1\] ula.vhd(18) " "Inferred latch for \"alu_result\[1\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[2\] ula.vhd(18) " "Inferred latch for \"alu_result\[2\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[3\] ula.vhd(18) " "Inferred latch for \"alu_result\[3\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[4\] ula.vhd(18) " "Inferred latch for \"alu_result\[4\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[5\] ula.vhd(18) " "Inferred latch for \"alu_result\[5\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[6\] ula.vhd(18) " "Inferred latch for \"alu_result\[6\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[7\] ula.vhd(18) " "Inferred latch for \"alu_result\[7\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952132122 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_data memory_data:data_memory " "Elaborating entity \"memory_data\" for hierarchy \"memory_data:data_memory\"" {  } { { "processador_mips_8_bits.vhd" "data_memory" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132123 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr_data memory_data.vhd(22) " "VHDL Process Statement warning at memory_data.vhd(22): signal \"mem_addr_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646952132124 "|processador_mips_8_bits|memory_data:Memory_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1x4 mult1x4:multiplexador1x4 " "Elaborating entity \"mult1x4\" for hierarchy \"mult1x4:multiplexador1x4\"" {  } { { "processador_mips_8_bits.vhd" "multiplexador1x4" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:controle " "Elaborating entity \"controlador\" for hierarchy \"controlador:controle\"" {  } { { "processador_mips_8_bits.vhd" "controle" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952132126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:p_c\|indice_aux\[0\] " "Latch PC:p_c\|indice_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133179 ""}  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:p_c\|indice_aux\[1\] " "Latch PC:p_c\|indice_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133180 ""}  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:p_c\|indice_aux\[2\] " "Latch PC:p_c\|indice_aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133180 ""}  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:p_c\|indice_aux\[3\] " "Latch PC:p_c\|indice_aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133180 ""}  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[0\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133180 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[0\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133180 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[0\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133180 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[0\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133180 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:p_c\|indice_aux\[4\] " "Latch PC:p_c\|indice_aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133181 ""}  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:unidade_de_logica_aritimetica\|zero\[0\] " "Latch ULA:unidade_de_logica_aritimetica\|zero\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133181 ""}  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[1\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133181 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[1\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133181 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[1\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133181 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[1\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133181 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[2\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133181 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[2\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[2\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[2\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[3\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[3\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[3\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[3\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[4\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133182 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[4\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133183 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[4\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133183 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[4\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133183 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[5\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133183 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[5\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133183 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[5\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133183 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[5\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133183 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[6\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133184 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[6\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133184 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[6\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133184 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[6\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133184 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[3\]\[7\] " "Latch banco_regs:banco_de_registradores\|reg_array\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133184 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[2\]\[7\] " "Latch banco_regs:banco_de_registradores\|reg_array\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133184 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[1\]\[7\] " "Latch banco_regs:banco_de_registradores\|reg_array\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "banco_regs:banco_de_registradores\|reg_array\[0\]\[7\] " "Latch banco_regs:banco_de_registradores\|reg_array\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[0\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~0 " "Latch memory_data:data_memory\|ram~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~8 " "Latch memory_data:data_memory\|ram~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~16 " "Latch memory_data:data_memory\|ram~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~24 " "Latch memory_data:data_memory\|ram~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~32 " "Latch memory_data:data_memory\|ram~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~40 " "Latch memory_data:data_memory\|ram~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~48 " "Latch memory_data:data_memory\|ram~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133185 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~56 " "Latch memory_data:data_memory\|ram~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~64 " "Latch memory_data:data_memory\|ram~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~72 " "Latch memory_data:data_memory\|ram~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~80 " "Latch memory_data:data_memory\|ram~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~88 " "Latch memory_data:data_memory\|ram~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~96 " "Latch memory_data:data_memory\|ram~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~104 " "Latch memory_data:data_memory\|ram~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~112 " "Latch memory_data:data_memory\|ram~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~120 " "Latch memory_data:data_memory\|ram~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133186 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~128 " "Latch memory_data:data_memory\|ram~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~136 " "Latch memory_data:data_memory\|ram~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~144 " "Latch memory_data:data_memory\|ram~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~152 " "Latch memory_data:data_memory\|ram~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~160 " "Latch memory_data:data_memory\|ram~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~168 " "Latch memory_data:data_memory\|ram~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~176 " "Latch memory_data:data_memory\|ram~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~184 " "Latch memory_data:data_memory\|ram~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~192 " "Latch memory_data:data_memory\|ram~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133187 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~200 " "Latch memory_data:data_memory\|ram~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~208 " "Latch memory_data:data_memory\|ram~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~216 " "Latch memory_data:data_memory\|ram~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~224 " "Latch memory_data:data_memory\|ram~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~232 " "Latch memory_data:data_memory\|ram~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~240 " "Latch memory_data:data_memory\|ram~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~248 " "Latch memory_data:data_memory\|ram~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~256 " "Latch memory_data:data_memory\|ram~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~288 " "Latch memory_data:data_memory\|ram~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133188 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~320 " "Latch memory_data:data_memory\|ram~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~352 " "Latch memory_data:data_memory\|ram~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~264 " "Latch memory_data:data_memory\|ram~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~296 " "Latch memory_data:data_memory\|ram~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~328 " "Latch memory_data:data_memory\|ram~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~360 " "Latch memory_data:data_memory\|ram~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~272 " "Latch memory_data:data_memory\|ram~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~304 " "Latch memory_data:data_memory\|ram~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~336 " "Latch memory_data:data_memory\|ram~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133189 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~368 " "Latch memory_data:data_memory\|ram~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~280 " "Latch memory_data:data_memory\|ram~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~312 " "Latch memory_data:data_memory\|ram~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~344 " "Latch memory_data:data_memory\|ram~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~376 " "Latch memory_data:data_memory\|ram~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~384 " "Latch memory_data:data_memory\|ram~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~392 " "Latch memory_data:data_memory\|ram~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~400 " "Latch memory_data:data_memory\|ram~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~408 " "Latch memory_data:data_memory\|ram~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133190 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~416 " "Latch memory_data:data_memory\|ram~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~424 " "Latch memory_data:data_memory\|ram~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~432 " "Latch memory_data:data_memory\|ram~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~440 " "Latch memory_data:data_memory\|ram~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~448 " "Latch memory_data:data_memory\|ram~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~456 " "Latch memory_data:data_memory\|ram~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~464 " "Latch memory_data:data_memory\|ram~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~472 " "Latch memory_data:data_memory\|ram~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~480 " "Latch memory_data:data_memory\|ram~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133191 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~488 " "Latch memory_data:data_memory\|ram~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~496 " "Latch memory_data:data_memory\|ram~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~504 " "Latch memory_data:data_memory\|ram~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~512 " "Latch memory_data:data_memory\|ram~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~640 " "Latch memory_data:data_memory\|ram~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~768 " "Latch memory_data:data_memory\|ram~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~896 " "Latch memory_data:data_memory\|ram~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~544 " "Latch memory_data:data_memory\|ram~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~672 " "Latch memory_data:data_memory\|ram~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133192 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~800 " "Latch memory_data:data_memory\|ram~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~928 " "Latch memory_data:data_memory\|ram~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~576 " "Latch memory_data:data_memory\|ram~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~704 " "Latch memory_data:data_memory\|ram~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~832 " "Latch memory_data:data_memory\|ram~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~960 " "Latch memory_data:data_memory\|ram~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~608 " "Latch memory_data:data_memory\|ram~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~736 " "Latch memory_data:data_memory\|ram~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~864 " "Latch memory_data:data_memory\|ram~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133193 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~992 " "Latch memory_data:data_memory\|ram~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~520 " "Latch memory_data:data_memory\|ram~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~648 " "Latch memory_data:data_memory\|ram~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~776 " "Latch memory_data:data_memory\|ram~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~904 " "Latch memory_data:data_memory\|ram~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~552 " "Latch memory_data:data_memory\|ram~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~680 " "Latch memory_data:data_memory\|ram~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~808 " "Latch memory_data:data_memory\|ram~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~936 " "Latch memory_data:data_memory\|ram~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133194 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~584 " "Latch memory_data:data_memory\|ram~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~712 " "Latch memory_data:data_memory\|ram~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~840 " "Latch memory_data:data_memory\|ram~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~968 " "Latch memory_data:data_memory\|ram~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~616 " "Latch memory_data:data_memory\|ram~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~744 " "Latch memory_data:data_memory\|ram~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~872 " "Latch memory_data:data_memory\|ram~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1000 " "Latch memory_data:data_memory\|ram~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~528 " "Latch memory_data:data_memory\|ram~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133195 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~656 " "Latch memory_data:data_memory\|ram~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~784 " "Latch memory_data:data_memory\|ram~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~912 " "Latch memory_data:data_memory\|ram~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~560 " "Latch memory_data:data_memory\|ram~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~688 " "Latch memory_data:data_memory\|ram~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~816 " "Latch memory_data:data_memory\|ram~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~944 " "Latch memory_data:data_memory\|ram~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~592 " "Latch memory_data:data_memory\|ram~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~720 " "Latch memory_data:data_memory\|ram~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133196 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~848 " "Latch memory_data:data_memory\|ram~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~976 " "Latch memory_data:data_memory\|ram~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~624 " "Latch memory_data:data_memory\|ram~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~752 " "Latch memory_data:data_memory\|ram~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~880 " "Latch memory_data:data_memory\|ram~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1008 " "Latch memory_data:data_memory\|ram~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~536 " "Latch memory_data:data_memory\|ram~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~664 " "Latch memory_data:data_memory\|ram~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~792 " "Latch memory_data:data_memory\|ram~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133197 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~920 " "Latch memory_data:data_memory\|ram~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~568 " "Latch memory_data:data_memory\|ram~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~696 " "Latch memory_data:data_memory\|ram~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~824 " "Latch memory_data:data_memory\|ram~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~952 " "Latch memory_data:data_memory\|ram~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~600 " "Latch memory_data:data_memory\|ram~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~728 " "Latch memory_data:data_memory\|ram~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~856 " "Latch memory_data:data_memory\|ram~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~984 " "Latch memory_data:data_memory\|ram~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133198 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~632 " "Latch memory_data:data_memory\|ram~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~760 " "Latch memory_data:data_memory\|ram~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~888 " "Latch memory_data:data_memory\|ram~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1016 " "Latch memory_data:data_memory\|ram~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1024 " "Latch memory_data:data_memory\|ram~1024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1032 " "Latch memory_data:data_memory\|ram~1032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1040 " "Latch memory_data:data_memory\|ram~1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1048 " "Latch memory_data:data_memory\|ram~1048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1152 " "Latch memory_data:data_memory\|ram~1152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133199 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1160 " "Latch memory_data:data_memory\|ram~1160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1168 " "Latch memory_data:data_memory\|ram~1168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1176 " "Latch memory_data:data_memory\|ram~1176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1280 " "Latch memory_data:data_memory\|ram~1280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1288 " "Latch memory_data:data_memory\|ram~1288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1296 " "Latch memory_data:data_memory\|ram~1296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1304 " "Latch memory_data:data_memory\|ram~1304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1408 " "Latch memory_data:data_memory\|ram~1408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133200 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1416 " "Latch memory_data:data_memory\|ram~1416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1424 " "Latch memory_data:data_memory\|ram~1424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1432 " "Latch memory_data:data_memory\|ram~1432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1056 " "Latch memory_data:data_memory\|ram~1056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1064 " "Latch memory_data:data_memory\|ram~1064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1072 " "Latch memory_data:data_memory\|ram~1072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1080 " "Latch memory_data:data_memory\|ram~1080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1184 " "Latch memory_data:data_memory\|ram~1184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1192 " "Latch memory_data:data_memory\|ram~1192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133201 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1200 " "Latch memory_data:data_memory\|ram~1200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1208 " "Latch memory_data:data_memory\|ram~1208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1312 " "Latch memory_data:data_memory\|ram~1312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1320 " "Latch memory_data:data_memory\|ram~1320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1328 " "Latch memory_data:data_memory\|ram~1328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1336 " "Latch memory_data:data_memory\|ram~1336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1440 " "Latch memory_data:data_memory\|ram~1440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1448 " "Latch memory_data:data_memory\|ram~1448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1456 " "Latch memory_data:data_memory\|ram~1456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133202 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1464 " "Latch memory_data:data_memory\|ram~1464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1088 " "Latch memory_data:data_memory\|ram~1088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1216 " "Latch memory_data:data_memory\|ram~1216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1344 " "Latch memory_data:data_memory\|ram~1344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1472 " "Latch memory_data:data_memory\|ram~1472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1096 " "Latch memory_data:data_memory\|ram~1096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1224 " "Latch memory_data:data_memory\|ram~1224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1352 " "Latch memory_data:data_memory\|ram~1352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1480 " "Latch memory_data:data_memory\|ram~1480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133203 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1104 " "Latch memory_data:data_memory\|ram~1104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1232 " "Latch memory_data:data_memory\|ram~1232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1360 " "Latch memory_data:data_memory\|ram~1360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1488 " "Latch memory_data:data_memory\|ram~1488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1112 " "Latch memory_data:data_memory\|ram~1112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1240 " "Latch memory_data:data_memory\|ram~1240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1368 " "Latch memory_data:data_memory\|ram~1368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1496 " "Latch memory_data:data_memory\|ram~1496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133204 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1120 " "Latch memory_data:data_memory\|ram~1120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1128 " "Latch memory_data:data_memory\|ram~1128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1136 " "Latch memory_data:data_memory\|ram~1136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1144 " "Latch memory_data:data_memory\|ram~1144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1248 " "Latch memory_data:data_memory\|ram~1248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1256 " "Latch memory_data:data_memory\|ram~1256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1264 " "Latch memory_data:data_memory\|ram~1264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1272 " "Latch memory_data:data_memory\|ram~1272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1376 " "Latch memory_data:data_memory\|ram~1376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133205 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1384 " "Latch memory_data:data_memory\|ram~1384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1392 " "Latch memory_data:data_memory\|ram~1392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1400 " "Latch memory_data:data_memory\|ram~1400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1504 " "Latch memory_data:data_memory\|ram~1504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1512 " "Latch memory_data:data_memory\|ram~1512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1520 " "Latch memory_data:data_memory\|ram~1520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1528 " "Latch memory_data:data_memory\|ram~1528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1536 " "Latch memory_data:data_memory\|ram~1536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1568 " "Latch memory_data:data_memory\|ram~1568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133206 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1600 " "Latch memory_data:data_memory\|ram~1600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1632 " "Latch memory_data:data_memory\|ram~1632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1544 " "Latch memory_data:data_memory\|ram~1544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1576 " "Latch memory_data:data_memory\|ram~1576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1608 " "Latch memory_data:data_memory\|ram~1608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1640 " "Latch memory_data:data_memory\|ram~1640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1552 " "Latch memory_data:data_memory\|ram~1552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1584 " "Latch memory_data:data_memory\|ram~1584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1616 " "Latch memory_data:data_memory\|ram~1616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1648 " "Latch memory_data:data_memory\|ram~1648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133207 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1560 " "Latch memory_data:data_memory\|ram~1560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1592 " "Latch memory_data:data_memory\|ram~1592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1624 " "Latch memory_data:data_memory\|ram~1624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1656 " "Latch memory_data:data_memory\|ram~1656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1664 " "Latch memory_data:data_memory\|ram~1664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1696 " "Latch memory_data:data_memory\|ram~1696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1728 " "Latch memory_data:data_memory\|ram~1728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1760 " "Latch memory_data:data_memory\|ram~1760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133208 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1672 " "Latch memory_data:data_memory\|ram~1672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1704 " "Latch memory_data:data_memory\|ram~1704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1736 " "Latch memory_data:data_memory\|ram~1736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1768 " "Latch memory_data:data_memory\|ram~1768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1680 " "Latch memory_data:data_memory\|ram~1680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1712 " "Latch memory_data:data_memory\|ram~1712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1744 " "Latch memory_data:data_memory\|ram~1744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1776 " "Latch memory_data:data_memory\|ram~1776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133209 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1688 " "Latch memory_data:data_memory\|ram~1688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1720 " "Latch memory_data:data_memory\|ram~1720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1752 " "Latch memory_data:data_memory\|ram~1752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1784 " "Latch memory_data:data_memory\|ram~1784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1792 " "Latch memory_data:data_memory\|ram~1792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1824 " "Latch memory_data:data_memory\|ram~1824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1856 " "Latch memory_data:data_memory\|ram~1856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1888 " "Latch memory_data:data_memory\|ram~1888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1800 " "Latch memory_data:data_memory\|ram~1800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133210 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1832 " "Latch memory_data:data_memory\|ram~1832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1864 " "Latch memory_data:data_memory\|ram~1864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1896 " "Latch memory_data:data_memory\|ram~1896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1808 " "Latch memory_data:data_memory\|ram~1808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1840 " "Latch memory_data:data_memory\|ram~1840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1872 " "Latch memory_data:data_memory\|ram~1872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1904 " "Latch memory_data:data_memory\|ram~1904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1816 " "Latch memory_data:data_memory\|ram~1816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1848 " "Latch memory_data:data_memory\|ram~1848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1880 " "Latch memory_data:data_memory\|ram~1880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133211 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1912 " "Latch memory_data:data_memory\|ram~1912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1920 " "Latch memory_data:data_memory\|ram~1920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1952 " "Latch memory_data:data_memory\|ram~1952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1984 " "Latch memory_data:data_memory\|ram~1984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2016 " "Latch memory_data:data_memory\|ram~2016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1928 " "Latch memory_data:data_memory\|ram~1928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1960 " "Latch memory_data:data_memory\|ram~1960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1992 " "Latch memory_data:data_memory\|ram~1992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2024 " "Latch memory_data:data_memory\|ram~2024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133212 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1936 " "Latch memory_data:data_memory\|ram~1936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1968 " "Latch memory_data:data_memory\|ram~1968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2000 " "Latch memory_data:data_memory\|ram~2000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2032 " "Latch memory_data:data_memory\|ram~2032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1944 " "Latch memory_data:data_memory\|ram~1944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1976 " "Latch memory_data:data_memory\|ram~1976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2008 " "Latch memory_data:data_memory\|ram~2008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2040 " "Latch memory_data:data_memory\|ram~2040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1 " "Latch memory_data:data_memory\|ram~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133213 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~129 " "Latch memory_data:data_memory\|ram~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~257 " "Latch memory_data:data_memory\|ram~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~385 " "Latch memory_data:data_memory\|ram~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~33 " "Latch memory_data:data_memory\|ram~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~161 " "Latch memory_data:data_memory\|ram~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~289 " "Latch memory_data:data_memory\|ram~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~417 " "Latch memory_data:data_memory\|ram~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~65 " "Latch memory_data:data_memory\|ram~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133214 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~193 " "Latch memory_data:data_memory\|ram~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~321 " "Latch memory_data:data_memory\|ram~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~449 " "Latch memory_data:data_memory\|ram~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~97 " "Latch memory_data:data_memory\|ram~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~225 " "Latch memory_data:data_memory\|ram~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~353 " "Latch memory_data:data_memory\|ram~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~481 " "Latch memory_data:data_memory\|ram~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~9 " "Latch memory_data:data_memory\|ram~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~137 " "Latch memory_data:data_memory\|ram~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133215 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~265 " "Latch memory_data:data_memory\|ram~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~393 " "Latch memory_data:data_memory\|ram~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~41 " "Latch memory_data:data_memory\|ram~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~169 " "Latch memory_data:data_memory\|ram~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~297 " "Latch memory_data:data_memory\|ram~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~425 " "Latch memory_data:data_memory\|ram~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~73 " "Latch memory_data:data_memory\|ram~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~201 " "Latch memory_data:data_memory\|ram~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~329 " "Latch memory_data:data_memory\|ram~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133216 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~457 " "Latch memory_data:data_memory\|ram~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~105 " "Latch memory_data:data_memory\|ram~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~233 " "Latch memory_data:data_memory\|ram~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~361 " "Latch memory_data:data_memory\|ram~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~489 " "Latch memory_data:data_memory\|ram~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~17 " "Latch memory_data:data_memory\|ram~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~145 " "Latch memory_data:data_memory\|ram~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~273 " "Latch memory_data:data_memory\|ram~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~401 " "Latch memory_data:data_memory\|ram~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133217 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~49 " "Latch memory_data:data_memory\|ram~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~177 " "Latch memory_data:data_memory\|ram~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~305 " "Latch memory_data:data_memory\|ram~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~433 " "Latch memory_data:data_memory\|ram~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~81 " "Latch memory_data:data_memory\|ram~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~209 " "Latch memory_data:data_memory\|ram~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~337 " "Latch memory_data:data_memory\|ram~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~465 " "Latch memory_data:data_memory\|ram~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~113 " "Latch memory_data:data_memory\|ram~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133218 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~241 " "Latch memory_data:data_memory\|ram~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~369 " "Latch memory_data:data_memory\|ram~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~497 " "Latch memory_data:data_memory\|ram~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~25 " "Latch memory_data:data_memory\|ram~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~57 " "Latch memory_data:data_memory\|ram~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~89 " "Latch memory_data:data_memory\|ram~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~121 " "Latch memory_data:data_memory\|ram~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~153 " "Latch memory_data:data_memory\|ram~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133219 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~185 " "Latch memory_data:data_memory\|ram~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~217 " "Latch memory_data:data_memory\|ram~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~249 " "Latch memory_data:data_memory\|ram~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~281 " "Latch memory_data:data_memory\|ram~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~313 " "Latch memory_data:data_memory\|ram~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~345 " "Latch memory_data:data_memory\|ram~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~377 " "Latch memory_data:data_memory\|ram~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~409 " "Latch memory_data:data_memory\|ram~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~441 " "Latch memory_data:data_memory\|ram~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133220 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~473 " "Latch memory_data:data_memory\|ram~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~505 " "Latch memory_data:data_memory\|ram~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~513 " "Latch memory_data:data_memory\|ram~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~521 " "Latch memory_data:data_memory\|ram~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~529 " "Latch memory_data:data_memory\|ram~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~537 " "Latch memory_data:data_memory\|ram~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~641 " "Latch memory_data:data_memory\|ram~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~649 " "Latch memory_data:data_memory\|ram~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~657 " "Latch memory_data:data_memory\|ram~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133221 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~665 " "Latch memory_data:data_memory\|ram~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~769 " "Latch memory_data:data_memory\|ram~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~777 " "Latch memory_data:data_memory\|ram~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~785 " "Latch memory_data:data_memory\|ram~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~793 " "Latch memory_data:data_memory\|ram~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~897 " "Latch memory_data:data_memory\|ram~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~905 " "Latch memory_data:data_memory\|ram~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~913 " "Latch memory_data:data_memory\|ram~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~921 " "Latch memory_data:data_memory\|ram~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133222 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~545 " "Latch memory_data:data_memory\|ram~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~553 " "Latch memory_data:data_memory\|ram~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~561 " "Latch memory_data:data_memory\|ram~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~569 " "Latch memory_data:data_memory\|ram~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~673 " "Latch memory_data:data_memory\|ram~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~681 " "Latch memory_data:data_memory\|ram~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~689 " "Latch memory_data:data_memory\|ram~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~697 " "Latch memory_data:data_memory\|ram~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~801 " "Latch memory_data:data_memory\|ram~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~809 " "Latch memory_data:data_memory\|ram~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133223 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~817 " "Latch memory_data:data_memory\|ram~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133224 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~825 " "Latch memory_data:data_memory\|ram~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133224 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~929 " "Latch memory_data:data_memory\|ram~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133224 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~937 " "Latch memory_data:data_memory\|ram~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133224 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~945 " "Latch memory_data:data_memory\|ram~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133224 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~953 " "Latch memory_data:data_memory\|ram~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133224 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~577 " "Latch memory_data:data_memory\|ram~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133224 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~585 " "Latch memory_data:data_memory\|ram~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~593 " "Latch memory_data:data_memory\|ram~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~601 " "Latch memory_data:data_memory\|ram~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~705 " "Latch memory_data:data_memory\|ram~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~713 " "Latch memory_data:data_memory\|ram~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~721 " "Latch memory_data:data_memory\|ram~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~729 " "Latch memory_data:data_memory\|ram~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~833 " "Latch memory_data:data_memory\|ram~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~841 " "Latch memory_data:data_memory\|ram~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~849 " "Latch memory_data:data_memory\|ram~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133225 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~857 " "Latch memory_data:data_memory\|ram~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133226 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~961 " "Latch memory_data:data_memory\|ram~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133226 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~969 " "Latch memory_data:data_memory\|ram~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133226 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~977 " "Latch memory_data:data_memory\|ram~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133226 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~985 " "Latch memory_data:data_memory\|ram~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133226 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~609 " "Latch memory_data:data_memory\|ram~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133226 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~737 " "Latch memory_data:data_memory\|ram~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133227 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~865 " "Latch memory_data:data_memory\|ram~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133227 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~993 " "Latch memory_data:data_memory\|ram~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133227 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~617 " "Latch memory_data:data_memory\|ram~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133227 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~745 " "Latch memory_data:data_memory\|ram~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133227 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~873 " "Latch memory_data:data_memory\|ram~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133227 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1001 " "Latch memory_data:data_memory\|ram~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133228 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~625 " "Latch memory_data:data_memory\|ram~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133228 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~753 " "Latch memory_data:data_memory\|ram~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133228 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~881 " "Latch memory_data:data_memory\|ram~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133228 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1009 " "Latch memory_data:data_memory\|ram~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133228 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~633 " "Latch memory_data:data_memory\|ram~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133228 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~761 " "Latch memory_data:data_memory\|ram~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133228 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~889 " "Latch memory_data:data_memory\|ram~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133229 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1017 " "Latch memory_data:data_memory\|ram~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133229 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1025 " "Latch memory_data:data_memory\|ram~1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133229 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1057 " "Latch memory_data:data_memory\|ram~1057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133229 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1089 " "Latch memory_data:data_memory\|ram~1089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133229 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1121 " "Latch memory_data:data_memory\|ram~1121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133229 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1033 " "Latch memory_data:data_memory\|ram~1033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133230 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1065 " "Latch memory_data:data_memory\|ram~1065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133230 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1097 " "Latch memory_data:data_memory\|ram~1097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133230 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1129 " "Latch memory_data:data_memory\|ram~1129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133230 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1041 " "Latch memory_data:data_memory\|ram~1041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133230 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1073 " "Latch memory_data:data_memory\|ram~1073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133230 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1105 " "Latch memory_data:data_memory\|ram~1105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133231 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1137 " "Latch memory_data:data_memory\|ram~1137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133231 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1049 " "Latch memory_data:data_memory\|ram~1049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133231 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1081 " "Latch memory_data:data_memory\|ram~1081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133231 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1113 " "Latch memory_data:data_memory\|ram~1113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133231 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1145 " "Latch memory_data:data_memory\|ram~1145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133231 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1153 " "Latch memory_data:data_memory\|ram~1153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133232 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1185 " "Latch memory_data:data_memory\|ram~1185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133232 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1217 " "Latch memory_data:data_memory\|ram~1217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133232 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1249 " "Latch memory_data:data_memory\|ram~1249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133232 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1161 " "Latch memory_data:data_memory\|ram~1161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133232 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1193 " "Latch memory_data:data_memory\|ram~1193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133232 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1225 " "Latch memory_data:data_memory\|ram~1225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133233 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1257 " "Latch memory_data:data_memory\|ram~1257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133233 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1169 " "Latch memory_data:data_memory\|ram~1169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133233 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1201 " "Latch memory_data:data_memory\|ram~1201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133233 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1233 " "Latch memory_data:data_memory\|ram~1233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133233 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1265 " "Latch memory_data:data_memory\|ram~1265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133233 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1177 " "Latch memory_data:data_memory\|ram~1177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133233 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1209 " "Latch memory_data:data_memory\|ram~1209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1241 " "Latch memory_data:data_memory\|ram~1241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1273 " "Latch memory_data:data_memory\|ram~1273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1281 " "Latch memory_data:data_memory\|ram~1281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1289 " "Latch memory_data:data_memory\|ram~1289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1297 " "Latch memory_data:data_memory\|ram~1297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1305 " "Latch memory_data:data_memory\|ram~1305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1313 " "Latch memory_data:data_memory\|ram~1313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1321 " "Latch memory_data:data_memory\|ram~1321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1329 " "Latch memory_data:data_memory\|ram~1329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133234 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1337 " "Latch memory_data:data_memory\|ram~1337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1345 " "Latch memory_data:data_memory\|ram~1345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1353 " "Latch memory_data:data_memory\|ram~1353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1361 " "Latch memory_data:data_memory\|ram~1361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1369 " "Latch memory_data:data_memory\|ram~1369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1377 " "Latch memory_data:data_memory\|ram~1377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1385 " "Latch memory_data:data_memory\|ram~1385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1393 " "Latch memory_data:data_memory\|ram~1393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1401 " "Latch memory_data:data_memory\|ram~1401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133235 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1409 " "Latch memory_data:data_memory\|ram~1409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1441 " "Latch memory_data:data_memory\|ram~1441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1473 " "Latch memory_data:data_memory\|ram~1473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1505 " "Latch memory_data:data_memory\|ram~1505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1417 " "Latch memory_data:data_memory\|ram~1417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1449 " "Latch memory_data:data_memory\|ram~1449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1481 " "Latch memory_data:data_memory\|ram~1481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1513 " "Latch memory_data:data_memory\|ram~1513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133236 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1425 " "Latch memory_data:data_memory\|ram~1425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1457 " "Latch memory_data:data_memory\|ram~1457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1489 " "Latch memory_data:data_memory\|ram~1489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1521 " "Latch memory_data:data_memory\|ram~1521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1433 " "Latch memory_data:data_memory\|ram~1433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1465 " "Latch memory_data:data_memory\|ram~1465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1497 " "Latch memory_data:data_memory\|ram~1497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1529 " "Latch memory_data:data_memory\|ram~1529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1537 " "Latch memory_data:data_memory\|ram~1537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133237 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1665 " "Latch memory_data:data_memory\|ram~1665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1793 " "Latch memory_data:data_memory\|ram~1793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1921 " "Latch memory_data:data_memory\|ram~1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1569 " "Latch memory_data:data_memory\|ram~1569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1697 " "Latch memory_data:data_memory\|ram~1697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1825 " "Latch memory_data:data_memory\|ram~1825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1953 " "Latch memory_data:data_memory\|ram~1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1601 " "Latch memory_data:data_memory\|ram~1601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1729 " "Latch memory_data:data_memory\|ram~1729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1857 " "Latch memory_data:data_memory\|ram~1857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133238 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1985 " "Latch memory_data:data_memory\|ram~1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1633 " "Latch memory_data:data_memory\|ram~1633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1761 " "Latch memory_data:data_memory\|ram~1761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1889 " "Latch memory_data:data_memory\|ram~1889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2017 " "Latch memory_data:data_memory\|ram~2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1545 " "Latch memory_data:data_memory\|ram~1545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1673 " "Latch memory_data:data_memory\|ram~1673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1801 " "Latch memory_data:data_memory\|ram~1801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1929 " "Latch memory_data:data_memory\|ram~1929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133239 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1577 " "Latch memory_data:data_memory\|ram~1577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1705 " "Latch memory_data:data_memory\|ram~1705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1833 " "Latch memory_data:data_memory\|ram~1833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1961 " "Latch memory_data:data_memory\|ram~1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1609 " "Latch memory_data:data_memory\|ram~1609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1737 " "Latch memory_data:data_memory\|ram~1737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1865 " "Latch memory_data:data_memory\|ram~1865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1993 " "Latch memory_data:data_memory\|ram~1993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1641 " "Latch memory_data:data_memory\|ram~1641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133240 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1769 " "Latch memory_data:data_memory\|ram~1769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1897 " "Latch memory_data:data_memory\|ram~1897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2025 " "Latch memory_data:data_memory\|ram~2025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1553 " "Latch memory_data:data_memory\|ram~1553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1681 " "Latch memory_data:data_memory\|ram~1681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1809 " "Latch memory_data:data_memory\|ram~1809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1937 " "Latch memory_data:data_memory\|ram~1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1585 " "Latch memory_data:data_memory\|ram~1585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1713 " "Latch memory_data:data_memory\|ram~1713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133241 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1841 " "Latch memory_data:data_memory\|ram~1841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1969 " "Latch memory_data:data_memory\|ram~1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1617 " "Latch memory_data:data_memory\|ram~1617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1745 " "Latch memory_data:data_memory\|ram~1745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1873 " "Latch memory_data:data_memory\|ram~1873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2001 " "Latch memory_data:data_memory\|ram~2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1649 " "Latch memory_data:data_memory\|ram~1649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1777 " "Latch memory_data:data_memory\|ram~1777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1905 " "Latch memory_data:data_memory\|ram~1905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133242 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2033 " "Latch memory_data:data_memory\|ram~2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1561 " "Latch memory_data:data_memory\|ram~1561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1593 " "Latch memory_data:data_memory\|ram~1593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1625 " "Latch memory_data:data_memory\|ram~1625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1657 " "Latch memory_data:data_memory\|ram~1657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1689 " "Latch memory_data:data_memory\|ram~1689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1721 " "Latch memory_data:data_memory\|ram~1721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1753 " "Latch memory_data:data_memory\|ram~1753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1785 " "Latch memory_data:data_memory\|ram~1785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133243 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1817 " "Latch memory_data:data_memory\|ram~1817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1849 " "Latch memory_data:data_memory\|ram~1849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1881 " "Latch memory_data:data_memory\|ram~1881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1913 " "Latch memory_data:data_memory\|ram~1913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1945 " "Latch memory_data:data_memory\|ram~1945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1977 " "Latch memory_data:data_memory\|ram~1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2009 " "Latch memory_data:data_memory\|ram~2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2041 " "Latch memory_data:data_memory\|ram~2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2 " "Latch memory_data:data_memory\|ram~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133244 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~10 " "Latch memory_data:data_memory\|ram~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~18 " "Latch memory_data:data_memory\|ram~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~26 " "Latch memory_data:data_memory\|ram~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~130 " "Latch memory_data:data_memory\|ram~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~138 " "Latch memory_data:data_memory\|ram~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~146 " "Latch memory_data:data_memory\|ram~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~154 " "Latch memory_data:data_memory\|ram~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~258 " "Latch memory_data:data_memory\|ram~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~266 " "Latch memory_data:data_memory\|ram~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133245 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~274 " "Latch memory_data:data_memory\|ram~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~282 " "Latch memory_data:data_memory\|ram~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~386 " "Latch memory_data:data_memory\|ram~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~394 " "Latch memory_data:data_memory\|ram~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~402 " "Latch memory_data:data_memory\|ram~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~410 " "Latch memory_data:data_memory\|ram~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~34 " "Latch memory_data:data_memory\|ram~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~42 " "Latch memory_data:data_memory\|ram~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133246 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~50 " "Latch memory_data:data_memory\|ram~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~58 " "Latch memory_data:data_memory\|ram~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~162 " "Latch memory_data:data_memory\|ram~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~170 " "Latch memory_data:data_memory\|ram~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~178 " "Latch memory_data:data_memory\|ram~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~186 " "Latch memory_data:data_memory\|ram~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~290 " "Latch memory_data:data_memory\|ram~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~298 " "Latch memory_data:data_memory\|ram~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~306 " "Latch memory_data:data_memory\|ram~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~314 " "Latch memory_data:data_memory\|ram~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133247 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~418 " "Latch memory_data:data_memory\|ram~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~426 " "Latch memory_data:data_memory\|ram~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~434 " "Latch memory_data:data_memory\|ram~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~442 " "Latch memory_data:data_memory\|ram~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~66 " "Latch memory_data:data_memory\|ram~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~74 " "Latch memory_data:data_memory\|ram~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~82 " "Latch memory_data:data_memory\|ram~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~90 " "Latch memory_data:data_memory\|ram~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~194 " "Latch memory_data:data_memory\|ram~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133248 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~202 " "Latch memory_data:data_memory\|ram~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~210 " "Latch memory_data:data_memory\|ram~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~218 " "Latch memory_data:data_memory\|ram~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~322 " "Latch memory_data:data_memory\|ram~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~330 " "Latch memory_data:data_memory\|ram~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~338 " "Latch memory_data:data_memory\|ram~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~346 " "Latch memory_data:data_memory\|ram~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~450 " "Latch memory_data:data_memory\|ram~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~458 " "Latch memory_data:data_memory\|ram~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133249 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~466 " "Latch memory_data:data_memory\|ram~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~474 " "Latch memory_data:data_memory\|ram~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~98 " "Latch memory_data:data_memory\|ram~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~226 " "Latch memory_data:data_memory\|ram~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~354 " "Latch memory_data:data_memory\|ram~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~482 " "Latch memory_data:data_memory\|ram~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~106 " "Latch memory_data:data_memory\|ram~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~234 " "Latch memory_data:data_memory\|ram~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~362 " "Latch memory_data:data_memory\|ram~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133250 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~490 " "Latch memory_data:data_memory\|ram~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~114 " "Latch memory_data:data_memory\|ram~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~242 " "Latch memory_data:data_memory\|ram~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~370 " "Latch memory_data:data_memory\|ram~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~498 " "Latch memory_data:data_memory\|ram~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~122 " "Latch memory_data:data_memory\|ram~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~250 " "Latch memory_data:data_memory\|ram~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~378 " "Latch memory_data:data_memory\|ram~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~506 " "Latch memory_data:data_memory\|ram~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133251 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~514 " "Latch memory_data:data_memory\|ram~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~546 " "Latch memory_data:data_memory\|ram~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~578 " "Latch memory_data:data_memory\|ram~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~610 " "Latch memory_data:data_memory\|ram~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~522 " "Latch memory_data:data_memory\|ram~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~554 " "Latch memory_data:data_memory\|ram~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~586 " "Latch memory_data:data_memory\|ram~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~618 " "Latch memory_data:data_memory\|ram~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~530 " "Latch memory_data:data_memory\|ram~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133252 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~562 " "Latch memory_data:data_memory\|ram~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~594 " "Latch memory_data:data_memory\|ram~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~626 " "Latch memory_data:data_memory\|ram~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~538 " "Latch memory_data:data_memory\|ram~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~570 " "Latch memory_data:data_memory\|ram~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~602 " "Latch memory_data:data_memory\|ram~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~634 " "Latch memory_data:data_memory\|ram~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~642 " "Latch memory_data:data_memory\|ram~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~674 " "Latch memory_data:data_memory\|ram~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133253 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~706 " "Latch memory_data:data_memory\|ram~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~738 " "Latch memory_data:data_memory\|ram~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~650 " "Latch memory_data:data_memory\|ram~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~682 " "Latch memory_data:data_memory\|ram~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~714 " "Latch memory_data:data_memory\|ram~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~746 " "Latch memory_data:data_memory\|ram~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~658 " "Latch memory_data:data_memory\|ram~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~690 " "Latch memory_data:data_memory\|ram~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~722 " "Latch memory_data:data_memory\|ram~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133254 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~754 " "Latch memory_data:data_memory\|ram~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~666 " "Latch memory_data:data_memory\|ram~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~698 " "Latch memory_data:data_memory\|ram~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~730 " "Latch memory_data:data_memory\|ram~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~762 " "Latch memory_data:data_memory\|ram~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~770 " "Latch memory_data:data_memory\|ram~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~778 " "Latch memory_data:data_memory\|ram~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~786 " "Latch memory_data:data_memory\|ram~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~794 " "Latch memory_data:data_memory\|ram~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~802 " "Latch memory_data:data_memory\|ram~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133255 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~810 " "Latch memory_data:data_memory\|ram~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~818 " "Latch memory_data:data_memory\|ram~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~826 " "Latch memory_data:data_memory\|ram~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~834 " "Latch memory_data:data_memory\|ram~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~842 " "Latch memory_data:data_memory\|ram~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~850 " "Latch memory_data:data_memory\|ram~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~858 " "Latch memory_data:data_memory\|ram~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~866 " "Latch memory_data:data_memory\|ram~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133256 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~874 " "Latch memory_data:data_memory\|ram~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~882 " "Latch memory_data:data_memory\|ram~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~890 " "Latch memory_data:data_memory\|ram~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~898 " "Latch memory_data:data_memory\|ram~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~930 " "Latch memory_data:data_memory\|ram~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~962 " "Latch memory_data:data_memory\|ram~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~994 " "Latch memory_data:data_memory\|ram~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~906 " "Latch memory_data:data_memory\|ram~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~938 " "Latch memory_data:data_memory\|ram~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133257 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~970 " "Latch memory_data:data_memory\|ram~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1002 " "Latch memory_data:data_memory\|ram~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~914 " "Latch memory_data:data_memory\|ram~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~946 " "Latch memory_data:data_memory\|ram~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~978 " "Latch memory_data:data_memory\|ram~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1010 " "Latch memory_data:data_memory\|ram~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~922 " "Latch memory_data:data_memory\|ram~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~954 " "Latch memory_data:data_memory\|ram~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~986 " "Latch memory_data:data_memory\|ram~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1018 " "Latch memory_data:data_memory\|ram~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133258 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1026 " "Latch memory_data:data_memory\|ram~1026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1154 " "Latch memory_data:data_memory\|ram~1154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1282 " "Latch memory_data:data_memory\|ram~1282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1410 " "Latch memory_data:data_memory\|ram~1410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1058 " "Latch memory_data:data_memory\|ram~1058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1186 " "Latch memory_data:data_memory\|ram~1186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1314 " "Latch memory_data:data_memory\|ram~1314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1442 " "Latch memory_data:data_memory\|ram~1442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1090 " "Latch memory_data:data_memory\|ram~1090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133259 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1218 " "Latch memory_data:data_memory\|ram~1218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1346 " "Latch memory_data:data_memory\|ram~1346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1474 " "Latch memory_data:data_memory\|ram~1474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1122 " "Latch memory_data:data_memory\|ram~1122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1250 " "Latch memory_data:data_memory\|ram~1250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1378 " "Latch memory_data:data_memory\|ram~1378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1506 " "Latch memory_data:data_memory\|ram~1506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1034 " "Latch memory_data:data_memory\|ram~1034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133260 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1162 " "Latch memory_data:data_memory\|ram~1162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1290 " "Latch memory_data:data_memory\|ram~1290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1418 " "Latch memory_data:data_memory\|ram~1418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1066 " "Latch memory_data:data_memory\|ram~1066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1194 " "Latch memory_data:data_memory\|ram~1194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1322 " "Latch memory_data:data_memory\|ram~1322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1450 " "Latch memory_data:data_memory\|ram~1450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1098 " "Latch memory_data:data_memory\|ram~1098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1226 " "Latch memory_data:data_memory\|ram~1226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1354 " "Latch memory_data:data_memory\|ram~1354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133261 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1482 " "Latch memory_data:data_memory\|ram~1482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1130 " "Latch memory_data:data_memory\|ram~1130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1258 " "Latch memory_data:data_memory\|ram~1258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1386 " "Latch memory_data:data_memory\|ram~1386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1514 " "Latch memory_data:data_memory\|ram~1514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1042 " "Latch memory_data:data_memory\|ram~1042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1170 " "Latch memory_data:data_memory\|ram~1170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1298 " "Latch memory_data:data_memory\|ram~1298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1426 " "Latch memory_data:data_memory\|ram~1426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1074 " "Latch memory_data:data_memory\|ram~1074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133262 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1202 " "Latch memory_data:data_memory\|ram~1202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1330 " "Latch memory_data:data_memory\|ram~1330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1458 " "Latch memory_data:data_memory\|ram~1458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1106 " "Latch memory_data:data_memory\|ram~1106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1234 " "Latch memory_data:data_memory\|ram~1234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1362 " "Latch memory_data:data_memory\|ram~1362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1490 " "Latch memory_data:data_memory\|ram~1490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1138 " "Latch memory_data:data_memory\|ram~1138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1266 " "Latch memory_data:data_memory\|ram~1266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133263 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1394 " "Latch memory_data:data_memory\|ram~1394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1522 " "Latch memory_data:data_memory\|ram~1522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1050 " "Latch memory_data:data_memory\|ram~1050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1082 " "Latch memory_data:data_memory\|ram~1082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1114 " "Latch memory_data:data_memory\|ram~1114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1146 " "Latch memory_data:data_memory\|ram~1146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1178 " "Latch memory_data:data_memory\|ram~1178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1210 " "Latch memory_data:data_memory\|ram~1210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1242 " "Latch memory_data:data_memory\|ram~1242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133264 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1274 " "Latch memory_data:data_memory\|ram~1274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1306 " "Latch memory_data:data_memory\|ram~1306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1338 " "Latch memory_data:data_memory\|ram~1338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1370 " "Latch memory_data:data_memory\|ram~1370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1402 " "Latch memory_data:data_memory\|ram~1402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1434 " "Latch memory_data:data_memory\|ram~1434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1466 " "Latch memory_data:data_memory\|ram~1466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1498 " "Latch memory_data:data_memory\|ram~1498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133265 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1530 " "Latch memory_data:data_memory\|ram~1530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1538 " "Latch memory_data:data_memory\|ram~1538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1546 " "Latch memory_data:data_memory\|ram~1546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1554 " "Latch memory_data:data_memory\|ram~1554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1562 " "Latch memory_data:data_memory\|ram~1562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1666 " "Latch memory_data:data_memory\|ram~1666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1674 " "Latch memory_data:data_memory\|ram~1674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1682 " "Latch memory_data:data_memory\|ram~1682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1690 " "Latch memory_data:data_memory\|ram~1690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1794 " "Latch memory_data:data_memory\|ram~1794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133266 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1802 " "Latch memory_data:data_memory\|ram~1802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1810 " "Latch memory_data:data_memory\|ram~1810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1818 " "Latch memory_data:data_memory\|ram~1818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1922 " "Latch memory_data:data_memory\|ram~1922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1930 " "Latch memory_data:data_memory\|ram~1930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1938 " "Latch memory_data:data_memory\|ram~1938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1946 " "Latch memory_data:data_memory\|ram~1946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1570 " "Latch memory_data:data_memory\|ram~1570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1578 " "Latch memory_data:data_memory\|ram~1578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133267 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1586 " "Latch memory_data:data_memory\|ram~1586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1594 " "Latch memory_data:data_memory\|ram~1594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1698 " "Latch memory_data:data_memory\|ram~1698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1706 " "Latch memory_data:data_memory\|ram~1706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1714 " "Latch memory_data:data_memory\|ram~1714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1722 " "Latch memory_data:data_memory\|ram~1722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1826 " "Latch memory_data:data_memory\|ram~1826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1834 " "Latch memory_data:data_memory\|ram~1834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1842 " "Latch memory_data:data_memory\|ram~1842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133268 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1850 " "Latch memory_data:data_memory\|ram~1850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1954 " "Latch memory_data:data_memory\|ram~1954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1962 " "Latch memory_data:data_memory\|ram~1962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1970 " "Latch memory_data:data_memory\|ram~1970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1978 " "Latch memory_data:data_memory\|ram~1978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1602 " "Latch memory_data:data_memory\|ram~1602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1610 " "Latch memory_data:data_memory\|ram~1610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1618 " "Latch memory_data:data_memory\|ram~1618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1626 " "Latch memory_data:data_memory\|ram~1626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1730 " "Latch memory_data:data_memory\|ram~1730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133269 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1738 " "Latch memory_data:data_memory\|ram~1738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1746 " "Latch memory_data:data_memory\|ram~1746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1754 " "Latch memory_data:data_memory\|ram~1754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1858 " "Latch memory_data:data_memory\|ram~1858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1866 " "Latch memory_data:data_memory\|ram~1866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1874 " "Latch memory_data:data_memory\|ram~1874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1882 " "Latch memory_data:data_memory\|ram~1882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1986 " "Latch memory_data:data_memory\|ram~1986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1994 " "Latch memory_data:data_memory\|ram~1994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133270 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2002 " "Latch memory_data:data_memory\|ram~2002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2010 " "Latch memory_data:data_memory\|ram~2010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1634 " "Latch memory_data:data_memory\|ram~1634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1762 " "Latch memory_data:data_memory\|ram~1762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1890 " "Latch memory_data:data_memory\|ram~1890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2018 " "Latch memory_data:data_memory\|ram~2018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1642 " "Latch memory_data:data_memory\|ram~1642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1770 " "Latch memory_data:data_memory\|ram~1770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1898 " "Latch memory_data:data_memory\|ram~1898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2026 " "Latch memory_data:data_memory\|ram~2026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133271 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1650 " "Latch memory_data:data_memory\|ram~1650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1778 " "Latch memory_data:data_memory\|ram~1778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1906 " "Latch memory_data:data_memory\|ram~1906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2034 " "Latch memory_data:data_memory\|ram~2034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1658 " "Latch memory_data:data_memory\|ram~1658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1786 " "Latch memory_data:data_memory\|ram~1786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1914 " "Latch memory_data:data_memory\|ram~1914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2042 " "Latch memory_data:data_memory\|ram~2042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~3 " "Latch memory_data:data_memory\|ram~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133272 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~35 " "Latch memory_data:data_memory\|ram~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~67 " "Latch memory_data:data_memory\|ram~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~99 " "Latch memory_data:data_memory\|ram~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~11 " "Latch memory_data:data_memory\|ram~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~43 " "Latch memory_data:data_memory\|ram~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~75 " "Latch memory_data:data_memory\|ram~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~107 " "Latch memory_data:data_memory\|ram~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~19 " "Latch memory_data:data_memory\|ram~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~51 " "Latch memory_data:data_memory\|ram~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~83 " "Latch memory_data:data_memory\|ram~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133273 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~115 " "Latch memory_data:data_memory\|ram~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~27 " "Latch memory_data:data_memory\|ram~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~59 " "Latch memory_data:data_memory\|ram~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~91 " "Latch memory_data:data_memory\|ram~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~123 " "Latch memory_data:data_memory\|ram~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~131 " "Latch memory_data:data_memory\|ram~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~163 " "Latch memory_data:data_memory\|ram~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~195 " "Latch memory_data:data_memory\|ram~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~227 " "Latch memory_data:data_memory\|ram~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133274 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~139 " "Latch memory_data:data_memory\|ram~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~171 " "Latch memory_data:data_memory\|ram~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~203 " "Latch memory_data:data_memory\|ram~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~235 " "Latch memory_data:data_memory\|ram~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~147 " "Latch memory_data:data_memory\|ram~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~179 " "Latch memory_data:data_memory\|ram~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~211 " "Latch memory_data:data_memory\|ram~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~243 " "Latch memory_data:data_memory\|ram~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~155 " "Latch memory_data:data_memory\|ram~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133275 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~187 " "Latch memory_data:data_memory\|ram~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~219 " "Latch memory_data:data_memory\|ram~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~251 " "Latch memory_data:data_memory\|ram~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~259 " "Latch memory_data:data_memory\|ram~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~267 " "Latch memory_data:data_memory\|ram~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~275 " "Latch memory_data:data_memory\|ram~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~283 " "Latch memory_data:data_memory\|ram~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~291 " "Latch memory_data:data_memory\|ram~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~299 " "Latch memory_data:data_memory\|ram~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133276 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~307 " "Latch memory_data:data_memory\|ram~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133277 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~315 " "Latch memory_data:data_memory\|ram~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133277 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~323 " "Latch memory_data:data_memory\|ram~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133277 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~331 " "Latch memory_data:data_memory\|ram~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133277 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~339 " "Latch memory_data:data_memory\|ram~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133277 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~347 " "Latch memory_data:data_memory\|ram~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133277 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~355 " "Latch memory_data:data_memory\|ram~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133277 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~363 " "Latch memory_data:data_memory\|ram~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133278 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~371 " "Latch memory_data:data_memory\|ram~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133278 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~379 " "Latch memory_data:data_memory\|ram~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133278 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~387 " "Latch memory_data:data_memory\|ram~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133278 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~419 " "Latch memory_data:data_memory\|ram~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133278 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~451 " "Latch memory_data:data_memory\|ram~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133279 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~483 " "Latch memory_data:data_memory\|ram~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133279 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~395 " "Latch memory_data:data_memory\|ram~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133279 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~427 " "Latch memory_data:data_memory\|ram~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133279 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~459 " "Latch memory_data:data_memory\|ram~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133279 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~491 " "Latch memory_data:data_memory\|ram~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133280 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~403 " "Latch memory_data:data_memory\|ram~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133280 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~435 " "Latch memory_data:data_memory\|ram~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133280 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~467 " "Latch memory_data:data_memory\|ram~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133280 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~499 " "Latch memory_data:data_memory\|ram~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133281 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~411 " "Latch memory_data:data_memory\|ram~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133281 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~443 " "Latch memory_data:data_memory\|ram~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133281 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~475 " "Latch memory_data:data_memory\|ram~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133281 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~507 " "Latch memory_data:data_memory\|ram~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133281 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~515 " "Latch memory_data:data_memory\|ram~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~643 " "Latch memory_data:data_memory\|ram~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~771 " "Latch memory_data:data_memory\|ram~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~899 " "Latch memory_data:data_memory\|ram~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~547 " "Latch memory_data:data_memory\|ram~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~675 " "Latch memory_data:data_memory\|ram~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~803 " "Latch memory_data:data_memory\|ram~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~931 " "Latch memory_data:data_memory\|ram~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133282 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~579 " "Latch memory_data:data_memory\|ram~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~707 " "Latch memory_data:data_memory\|ram~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~835 " "Latch memory_data:data_memory\|ram~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~963 " "Latch memory_data:data_memory\|ram~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~611 " "Latch memory_data:data_memory\|ram~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~739 " "Latch memory_data:data_memory\|ram~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~867 " "Latch memory_data:data_memory\|ram~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~995 " "Latch memory_data:data_memory\|ram~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~523 " "Latch memory_data:data_memory\|ram~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133283 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~651 " "Latch memory_data:data_memory\|ram~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~779 " "Latch memory_data:data_memory\|ram~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~907 " "Latch memory_data:data_memory\|ram~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~555 " "Latch memory_data:data_memory\|ram~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~683 " "Latch memory_data:data_memory\|ram~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~811 " "Latch memory_data:data_memory\|ram~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~939 " "Latch memory_data:data_memory\|ram~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~587 " "Latch memory_data:data_memory\|ram~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~715 " "Latch memory_data:data_memory\|ram~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133284 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~843 " "Latch memory_data:data_memory\|ram~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~971 " "Latch memory_data:data_memory\|ram~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~619 " "Latch memory_data:data_memory\|ram~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~747 " "Latch memory_data:data_memory\|ram~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~875 " "Latch memory_data:data_memory\|ram~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1003 " "Latch memory_data:data_memory\|ram~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~531 " "Latch memory_data:data_memory\|ram~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~659 " "Latch memory_data:data_memory\|ram~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~787 " "Latch memory_data:data_memory\|ram~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~915 " "Latch memory_data:data_memory\|ram~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133285 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~563 " "Latch memory_data:data_memory\|ram~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~691 " "Latch memory_data:data_memory\|ram~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~819 " "Latch memory_data:data_memory\|ram~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~947 " "Latch memory_data:data_memory\|ram~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~595 " "Latch memory_data:data_memory\|ram~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~723 " "Latch memory_data:data_memory\|ram~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~851 " "Latch memory_data:data_memory\|ram~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~979 " "Latch memory_data:data_memory\|ram~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~627 " "Latch memory_data:data_memory\|ram~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133286 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~755 " "Latch memory_data:data_memory\|ram~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~883 " "Latch memory_data:data_memory\|ram~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1011 " "Latch memory_data:data_memory\|ram~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~539 " "Latch memory_data:data_memory\|ram~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~571 " "Latch memory_data:data_memory\|ram~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~603 " "Latch memory_data:data_memory\|ram~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~635 " "Latch memory_data:data_memory\|ram~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~667 " "Latch memory_data:data_memory\|ram~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~699 " "Latch memory_data:data_memory\|ram~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~731 " "Latch memory_data:data_memory\|ram~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133287 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~763 " "Latch memory_data:data_memory\|ram~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~795 " "Latch memory_data:data_memory\|ram~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~827 " "Latch memory_data:data_memory\|ram~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~859 " "Latch memory_data:data_memory\|ram~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~891 " "Latch memory_data:data_memory\|ram~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~923 " "Latch memory_data:data_memory\|ram~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~955 " "Latch memory_data:data_memory\|ram~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~987 " "Latch memory_data:data_memory\|ram~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1019 " "Latch memory_data:data_memory\|ram~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133288 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1027 " "Latch memory_data:data_memory\|ram~1027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133289 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1035 " "Latch memory_data:data_memory\|ram~1035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133289 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1043 " "Latch memory_data:data_memory\|ram~1043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133289 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1051 " "Latch memory_data:data_memory\|ram~1051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133289 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1155 " "Latch memory_data:data_memory\|ram~1155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133289 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1163 " "Latch memory_data:data_memory\|ram~1163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133289 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1171 " "Latch memory_data:data_memory\|ram~1171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133289 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1179 " "Latch memory_data:data_memory\|ram~1179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133290 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1283 " "Latch memory_data:data_memory\|ram~1283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133290 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1291 " "Latch memory_data:data_memory\|ram~1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133290 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1299 " "Latch memory_data:data_memory\|ram~1299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133290 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1307 " "Latch memory_data:data_memory\|ram~1307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133290 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1411 " "Latch memory_data:data_memory\|ram~1411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133290 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1419 " "Latch memory_data:data_memory\|ram~1419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133290 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1427 " "Latch memory_data:data_memory\|ram~1427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133291 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1435 " "Latch memory_data:data_memory\|ram~1435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133291 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1059 " "Latch memory_data:data_memory\|ram~1059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133291 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1067 " "Latch memory_data:data_memory\|ram~1067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133291 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1075 " "Latch memory_data:data_memory\|ram~1075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133291 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1083 " "Latch memory_data:data_memory\|ram~1083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133291 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1187 " "Latch memory_data:data_memory\|ram~1187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133292 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1195 " "Latch memory_data:data_memory\|ram~1195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133292 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1203 " "Latch memory_data:data_memory\|ram~1203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133292 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1211 " "Latch memory_data:data_memory\|ram~1211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133292 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1315 " "Latch memory_data:data_memory\|ram~1315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133292 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1323 " "Latch memory_data:data_memory\|ram~1323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133292 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1331 " "Latch memory_data:data_memory\|ram~1331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133293 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1339 " "Latch memory_data:data_memory\|ram~1339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133293 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1443 " "Latch memory_data:data_memory\|ram~1443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133293 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1451 " "Latch memory_data:data_memory\|ram~1451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133293 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1459 " "Latch memory_data:data_memory\|ram~1459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133293 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1467 " "Latch memory_data:data_memory\|ram~1467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133293 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1091 " "Latch memory_data:data_memory\|ram~1091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133294 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1099 " "Latch memory_data:data_memory\|ram~1099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133294 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1107 " "Latch memory_data:data_memory\|ram~1107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133294 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1115 " "Latch memory_data:data_memory\|ram~1115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133294 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1219 " "Latch memory_data:data_memory\|ram~1219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133294 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1227 " "Latch memory_data:data_memory\|ram~1227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133294 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1235 " "Latch memory_data:data_memory\|ram~1235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133294 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1243 " "Latch memory_data:data_memory\|ram~1243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133295 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1347 " "Latch memory_data:data_memory\|ram~1347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133295 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1355 " "Latch memory_data:data_memory\|ram~1355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133295 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1363 " "Latch memory_data:data_memory\|ram~1363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133295 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1371 " "Latch memory_data:data_memory\|ram~1371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133295 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1475 " "Latch memory_data:data_memory\|ram~1475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133295 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1483 " "Latch memory_data:data_memory\|ram~1483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133296 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1491 " "Latch memory_data:data_memory\|ram~1491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133296 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1499 " "Latch memory_data:data_memory\|ram~1499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133296 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1123 " "Latch memory_data:data_memory\|ram~1123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133296 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1251 " "Latch memory_data:data_memory\|ram~1251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133296 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1379 " "Latch memory_data:data_memory\|ram~1379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133296 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1507 " "Latch memory_data:data_memory\|ram~1507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133297 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1131 " "Latch memory_data:data_memory\|ram~1131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133297 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1259 " "Latch memory_data:data_memory\|ram~1259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133297 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1387 " "Latch memory_data:data_memory\|ram~1387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133297 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1515 " "Latch memory_data:data_memory\|ram~1515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133297 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1139 " "Latch memory_data:data_memory\|ram~1139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133297 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1267 " "Latch memory_data:data_memory\|ram~1267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1395 " "Latch memory_data:data_memory\|ram~1395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1523 " "Latch memory_data:data_memory\|ram~1523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1147 " "Latch memory_data:data_memory\|ram~1147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1275 " "Latch memory_data:data_memory\|ram~1275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1403 " "Latch memory_data:data_memory\|ram~1403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1531 " "Latch memory_data:data_memory\|ram~1531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1539 " "Latch memory_data:data_memory\|ram~1539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133298 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1571 " "Latch memory_data:data_memory\|ram~1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1603 " "Latch memory_data:data_memory\|ram~1603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1635 " "Latch memory_data:data_memory\|ram~1635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1547 " "Latch memory_data:data_memory\|ram~1547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1579 " "Latch memory_data:data_memory\|ram~1579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1611 " "Latch memory_data:data_memory\|ram~1611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1643 " "Latch memory_data:data_memory\|ram~1643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1555 " "Latch memory_data:data_memory\|ram~1555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133299 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1587 " "Latch memory_data:data_memory\|ram~1587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1619 " "Latch memory_data:data_memory\|ram~1619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1651 " "Latch memory_data:data_memory\|ram~1651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1563 " "Latch memory_data:data_memory\|ram~1563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1595 " "Latch memory_data:data_memory\|ram~1595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1627 " "Latch memory_data:data_memory\|ram~1627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1659 " "Latch memory_data:data_memory\|ram~1659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1667 " "Latch memory_data:data_memory\|ram~1667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1699 " "Latch memory_data:data_memory\|ram~1699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133300 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1731 " "Latch memory_data:data_memory\|ram~1731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1763 " "Latch memory_data:data_memory\|ram~1763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1675 " "Latch memory_data:data_memory\|ram~1675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1707 " "Latch memory_data:data_memory\|ram~1707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1739 " "Latch memory_data:data_memory\|ram~1739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1771 " "Latch memory_data:data_memory\|ram~1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1683 " "Latch memory_data:data_memory\|ram~1683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1715 " "Latch memory_data:data_memory\|ram~1715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1747 " "Latch memory_data:data_memory\|ram~1747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1779 " "Latch memory_data:data_memory\|ram~1779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133301 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1691 " "Latch memory_data:data_memory\|ram~1691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1723 " "Latch memory_data:data_memory\|ram~1723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1755 " "Latch memory_data:data_memory\|ram~1755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1787 " "Latch memory_data:data_memory\|ram~1787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1795 " "Latch memory_data:data_memory\|ram~1795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1803 " "Latch memory_data:data_memory\|ram~1803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1811 " "Latch memory_data:data_memory\|ram~1811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1819 " "Latch memory_data:data_memory\|ram~1819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1827 " "Latch memory_data:data_memory\|ram~1827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133302 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1835 " "Latch memory_data:data_memory\|ram~1835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1843 " "Latch memory_data:data_memory\|ram~1843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1851 " "Latch memory_data:data_memory\|ram~1851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1859 " "Latch memory_data:data_memory\|ram~1859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1867 " "Latch memory_data:data_memory\|ram~1867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1875 " "Latch memory_data:data_memory\|ram~1875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1883 " "Latch memory_data:data_memory\|ram~1883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1891 " "Latch memory_data:data_memory\|ram~1891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1899 " "Latch memory_data:data_memory\|ram~1899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133303 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1907 " "Latch memory_data:data_memory\|ram~1907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1915 " "Latch memory_data:data_memory\|ram~1915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1923 " "Latch memory_data:data_memory\|ram~1923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1955 " "Latch memory_data:data_memory\|ram~1955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1987 " "Latch memory_data:data_memory\|ram~1987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2019 " "Latch memory_data:data_memory\|ram~2019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1931 " "Latch memory_data:data_memory\|ram~1931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1963 " "Latch memory_data:data_memory\|ram~1963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1995 " "Latch memory_data:data_memory\|ram~1995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133304 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2027 " "Latch memory_data:data_memory\|ram~2027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1939 " "Latch memory_data:data_memory\|ram~1939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1971 " "Latch memory_data:data_memory\|ram~1971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2003 " "Latch memory_data:data_memory\|ram~2003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2035 " "Latch memory_data:data_memory\|ram~2035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1947 " "Latch memory_data:data_memory\|ram~1947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1979 " "Latch memory_data:data_memory\|ram~1979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2011 " "Latch memory_data:data_memory\|ram~2011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2043 " "Latch memory_data:data_memory\|ram~2043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133305 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~4 " "Latch memory_data:data_memory\|ram~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~132 " "Latch memory_data:data_memory\|ram~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~260 " "Latch memory_data:data_memory\|ram~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~388 " "Latch memory_data:data_memory\|ram~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~36 " "Latch memory_data:data_memory\|ram~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~164 " "Latch memory_data:data_memory\|ram~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~292 " "Latch memory_data:data_memory\|ram~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~420 " "Latch memory_data:data_memory\|ram~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~68 " "Latch memory_data:data_memory\|ram~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133306 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~196 " "Latch memory_data:data_memory\|ram~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~324 " "Latch memory_data:data_memory\|ram~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~452 " "Latch memory_data:data_memory\|ram~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~100 " "Latch memory_data:data_memory\|ram~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~228 " "Latch memory_data:data_memory\|ram~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~356 " "Latch memory_data:data_memory\|ram~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~484 " "Latch memory_data:data_memory\|ram~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~12 " "Latch memory_data:data_memory\|ram~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~140 " "Latch memory_data:data_memory\|ram~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~268 " "Latch memory_data:data_memory\|ram~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133307 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~396 " "Latch memory_data:data_memory\|ram~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~44 " "Latch memory_data:data_memory\|ram~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~172 " "Latch memory_data:data_memory\|ram~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~300 " "Latch memory_data:data_memory\|ram~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~428 " "Latch memory_data:data_memory\|ram~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~76 " "Latch memory_data:data_memory\|ram~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~204 " "Latch memory_data:data_memory\|ram~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~332 " "Latch memory_data:data_memory\|ram~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133308 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~460 " "Latch memory_data:data_memory\|ram~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~108 " "Latch memory_data:data_memory\|ram~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~236 " "Latch memory_data:data_memory\|ram~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~364 " "Latch memory_data:data_memory\|ram~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~492 " "Latch memory_data:data_memory\|ram~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~20 " "Latch memory_data:data_memory\|ram~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~148 " "Latch memory_data:data_memory\|ram~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~276 " "Latch memory_data:data_memory\|ram~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~404 " "Latch memory_data:data_memory\|ram~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133309 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~52 " "Latch memory_data:data_memory\|ram~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~180 " "Latch memory_data:data_memory\|ram~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~308 " "Latch memory_data:data_memory\|ram~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~436 " "Latch memory_data:data_memory\|ram~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~84 " "Latch memory_data:data_memory\|ram~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~212 " "Latch memory_data:data_memory\|ram~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~340 " "Latch memory_data:data_memory\|ram~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~468 " "Latch memory_data:data_memory\|ram~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~116 " "Latch memory_data:data_memory\|ram~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133310 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~244 " "Latch memory_data:data_memory\|ram~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~372 " "Latch memory_data:data_memory\|ram~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~500 " "Latch memory_data:data_memory\|ram~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~28 " "Latch memory_data:data_memory\|ram~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~60 " "Latch memory_data:data_memory\|ram~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~92 " "Latch memory_data:data_memory\|ram~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~124 " "Latch memory_data:data_memory\|ram~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~156 " "Latch memory_data:data_memory\|ram~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~188 " "Latch memory_data:data_memory\|ram~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133311 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~220 " "Latch memory_data:data_memory\|ram~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~252 " "Latch memory_data:data_memory\|ram~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~284 " "Latch memory_data:data_memory\|ram~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~316 " "Latch memory_data:data_memory\|ram~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~348 " "Latch memory_data:data_memory\|ram~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~380 " "Latch memory_data:data_memory\|ram~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~412 " "Latch memory_data:data_memory\|ram~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~444 " "Latch memory_data:data_memory\|ram~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~476 " "Latch memory_data:data_memory\|ram~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133312 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~508 " "Latch memory_data:data_memory\|ram~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~516 " "Latch memory_data:data_memory\|ram~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~524 " "Latch memory_data:data_memory\|ram~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~532 " "Latch memory_data:data_memory\|ram~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~540 " "Latch memory_data:data_memory\|ram~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~644 " "Latch memory_data:data_memory\|ram~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~652 " "Latch memory_data:data_memory\|ram~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~660 " "Latch memory_data:data_memory\|ram~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~668 " "Latch memory_data:data_memory\|ram~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~772 " "Latch memory_data:data_memory\|ram~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133313 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~780 " "Latch memory_data:data_memory\|ram~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~788 " "Latch memory_data:data_memory\|ram~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~796 " "Latch memory_data:data_memory\|ram~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~900 " "Latch memory_data:data_memory\|ram~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~908 " "Latch memory_data:data_memory\|ram~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~916 " "Latch memory_data:data_memory\|ram~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~924 " "Latch memory_data:data_memory\|ram~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~548 " "Latch memory_data:data_memory\|ram~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133314 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~556 " "Latch memory_data:data_memory\|ram~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~564 " "Latch memory_data:data_memory\|ram~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~572 " "Latch memory_data:data_memory\|ram~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~676 " "Latch memory_data:data_memory\|ram~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~684 " "Latch memory_data:data_memory\|ram~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~692 " "Latch memory_data:data_memory\|ram~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~700 " "Latch memory_data:data_memory\|ram~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~804 " "Latch memory_data:data_memory\|ram~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~812 " "Latch memory_data:data_memory\|ram~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133315 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~820 " "Latch memory_data:data_memory\|ram~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~828 " "Latch memory_data:data_memory\|ram~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~932 " "Latch memory_data:data_memory\|ram~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~940 " "Latch memory_data:data_memory\|ram~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~948 " "Latch memory_data:data_memory\|ram~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~956 " "Latch memory_data:data_memory\|ram~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~580 " "Latch memory_data:data_memory\|ram~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~588 " "Latch memory_data:data_memory\|ram~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~596 " "Latch memory_data:data_memory\|ram~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133316 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~604 " "Latch memory_data:data_memory\|ram~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~708 " "Latch memory_data:data_memory\|ram~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~716 " "Latch memory_data:data_memory\|ram~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~724 " "Latch memory_data:data_memory\|ram~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~732 " "Latch memory_data:data_memory\|ram~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~836 " "Latch memory_data:data_memory\|ram~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~844 " "Latch memory_data:data_memory\|ram~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~852 " "Latch memory_data:data_memory\|ram~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~860 " "Latch memory_data:data_memory\|ram~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~964 " "Latch memory_data:data_memory\|ram~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133317 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~972 " "Latch memory_data:data_memory\|ram~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~980 " "Latch memory_data:data_memory\|ram~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~988 " "Latch memory_data:data_memory\|ram~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~612 " "Latch memory_data:data_memory\|ram~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~740 " "Latch memory_data:data_memory\|ram~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~868 " "Latch memory_data:data_memory\|ram~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~996 " "Latch memory_data:data_memory\|ram~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~620 " "Latch memory_data:data_memory\|ram~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133318 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~748 " "Latch memory_data:data_memory\|ram~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~876 " "Latch memory_data:data_memory\|ram~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1004 " "Latch memory_data:data_memory\|ram~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~628 " "Latch memory_data:data_memory\|ram~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~756 " "Latch memory_data:data_memory\|ram~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~884 " "Latch memory_data:data_memory\|ram~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1012 " "Latch memory_data:data_memory\|ram~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~636 " "Latch memory_data:data_memory\|ram~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~764 " "Latch memory_data:data_memory\|ram~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~892 " "Latch memory_data:data_memory\|ram~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133319 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1020 " "Latch memory_data:data_memory\|ram~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1028 " "Latch memory_data:data_memory\|ram~1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1060 " "Latch memory_data:data_memory\|ram~1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1092 " "Latch memory_data:data_memory\|ram~1092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1124 " "Latch memory_data:data_memory\|ram~1124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1036 " "Latch memory_data:data_memory\|ram~1036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1068 " "Latch memory_data:data_memory\|ram~1068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1100 " "Latch memory_data:data_memory\|ram~1100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133320 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1132 " "Latch memory_data:data_memory\|ram~1132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1044 " "Latch memory_data:data_memory\|ram~1044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1076 " "Latch memory_data:data_memory\|ram~1076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1108 " "Latch memory_data:data_memory\|ram~1108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1140 " "Latch memory_data:data_memory\|ram~1140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1052 " "Latch memory_data:data_memory\|ram~1052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1084 " "Latch memory_data:data_memory\|ram~1084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1116 " "Latch memory_data:data_memory\|ram~1116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1148 " "Latch memory_data:data_memory\|ram~1148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1156 " "Latch memory_data:data_memory\|ram~1156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133321 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1188 " "Latch memory_data:data_memory\|ram~1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1220 " "Latch memory_data:data_memory\|ram~1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1252 " "Latch memory_data:data_memory\|ram~1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1164 " "Latch memory_data:data_memory\|ram~1164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1196 " "Latch memory_data:data_memory\|ram~1196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1228 " "Latch memory_data:data_memory\|ram~1228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1260 " "Latch memory_data:data_memory\|ram~1260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1172 " "Latch memory_data:data_memory\|ram~1172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1204 " "Latch memory_data:data_memory\|ram~1204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133322 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1236 " "Latch memory_data:data_memory\|ram~1236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1268 " "Latch memory_data:data_memory\|ram~1268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1180 " "Latch memory_data:data_memory\|ram~1180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1212 " "Latch memory_data:data_memory\|ram~1212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1244 " "Latch memory_data:data_memory\|ram~1244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1276 " "Latch memory_data:data_memory\|ram~1276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1284 " "Latch memory_data:data_memory\|ram~1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1292 " "Latch memory_data:data_memory\|ram~1292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1300 " "Latch memory_data:data_memory\|ram~1300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133323 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1308 " "Latch memory_data:data_memory\|ram~1308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1316 " "Latch memory_data:data_memory\|ram~1316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1324 " "Latch memory_data:data_memory\|ram~1324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1332 " "Latch memory_data:data_memory\|ram~1332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1340 " "Latch memory_data:data_memory\|ram~1340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1348 " "Latch memory_data:data_memory\|ram~1348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1356 " "Latch memory_data:data_memory\|ram~1356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1364 " "Latch memory_data:data_memory\|ram~1364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1372 " "Latch memory_data:data_memory\|ram~1372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133324 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1380 " "Latch memory_data:data_memory\|ram~1380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1388 " "Latch memory_data:data_memory\|ram~1388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1396 " "Latch memory_data:data_memory\|ram~1396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1404 " "Latch memory_data:data_memory\|ram~1404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1412 " "Latch memory_data:data_memory\|ram~1412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1444 " "Latch memory_data:data_memory\|ram~1444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1476 " "Latch memory_data:data_memory\|ram~1476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1508 " "Latch memory_data:data_memory\|ram~1508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1420 " "Latch memory_data:data_memory\|ram~1420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133325 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1452 " "Latch memory_data:data_memory\|ram~1452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1484 " "Latch memory_data:data_memory\|ram~1484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1516 " "Latch memory_data:data_memory\|ram~1516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1428 " "Latch memory_data:data_memory\|ram~1428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1460 " "Latch memory_data:data_memory\|ram~1460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1492 " "Latch memory_data:data_memory\|ram~1492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1524 " "Latch memory_data:data_memory\|ram~1524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1436 " "Latch memory_data:data_memory\|ram~1436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1468 " "Latch memory_data:data_memory\|ram~1468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1500 " "Latch memory_data:data_memory\|ram~1500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133326 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1532 " "Latch memory_data:data_memory\|ram~1532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1540 " "Latch memory_data:data_memory\|ram~1540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1668 " "Latch memory_data:data_memory\|ram~1668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1796 " "Latch memory_data:data_memory\|ram~1796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1924 " "Latch memory_data:data_memory\|ram~1924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1572 " "Latch memory_data:data_memory\|ram~1572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1700 " "Latch memory_data:data_memory\|ram~1700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1828 " "Latch memory_data:data_memory\|ram~1828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1956 " "Latch memory_data:data_memory\|ram~1956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133327 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1604 " "Latch memory_data:data_memory\|ram~1604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1732 " "Latch memory_data:data_memory\|ram~1732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1860 " "Latch memory_data:data_memory\|ram~1860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1988 " "Latch memory_data:data_memory\|ram~1988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1636 " "Latch memory_data:data_memory\|ram~1636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1764 " "Latch memory_data:data_memory\|ram~1764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1892 " "Latch memory_data:data_memory\|ram~1892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2020 " "Latch memory_data:data_memory\|ram~2020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1548 " "Latch memory_data:data_memory\|ram~1548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133328 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1676 " "Latch memory_data:data_memory\|ram~1676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1804 " "Latch memory_data:data_memory\|ram~1804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1932 " "Latch memory_data:data_memory\|ram~1932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1580 " "Latch memory_data:data_memory\|ram~1580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1708 " "Latch memory_data:data_memory\|ram~1708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1836 " "Latch memory_data:data_memory\|ram~1836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1964 " "Latch memory_data:data_memory\|ram~1964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1612 " "Latch memory_data:data_memory\|ram~1612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1740 " "Latch memory_data:data_memory\|ram~1740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133329 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1868 " "Latch memory_data:data_memory\|ram~1868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1996 " "Latch memory_data:data_memory\|ram~1996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1644 " "Latch memory_data:data_memory\|ram~1644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1772 " "Latch memory_data:data_memory\|ram~1772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1900 " "Latch memory_data:data_memory\|ram~1900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2028 " "Latch memory_data:data_memory\|ram~2028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1556 " "Latch memory_data:data_memory\|ram~1556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1684 " "Latch memory_data:data_memory\|ram~1684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1812 " "Latch memory_data:data_memory\|ram~1812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133330 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1940 " "Latch memory_data:data_memory\|ram~1940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1588 " "Latch memory_data:data_memory\|ram~1588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1716 " "Latch memory_data:data_memory\|ram~1716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1844 " "Latch memory_data:data_memory\|ram~1844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1972 " "Latch memory_data:data_memory\|ram~1972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1620 " "Latch memory_data:data_memory\|ram~1620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1748 " "Latch memory_data:data_memory\|ram~1748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1876 " "Latch memory_data:data_memory\|ram~1876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2004 " "Latch memory_data:data_memory\|ram~2004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1652 " "Latch memory_data:data_memory\|ram~1652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133331 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1780 " "Latch memory_data:data_memory\|ram~1780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1908 " "Latch memory_data:data_memory\|ram~1908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2036 " "Latch memory_data:data_memory\|ram~2036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1564 " "Latch memory_data:data_memory\|ram~1564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1596 " "Latch memory_data:data_memory\|ram~1596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1628 " "Latch memory_data:data_memory\|ram~1628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1660 " "Latch memory_data:data_memory\|ram~1660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1692 " "Latch memory_data:data_memory\|ram~1692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1724 " "Latch memory_data:data_memory\|ram~1724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133332 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1756 " "Latch memory_data:data_memory\|ram~1756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133333 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1788 " "Latch memory_data:data_memory\|ram~1788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133333 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1820 " "Latch memory_data:data_memory\|ram~1820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133333 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1852 " "Latch memory_data:data_memory\|ram~1852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133333 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1884 " "Latch memory_data:data_memory\|ram~1884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133333 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1916 " "Latch memory_data:data_memory\|ram~1916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133333 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1948 " "Latch memory_data:data_memory\|ram~1948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133334 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1980 " "Latch memory_data:data_memory\|ram~1980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133334 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2012 " "Latch memory_data:data_memory\|ram~2012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133334 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2044 " "Latch memory_data:data_memory\|ram~2044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133334 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~5 " "Latch memory_data:data_memory\|ram~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133334 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~13 " "Latch memory_data:data_memory\|ram~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133334 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~21 " "Latch memory_data:data_memory\|ram~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133335 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~29 " "Latch memory_data:data_memory\|ram~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133335 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~133 " "Latch memory_data:data_memory\|ram~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133335 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~141 " "Latch memory_data:data_memory\|ram~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133335 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~149 " "Latch memory_data:data_memory\|ram~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133335 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~157 " "Latch memory_data:data_memory\|ram~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133335 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~261 " "Latch memory_data:data_memory\|ram~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133335 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~269 " "Latch memory_data:data_memory\|ram~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133336 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~277 " "Latch memory_data:data_memory\|ram~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133336 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~285 " "Latch memory_data:data_memory\|ram~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133336 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~389 " "Latch memory_data:data_memory\|ram~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133336 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~397 " "Latch memory_data:data_memory\|ram~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133336 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~405 " "Latch memory_data:data_memory\|ram~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133336 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~413 " "Latch memory_data:data_memory\|ram~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133337 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~37 " "Latch memory_data:data_memory\|ram~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133337 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~45 " "Latch memory_data:data_memory\|ram~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133337 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~53 " "Latch memory_data:data_memory\|ram~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133337 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~61 " "Latch memory_data:data_memory\|ram~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133337 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~165 " "Latch memory_data:data_memory\|ram~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133337 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~173 " "Latch memory_data:data_memory\|ram~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133338 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~181 " "Latch memory_data:data_memory\|ram~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133338 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~189 " "Latch memory_data:data_memory\|ram~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133338 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~293 " "Latch memory_data:data_memory\|ram~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133338 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~301 " "Latch memory_data:data_memory\|ram~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133338 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~309 " "Latch memory_data:data_memory\|ram~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133338 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~317 " "Latch memory_data:data_memory\|ram~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133338 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~421 " "Latch memory_data:data_memory\|ram~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133339 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~429 " "Latch memory_data:data_memory\|ram~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133339 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~437 " "Latch memory_data:data_memory\|ram~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133339 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~445 " "Latch memory_data:data_memory\|ram~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133339 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~69 " "Latch memory_data:data_memory\|ram~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133339 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~77 " "Latch memory_data:data_memory\|ram~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133339 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~85 " "Latch memory_data:data_memory\|ram~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133340 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~93 " "Latch memory_data:data_memory\|ram~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133340 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~197 " "Latch memory_data:data_memory\|ram~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133340 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~205 " "Latch memory_data:data_memory\|ram~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133340 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~213 " "Latch memory_data:data_memory\|ram~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133340 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~221 " "Latch memory_data:data_memory\|ram~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133340 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~325 " "Latch memory_data:data_memory\|ram~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133341 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~333 " "Latch memory_data:data_memory\|ram~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133341 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~341 " "Latch memory_data:data_memory\|ram~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133341 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~349 " "Latch memory_data:data_memory\|ram~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133341 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~453 " "Latch memory_data:data_memory\|ram~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133341 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~461 " "Latch memory_data:data_memory\|ram~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133341 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~469 " "Latch memory_data:data_memory\|ram~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133342 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~477 " "Latch memory_data:data_memory\|ram~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133342 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~101 " "Latch memory_data:data_memory\|ram~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133342 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~229 " "Latch memory_data:data_memory\|ram~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133342 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~357 " "Latch memory_data:data_memory\|ram~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133342 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~485 " "Latch memory_data:data_memory\|ram~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133342 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~109 " "Latch memory_data:data_memory\|ram~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133342 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~237 " "Latch memory_data:data_memory\|ram~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133343 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~365 " "Latch memory_data:data_memory\|ram~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133343 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~493 " "Latch memory_data:data_memory\|ram~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133343 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~117 " "Latch memory_data:data_memory\|ram~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133343 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~245 " "Latch memory_data:data_memory\|ram~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133343 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~373 " "Latch memory_data:data_memory\|ram~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133343 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~501 " "Latch memory_data:data_memory\|ram~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133344 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~125 " "Latch memory_data:data_memory\|ram~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133344 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~253 " "Latch memory_data:data_memory\|ram~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133344 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~381 " "Latch memory_data:data_memory\|ram~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133344 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~509 " "Latch memory_data:data_memory\|ram~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133344 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~517 " "Latch memory_data:data_memory\|ram~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133344 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~549 " "Latch memory_data:data_memory\|ram~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133345 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~581 " "Latch memory_data:data_memory\|ram~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133345 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~613 " "Latch memory_data:data_memory\|ram~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133345 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~525 " "Latch memory_data:data_memory\|ram~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133345 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~557 " "Latch memory_data:data_memory\|ram~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133345 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~589 " "Latch memory_data:data_memory\|ram~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133345 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~621 " "Latch memory_data:data_memory\|ram~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133345 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~533 " "Latch memory_data:data_memory\|ram~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133346 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~565 " "Latch memory_data:data_memory\|ram~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133346 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~597 " "Latch memory_data:data_memory\|ram~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133346 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~629 " "Latch memory_data:data_memory\|ram~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133346 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~541 " "Latch memory_data:data_memory\|ram~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133346 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~573 " "Latch memory_data:data_memory\|ram~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133346 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~605 " "Latch memory_data:data_memory\|ram~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133347 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~637 " "Latch memory_data:data_memory\|ram~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133347 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~645 " "Latch memory_data:data_memory\|ram~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133347 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~677 " "Latch memory_data:data_memory\|ram~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133347 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~709 " "Latch memory_data:data_memory\|ram~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133347 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~741 " "Latch memory_data:data_memory\|ram~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133347 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~653 " "Latch memory_data:data_memory\|ram~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133348 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~685 " "Latch memory_data:data_memory\|ram~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133348 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~717 " "Latch memory_data:data_memory\|ram~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133348 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~749 " "Latch memory_data:data_memory\|ram~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133348 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~661 " "Latch memory_data:data_memory\|ram~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133348 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~693 " "Latch memory_data:data_memory\|ram~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133348 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~725 " "Latch memory_data:data_memory\|ram~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133349 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~757 " "Latch memory_data:data_memory\|ram~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133349 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~669 " "Latch memory_data:data_memory\|ram~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133349 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~701 " "Latch memory_data:data_memory\|ram~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133349 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~733 " "Latch memory_data:data_memory\|ram~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133349 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~765 " "Latch memory_data:data_memory\|ram~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133349 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~773 " "Latch memory_data:data_memory\|ram~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133349 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~781 " "Latch memory_data:data_memory\|ram~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133350 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~789 " "Latch memory_data:data_memory\|ram~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133350 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~797 " "Latch memory_data:data_memory\|ram~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133350 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~805 " "Latch memory_data:data_memory\|ram~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133350 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~813 " "Latch memory_data:data_memory\|ram~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133350 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~821 " "Latch memory_data:data_memory\|ram~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133350 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~829 " "Latch memory_data:data_memory\|ram~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133351 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~837 " "Latch memory_data:data_memory\|ram~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133351 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~845 " "Latch memory_data:data_memory\|ram~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133351 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~853 " "Latch memory_data:data_memory\|ram~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133351 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~861 " "Latch memory_data:data_memory\|ram~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133351 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~869 " "Latch memory_data:data_memory\|ram~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133351 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~877 " "Latch memory_data:data_memory\|ram~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133351 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~885 " "Latch memory_data:data_memory\|ram~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133352 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~893 " "Latch memory_data:data_memory\|ram~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133352 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~901 " "Latch memory_data:data_memory\|ram~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133352 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~933 " "Latch memory_data:data_memory\|ram~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133352 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~965 " "Latch memory_data:data_memory\|ram~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133352 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~997 " "Latch memory_data:data_memory\|ram~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133352 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~909 " "Latch memory_data:data_memory\|ram~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133353 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~941 " "Latch memory_data:data_memory\|ram~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133353 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~973 " "Latch memory_data:data_memory\|ram~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133353 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1005 " "Latch memory_data:data_memory\|ram~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133353 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~917 " "Latch memory_data:data_memory\|ram~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133353 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~949 " "Latch memory_data:data_memory\|ram~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133353 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~981 " "Latch memory_data:data_memory\|ram~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133354 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1013 " "Latch memory_data:data_memory\|ram~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133354 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~925 " "Latch memory_data:data_memory\|ram~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133354 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~957 " "Latch memory_data:data_memory\|ram~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133354 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~989 " "Latch memory_data:data_memory\|ram~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133354 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1021 " "Latch memory_data:data_memory\|ram~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133354 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1029 " "Latch memory_data:data_memory\|ram~1029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133355 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1157 " "Latch memory_data:data_memory\|ram~1157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133355 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1285 " "Latch memory_data:data_memory\|ram~1285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133355 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1413 " "Latch memory_data:data_memory\|ram~1413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133355 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1061 " "Latch memory_data:data_memory\|ram~1061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133355 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1189 " "Latch memory_data:data_memory\|ram~1189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133355 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1317 " "Latch memory_data:data_memory\|ram~1317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133355 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1445 " "Latch memory_data:data_memory\|ram~1445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133356 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1093 " "Latch memory_data:data_memory\|ram~1093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133356 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1221 " "Latch memory_data:data_memory\|ram~1221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133356 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1349 " "Latch memory_data:data_memory\|ram~1349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133356 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1477 " "Latch memory_data:data_memory\|ram~1477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133356 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1125 " "Latch memory_data:data_memory\|ram~1125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133356 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1253 " "Latch memory_data:data_memory\|ram~1253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133357 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1381 " "Latch memory_data:data_memory\|ram~1381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133357 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1509 " "Latch memory_data:data_memory\|ram~1509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133357 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1037 " "Latch memory_data:data_memory\|ram~1037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133357 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1165 " "Latch memory_data:data_memory\|ram~1165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133357 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1293 " "Latch memory_data:data_memory\|ram~1293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133357 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1421 " "Latch memory_data:data_memory\|ram~1421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133357 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1069 " "Latch memory_data:data_memory\|ram~1069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1197 " "Latch memory_data:data_memory\|ram~1197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1325 " "Latch memory_data:data_memory\|ram~1325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1453 " "Latch memory_data:data_memory\|ram~1453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1101 " "Latch memory_data:data_memory\|ram~1101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1229 " "Latch memory_data:data_memory\|ram~1229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1357 " "Latch memory_data:data_memory\|ram~1357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1485 " "Latch memory_data:data_memory\|ram~1485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1133 " "Latch memory_data:data_memory\|ram~1133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1261 " "Latch memory_data:data_memory\|ram~1261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133358 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1389 " "Latch memory_data:data_memory\|ram~1389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1517 " "Latch memory_data:data_memory\|ram~1517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1045 " "Latch memory_data:data_memory\|ram~1045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1173 " "Latch memory_data:data_memory\|ram~1173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1301 " "Latch memory_data:data_memory\|ram~1301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1429 " "Latch memory_data:data_memory\|ram~1429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1077 " "Latch memory_data:data_memory\|ram~1077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1205 " "Latch memory_data:data_memory\|ram~1205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1333 " "Latch memory_data:data_memory\|ram~1333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133359 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1461 " "Latch memory_data:data_memory\|ram~1461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1109 " "Latch memory_data:data_memory\|ram~1109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1237 " "Latch memory_data:data_memory\|ram~1237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1365 " "Latch memory_data:data_memory\|ram~1365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1493 " "Latch memory_data:data_memory\|ram~1493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1141 " "Latch memory_data:data_memory\|ram~1141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1269 " "Latch memory_data:data_memory\|ram~1269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1397 " "Latch memory_data:data_memory\|ram~1397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1525 " "Latch memory_data:data_memory\|ram~1525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133360 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1053 " "Latch memory_data:data_memory\|ram~1053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1085 " "Latch memory_data:data_memory\|ram~1085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1117 " "Latch memory_data:data_memory\|ram~1117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1149 " "Latch memory_data:data_memory\|ram~1149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1181 " "Latch memory_data:data_memory\|ram~1181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1213 " "Latch memory_data:data_memory\|ram~1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1245 " "Latch memory_data:data_memory\|ram~1245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1277 " "Latch memory_data:data_memory\|ram~1277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1309 " "Latch memory_data:data_memory\|ram~1309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133361 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1341 " "Latch memory_data:data_memory\|ram~1341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1373 " "Latch memory_data:data_memory\|ram~1373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1405 " "Latch memory_data:data_memory\|ram~1405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1437 " "Latch memory_data:data_memory\|ram~1437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1469 " "Latch memory_data:data_memory\|ram~1469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1501 " "Latch memory_data:data_memory\|ram~1501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1533 " "Latch memory_data:data_memory\|ram~1533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1541 " "Latch memory_data:data_memory\|ram~1541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1549 " "Latch memory_data:data_memory\|ram~1549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1557 " "Latch memory_data:data_memory\|ram~1557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133362 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1565 " "Latch memory_data:data_memory\|ram~1565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1669 " "Latch memory_data:data_memory\|ram~1669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1677 " "Latch memory_data:data_memory\|ram~1677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1685 " "Latch memory_data:data_memory\|ram~1685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1693 " "Latch memory_data:data_memory\|ram~1693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1797 " "Latch memory_data:data_memory\|ram~1797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1805 " "Latch memory_data:data_memory\|ram~1805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1813 " "Latch memory_data:data_memory\|ram~1813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1821 " "Latch memory_data:data_memory\|ram~1821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133363 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1925 " "Latch memory_data:data_memory\|ram~1925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1933 " "Latch memory_data:data_memory\|ram~1933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1941 " "Latch memory_data:data_memory\|ram~1941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1949 " "Latch memory_data:data_memory\|ram~1949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1573 " "Latch memory_data:data_memory\|ram~1573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1581 " "Latch memory_data:data_memory\|ram~1581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1589 " "Latch memory_data:data_memory\|ram~1589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1597 " "Latch memory_data:data_memory\|ram~1597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1701 " "Latch memory_data:data_memory\|ram~1701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133364 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1709 " "Latch memory_data:data_memory\|ram~1709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1717 " "Latch memory_data:data_memory\|ram~1717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1725 " "Latch memory_data:data_memory\|ram~1725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1829 " "Latch memory_data:data_memory\|ram~1829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1837 " "Latch memory_data:data_memory\|ram~1837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1845 " "Latch memory_data:data_memory\|ram~1845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1853 " "Latch memory_data:data_memory\|ram~1853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1957 " "Latch memory_data:data_memory\|ram~1957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1965 " "Latch memory_data:data_memory\|ram~1965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133365 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1973 " "Latch memory_data:data_memory\|ram~1973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1981 " "Latch memory_data:data_memory\|ram~1981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1605 " "Latch memory_data:data_memory\|ram~1605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1613 " "Latch memory_data:data_memory\|ram~1613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1621 " "Latch memory_data:data_memory\|ram~1621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1629 " "Latch memory_data:data_memory\|ram~1629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1733 " "Latch memory_data:data_memory\|ram~1733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1741 " "Latch memory_data:data_memory\|ram~1741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1749 " "Latch memory_data:data_memory\|ram~1749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1757 " "Latch memory_data:data_memory\|ram~1757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133366 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1861 " "Latch memory_data:data_memory\|ram~1861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1869 " "Latch memory_data:data_memory\|ram~1869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1877 " "Latch memory_data:data_memory\|ram~1877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1885 " "Latch memory_data:data_memory\|ram~1885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1989 " "Latch memory_data:data_memory\|ram~1989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1997 " "Latch memory_data:data_memory\|ram~1997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2005 " "Latch memory_data:data_memory\|ram~2005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2013 " "Latch memory_data:data_memory\|ram~2013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1637 " "Latch memory_data:data_memory\|ram~1637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133367 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1765 " "Latch memory_data:data_memory\|ram~1765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1893 " "Latch memory_data:data_memory\|ram~1893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2021 " "Latch memory_data:data_memory\|ram~2021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1645 " "Latch memory_data:data_memory\|ram~1645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1773 " "Latch memory_data:data_memory\|ram~1773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1901 " "Latch memory_data:data_memory\|ram~1901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2029 " "Latch memory_data:data_memory\|ram~2029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1653 " "Latch memory_data:data_memory\|ram~1653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1781 " "Latch memory_data:data_memory\|ram~1781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133368 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1909 " "Latch memory_data:data_memory\|ram~1909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2037 " "Latch memory_data:data_memory\|ram~2037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1661 " "Latch memory_data:data_memory\|ram~1661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1789 " "Latch memory_data:data_memory\|ram~1789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1917 " "Latch memory_data:data_memory\|ram~1917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2045 " "Latch memory_data:data_memory\|ram~2045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~6 " "Latch memory_data:data_memory\|ram~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~38 " "Latch memory_data:data_memory\|ram~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~70 " "Latch memory_data:data_memory\|ram~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133369 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~102 " "Latch memory_data:data_memory\|ram~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~14 " "Latch memory_data:data_memory\|ram~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~46 " "Latch memory_data:data_memory\|ram~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~78 " "Latch memory_data:data_memory\|ram~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~110 " "Latch memory_data:data_memory\|ram~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~22 " "Latch memory_data:data_memory\|ram~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~54 " "Latch memory_data:data_memory\|ram~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~86 " "Latch memory_data:data_memory\|ram~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~118 " "Latch memory_data:data_memory\|ram~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133370 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~30 " "Latch memory_data:data_memory\|ram~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~62 " "Latch memory_data:data_memory\|ram~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~94 " "Latch memory_data:data_memory\|ram~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~126 " "Latch memory_data:data_memory\|ram~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~134 " "Latch memory_data:data_memory\|ram~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~166 " "Latch memory_data:data_memory\|ram~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~198 " "Latch memory_data:data_memory\|ram~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~230 " "Latch memory_data:data_memory\|ram~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~142 " "Latch memory_data:data_memory\|ram~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~174 " "Latch memory_data:data_memory\|ram~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133371 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~206 " "Latch memory_data:data_memory\|ram~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~238 " "Latch memory_data:data_memory\|ram~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~150 " "Latch memory_data:data_memory\|ram~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~182 " "Latch memory_data:data_memory\|ram~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~214 " "Latch memory_data:data_memory\|ram~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~246 " "Latch memory_data:data_memory\|ram~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~158 " "Latch memory_data:data_memory\|ram~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~190 " "Latch memory_data:data_memory\|ram~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~222 " "Latch memory_data:data_memory\|ram~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133372 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~254 " "Latch memory_data:data_memory\|ram~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~262 " "Latch memory_data:data_memory\|ram~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~270 " "Latch memory_data:data_memory\|ram~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~278 " "Latch memory_data:data_memory\|ram~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~286 " "Latch memory_data:data_memory\|ram~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~294 " "Latch memory_data:data_memory\|ram~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~302 " "Latch memory_data:data_memory\|ram~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~310 " "Latch memory_data:data_memory\|ram~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~318 " "Latch memory_data:data_memory\|ram~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133373 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~326 " "Latch memory_data:data_memory\|ram~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~334 " "Latch memory_data:data_memory\|ram~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~342 " "Latch memory_data:data_memory\|ram~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~350 " "Latch memory_data:data_memory\|ram~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~358 " "Latch memory_data:data_memory\|ram~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~366 " "Latch memory_data:data_memory\|ram~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~374 " "Latch memory_data:data_memory\|ram~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~382 " "Latch memory_data:data_memory\|ram~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~390 " "Latch memory_data:data_memory\|ram~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133374 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~422 " "Latch memory_data:data_memory\|ram~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~454 " "Latch memory_data:data_memory\|ram~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~486 " "Latch memory_data:data_memory\|ram~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~398 " "Latch memory_data:data_memory\|ram~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~430 " "Latch memory_data:data_memory\|ram~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~462 " "Latch memory_data:data_memory\|ram~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~494 " "Latch memory_data:data_memory\|ram~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~406 " "Latch memory_data:data_memory\|ram~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~438 " "Latch memory_data:data_memory\|ram~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133375 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~470 " "Latch memory_data:data_memory\|ram~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~502 " "Latch memory_data:data_memory\|ram~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~414 " "Latch memory_data:data_memory\|ram~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~446 " "Latch memory_data:data_memory\|ram~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~478 " "Latch memory_data:data_memory\|ram~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~510 " "Latch memory_data:data_memory\|ram~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~518 " "Latch memory_data:data_memory\|ram~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~646 " "Latch memory_data:data_memory\|ram~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~774 " "Latch memory_data:data_memory\|ram~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133376 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~902 " "Latch memory_data:data_memory\|ram~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~550 " "Latch memory_data:data_memory\|ram~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~678 " "Latch memory_data:data_memory\|ram~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~806 " "Latch memory_data:data_memory\|ram~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~934 " "Latch memory_data:data_memory\|ram~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~582 " "Latch memory_data:data_memory\|ram~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~710 " "Latch memory_data:data_memory\|ram~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~838 " "Latch memory_data:data_memory\|ram~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~966 " "Latch memory_data:data_memory\|ram~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~614 " "Latch memory_data:data_memory\|ram~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133377 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~742 " "Latch memory_data:data_memory\|ram~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~870 " "Latch memory_data:data_memory\|ram~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~998 " "Latch memory_data:data_memory\|ram~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~526 " "Latch memory_data:data_memory\|ram~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~654 " "Latch memory_data:data_memory\|ram~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~782 " "Latch memory_data:data_memory\|ram~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~910 " "Latch memory_data:data_memory\|ram~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~558 " "Latch memory_data:data_memory\|ram~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~686 " "Latch memory_data:data_memory\|ram~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133378 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~814 " "Latch memory_data:data_memory\|ram~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~942 " "Latch memory_data:data_memory\|ram~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~590 " "Latch memory_data:data_memory\|ram~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~718 " "Latch memory_data:data_memory\|ram~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~846 " "Latch memory_data:data_memory\|ram~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~974 " "Latch memory_data:data_memory\|ram~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~622 " "Latch memory_data:data_memory\|ram~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~750 " "Latch memory_data:data_memory\|ram~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~878 " "Latch memory_data:data_memory\|ram~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133379 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1006 " "Latch memory_data:data_memory\|ram~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~534 " "Latch memory_data:data_memory\|ram~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~662 " "Latch memory_data:data_memory\|ram~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~790 " "Latch memory_data:data_memory\|ram~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~918 " "Latch memory_data:data_memory\|ram~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~566 " "Latch memory_data:data_memory\|ram~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~694 " "Latch memory_data:data_memory\|ram~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~822 " "Latch memory_data:data_memory\|ram~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133380 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~950 " "Latch memory_data:data_memory\|ram~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~598 " "Latch memory_data:data_memory\|ram~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~726 " "Latch memory_data:data_memory\|ram~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~854 " "Latch memory_data:data_memory\|ram~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~982 " "Latch memory_data:data_memory\|ram~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~630 " "Latch memory_data:data_memory\|ram~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~758 " "Latch memory_data:data_memory\|ram~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~886 " "Latch memory_data:data_memory\|ram~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1014 " "Latch memory_data:data_memory\|ram~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133381 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~542 " "Latch memory_data:data_memory\|ram~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133382 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~574 " "Latch memory_data:data_memory\|ram~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133382 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~606 " "Latch memory_data:data_memory\|ram~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133382 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~638 " "Latch memory_data:data_memory\|ram~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133382 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~670 " "Latch memory_data:data_memory\|ram~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133382 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~702 " "Latch memory_data:data_memory\|ram~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133382 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~734 " "Latch memory_data:data_memory\|ram~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133383 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~766 " "Latch memory_data:data_memory\|ram~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133383 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~798 " "Latch memory_data:data_memory\|ram~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133383 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~830 " "Latch memory_data:data_memory\|ram~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133383 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~862 " "Latch memory_data:data_memory\|ram~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133383 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~894 " "Latch memory_data:data_memory\|ram~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133383 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~926 " "Latch memory_data:data_memory\|ram~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133384 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~958 " "Latch memory_data:data_memory\|ram~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133384 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~990 " "Latch memory_data:data_memory\|ram~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133384 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1022 " "Latch memory_data:data_memory\|ram~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133384 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1030 " "Latch memory_data:data_memory\|ram~1030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133384 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1038 " "Latch memory_data:data_memory\|ram~1038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133384 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1046 " "Latch memory_data:data_memory\|ram~1046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133384 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1054 " "Latch memory_data:data_memory\|ram~1054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133385 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1158 " "Latch memory_data:data_memory\|ram~1158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133385 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1166 " "Latch memory_data:data_memory\|ram~1166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133385 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1174 " "Latch memory_data:data_memory\|ram~1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133385 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1182 " "Latch memory_data:data_memory\|ram~1182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133385 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1286 " "Latch memory_data:data_memory\|ram~1286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133386 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1294 " "Latch memory_data:data_memory\|ram~1294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133386 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1302 " "Latch memory_data:data_memory\|ram~1302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133386 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1310 " "Latch memory_data:data_memory\|ram~1310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133386 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1414 " "Latch memory_data:data_memory\|ram~1414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133386 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1422 " "Latch memory_data:data_memory\|ram~1422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133386 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1430 " "Latch memory_data:data_memory\|ram~1430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133386 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1438 " "Latch memory_data:data_memory\|ram~1438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133387 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1062 " "Latch memory_data:data_memory\|ram~1062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133387 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1070 " "Latch memory_data:data_memory\|ram~1070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133387 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1078 " "Latch memory_data:data_memory\|ram~1078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133387 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1086 " "Latch memory_data:data_memory\|ram~1086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133387 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1190 " "Latch memory_data:data_memory\|ram~1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133387 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1198 " "Latch memory_data:data_memory\|ram~1198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133388 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1206 " "Latch memory_data:data_memory\|ram~1206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133388 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1214 " "Latch memory_data:data_memory\|ram~1214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133388 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1318 " "Latch memory_data:data_memory\|ram~1318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133388 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1326 " "Latch memory_data:data_memory\|ram~1326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133388 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1334 " "Latch memory_data:data_memory\|ram~1334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133388 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1342 " "Latch memory_data:data_memory\|ram~1342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1446 " "Latch memory_data:data_memory\|ram~1446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1454 " "Latch memory_data:data_memory\|ram~1454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1462 " "Latch memory_data:data_memory\|ram~1462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1470 " "Latch memory_data:data_memory\|ram~1470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1094 " "Latch memory_data:data_memory\|ram~1094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1102 " "Latch memory_data:data_memory\|ram~1102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1110 " "Latch memory_data:data_memory\|ram~1110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133389 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1118 " "Latch memory_data:data_memory\|ram~1118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1222 " "Latch memory_data:data_memory\|ram~1222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1230 " "Latch memory_data:data_memory\|ram~1230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1238 " "Latch memory_data:data_memory\|ram~1238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1246 " "Latch memory_data:data_memory\|ram~1246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1350 " "Latch memory_data:data_memory\|ram~1350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1358 " "Latch memory_data:data_memory\|ram~1358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1366 " "Latch memory_data:data_memory\|ram~1366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1374 " "Latch memory_data:data_memory\|ram~1374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133390 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1478 " "Latch memory_data:data_memory\|ram~1478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1486 " "Latch memory_data:data_memory\|ram~1486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1494 " "Latch memory_data:data_memory\|ram~1494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1502 " "Latch memory_data:data_memory\|ram~1502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1126 " "Latch memory_data:data_memory\|ram~1126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1254 " "Latch memory_data:data_memory\|ram~1254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1382 " "Latch memory_data:data_memory\|ram~1382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1510 " "Latch memory_data:data_memory\|ram~1510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1134 " "Latch memory_data:data_memory\|ram~1134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133391 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1262 " "Latch memory_data:data_memory\|ram~1262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1390 " "Latch memory_data:data_memory\|ram~1390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1518 " "Latch memory_data:data_memory\|ram~1518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1142 " "Latch memory_data:data_memory\|ram~1142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1270 " "Latch memory_data:data_memory\|ram~1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1398 " "Latch memory_data:data_memory\|ram~1398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1526 " "Latch memory_data:data_memory\|ram~1526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1150 " "Latch memory_data:data_memory\|ram~1150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1278 " "Latch memory_data:data_memory\|ram~1278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133392 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1406 " "Latch memory_data:data_memory\|ram~1406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1534 " "Latch memory_data:data_memory\|ram~1534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1542 " "Latch memory_data:data_memory\|ram~1542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1574 " "Latch memory_data:data_memory\|ram~1574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1606 " "Latch memory_data:data_memory\|ram~1606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1638 " "Latch memory_data:data_memory\|ram~1638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1550 " "Latch memory_data:data_memory\|ram~1550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1582 " "Latch memory_data:data_memory\|ram~1582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1614 " "Latch memory_data:data_memory\|ram~1614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133393 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1646 " "Latch memory_data:data_memory\|ram~1646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1558 " "Latch memory_data:data_memory\|ram~1558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1590 " "Latch memory_data:data_memory\|ram~1590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1622 " "Latch memory_data:data_memory\|ram~1622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1654 " "Latch memory_data:data_memory\|ram~1654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1566 " "Latch memory_data:data_memory\|ram~1566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1598 " "Latch memory_data:data_memory\|ram~1598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1630 " "Latch memory_data:data_memory\|ram~1630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1662 " "Latch memory_data:data_memory\|ram~1662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133394 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1670 " "Latch memory_data:data_memory\|ram~1670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1702 " "Latch memory_data:data_memory\|ram~1702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1734 " "Latch memory_data:data_memory\|ram~1734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1766 " "Latch memory_data:data_memory\|ram~1766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1678 " "Latch memory_data:data_memory\|ram~1678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1710 " "Latch memory_data:data_memory\|ram~1710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1742 " "Latch memory_data:data_memory\|ram~1742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1774 " "Latch memory_data:data_memory\|ram~1774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1686 " "Latch memory_data:data_memory\|ram~1686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133395 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1718 " "Latch memory_data:data_memory\|ram~1718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1750 " "Latch memory_data:data_memory\|ram~1750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1782 " "Latch memory_data:data_memory\|ram~1782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1694 " "Latch memory_data:data_memory\|ram~1694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1726 " "Latch memory_data:data_memory\|ram~1726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1758 " "Latch memory_data:data_memory\|ram~1758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1790 " "Latch memory_data:data_memory\|ram~1790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1798 " "Latch memory_data:data_memory\|ram~1798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133396 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1806 " "Latch memory_data:data_memory\|ram~1806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1814 " "Latch memory_data:data_memory\|ram~1814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1822 " "Latch memory_data:data_memory\|ram~1822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1830 " "Latch memory_data:data_memory\|ram~1830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1838 " "Latch memory_data:data_memory\|ram~1838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1846 " "Latch memory_data:data_memory\|ram~1846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1854 " "Latch memory_data:data_memory\|ram~1854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1862 " "Latch memory_data:data_memory\|ram~1862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1870 " "Latch memory_data:data_memory\|ram~1870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133397 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1878 " "Latch memory_data:data_memory\|ram~1878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1886 " "Latch memory_data:data_memory\|ram~1886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1894 " "Latch memory_data:data_memory\|ram~1894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1902 " "Latch memory_data:data_memory\|ram~1902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1910 " "Latch memory_data:data_memory\|ram~1910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1918 " "Latch memory_data:data_memory\|ram~1918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1926 " "Latch memory_data:data_memory\|ram~1926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1958 " "Latch memory_data:data_memory\|ram~1958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133398 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1990 " "Latch memory_data:data_memory\|ram~1990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133399 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2022 " "Latch memory_data:data_memory\|ram~2022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133399 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1934 " "Latch memory_data:data_memory\|ram~1934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133399 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1966 " "Latch memory_data:data_memory\|ram~1966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133399 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1998 " "Latch memory_data:data_memory\|ram~1998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133399 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2030 " "Latch memory_data:data_memory\|ram~2030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133399 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1942 " "Latch memory_data:data_memory\|ram~1942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133400 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1974 " "Latch memory_data:data_memory\|ram~1974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133400 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2006 " "Latch memory_data:data_memory\|ram~2006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133400 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2038 " "Latch memory_data:data_memory\|ram~2038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133400 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1950 " "Latch memory_data:data_memory\|ram~1950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133400 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1982 " "Latch memory_data:data_memory\|ram~1982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133400 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2014 " "Latch memory_data:data_memory\|ram~2014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133401 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2046 " "Latch memory_data:data_memory\|ram~2046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133401 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~7 " "Latch memory_data:data_memory\|ram~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133401 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~135 " "Latch memory_data:data_memory\|ram~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133401 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~263 " "Latch memory_data:data_memory\|ram~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133401 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~391 " "Latch memory_data:data_memory\|ram~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133401 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~39 " "Latch memory_data:data_memory\|ram~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133402 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~167 " "Latch memory_data:data_memory\|ram~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133402 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~295 " "Latch memory_data:data_memory\|ram~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133402 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~423 " "Latch memory_data:data_memory\|ram~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133402 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~71 " "Latch memory_data:data_memory\|ram~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133402 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~199 " "Latch memory_data:data_memory\|ram~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133402 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~327 " "Latch memory_data:data_memory\|ram~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133403 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~455 " "Latch memory_data:data_memory\|ram~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133403 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~103 " "Latch memory_data:data_memory\|ram~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133403 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~231 " "Latch memory_data:data_memory\|ram~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133403 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~359 " "Latch memory_data:data_memory\|ram~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133403 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~487 " "Latch memory_data:data_memory\|ram~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133403 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~15 " "Latch memory_data:data_memory\|ram~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133404 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~143 " "Latch memory_data:data_memory\|ram~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133404 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~271 " "Latch memory_data:data_memory\|ram~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133404 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~399 " "Latch memory_data:data_memory\|ram~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133404 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~47 " "Latch memory_data:data_memory\|ram~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133404 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~175 " "Latch memory_data:data_memory\|ram~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133404 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~303 " "Latch memory_data:data_memory\|ram~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133404 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~431 " "Latch memory_data:data_memory\|ram~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133405 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~79 " "Latch memory_data:data_memory\|ram~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133405 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~207 " "Latch memory_data:data_memory\|ram~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133405 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~335 " "Latch memory_data:data_memory\|ram~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133405 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~463 " "Latch memory_data:data_memory\|ram~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133405 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~111 " "Latch memory_data:data_memory\|ram~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133405 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~239 " "Latch memory_data:data_memory\|ram~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133406 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~367 " "Latch memory_data:data_memory\|ram~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133406 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~495 " "Latch memory_data:data_memory\|ram~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133406 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~23 " "Latch memory_data:data_memory\|ram~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133406 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~151 " "Latch memory_data:data_memory\|ram~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133406 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~279 " "Latch memory_data:data_memory\|ram~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133406 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~407 " "Latch memory_data:data_memory\|ram~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133406 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~55 " "Latch memory_data:data_memory\|ram~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133407 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~183 " "Latch memory_data:data_memory\|ram~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133407 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~311 " "Latch memory_data:data_memory\|ram~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133407 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~439 " "Latch memory_data:data_memory\|ram~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133407 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~87 " "Latch memory_data:data_memory\|ram~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133407 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~215 " "Latch memory_data:data_memory\|ram~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133407 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~343 " "Latch memory_data:data_memory\|ram~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133408 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~471 " "Latch memory_data:data_memory\|ram~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133408 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~119 " "Latch memory_data:data_memory\|ram~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133408 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~247 " "Latch memory_data:data_memory\|ram~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133408 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~375 " "Latch memory_data:data_memory\|ram~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133408 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~503 " "Latch memory_data:data_memory\|ram~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133408 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~31 " "Latch memory_data:data_memory\|ram~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133409 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~63 " "Latch memory_data:data_memory\|ram~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133409 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~95 " "Latch memory_data:data_memory\|ram~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133409 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~127 " "Latch memory_data:data_memory\|ram~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133409 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~159 " "Latch memory_data:data_memory\|ram~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133409 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~191 " "Latch memory_data:data_memory\|ram~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133409 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~223 " "Latch memory_data:data_memory\|ram~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133410 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~255 " "Latch memory_data:data_memory\|ram~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133410 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~287 " "Latch memory_data:data_memory\|ram~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133410 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~319 " "Latch memory_data:data_memory\|ram~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133410 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~351 " "Latch memory_data:data_memory\|ram~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133410 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~383 " "Latch memory_data:data_memory\|ram~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133410 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~415 " "Latch memory_data:data_memory\|ram~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133411 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~447 " "Latch memory_data:data_memory\|ram~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133411 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~479 " "Latch memory_data:data_memory\|ram~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133411 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~511 " "Latch memory_data:data_memory\|ram~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133411 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~519 " "Latch memory_data:data_memory\|ram~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133411 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~527 " "Latch memory_data:data_memory\|ram~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133411 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~535 " "Latch memory_data:data_memory\|ram~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133412 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~543 " "Latch memory_data:data_memory\|ram~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133412 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~647 " "Latch memory_data:data_memory\|ram~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133412 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~655 " "Latch memory_data:data_memory\|ram~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133412 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~663 " "Latch memory_data:data_memory\|ram~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133412 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~671 " "Latch memory_data:data_memory\|ram~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133412 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~775 " "Latch memory_data:data_memory\|ram~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133413 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~783 " "Latch memory_data:data_memory\|ram~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133413 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~791 " "Latch memory_data:data_memory\|ram~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133413 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~799 " "Latch memory_data:data_memory\|ram~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133413 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~903 " "Latch memory_data:data_memory\|ram~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133413 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~911 " "Latch memory_data:data_memory\|ram~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133413 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~919 " "Latch memory_data:data_memory\|ram~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133413 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~927 " "Latch memory_data:data_memory\|ram~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133414 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~551 " "Latch memory_data:data_memory\|ram~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133414 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~559 " "Latch memory_data:data_memory\|ram~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133414 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~567 " "Latch memory_data:data_memory\|ram~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133414 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~575 " "Latch memory_data:data_memory\|ram~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133414 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~679 " "Latch memory_data:data_memory\|ram~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133414 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~687 " "Latch memory_data:data_memory\|ram~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133415 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~695 " "Latch memory_data:data_memory\|ram~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133415 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~703 " "Latch memory_data:data_memory\|ram~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133415 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~807 " "Latch memory_data:data_memory\|ram~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133415 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~815 " "Latch memory_data:data_memory\|ram~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133415 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~823 " "Latch memory_data:data_memory\|ram~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133415 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~831 " "Latch memory_data:data_memory\|ram~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133416 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~935 " "Latch memory_data:data_memory\|ram~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133416 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~943 " "Latch memory_data:data_memory\|ram~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133416 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~951 " "Latch memory_data:data_memory\|ram~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133416 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~959 " "Latch memory_data:data_memory\|ram~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133416 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~583 " "Latch memory_data:data_memory\|ram~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133416 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~591 " "Latch memory_data:data_memory\|ram~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133417 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~599 " "Latch memory_data:data_memory\|ram~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133417 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~607 " "Latch memory_data:data_memory\|ram~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133417 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~711 " "Latch memory_data:data_memory\|ram~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133417 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~719 " "Latch memory_data:data_memory\|ram~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133417 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~727 " "Latch memory_data:data_memory\|ram~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133417 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~735 " "Latch memory_data:data_memory\|ram~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133418 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~839 " "Latch memory_data:data_memory\|ram~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133418 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~847 " "Latch memory_data:data_memory\|ram~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133418 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~855 " "Latch memory_data:data_memory\|ram~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133418 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~863 " "Latch memory_data:data_memory\|ram~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133418 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~967 " "Latch memory_data:data_memory\|ram~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133418 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~975 " "Latch memory_data:data_memory\|ram~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133419 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~983 " "Latch memory_data:data_memory\|ram~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133419 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~991 " "Latch memory_data:data_memory\|ram~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133419 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~615 " "Latch memory_data:data_memory\|ram~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133419 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~743 " "Latch memory_data:data_memory\|ram~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133419 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~871 " "Latch memory_data:data_memory\|ram~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133419 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~999 " "Latch memory_data:data_memory\|ram~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133419 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~623 " "Latch memory_data:data_memory\|ram~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133420 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~751 " "Latch memory_data:data_memory\|ram~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133420 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~879 " "Latch memory_data:data_memory\|ram~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133420 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1007 " "Latch memory_data:data_memory\|ram~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133420 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~631 " "Latch memory_data:data_memory\|ram~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133420 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~759 " "Latch memory_data:data_memory\|ram~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133420 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~887 " "Latch memory_data:data_memory\|ram~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133421 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1015 " "Latch memory_data:data_memory\|ram~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133421 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~639 " "Latch memory_data:data_memory\|ram~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133421 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~767 " "Latch memory_data:data_memory\|ram~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133421 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~895 " "Latch memory_data:data_memory\|ram~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133421 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1023 " "Latch memory_data:data_memory\|ram~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133421 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1031 " "Latch memory_data:data_memory\|ram~1031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133422 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1063 " "Latch memory_data:data_memory\|ram~1063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133422 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1095 " "Latch memory_data:data_memory\|ram~1095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133422 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1127 " "Latch memory_data:data_memory\|ram~1127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133422 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1039 " "Latch memory_data:data_memory\|ram~1039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133422 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1071 " "Latch memory_data:data_memory\|ram~1071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133422 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1103 " "Latch memory_data:data_memory\|ram~1103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133422 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1135 " "Latch memory_data:data_memory\|ram~1135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133423 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1047 " "Latch memory_data:data_memory\|ram~1047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133423 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1079 " "Latch memory_data:data_memory\|ram~1079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133423 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1111 " "Latch memory_data:data_memory\|ram~1111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133423 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1143 " "Latch memory_data:data_memory\|ram~1143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133423 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1055 " "Latch memory_data:data_memory\|ram~1055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133423 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1087 " "Latch memory_data:data_memory\|ram~1087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133424 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1119 " "Latch memory_data:data_memory\|ram~1119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133424 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1151 " "Latch memory_data:data_memory\|ram~1151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133424 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1159 " "Latch memory_data:data_memory\|ram~1159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133424 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1191 " "Latch memory_data:data_memory\|ram~1191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133424 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1223 " "Latch memory_data:data_memory\|ram~1223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133424 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1255 " "Latch memory_data:data_memory\|ram~1255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133425 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1167 " "Latch memory_data:data_memory\|ram~1167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133425 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1199 " "Latch memory_data:data_memory\|ram~1199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133425 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1231 " "Latch memory_data:data_memory\|ram~1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133425 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1263 " "Latch memory_data:data_memory\|ram~1263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133425 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1175 " "Latch memory_data:data_memory\|ram~1175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133425 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1207 " "Latch memory_data:data_memory\|ram~1207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133426 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1239 " "Latch memory_data:data_memory\|ram~1239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133426 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1271 " "Latch memory_data:data_memory\|ram~1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133426 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1183 " "Latch memory_data:data_memory\|ram~1183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133426 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1215 " "Latch memory_data:data_memory\|ram~1215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133426 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1247 " "Latch memory_data:data_memory\|ram~1247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133426 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1279 " "Latch memory_data:data_memory\|ram~1279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133426 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1287 " "Latch memory_data:data_memory\|ram~1287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133427 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1295 " "Latch memory_data:data_memory\|ram~1295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133427 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1303 " "Latch memory_data:data_memory\|ram~1303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133427 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1311 " "Latch memory_data:data_memory\|ram~1311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133427 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1319 " "Latch memory_data:data_memory\|ram~1319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133427 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1327 " "Latch memory_data:data_memory\|ram~1327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133427 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1335 " "Latch memory_data:data_memory\|ram~1335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133428 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1343 " "Latch memory_data:data_memory\|ram~1343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133428 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1351 " "Latch memory_data:data_memory\|ram~1351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133428 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1359 " "Latch memory_data:data_memory\|ram~1359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133428 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1367 " "Latch memory_data:data_memory\|ram~1367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133428 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1375 " "Latch memory_data:data_memory\|ram~1375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133428 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1383 " "Latch memory_data:data_memory\|ram~1383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133429 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1391 " "Latch memory_data:data_memory\|ram~1391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133429 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1399 " "Latch memory_data:data_memory\|ram~1399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133429 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1407 " "Latch memory_data:data_memory\|ram~1407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133429 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1415 " "Latch memory_data:data_memory\|ram~1415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133429 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1447 " "Latch memory_data:data_memory\|ram~1447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133429 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1479 " "Latch memory_data:data_memory\|ram~1479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133430 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1511 " "Latch memory_data:data_memory\|ram~1511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133430 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1423 " "Latch memory_data:data_memory\|ram~1423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133430 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1455 " "Latch memory_data:data_memory\|ram~1455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133430 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1487 " "Latch memory_data:data_memory\|ram~1487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133430 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1519 " "Latch memory_data:data_memory\|ram~1519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133430 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1431 " "Latch memory_data:data_memory\|ram~1431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133430 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1463 " "Latch memory_data:data_memory\|ram~1463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133431 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1495 " "Latch memory_data:data_memory\|ram~1495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133431 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1527 " "Latch memory_data:data_memory\|ram~1527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133431 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1439 " "Latch memory_data:data_memory\|ram~1439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133431 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1471 " "Latch memory_data:data_memory\|ram~1471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133431 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1503 " "Latch memory_data:data_memory\|ram~1503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133432 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1535 " "Latch memory_data:data_memory\|ram~1535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133432 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1543 " "Latch memory_data:data_memory\|ram~1543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133432 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1671 " "Latch memory_data:data_memory\|ram~1671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133432 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1799 " "Latch memory_data:data_memory\|ram~1799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133432 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1927 " "Latch memory_data:data_memory\|ram~1927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133432 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1575 " "Latch memory_data:data_memory\|ram~1575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133432 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1703 " "Latch memory_data:data_memory\|ram~1703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133433 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1831 " "Latch memory_data:data_memory\|ram~1831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133433 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1959 " "Latch memory_data:data_memory\|ram~1959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133433 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1607 " "Latch memory_data:data_memory\|ram~1607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133433 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1735 " "Latch memory_data:data_memory\|ram~1735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133433 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1863 " "Latch memory_data:data_memory\|ram~1863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133433 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1991 " "Latch memory_data:data_memory\|ram~1991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133434 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1639 " "Latch memory_data:data_memory\|ram~1639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133434 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1767 " "Latch memory_data:data_memory\|ram~1767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133434 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1895 " "Latch memory_data:data_memory\|ram~1895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133434 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2023 " "Latch memory_data:data_memory\|ram~2023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133434 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1551 " "Latch memory_data:data_memory\|ram~1551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133434 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1679 " "Latch memory_data:data_memory\|ram~1679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133435 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1807 " "Latch memory_data:data_memory\|ram~1807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133435 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1935 " "Latch memory_data:data_memory\|ram~1935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133435 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1583 " "Latch memory_data:data_memory\|ram~1583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133435 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1711 " "Latch memory_data:data_memory\|ram~1711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133435 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1839 " "Latch memory_data:data_memory\|ram~1839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133435 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1967 " "Latch memory_data:data_memory\|ram~1967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133435 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1615 " "Latch memory_data:data_memory\|ram~1615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133436 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1743 " "Latch memory_data:data_memory\|ram~1743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133436 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1871 " "Latch memory_data:data_memory\|ram~1871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133436 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1999 " "Latch memory_data:data_memory\|ram~1999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133436 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1647 " "Latch memory_data:data_memory\|ram~1647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133436 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1775 " "Latch memory_data:data_memory\|ram~1775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133436 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1903 " "Latch memory_data:data_memory\|ram~1903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133437 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2031 " "Latch memory_data:data_memory\|ram~2031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133437 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1559 " "Latch memory_data:data_memory\|ram~1559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133437 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1687 " "Latch memory_data:data_memory\|ram~1687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133437 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1815 " "Latch memory_data:data_memory\|ram~1815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133437 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1943 " "Latch memory_data:data_memory\|ram~1943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133437 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1591 " "Latch memory_data:data_memory\|ram~1591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133437 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1719 " "Latch memory_data:data_memory\|ram~1719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133438 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1847 " "Latch memory_data:data_memory\|ram~1847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133438 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1975 " "Latch memory_data:data_memory\|ram~1975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133438 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1623 " "Latch memory_data:data_memory\|ram~1623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133438 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1751 " "Latch memory_data:data_memory\|ram~1751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133438 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1879 " "Latch memory_data:data_memory\|ram~1879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133439 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2007 " "Latch memory_data:data_memory\|ram~2007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133439 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1655 " "Latch memory_data:data_memory\|ram~1655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133439 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1783 " "Latch memory_data:data_memory\|ram~1783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133439 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1911 " "Latch memory_data:data_memory\|ram~1911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133439 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2039 " "Latch memory_data:data_memory\|ram~2039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133439 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1567 " "Latch memory_data:data_memory\|ram~1567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133439 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1599 " "Latch memory_data:data_memory\|ram~1599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133440 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1631 " "Latch memory_data:data_memory\|ram~1631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133440 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1663 " "Latch memory_data:data_memory\|ram~1663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133440 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1695 " "Latch memory_data:data_memory\|ram~1695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133440 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1727 " "Latch memory_data:data_memory\|ram~1727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133440 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1759 " "Latch memory_data:data_memory\|ram~1759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133440 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1791 " "Latch memory_data:data_memory\|ram~1791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133441 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1823 " "Latch memory_data:data_memory\|ram~1823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133441 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1855 " "Latch memory_data:data_memory\|ram~1855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133441 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1887 " "Latch memory_data:data_memory\|ram~1887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133441 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1919 " "Latch memory_data:data_memory\|ram~1919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133441 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1951 " "Latch memory_data:data_memory\|ram~1951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133441 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~1983 " "Latch memory_data:data_memory\|ram~1983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133442 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2015 " "Latch memory_data:data_memory\|ram~2015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133442 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_data:data_memory\|ram~2047 " "Latch memory_data:data_memory\|ram~2047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:p_c\|indice_aux\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:p_c\|indice_aux\[2\]" {  } { { "PC.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646952133442 ""}  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646952133442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[0\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[0\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[1\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[1\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[2\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[2\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[3\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[3\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[4\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[4\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[5\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[5\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[6\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[6\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "banco_regs:banco_de_registradores\|reg_array\[2\]\[7\] " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array\[2\]\[7\]\" is permanently disabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646952133705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646952134345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646952135542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646952135542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3184 " "Implemented 3184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646952135875 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646952135875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3174 " "Implemented 3174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646952135875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646952135875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4192 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646952136008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 18:42:16 2022 " "Processing ended: Thu Mar 10 18:42:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646952136008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646952136008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646952136008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646952136008 ""}
