{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522976913957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522976913967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 04:08:33 2018 " "Processing started: Fri Apr 06 04:08:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522976913967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976913967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976913967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522976914808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522976914808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram_tb " "Found entity 1: simple_ram_tb" {  } { { "simple_ram_tb.v" "" { Text "C:/Users/rimra/Documents/CA-Project/simple_ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522976937179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram " "Found entity 1: simple_ram" {  } { { "simple_ram.v" "" { Text "C:/Users/rimra/Documents/CA-Project/simple_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522976937185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_example.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_example " "Found entity 1: cache_example" {  } { { "cache_example.v" "" { Text "C:/Users/rimra/Documents/CA-Project/cache_example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522976937194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(46) " "Verilog HDL information at cache.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "cache.v" "" { Text "C:/Users/rimra/Documents/CA-Project/cache.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522976937201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "C:/Users/rimra/Documents/CA-Project/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522976937203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "2way_cache.v(42) " "Verilog HDL information at 2way_cache.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "2way_cache.v" "" { Text "C:/Users/rimra/Documents/CA-Project/2way_cache.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522976937208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2way_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file 2way_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_2way " "Found entity 1: cache_2way" {  } { { "2way_cache.v" "" { Text "C:/Users/rimra/Documents/CA-Project/2way_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522976937209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "4way_cache.v(41) " "Verilog HDL information at 4way_cache.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "4way_cache.v" "" { Text "C:/Users/rimra/Documents/CA-Project/4way_cache.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522976937214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4way_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file 4way_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_4way " "Found entity 1: cache_4way" {  } { { "4way_cache.v" "" { Text "C:/Users/rimra/Documents/CA-Project/4way_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522976937217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sign_extender.v " "Can't analyze file -- file sign_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522976937222 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench_sign_extender.v " "Can't analyze file -- file testbench_sign_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522976937225 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench_addr_extender.v " "Can't analyze file -- file testbench_addr_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522976937229 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "addr_extender.v " "Can't analyze file -- file addr_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522976937233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "data_extender.v " "Can't analyze file -- file data_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522976937237 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench_data_extender.v " "Can't analyze file -- file testbench_data_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522976937241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rate_tb " "Found entity 1: rate_tb" {  } { { "rate_tb.v" "" { Text "C:/Users/rimra/Documents/CA-Project/rate_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522976937247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rate_tb " "Elaborating entity \"rate_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522976937306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state rate_tb.v(7) " "Verilog HDL or VHDL warning at rate_tb.v(7): object \"state\" assigned a value but never read" {  } { { "rate_tb.v" "" { Text "C:/Users/rimra/Documents/CA-Project/rate_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522976937307 "|rate_tb"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "is_missrate rate_tb.v(19) " "Verilog HDL Port Connection error at rate_tb.v(19): output or inout port \"is_missrate\" must be connected to a structural net expression" {  } { { "rate_tb.v" "" { Text "C:/Users/rimra/Documents/CA-Project/rate_tb.v" 19 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1522976937308 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522976937309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rimra/Documents/CA-Project/output_files/cache_example.map.smsg " "Generated suppressed messages file C:/Users/rimra/Documents/CA-Project/output_files/cache_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937383 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522976937576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 06 04:08:57 2018 " "Processing ended: Fri Apr 06 04:08:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522976937576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522976937576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522976937576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976937576 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522976938366 ""}
