0.6
2017.4
Dec 15 2017
21:07:18
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/data_memory_sim.v,1681872882,verilog,,,,data_memory_sim,,,,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/sim/RAM.v,1681786487,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/data_memory.v,,RAM,,,,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/data_memory.v,1681868790,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/data_memory_sim.v,,data_memory,,,,,,,,
