/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/mux1_1bitTMR.v                                                                *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:54                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: mux1_1bit.v                                                                            *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:40:17                                                *
 *           File Size         : 3140                                                               *
 *           MD5 hash          : 53447a4813e2a569a5823792859d1f66                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module mux1_1bitTMR(
  input wire [4:0] selA ,
  input wire [4:0] selB ,
  input wire [4:0] selC ,
  input wire  def_valueA ,
  input wire  def_valueB ,
  input wire  def_valueC ,
  output wire  output_portA ,
  output wire  output_portB ,
  output wire  output_portC ,
  input wire  input9A ,
  input wire  input9B ,
  input wire  input9C ,
  input wire  input18A ,
  input wire  input18B ,
  input wire  input18C ,
  input wire  input19A ,
  input wire  input19B ,
  input wire  input19C ,
  input wire  input20A ,
  input wire  input20B ,
  input wire  input20C ,
  input wire  input21A ,
  input wire  input21B ,
  input wire  input21C ,
  input wire  input22A ,
  input wire  input22B ,
  input wire  input22C ,
  input wire  input23A ,
  input wire  input23B ,
  input wire  input23C ,
  input wire  input24A ,
  input wire  input24B ,
  input wire  input24C ,
  input wire  input4A ,
  input wire  input4B ,
  input wire  input4C ,
  input wire  input5A ,
  input wire  input5B ,
  input wire  input5C ,
  input wire  input6A ,
  input wire  input6B ,
  input wire  input6C ,
  input wire  input7A ,
  input wire  input7B ,
  input wire  input7C ,
  input wire  input8A ,
  input wire  input8B ,
  input wire  input8C ,
  input wire  input10A ,
  input wire  input10B ,
  input wire  input10C ,
  input wire  input11A ,
  input wire  input11B ,
  input wire  input11C ,
  input wire  input12A ,
  input wire  input12B ,
  input wire  input12C ,
  input wire  input13A ,
  input wire  input13B ,
  input wire  input13C ,
  input wire  input14A ,
  input wire  input14B ,
  input wire  input14C ,
  input wire  input15A ,
  input wire  input15B ,
  input wire  input15C ,
  input wire  input16A ,
  input wire  input16B ,
  input wire  input16C ,
  input wire  input17A ,
  input wire  input17B ,
  input wire  input17C ,
  input wire  input0A ,
  input wire  input0B ,
  input wire  input0C ,
  input wire  input1A ,
  input wire  input1B ,
  input wire  input1C ,
  input wire  input2A ,
  input wire  input2B ,
  input wire  input2C ,
  input wire  input3A ,
  input wire  input3B ,
  input wire  input3C ,
  input wire  input26A ,
  input wire  input26B ,
  input wire  input26C ,
  input wire  input27A ,
  input wire  input27B ,
  input wire  input27C ,
  input wire  input28A ,
  input wire  input28B ,
  input wire  input28C ,
  input wire  input29A ,
  input wire  input29B ,
  input wire  input29C ,
  input wire  input30A ,
  input wire  input30B ,
  input wire  input30C ,
  input wire  input31A ,
  input wire  input31B ,
  input wire  input31C ,
  input wire  input25A ,
  input wire  input25B ,
  input wire  input25C 
);
reg  output_port_regA ;
reg  output_port_regB ;
reg  output_port_regC ;
initial
  output_port_regA =  1'b0;
initial
  output_port_regB =  1'b0;
initial
  output_port_regC =  1'b0;
assign output_portA =  output_port_regA;
assign output_portB =  output_port_regB;
assign output_portC =  output_port_regC;

always @( * )
  begin
    output_port_regA =  def_valueA;
    case (selA)
      5'h0 : output_port_regA =  input0A;
      5'h1 : output_port_regA =  input1A;
      5'h2 : output_port_regA =  input2A;
      5'h3 : output_port_regA =  input3A;
      5'h4 : output_port_regA =  input4A;
      5'h5 : output_port_regA =  input5A;
      5'h6 : output_port_regA =  input6A;
      5'h7 : output_port_regA =  input7A;
      5'h8 : output_port_regA =  input8A;
      5'h9 : output_port_regA =  input9A;
      5'hA : output_port_regA =  input10A;
      5'hB : output_port_regA =  input11A;
      5'hC : output_port_regA =  input12A;
      5'hD : output_port_regA =  input13A;
      5'hE : output_port_regA =  input14A;
      5'hF : output_port_regA =  input15A;
      5'h10 : output_port_regA =  input16A;
      5'h11 : output_port_regA =  input17A;
      5'h12 : output_port_regA =  input18A;
      5'h13 : output_port_regA =  input19A;
      5'h14 : output_port_regA =  input20A;
      5'h15 : output_port_regA =  input21A;
      5'h16 : output_port_regA =  input22A;
      5'h17 : output_port_regA =  input23A;
      5'h18 : output_port_regA =  input24A;
      5'h19 : output_port_regA =  input25A;
      5'h1A : output_port_regA =  input26A;
      5'h1B : output_port_regA =  input27A;
      5'h1C : output_port_regA =  input28A;
      5'h1D : output_port_regA =  input29A;
      5'h1E : output_port_regA =  input30A;
      5'h1F : output_port_regA =  input31A;
      default : output_port_regA =  def_valueA;
    endcase
  end

always @( * )
  begin
    output_port_regB =  def_valueB;
    case (selB)
      5'h0 : output_port_regB =  input0B;
      5'h1 : output_port_regB =  input1B;
      5'h2 : output_port_regB =  input2B;
      5'h3 : output_port_regB =  input3B;
      5'h4 : output_port_regB =  input4B;
      5'h5 : output_port_regB =  input5B;
      5'h6 : output_port_regB =  input6B;
      5'h7 : output_port_regB =  input7B;
      5'h8 : output_port_regB =  input8B;
      5'h9 : output_port_regB =  input9B;
      5'hA : output_port_regB =  input10B;
      5'hB : output_port_regB =  input11B;
      5'hC : output_port_regB =  input12B;
      5'hD : output_port_regB =  input13B;
      5'hE : output_port_regB =  input14B;
      5'hF : output_port_regB =  input15B;
      5'h10 : output_port_regB =  input16B;
      5'h11 : output_port_regB =  input17B;
      5'h12 : output_port_regB =  input18B;
      5'h13 : output_port_regB =  input19B;
      5'h14 : output_port_regB =  input20B;
      5'h15 : output_port_regB =  input21B;
      5'h16 : output_port_regB =  input22B;
      5'h17 : output_port_regB =  input23B;
      5'h18 : output_port_regB =  input24B;
      5'h19 : output_port_regB =  input25B;
      5'h1A : output_port_regB =  input26B;
      5'h1B : output_port_regB =  input27B;
      5'h1C : output_port_regB =  input28B;
      5'h1D : output_port_regB =  input29B;
      5'h1E : output_port_regB =  input30B;
      5'h1F : output_port_regB =  input31B;
      default : output_port_regB =  def_valueB;
    endcase
  end

always @( * )
  begin
    output_port_regC =  def_valueC;
    case (selC)
      5'h0 : output_port_regC =  input0C;
      5'h1 : output_port_regC =  input1C;
      5'h2 : output_port_regC =  input2C;
      5'h3 : output_port_regC =  input3C;
      5'h4 : output_port_regC =  input4C;
      5'h5 : output_port_regC =  input5C;
      5'h6 : output_port_regC =  input6C;
      5'h7 : output_port_regC =  input7C;
      5'h8 : output_port_regC =  input8C;
      5'h9 : output_port_regC =  input9C;
      5'hA : output_port_regC =  input10C;
      5'hB : output_port_regC =  input11C;
      5'hC : output_port_regC =  input12C;
      5'hD : output_port_regC =  input13C;
      5'hE : output_port_regC =  input14C;
      5'hF : output_port_regC =  input15C;
      5'h10 : output_port_regC =  input16C;
      5'h11 : output_port_regC =  input17C;
      5'h12 : output_port_regC =  input18C;
      5'h13 : output_port_regC =  input19C;
      5'h14 : output_port_regC =  input20C;
      5'h15 : output_port_regC =  input21C;
      5'h16 : output_port_regC =  input22C;
      5'h17 : output_port_regC =  input23C;
      5'h18 : output_port_regC =  input24C;
      5'h19 : output_port_regC =  input25C;
      5'h1A : output_port_regC =  input26C;
      5'h1B : output_port_regC =  input27C;
      5'h1C : output_port_regC =  input28C;
      5'h1D : output_port_regC =  input29C;
      5'h1E : output_port_regC =  input30C;
      5'h1F : output_port_regC =  input31C;
      default : output_port_regC =  def_valueC;
    endcase
  end
endmodule

