****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type min
        -max_paths 100
        -report_by design
        -input_pins
        -nets
        -transition_time
        -capacitance
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Mon May 20 00:59:09 2024
****************************************

  Startpoint: byte_controller/bit_controller/cSDA_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cSDA_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cSDA_reg_0_/CLK (DFFARX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/cSDA_reg_0_/CLK (DFFARX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/cSDA_reg_0_/QN (DFFARX1)            0.05      0.16      0.16 r
  byte_controller/bit_controller/n120 (net)         1      3.26
  byte_controller/bit_controller/U87/IN2 (NOR2X0)                    0.05      0.00      0.16 r
  byte_controller/bit_controller/U87/QN (NOR2X0)                     0.05      0.04      0.20 f
  byte_controller/bit_controller/N73 (net)          1      3.73
  byte_controller/bit_controller/cSDA_reg_1_/D (DFFARX1)             0.05      0.00      0.20 f
  data arrival time                                                                      0.20

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cSDA_reg_1_/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.20
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.10



  Startpoint: wb_ack_o_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_ack_o_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  wb_ack_o_reg/CLK (DFFX1)                                           0.20      0.00      0.00 r

  wb_ack_o_reg/CLK (DFFX1)                                           0.20      0.00      0.00 r
  wb_ack_o_reg/QN (DFFX1)                                            0.05      0.14      0.14 f
  n4 (net)                                          1      2.38
  U112/IN2 (AND3X1)                                                  0.05      0.00      0.14 f
  U112/Q (AND3X1)                                                    0.03      0.07      0.22 f
  N15 (net)                                         1      2.24
  wb_ack_o_reg/D (DFFX1)                                             0.03      0.00      0.22 f
  data arrival time                                                                      0.22

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_ack_o_reg/CLK (DFFX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.02      0.32
  data required time                                                                     0.32
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.32
  data arrival time                                                                     -0.22
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.10



  Startpoint: byte_controller/bit_controller/cSCL_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cSCL_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cSCL_reg_0_/CLK (DFFARX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/cSCL_reg_0_/CLK (DFFARX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/cSCL_reg_0_/QN (DFFARX1)            0.06      0.17      0.17 r
  byte_controller/bit_controller/n119 (net)         1      7.74
  byte_controller/bit_controller/U83/IN2 (NOR2X0)                    0.06      0.00      0.17 r
  byte_controller/bit_controller/U83/QN (NOR2X0)                     0.05      0.04      0.21 f
  byte_controller/bit_controller/N71 (net)          1      2.74
  byte_controller/bit_controller/cSCL_reg_1_/D (DFFARX1)             0.05      0.00      0.21 f
  data arrival time                                                                      0.21

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cSCL_reg_1_/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.21
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.10



  Startpoint: byte_controller/bit_controller/scl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/dscl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/scl_oen_reg/Q (DFFASX1)             0.04      0.23      0.23 f
  byte_controller/bit_controller/scl_oen (net)      3      6.87
  byte_controller/bit_controller/dscl_oen_reg/D (DFFX1)              0.04      0.00      0.23 f
  data arrival time                                                                      0.23

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/dscl_oen_reg/CLK (DFFX1)            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.02      0.32
  data required time                                                                     0.32
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.32
  data arrival time                                                                     -0.23
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.09



  Startpoint: byte_controller/bit_controller/cmd_stop_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/al_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)          0.20      0.00      0.00 r

  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)          0.20      0.00      0.00 r
  byte_controller/bit_controller/cmd_stop_reg/QN (DFFARX1)           0.06      0.15      0.15 f
  byte_controller/bit_controller/n164 (net)         2      5.57
  byte_controller/bit_controller/U136/IN2 (NAND4X0)                  0.06      0.00      0.15 f
  byte_controller/bit_controller/U136/QN (NAND4X0)                   0.06      0.05      0.20 r
  byte_controller/bit_controller/n960 (net)         1      3.55
  byte_controller/bit_controller/U56/IN2 (NAND2X1)                   0.06      0.00      0.20 r
  byte_controller/bit_controller/U56/QN (NAND2X1)                    0.04      0.03      0.23 f
  byte_controller/bit_controller/N138 (net)         1      3.62
  byte_controller/bit_controller/al_reg/D (DFFARX1)                  0.04      0.00      0.23 f
  data arrival time                                                                      0.23

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/al_reg/CLK (DFFARX1)                0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.23
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.09



  Startpoint: byte_controller/bit_controller/sSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/dSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r
  byte_controller/bit_controller/sSCL_reg/QN (DFFASX1)               0.08      0.19      0.19 r
  byte_controller/bit_controller/n400 (net)         3     11.26
  byte_controller/bit_controller/U37/IN1 (NAND2X1)                   0.08      0.00      0.19 r
  byte_controller/bit_controller/U37/QN (NAND2X1)                    0.05      0.03      0.22 f
  byte_controller/bit_controller/N124 (net)         1      2.55
  byte_controller/bit_controller/dSCL_reg/D (DFFASX1)                0.05      0.00      0.22 f
  data arrival time                                                                      0.22

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/dSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.22
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.09



  Startpoint: byte_controller/bit_controller/dSDA_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sta_condition_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/dSDA_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  byte_controller/bit_controller/dSDA_reg/CLK (DFFASX1)              0.20      0.00      0.00 r
  byte_controller/bit_controller/dSDA_reg/QN (DFFASX1)               0.07      0.18      0.18 r
  byte_controller/bit_controller/n118 (net)         2      6.30
  byte_controller/bit_controller/U155/IN2 (NOR3X0)                   0.07      0.00      0.18 r
  byte_controller/bit_controller/U155/QN (NOR3X0)                    0.05      0.06      0.24 f
  byte_controller/bit_controller/N128 (net)         1      2.75
  byte_controller/bit_controller/sta_condition_reg/D (DFFARX1)       0.05      0.00      0.24 f
  data arrival time                                                                      0.24

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/sta_condition_reg/CLK (DFFARX1)     0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.24
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.07



  Startpoint: byte_controller/dcnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/dcnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/dcnt_reg_1_/CLK (DFFARX1)                          0.20      0.00      0.00 r

  byte_controller/dcnt_reg_1_/CLK (DFFARX1)                          0.20      0.00      0.00 r
  byte_controller/dcnt_reg_1_/QN (DFFARX1)                           0.05      0.14      0.14 f
  byte_controller/n7 (net)                          1      2.68
  byte_controller/U65/IN2 (AO221X1)                                  0.05      0.00      0.14 f
  byte_controller/U65/Q (AO221X1)                                    0.04      0.11      0.25 f
  byte_controller/n80 (net)                         1      2.99
  byte_controller/dcnt_reg_1_/D (DFFARX1)                            0.04      0.00      0.25 f
  data arrival time                                                                      0.25

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/dcnt_reg_1_/CLK (DFFARX1)                          0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.25
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.06



  Startpoint: byte_controller/bit_controller/c_state_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_7_/QN (DFFARX1)         0.05      0.16      0.16 r
  byte_controller/bit_controller/n165 (net)         1      3.69
  byte_controller/bit_controller/U51/IN4 (OAI22X1)                   0.05      0.00      0.16 r
  byte_controller/bit_controller/U51/QN (OAI22X1)                    0.03      0.09      0.26 f
  byte_controller/bit_controller/n191 (net)         1      2.57
  byte_controller/bit_controller/c_state_reg_8_/D (DFFARX1)          0.03      0.00      0.26 f
  data arrival time                                                                      0.26

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_8_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.26
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.06



  Startpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  irq_flag_reg/CLK (DFFARX1)                                         0.20      0.00      0.00 r

  irq_flag_reg/CLK (DFFARX1)                                         0.20      0.00      0.00 r
  irq_flag_reg/QN (DFFARX1)                                          0.04      0.16      0.16 r
  n126 (net)                                        1      2.35
  U129/IN1 (AND2X1)                                                  0.04      0.00      0.16 r
  U129/Q (AND2X1)                                                    0.04      0.06      0.22 r
  n85 (net)                                         1      4.08
  U114/IN1 (NOR3X0)                                                  0.04      0.00      0.22 r
  U114/QN (NOR3X0)                                                   0.04      0.04      0.25 f
  N102 (net)                                        1      2.71
  irq_flag_reg/D (DFFARX1)                                           0.04      0.00      0.25 f
  data arrival time                                                                      0.25

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  irq_flag_reg/CLK (DFFARX1)                                         0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.25
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.06



  Startpoint: byte_controller/bit_controller/sSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/slave_wait_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r
  byte_controller/bit_controller/sSCL_reg/QN (DFFASX1)               0.08      0.19      0.19 f
  byte_controller/bit_controller/n400 (net)         3     11.26
  byte_controller/bit_controller/U97/IN3 (OA21X1)                    0.08      0.00      0.19 f
  byte_controller/bit_controller/U97/Q (OA21X1)                      0.03      0.07      0.26 f
  byte_controller/bit_controller/N29 (net)          1      2.59
  byte_controller/bit_controller/slave_wait_reg/D (DFFARX1)          0.03      0.00      0.26 f
  data arrival time                                                                      0.26

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/slave_wait_reg/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.26
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.05



  Startpoint: byte_controller/bit_controller/sto_condition_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/busy_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/sto_condition_reg/CLK (DFFARX1)     0.20      0.00      0.00 r

  byte_controller/bit_controller/sto_condition_reg/CLK (DFFARX1)     0.20      0.00      0.00 r
  byte_controller/bit_controller/sto_condition_reg/Q (DFFARX1)       0.06      0.21      0.21 r
  byte_controller/bit_controller/sto_condition (net)
                                                    2      8.79
  byte_controller/bit_controller/U152/IN2 (NOR3X0)                   0.06      0.00      0.21 r
  byte_controller/bit_controller/U152/QN (NOR3X0)                    0.05      0.05      0.26 f
  byte_controller/bit_controller/N131 (net)         1      2.04
  byte_controller/bit_controller/busy_reg/D (DFFARX1)                0.05      0.00      0.26 f
  data arrival time                                                                      0.26

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/busy_reg/CLK (DFFARX1)              0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.26
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.05



  Startpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)       0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)       0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_13_/QN (DFFARX1)        0.07      0.17      0.17 r
  byte_controller/bit_controller/n1380 (net)        3      9.49
  byte_controller/bit_controller/U40/IN4 (OAI22X1)                   0.07      0.00      0.17 r
  byte_controller/bit_controller/U40/QN (OAI22X1)                    0.03      0.10      0.27 f
  byte_controller/bit_controller/n185 (net)         1      3.47
  byte_controller/bit_controller/c_state_reg_14_/D (DFFARX1)         0.03      0.00      0.27 f
  data arrival time                                                                      0.27

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_14_/CLK (DFFARX1)       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.27
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.04



  Startpoint: byte_controller/bit_controller/dSDA_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sto_condition_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/dSDA_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  byte_controller/bit_controller/dSDA_reg/CLK (DFFASX1)              0.20      0.00      0.00 r
  byte_controller/bit_controller/dSDA_reg/QN (DFFASX1)               0.07      0.17      0.17 f
  byte_controller/bit_controller/n118 (net)         2      5.99
  byte_controller/bit_controller/U154/IN4 (AND4X1)                   0.07      0.00      0.17 f
  byte_controller/bit_controller/U154/Q (AND4X1)                     0.04      0.10      0.27 f
  byte_controller/bit_controller/N129 (net)         1      2.46
  byte_controller/bit_controller/sto_condition_reg/D (DFFARX1)       0.04      0.00      0.27 f
  data arrival time                                                                      0.27

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/sto_condition_reg/CLK (DFFARX1)     0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.27
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.04



  Startpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)       0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)       0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_13_/QN (DFFARX1)        0.07      0.17      0.17 r
  byte_controller/bit_controller/n1380 (net)        3      9.49
  byte_controller/bit_controller/U41/IN1 (OAI21X1)                   0.07      0.00      0.17 r
  byte_controller/bit_controller/U41/QN (OAI21X1)                    0.02      0.10      0.28 f
  byte_controller/bit_controller/n186 (net)         1      2.06
  byte_controller/bit_controller/c_state_reg_13_/D (DFFARX1)         0.02      0.00      0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.02      0.32
  data required time                                                                     0.32
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.32
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.04



  Startpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_0_/QN (DFFARX1)         0.06      0.17      0.17 r
  byte_controller/bit_controller/n166 (net)         3      9.12
  byte_controller/bit_controller/U63/IN1 (OAI21X1)                   0.06      0.00      0.17 r
  byte_controller/bit_controller/U63/QN (OAI21X1)                    0.02      0.10      0.28 f
  byte_controller/bit_controller/n199 (net)         1      2.61
  byte_controller/bit_controller/c_state_reg_0_/D (DFFARX1)          0.02      0.00      0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.04



  Startpoint: byte_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/cmd_ack_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_4_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  byte_controller/c_state_reg_4_/CLK (DFFARX1)                       0.20      0.00      0.00 r
  byte_controller/c_state_reg_4_/QN (DFFARX1)                        0.07      0.18      0.18 r
  byte_controller/n13 (net)                         3     10.39
  byte_controller/U30/IN3 (OA21X1)                                   0.07      0.00      0.18 r
  byte_controller/U30/Q (OA21X1)                                     0.04      0.07      0.25 r
  byte_controller/n52 (net)                         1      4.46
  byte_controller/U29/IN1 (NOR2X0)                                   0.04      0.00      0.25 r
  byte_controller/U29/QN (NOR2X0)                                    0.03      0.03      0.28 f
  byte_controller/N107 (net)                        1      2.36
  byte_controller/cmd_ack_reg/D (DFFARX1)                            0.03      0.00      0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/cmd_ack_reg/CLK (DFFARX1)                          0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.04



  Startpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/scl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_2_/QN (DFFARX1)         0.05      0.16      0.16 r
  byte_controller/bit_controller/n1280 (net)        1      3.36
  byte_controller/bit_controller/U77/IN1 (NAND4X0)                   0.05      0.00      0.16 r
  byte_controller/bit_controller/U77/QN (NAND4X0)                    0.07      0.04      0.20 f
  byte_controller/bit_controller/n58 (net)          1      4.01
  byte_controller/bit_controller/U76/IN4 (AO22X1)                    0.07      0.00      0.20 f
  byte_controller/bit_controller/U76/Q (AO22X1)                      0.03      0.08      0.28 f
  byte_controller/bit_controller/n202 (net)         1      3.43
  byte_controller/bit_controller/scl_oen_reg/D (DFFASX1)             0.03      0.00      0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.04



  Startpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: al_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_7_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  cr_reg_7_/CLK (DFFARX1)                                            0.20      0.00      0.00 r
  cr_reg_7_/QN (DFFARX1)                                             0.05      0.14      0.14 f
  n29 (net)                                         1      2.10
  U83/IN1 (AOI21X1)                                                  0.05      0.00      0.14 f
  U83/QN (AOI21X1)                                                   0.03      0.10      0.24 r
  n56 (net)                                         1      3.56
  U132/IN2 (NOR2X0)                                                  0.03      0.00      0.24 r
  U132/QN (NOR2X0)                                                   0.05      0.04      0.27 f
  N99 (net)                                         1      3.08
  al_reg/D (DFFARX1)                                                 0.05      0.00      0.27 f
  data arrival time                                                                      0.27

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  al_reg/CLK (DFFARX1)                                               0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.27
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.04



  Startpoint: byte_controller/ack_out_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rxack_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/ack_out_reg/CLK (DFFARX1)                          0.20      0.00      0.00 r

  byte_controller/ack_out_reg/CLK (DFFARX1)                          0.20      0.00      0.00 r
  byte_controller/ack_out_reg/Q (DFFARX1)                            0.05      0.23      0.23 f
  byte_controller/ack_out (net)                     2      6.82
  U115/IN1 (AND2X1)                                                  0.05      0.00      0.23 f
  U115/Q (AND2X1)                                                    0.03      0.05      0.28 f
  N100 (net)                                        1      2.29
  rxack_reg/D (DFFARX1)                                              0.03      0.00      0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  rxack_reg/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.03



  Startpoint: tip_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  tip_reg/CLK (DFFARX1)                                              0.20      0.00      0.00 r

  tip_reg/CLK (DFFARX1)                                              0.20      0.00      0.00 r
  tip_reg/Q (DFFARX1)                                                0.04      0.22      0.22 f
  sr_1 (net)                                        1      3.26
  U138/IN1 (NAND2X1)                                                 0.04      0.00      0.22 f
  U138/QN (NAND2X1)                                                  0.04      0.03      0.24 r
  n78 (net)                                         1      3.72
  U99/IN2 (NAND4X0)                                                  0.04      0.00      0.24 r
  U99/QN (NAND4X0)                                                   0.06      0.04      0.28 f
  N39 (net)                                         1      2.78
  wb_dat_o_reg_1_/D (DFFX1)                                          0.06      0.00      0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_1_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.03



  Startpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_2_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_2_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_2_/QN (DFFARX1)                                            0.05      0.16      0.16 r
  n26 (net)                                         1      2.93
  U98/IN4 (OA222X1)                                                  0.05      0.00      0.16 r
  U98/Q (OA222X1)                                                    0.06      0.10      0.26 r
  n75 (net)                                         1      8.00
  U134/IN1 (NAND2X1)                                                 0.06      0.00      0.26 r
  U134/QN (NAND2X1)                                                  0.03      0.03      0.29 f
  N40 (net)                                         1      3.16
  wb_dat_o_reg_2_/D (DFFX1)                                          0.03      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_2_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.02      0.32
  data required time                                                                     0.32
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.32
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.03



  Startpoint: byte_controller/ld_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/dcnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/ld_reg/CLK (DFFARX1)                               0.20      0.00      0.00 r

  byte_controller/ld_reg/CLK (DFFARX1)                               0.20      0.00      0.00 r
  byte_controller/ld_reg/Q (DFFARX1)                                 0.04      0.22      0.22 f
  byte_controller/ld (net)                          1      3.29
  byte_controller/U26/IN1 (NAND2X1)                                  0.04      0.00      0.22 f
  byte_controller/U26/QN (NAND2X1)                                   0.05      0.03      0.25 r
  byte_controller/n44 (net)                         2      6.74
  byte_controller/U64/IN2 (NAND3X0)                                  0.05      0.00      0.25 r
  byte_controller/U64/QN (NAND3X0)                                   0.04      0.03      0.28 f
  byte_controller/n79 (net)                         1      2.50
  byte_controller/dcnt_reg_0_/D (DFFARX1)                            0.04      0.00      0.28 f
  data arrival time                                                                      0.28

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/dcnt_reg_0_/CLK (DFFARX1)                          0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.28
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.03



  Startpoint: rxack_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  rxack_reg/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  rxack_reg/CLK (DFFARX1)                                            0.20      0.00      0.00 r
  rxack_reg/Q (DFFARX1)                                              0.04      0.22      0.22 f
  sr[7] (net)                                       1      3.38
  U137/IN1 (NAND2X1)                                                 0.04      0.00      0.22 f
  U137/QN (NAND2X1)                                                  0.04      0.02      0.24 r
  n58 (net)                                         1      3.29
  U84/IN2 (NAND4X0)                                                  0.04      0.00      0.24 r
  U84/QN (NAND4X0)                                                   0.07      0.04      0.29 f
  N45 (net)                                         1      4.33
  wb_dat_o_reg_7_/D (DFFX1)                                          0.07      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_7_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.03



  Startpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_3_/QN (DFFARX1)                                            0.05      0.16      0.16 r
  n25 (net)                                         1      4.80
  U96/IN4 (OA222X1)                                                  0.05      0.00      0.16 r
  U96/Q (OA222X1)                                                    0.05      0.10      0.26 r
  n73 (net)                                         1      7.27
  U135/IN1 (NAND2X1)                                                 0.05      0.00      0.26 r
  U135/QN (NAND2X1)                                                  0.03      0.03      0.29 f
  N41 (net)                                         1      3.32
  wb_dat_o_reg_3_/D (DFFX1)                                          0.03      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_3_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.02      0.32
  data required time                                                                     0.32
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.32
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.03



  Startpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_4_/QN (DFFARX1)                                            0.05      0.17      0.17 r
  n24 (net)                                         1      5.57
  U94/IN4 (OA222X1)                                                  0.05      0.00      0.17 r
  U94/Q (OA222X1)                                                    0.05      0.10      0.26 r
  n71 (net)                                         1      5.92
  U136/IN1 (NAND2X1)                                                 0.05      0.00      0.26 r
  U136/QN (NAND2X1)                                                  0.04      0.03      0.29 f
  N42 (net)                                         1      3.98
  wb_dat_o_reg_4_/D (DFFX1)                                          0.04      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_4_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.02      0.32
  data required time                                                                     0.32
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.32
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_9_/QN (DFFARX1)         0.06      0.17      0.17 r
  byte_controller/bit_controller/n134 (net)         2      7.18
  byte_controller/bit_controller/U86/IN4 (NAND4X0)                   0.06      0.00      0.17 r
  byte_controller/bit_controller/U86/QN (NAND4X0)                    0.06      0.04      0.21 f
  byte_controller/bit_controller/n660 (net)         1      3.71
  byte_controller/bit_controller/U85/IN4 (AO22X1)                    0.06      0.00      0.21 f
  byte_controller/bit_controller/U85/Q (AO22X1)                      0.03      0.08      0.29 f
  byte_controller/bit_controller/n203 (net)         1      3.09
  byte_controller/bit_controller/sda_oen_reg/D (DFFASX1)             0.03      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: al_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  al_reg/CLK (DFFARX1)                                               0.20      0.00      0.00 r

  al_reg/CLK (DFFARX1)                                               0.20      0.00      0.00 r
  al_reg/Q (DFFARX1)                                                 0.04      0.22      0.22 f
  sr[5] (net)                                       2      5.48
  U139/IN1 (NAND2X1)                                                 0.04      0.00      0.22 f
  U139/QN (NAND2X1)                                                  0.04      0.03      0.25 r
  n68 (net)                                         1      3.43
  U90/IN2 (NAND4X0)                                                  0.04      0.00      0.25 r
  U90/QN (NAND4X0)                                                   0.07      0.04      0.29 f
  N43 (net)                                         1      4.30
  wb_dat_o_reg_5_/D (DFFX1)                                          0.07      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_5_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_4_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  byte_controller/c_state_reg_4_/CLK (DFFARX1)                       0.20      0.00      0.00 r
  byte_controller/c_state_reg_4_/Q (DFFARX1)                         0.03      0.22      0.22 f
  byte_controller/c_state[4] (net)                  1      2.11
  byte_controller/U68/IN1 (AO22X1)                                   0.03      0.00      0.22 f
  byte_controller/U68/Q (AO22X1)                                     0.03      0.08      0.29 f
  byte_controller/n81 (net)                         1      3.02
  byte_controller/c_state_reg_4_/D (DFFARX1)                         0.03      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/c_state_reg_4_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_2_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_2_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_2_/Q (DFFARX1)                                             0.03      0.22      0.22 f
  ctr[2] (net)                                      1      2.13
  U51/IN1 (AO22X1)                                                   0.03      0.00      0.22 f
  U51/Q (AO22X1)                                                     0.04      0.08      0.29 f
  n96 (net)                                         1      2.93
  ctr_reg_2_/D (DFFARX1)                                             0.04      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  ctr_reg_2_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_3_/Q (DFFARX1)                                             0.03      0.22      0.22 f
  ctr[3] (net)                                      1      2.14
  U52/IN1 (AO22X1)                                                   0.03      0.00      0.22 f
  U52/Q (AO22X1)                                                     0.04      0.08      0.29 f
  n97 (net)                                         1      2.94
  ctr_reg_3_/D (DFFARX1)                                             0.04      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  ctr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: ctr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_0_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_0_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_0_/Q (DFFARX1)                                             0.03      0.22      0.22 f
  ctr[0] (net)                                      1      2.16
  U49/IN1 (AO22X1)                                                   0.03      0.00      0.22 f
  U49/Q (AO22X1)                                                     0.04      0.08      0.29 f
  n94 (net)                                         1      2.95
  ctr_reg_0_/D (DFFARX1)                                             0.04      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  ctr_reg_0_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: prer_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_1_/CLK (DFFASX1)                                          0.20      0.00      0.00 r

  prer_reg_1_/CLK (DFFASX1)                                          0.20      0.00      0.00 r
  prer_reg_1_/Q (DFFASX1)                                            0.04      0.23      0.23 f
  prer[1] (net)                                     2      6.02
  byte_controller/bit_controller/U32/IN5 (AO222X1)                   0.04      0.00      0.23 f
  byte_controller/bit_controller/U32/Q (AO222X1)                     0.03      0.07      0.29 f
  byte_controller/bit_controller/n182 (net)         1      2.82
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)              0.03      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/sr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_6_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_6_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_6_/Q (DFFARX1)                              0.06      0.23      0.23 f
  byte_controller/dout[6] (net)                     3     11.39
  U146/IN1 (NAND2X1)                                                 0.06      0.00      0.23 f
  U146/QN (NAND2X1)                                                  0.04      0.03      0.26 r
  n63 (net)                                         1      3.44
  U87/IN1 (NAND4X0)                                                  0.04      0.00      0.26 r
  U87/QN (NAND4X0)                                                   0.05      0.03      0.30 f
  N44 (net)                                         1      2.37
  wb_dat_o_reg_6_/D (DFFX1)                                          0.05      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_6_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: ctr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_1_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_1_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_1_/Q (DFFARX1)                                             0.03      0.22      0.22 f
  ctr[1] (net)                                      1      2.49
  U50/IN1 (AO22X1)                                                   0.03      0.00      0.22 f
  U50/Q (AO22X1)                                                     0.04      0.08      0.29 f
  n95 (net)                                         1      3.03
  ctr_reg_1_/D (DFFARX1)                                             0.04      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  ctr_reg_1_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: ctr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_5_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_5_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_5_/Q (DFFARX1)                                             0.03      0.22      0.22 f
  ctr[5] (net)                                      1      2.50
  U54/IN1 (AO22X1)                                                   0.03      0.00      0.22 f
  U54/Q (AO22X1)                                                     0.04      0.08      0.29 f
  n990 (net)                                        1      3.03
  ctr_reg_5_/D (DFFARX1)                                             0.04      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  ctr_reg_5_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  irq_flag_reg/CLK (DFFARX1)                                         0.20      0.00      0.00 r

  irq_flag_reg/CLK (DFFARX1)                                         0.20      0.00      0.00 r
  irq_flag_reg/Q (DFFARX1)                                           0.04      0.23      0.23 f
  sr_0 (net)                                        2      6.45
  U140/IN1 (NAND2X1)                                                 0.04      0.00      0.23 f
  U140/QN (NAND2X1)                                                  0.05      0.03      0.25 r
  n82 (net)                                         1      4.70
  U102/IN2 (NAND4X0)                                                 0.05      0.00      0.25 r
  U102/QN (NAND4X0)                                                  0.06      0.04      0.29 f
  N38 (net)                                         1      3.43
  wb_dat_o_reg_0_/D (DFFX1)                                          0.06      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_dat_o_reg_0_/CLK (DFFX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/bit_controller/cmd_stop_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cmd_stop_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)          0.20      0.00      0.00 r

  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)          0.20      0.00      0.00 r
  byte_controller/bit_controller/cmd_stop_reg/QN (DFFARX1)           0.05      0.17      0.17 r
  byte_controller/bit_controller/n164 (net)         2      5.52
  byte_controller/bit_controller/U82/IN1 (OA21X1)                    0.05      0.00      0.17 r
  byte_controller/bit_controller/U82/Q (OA21X1)                      0.04      0.09      0.26 r
  byte_controller/bit_controller/n53 (net)          1      3.49
  byte_controller/bit_controller/U81/IN2 (NOR2X0)                    0.04      0.00      0.26 r
  byte_controller/bit_controller/U81/QN (NOR2X0)                     0.05      0.04      0.29 f
  byte_controller/bit_controller/n201 (net)         1      2.71
  byte_controller/bit_controller/cmd_stop_reg/D (DFFARX1)            0.05      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)          0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: prer_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_0_/CLK (DFFASX1)                                          0.20      0.00      0.00 r

  prer_reg_0_/CLK (DFFASX1)                                          0.20      0.00      0.00 r
  prer_reg_0_/Q (DFFASX1)                                            0.04      0.23      0.23 f
  prer[0] (net)                                     2      6.04
  byte_controller/bit_controller/U34/IN5 (AO222X1)                   0.04      0.00      0.23 f
  byte_controller/bit_controller/U34/Q (AO222X1)                     0.04      0.07      0.29 f
  byte_controller/bit_controller/n183 (net)         1      3.35
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)              0.04      0.00      0.29 f
  data arrival time                                                                      0.29

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.29
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_1_/Q (DFFARX1)          0.04      0.22      0.22 f
  byte_controller/bit_controller/n27 (net)          2      5.70
  byte_controller/bit_controller/U60/IN4 (AO22X1)                    0.04      0.00      0.22 f
  byte_controller/bit_controller/U60/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n197 (net)         1      3.08
  byte_controller/bit_controller/c_state_reg_2_/D (DFFARX1)          0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_4_/Q (DFFARX1)                                             0.03      0.22      0.22 f
  ctr[4] (net)                                      1      2.71
  U53/IN1 (AO22X1)                                                   0.03      0.00      0.22 f
  U53/Q (AO22X1)                                                     0.04      0.08      0.30 f
  n98 (net)                                         1      3.24
  ctr_reg_4_/D (DFFARX1)                                             0.04      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  ctr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_0_/Q (DFFARX1)          0.04      0.22      0.22 f
  byte_controller/bit_controller/n11 (net)          2      5.87
  byte_controller/bit_controller/U61/IN4 (AO22X1)                    0.04      0.00      0.22 f
  byte_controller/bit_controller/U61/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n198 (net)         1      3.08
  byte_controller/bit_controller/c_state_reg_1_/D (DFFARX1)          0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_9_/Q (DFFARX1)          0.04      0.23      0.23 f
  byte_controller/bit_controller/n22 (net)          2      6.42
  byte_controller/bit_controller/U46/IN4 (AO22X1)                    0.04      0.00      0.23 f
  byte_controller/bit_controller/U46/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n189 (net)         1      3.00
  byte_controller/bit_controller/c_state_reg_10_/D (DFFARX1)         0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_5_/Q (DFFARX1)          0.05      0.23      0.23 f
  byte_controller/bit_controller/n28 (net)          2      7.38
  byte_controller/bit_controller/U53/IN4 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U53/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n193 (net)         1      2.08
  byte_controller/bit_controller/c_state_reg_6_/D (DFFARX1)          0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_14_/CLK (DFFARX1)       0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_14_/CLK (DFFARX1)       0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_14_/Q (DFFARX1)         0.05      0.23      0.23 f
  byte_controller/bit_controller/n19 (net)          2      6.85
  byte_controller/bit_controller/U39/IN4 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U39/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n184 (net)         1      3.01
  byte_controller/bit_controller/c_state_reg_15_/D (DFFARX1)         0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_15_/CLK (DFFARX1)       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/shift_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_2_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  byte_controller/c_state_reg_2_/CLK (DFFARX1)                       0.20      0.00      0.00 r
  byte_controller/c_state_reg_2_/QN (DFFARX1)                        0.07      0.17      0.17 r
  byte_controller/n15 (net)                         3     10.19
  byte_controller/U32/IN2 (NOR2X0)                                   0.07      0.00      0.17 r
  byte_controller/U32/QN (NOR2X0)                                    0.05      0.04      0.22 f
  byte_controller/n57 (net)                         1      2.77
  byte_controller/U31/IN1 (OA21X1)                                   0.05      0.00      0.22 f
  byte_controller/U31/Q (OA21X1)                                     0.03      0.08      0.30 f
  byte_controller/N105 (net)                        1      3.62
  byte_controller/shift_reg/D (DFFARX1)                              0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/shift_reg/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/dSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/dout_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/dSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  byte_controller/bit_controller/dSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r
  byte_controller/bit_controller/dSCL_reg/QN (DFFASX1)               0.07      0.19      0.19 r
  byte_controller/bit_controller/n161 (net)         2      7.30
  byte_controller/bit_controller/U116/IN2 (NAND2X1)                  0.07      0.00      0.19 r
  byte_controller/bit_controller/U116/QN (NAND2X1)                   0.05      0.04      0.22 f
  byte_controller/bit_controller/n790 (net)         2      6.10
  byte_controller/bit_controller/U105/IN1 (AO22X1)                   0.05      0.00      0.22 f
  byte_controller/bit_controller/U105/Q (AO22X1)                     0.04      0.08      0.31 f
  byte_controller/bit_controller/n162 (net)         1      4.09
  byte_controller/bit_controller/dout_reg/D (DFFX1)                  0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/dout_reg/CLK (DFFX1)                0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.02      0.32
  data required time                                                                     0.32
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.32
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_inta_o_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  irq_flag_reg/CLK (DFFARX1)                                         0.20      0.00      0.00 r

  irq_flag_reg/CLK (DFFARX1)                                         0.20      0.00      0.00 r
  irq_flag_reg/Q (DFFARX1)                                           0.04      0.23      0.23 f
  sr_0 (net)                                        2      6.45
  U113/IN1 (AND3X1)                                                  0.04      0.00      0.23 f
  U113/Q (AND3X1)                                                    0.04      0.07      0.30 f
  N106 (net)                                        1      4.42
  wb_inta_o_reg/D (DFFARX1)                                          0.04      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  wb_inta_o_reg/CLK (DFFARX1)                                        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: ctr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  ctr_reg_6_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  ctr_reg_6_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  ctr_reg_6_/Q (DFFARX1)                                             0.04      0.22      0.22 f
  ctr[6] (net)                                      2      5.41
  U55/IN1 (AO22X1)                                                   0.04      0.00      0.22 f
  U55/Q (AO22X1)                                                     0.03      0.08      0.30 f
  n1000 (net)                                       1      2.77
  ctr_reg_6_/D (DFFARX1)                                             0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  ctr_reg_6_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)       0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)       0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_10_/Q (DFFARX1)         0.05      0.23      0.23 f
  byte_controller/bit_controller/n10 (net)          3      9.19
  byte_controller/bit_controller/U45/IN4 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U45/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n188 (net)         1      2.02
  byte_controller/bit_controller/c_state_reg_11_/D (DFFARX1)         0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)       0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)       0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_11_/Q (DFFARX1)         0.05      0.23      0.23 f
  byte_controller/bit_controller/n3 (net)           3      9.10
  byte_controller/bit_controller/U44/IN4 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U44/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n187 (net)         1      2.14
  byte_controller/bit_controller/c_state_reg_12_/D (DFFARX1)         0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_12_/CLK (DFFARX1)       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_1_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_1_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_1_/Q (DFFARX1)                              0.06      0.23      0.23 f
  byte_controller/dout[1] (net)                     3     10.55
  byte_controller/U44/IN5 (AO222X1)                                  0.06      0.00      0.23 f
  byte_controller/U44/Q (AO222X1)                                    0.03      0.07      0.30 f
  byte_controller/n70 (net)                         1      2.56
  byte_controller/sr_reg_1_/D (DFFARX1)                              0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_1_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_9_/Q (DFFARX1)          0.04      0.23      0.23 f
  byte_controller/bit_controller/n22 (net)          2      6.42
  byte_controller/bit_controller/U47/IN2 (AO21X1)                    0.04      0.00      0.23 f
  byte_controller/bit_controller/U47/Q (AO21X1)                      0.03      0.08      0.30 f
  byte_controller/bit_controller/n190 (net)         1      3.00
  byte_controller/bit_controller/c_state_reg_9_/D (DFFARX1)          0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_3_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_3_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_3_/Q (DFFARX1)                              0.05      0.23      0.23 f
  byte_controller/dout[3] (net)                     3     10.15
  byte_controller/U41/IN5 (AO222X1)                                  0.05      0.00      0.23 f
  byte_controller/U41/Q (AO222X1)                                    0.04      0.07      0.30 f
  byte_controller/n67 (net)                         1      3.18
  byte_controller/sr_reg_3_/D (DFFARX1)                              0.04      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_3_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_4_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_4_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_4_/Q (DFFARX1)                              0.05      0.23      0.23 f
  byte_controller/dout[4] (net)                     3     10.41
  byte_controller/U40/IN5 (AO222X1)                                  0.05      0.00      0.23 f
  byte_controller/U40/Q (AO222X1)                                    0.04      0.07      0.30 f
  byte_controller/n66 (net)                         1      3.06
  byte_controller/sr_reg_4_/D (DFFARX1)                              0.04      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_4_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_7_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_7_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_7_/Q (DFFARX1)                              0.06      0.23      0.23 f
  byte_controller/dout[7] (net)                     3     11.21
  byte_controller/U37/IN5 (AO222X1)                                  0.06      0.00      0.23 f
  byte_controller/U37/Q (AO222X1)                                    0.03      0.07      0.30 f
  byte_controller/n63 (net)                         1      2.58
  byte_controller/sr_reg_7_/D (DFFARX1)                              0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_7_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_0_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_0_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_0_/Q (DFFARX1)                              0.06      0.23      0.23 f
  byte_controller/dout[0] (net)                     3     11.18
  byte_controller/U43/IN5 (AO222X1)                                  0.06      0.00      0.23 f
  byte_controller/U43/Q (AO222X1)                                    0.03      0.07      0.30 f
  byte_controller/n69 (net)                         1      2.62
  byte_controller/sr_reg_0_/D (DFFARX1)                              0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_0_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/fSDA_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sSDA_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSDA_reg_1_/CLK (DFFASX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/fSDA_reg_1_/CLK (DFFASX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/fSDA_reg_1_/QN (DFFASX1)            0.06      0.18      0.18 r
  byte_controller/bit_controller/n1230 (net)        1      3.27
  byte_controller/bit_controller/U88/IN2 (NAND2X1)                   0.06      0.00      0.18 r
  byte_controller/bit_controller/U88/QN (NAND2X1)                    0.04      0.03      0.20 f
  byte_controller/bit_controller/n1030 (net)        1      2.75
  byte_controller/bit_controller/U160/IN1 (AO221X1)                  0.04      0.00      0.20 f
  byte_controller/bit_controller/U160/Q (AO221X1)                    0.04      0.10      0.30 f
  byte_controller/bit_controller/N123 (net)         1      2.10
  byte_controller/bit_controller/sSDA_reg/D (DFFASX1)                0.04      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/sSDA_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/core_cmd_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)                      0.20      0.00      0.00 r

  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)                      0.20      0.00      0.00 r
  byte_controller/core_cmd_reg_0_/Q (DFFARX1)                        0.05      0.23      0.23 f
  byte_controller/core_cmd[0] (net)                 3      8.73
  byte_controller/U51/IN1 (AO21X1)                                   0.05      0.00      0.23 f
  byte_controller/U51/Q (AO21X1)                                     0.03      0.08      0.30 f
  byte_controller/n74 (net)                         1      2.92
  byte_controller/core_cmd_reg_0_/D (DFFARX1)                        0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)                      0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_6_/Q (DFFARX1)          0.05      0.23      0.23 f
  byte_controller/bit_controller/n12 (net)          3      9.49
  byte_controller/bit_controller/U52/IN4 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U52/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n192 (net)         1      2.82
  byte_controller/bit_controller/c_state_reg_7_/D (DFFARX1)          0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/core_cmd_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)                      0.20      0.00      0.00 r

  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)                      0.20      0.00      0.00 r
  byte_controller/core_cmd_reg_3_/Q (DFFARX1)                        0.06      0.23      0.23 f
  byte_controller/core_cmd[3] (net)                 3     10.99
  byte_controller/U16/IN1 (NAND2X1)                                  0.06      0.00      0.23 f
  byte_controller/U16/QN (NAND2X1)                                   0.05      0.03      0.26 r
  byte_controller/n23 (net)                         1      3.72
  byte_controller/U46/IN1 (NAND4X0)                                  0.05      0.00      0.26 r
  byte_controller/U46/QN (NAND4X0)                                   0.06      0.04      0.30 f
  byte_controller/n71 (net)                         1      3.15
  byte_controller/core_cmd_reg_3_/D (DFFARX1)                        0.06      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)                      0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_3_/Q (DFFARX1)          0.05      0.23      0.23 f
  byte_controller/bit_controller/n16 (net)          3     10.26
  byte_controller/bit_controller/U58/IN4 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U58/Q (AO22X1)                      0.03      0.07      0.30 f
  byte_controller/bit_controller/n195 (net)         1      2.21
  byte_controller/bit_controller/c_state_reg_4_/D (DFFARX1)          0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_4_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_1_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  cr_reg_1_/CLK (DFFARX1)                                            0.20      0.00      0.00 r
  cr_reg_1_/Q (DFFARX1)                                              0.05      0.23      0.23 f
  cr[1] (net)                                       2      7.42
  U37/IN1 (AO22X1)                                                   0.05      0.00      0.23 f
  U37/Q (AO22X1)                                                     0.03      0.08      0.30 f
  n87 (net)                                         1      2.20
  cr_reg_1_/D (DFFARX1)                                              0.03      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  cr_reg_1_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/core_cmd_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)                      0.20      0.00      0.00 r

  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)                      0.20      0.00      0.00 r
  byte_controller/core_cmd_reg_2_/Q (DFFARX1)                        0.07      0.24      0.24 f
  byte_controller/core_cmd[2] (net)                 4     14.96
  byte_controller/U17/IN1 (NAND2X1)                                  0.07      0.00      0.24 f
  byte_controller/U17/QN (NAND2X1)                                   0.04      0.03      0.27 r
  byte_controller/n29 (net)                         1      2.66
  byte_controller/U48/IN1 (NAND4X0)                                  0.04      0.00      0.27 r
  byte_controller/U48/QN (NAND4X0)                                   0.06      0.03      0.30 f
  byte_controller/n72 (net)                         1      2.13
  byte_controller/core_cmd_reg_2_/D (DFFARX1)                        0.06      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)                      0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: prer_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_15_/CLK (DFFASX1)                                         0.20      0.00      0.00 r

  prer_reg_15_/CLK (DFFASX1)                                         0.20      0.00      0.00 r
  prer_reg_15_/Q (DFFASX1)                                           0.05      0.24      0.24 f
  prer[15] (net)                                    3     10.37
  byte_controller/bit_controller/U4/IN5 (AO222X1)                    0.05      0.00      0.24 f
  byte_controller/bit_controller/U4/Q (AO222X1)                      0.04      0.07      0.30 f
  byte_controller/bit_controller/n168 (net)         1      3.05
  byte_controller/bit_controller/cnt_reg_15_/D (DFFARX1)             0.04      0.00      0.30 f
  data arrival time                                                                      0.30

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_15_/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.30
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_2_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  cr_reg_2_/CLK (DFFARX1)                                            0.20      0.00      0.00 r
  cr_reg_2_/Q (DFFARX1)                                              0.05      0.23      0.23 f
  cr[2] (net)                                       2      6.97
  U38/IN1 (AO22X1)                                                   0.05      0.00      0.23 f
  U38/Q (AO22X1)                                                     0.04      0.08      0.31 f
  n88 (net)                                         1      2.86
  cr_reg_2_/D (DFFARX1)                                              0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  cr_reg_2_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)       0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)       0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_16_/Q (DFFARX1)         0.05      0.23      0.23 f
  byte_controller/bit_controller/n17 (net)          2      6.71
  byte_controller/bit_controller/U67/IN2 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U67/Q (AO22X1)                      0.03      0.08      0.31 f
  byte_controller/bit_controller/n200 (net)         1      2.02
  byte_controller/bit_controller/c_state_reg_16_/D (DFFARX1)         0.03      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/sda_chk_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_chk_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/sda_chk_reg/Q (DFFARX1)             0.05      0.23      0.23 f
  byte_controller/bit_controller/sda_chk (net)      2      6.73
  byte_controller/bit_controller/U3/IN1 (AO22X1)                     0.05      0.00      0.23 f
  byte_controller/bit_controller/U3/Q (AO22X1)                       0.04      0.08      0.31 f
  byte_controller/bit_controller/n167 (net)         1      3.39
  byte_controller/bit_controller/sda_chk_reg/D (DFFARX1)             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_2_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  byte_controller/c_state_reg_2_/CLK (DFFARX1)                       0.20      0.00      0.00 r
  byte_controller/c_state_reg_2_/Q (DFFARX1)                         0.06      0.23      0.23 f
  byte_controller/c_state[2] (net)                  3     10.63
  byte_controller/U55/IN1 (AO21X1)                                   0.06      0.00      0.23 f
  byte_controller/U55/Q (AO21X1)                                     0.03      0.07      0.31 f
  byte_controller/n76 (net)                         1      2.43
  byte_controller/c_state_reg_2_/D (DFFARX1)                         0.03      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/c_state_reg_2_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_5_/Q (DFFARX1)          0.05      0.23      0.23 f
  byte_controller/bit_controller/n28 (net)          2      7.38
  byte_controller/bit_controller/U54/IN2 (AO22X1)                    0.05      0.00      0.23 f
  byte_controller/bit_controller/U54/Q (AO22X1)                      0.03      0.08      0.31 f
  byte_controller/bit_controller/n194 (net)         1      2.08
  byte_controller/bit_controller/c_state_reg_5_/D (DFFARX1)          0.03      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_2_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_2_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_2_/Q (DFFARX1)                              0.06      0.24      0.24 f
  byte_controller/dout[2] (net)                     3     12.28
  byte_controller/U42/IN5 (AO222X1)                                  0.06      0.00      0.24 f
  byte_controller/U42/Q (AO222X1)                                    0.04      0.07      0.31 f
  byte_controller/n68 (net)                         1      3.10
  byte_controller/sr_reg_2_/D (DFFARX1)                              0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_2_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_5_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_5_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_5_/Q (DFFARX1)                              0.06      0.24      0.24 f
  byte_controller/dout[5] (net)                     3     12.22
  byte_controller/U39/IN5 (AO222X1)                                  0.06      0.00      0.24 f
  byte_controller/U39/Q (AO222X1)                                    0.04      0.07      0.31 f
  byte_controller/n65 (net)                         1      3.31
  byte_controller/sr_reg_5_/D (DFFARX1)                              0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_5_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)        0.20      0.00      0.00 r

  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)        0.20      0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_2_/Q (DFFARX1)          0.06      0.23      0.23 f
  byte_controller/bit_controller/n9 (net)           3     10.53
  byte_controller/bit_controller/U59/IN4 (AO22X1)                    0.06      0.00      0.23 f
  byte_controller/bit_controller/U59/Q (AO22X1)                      0.04      0.07      0.31 f
  byte_controller/bit_controller/n196 (net)         1      3.22
  byte_controller/bit_controller/c_state_reg_3_/D (DFFARX1)          0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)        0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.01



  Startpoint: byte_controller/sr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/sr_reg_6_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  byte_controller/sr_reg_6_/CLK (DFFARX1)                            0.20      0.00      0.00 r
  byte_controller/sr_reg_6_/Q (DFFARX1)                              0.06      0.23      0.23 f
  byte_controller/dout[6] (net)                     3     11.39
  byte_controller/U38/IN6 (AO222X1)                                  0.06      0.00      0.23 f
  byte_controller/U38/Q (AO222X1)                                    0.04      0.07      0.31 f
  byte_controller/n64 (net)                         1      3.22
  byte_controller/sr_reg_6_/D (DFFARX1)                              0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/sr_reg_6_/CLK (DFFARX1)                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.00



  Startpoint: byte_controller/bit_controller/clk_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cmd_ack_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/clk_en_reg/CLK (DFFASX1)            0.20      0.00      0.00 r

  byte_controller/bit_controller/clk_en_reg/CLK (DFFASX1)            0.20      0.00      0.00 r
  byte_controller/bit_controller/clk_en_reg/Q (DFFASX1)              0.05      0.23      0.23 f
  byte_controller/bit_controller/n18 (net)          3      8.20
  byte_controller/bit_controller/U130/IN2 (AND3X1)                   0.05      0.00      0.23 f
  byte_controller/bit_controller/U130/Q (AND3X1)                     0.04      0.08      0.31 f
  byte_controller/bit_controller/N227 (net)         1      3.10
  byte_controller/bit_controller/cmd_ack_reg/D (DFFARX1)             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cmd_ack_reg/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.00



  Startpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  txr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  txr_reg_4_/Q (DFFARX1)                                             0.05      0.23      0.23 f
  txr[4] (net)                                      3      9.70
  U77/IN1 (AO22X1)                                                   0.05      0.00      0.23 f
  U77/Q (AO22X1)                                                     0.03      0.08      0.31 f
  n122 (net)                                        1      2.55
  txr_reg_4_/D (DFFARX1)                                             0.03      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  txr_reg_4_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.00



  Startpoint: prer_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_14_/CLK (DFFASX1)                                         0.20      0.00      0.00 r

  prer_reg_14_/CLK (DFFASX1)                                         0.20      0.00      0.00 r
  prer_reg_14_/Q (DFFASX1)                                           0.06      0.24      0.24 f
  prer[14] (net)                                    3     12.61
  byte_controller/bit_controller/U6/IN5 (AO222X1)                    0.06      0.00      0.24 f
  byte_controller/bit_controller/U6/Q (AO222X1)                      0.04      0.07      0.31 f
  byte_controller/bit_controller/n169 (net)         1      3.36
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.00



  Startpoint: byte_controller/bit_controller/filter_cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)     0.20      0.00      0.00 r

  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)     0.20      0.00      0.00 r
  byte_controller/bit_controller/filter_cnt_reg_0_/Q (DFFARX1)       0.07      0.22      0.22 r
  byte_controller/bit_controller/filter_cnt[0] (net)
                                                    4     13.80
  byte_controller/bit_controller/sub_260/U12/INP (INVX0)             0.07      0.00      0.22 r
  byte_controller/bit_controller/sub_260/U12/ZN (INVX0)              0.04      0.03      0.25 f
  byte_controller/bit_controller/sub_260/SUM[0] (net)
                                                    1      2.39
  byte_controller/bit_controller/U115/IN3 (AO22X1)                   0.04      0.00      0.25 f
  byte_controller/bit_controller/U115/Q (AO22X1)                     0.03      0.07      0.31 f
  byte_controller/bit_controller/N92 (net)          1      3.15
  byte_controller/bit_controller/filter_cnt_reg_0_/D (DFFARX1)       0.03      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)     0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.00



  Startpoint: byte_controller/bit_controller/cSCL_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cSCL_reg_1_/CLK (DFFARX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/cSCL_reg_1_/CLK (DFFARX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/cSCL_reg_1_/Q (DFFARX1)             0.04      0.22      0.22 f
  byte_controller/bit_controller/cSCL_1_ (net)      1      3.07
  byte_controller/bit_controller/U100/IN4 (AO221X1)                  0.04      0.00      0.22 f
  byte_controller/bit_controller/U100/Q (AO221X1)                    0.04      0.09      0.31 f
  byte_controller/bit_controller/n206 (net)         1      2.87
  byte_controller/bit_controller/fSCL_reg_0_/D (DFFASX1)             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/fSCL_reg_0_/CLK (DFFASX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.00



  Startpoint: byte_controller/bit_controller/fSCL_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/fSCL_reg_1_/CLK (DFFASX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/fSCL_reg_1_/CLK (DFFASX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/fSCL_reg_1_/QN (DFFASX1)            0.06      0.18      0.18 r
  byte_controller/bit_controller/n126 (net)         1      3.82
  byte_controller/bit_controller/U89/IN2 (NAND2X1)                   0.06      0.00      0.18 r
  byte_controller/bit_controller/U89/QN (NAND2X1)                    0.04      0.03      0.20 f
  byte_controller/bit_controller/n1040 (net)        1      2.45
  byte_controller/bit_controller/U165/IN1 (AO221X1)                  0.04      0.00      0.20 f
  byte_controller/bit_controller/U165/Q (AO221X1)                    0.05      0.11      0.31 f
  byte_controller/bit_controller/N122 (net)         1      4.87
  byte_controller/bit_controller/sSCL_reg/D (DFFASX1)                0.05      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)              0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.00



  Startpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_3_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  byte_controller/c_state_reg_3_/CLK (DFFARX1)                       0.20      0.00      0.00 r
  byte_controller/c_state_reg_3_/Q (DFFARX1)                         0.07      0.24      0.24 f
  byte_controller/c_state[3] (net)                  5     16.96
  byte_controller/U19/IN2 (NAND2X1)                                  0.07      0.00      0.24 f
  byte_controller/U19/QN (NAND2X1)                                   0.05      0.04      0.28 r
  byte_controller/n35 (net)                         1      3.99
  byte_controller/U52/IN3 (NAND3X0)                                  0.05      0.00      0.28 r
  byte_controller/U52/QN (NAND3X0)                                   0.04      0.03      0.31 f
  byte_controller/n75 (net)                         1      2.33
  byte_controller/c_state_reg_3_/D (DFFARX1)                         0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/c_state_reg_3_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: byte_controller/dcnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/dcnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/dcnt_reg_2_/CLK (DFFARX1)                          0.20      0.00      0.00 r

  byte_controller/dcnt_reg_2_/CLK (DFFARX1)                          0.20      0.00      0.00 r
  byte_controller/dcnt_reg_2_/Q (DFFARX1)                            0.04      0.23      0.23 f
  byte_controller/dcnt[2] (net)                     2      6.58
  byte_controller/U62/IN3 (AO221X1)                                  0.04      0.00      0.23 f
  byte_controller/U62/Q (AO221X1)                                    0.04      0.09      0.31 f
  byte_controller/n78 (net)                         1      1.98
  byte_controller/dcnt_reg_2_/D (DFFARX1)                            0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/dcnt_reg_2_/CLK (DFFARX1)                          0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_5_/CLK (DFFASX1)                                          0.20      0.00      0.00 r

  prer_reg_5_/CLK (DFFASX1)                                          0.20      0.00      0.00 r
  prer_reg_5_/Q (DFFASX1)                                            0.07      0.24      0.24 f
  prer[5] (net)                                     3     15.60
  byte_controller/bit_controller/U24/IN5 (AO222X1)                   0.07      0.00      0.24 f
  byte_controller/bit_controller/U24/Q (AO222X1)                     0.03      0.07      0.31 f
  byte_controller/bit_controller/n178 (net)         1      2.12
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX1)              0.03      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX1)            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: byte_controller/bit_controller/cSDA_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/bit_controller/cSDA_reg_1_/CLK (DFFARX1)           0.20      0.00      0.00 r

  byte_controller/bit_controller/cSDA_reg_1_/CLK (DFFARX1)           0.20      0.00      0.00 r
  byte_controller/bit_controller/cSDA_reg_1_/Q (DFFARX1)             0.04      0.22      0.22 f
  byte_controller/bit_controller/cSDA_1_ (net)      1      3.12
  byte_controller/bit_controller/U103/IN4 (AO221X1)                  0.04      0.00      0.22 f
  byte_controller/bit_controller/U103/Q (AO221X1)                    0.04      0.09      0.31 f
  byte_controller/bit_controller/n209 (net)         1      3.42
  byte_controller/bit_controller/fSDA_reg_0_/D (DFFASX1)             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/fSDA_reg_0_/CLK (DFFASX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_7_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  txr_reg_7_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  txr_reg_7_/Q (DFFARX1)                                             0.06      0.23      0.23 f
  txr[7] (net)                                      3     10.87
  U80/IN1 (AO22X1)                                                   0.06      0.00      0.23 f
  U80/Q (AO22X1)                                                     0.04      0.08      0.31 f
  n125 (net)                                        1      2.88
  txr_reg_7_/D (DFFARX1)                                             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  txr_reg_7_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_13_/CLK (DFFASX1)                                         0.20      0.00      0.00 r

  prer_reg_13_/CLK (DFFASX1)                                         0.20      0.00      0.00 r
  prer_reg_13_/Q (DFFASX1)                                           0.06      0.24      0.24 f
  prer[13] (net)                                    3     13.72
  byte_controller/bit_controller/U8/IN5 (AO222X1)                    0.06      0.00      0.24 f
  byte_controller/bit_controller/U8/Q (AO222X1)                      0.04      0.07      0.31 f
  byte_controller/bit_controller/n170 (net)         1      3.70
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_6_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  txr_reg_6_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  txr_reg_6_/Q (DFFARX1)                                             0.06      0.23      0.23 f
  txr[6] (net)                                      3     11.16
  U79/IN1 (AO22X1)                                                   0.06      0.00      0.23 f
  U79/Q (AO22X1)                                                     0.04      0.08      0.31 f
  n124 (net)                                        1      2.90
  txr_reg_6_/D (DFFARX1)                                             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  txr_reg_6_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_7_/CLK (DFFASX1)                                          0.20      0.00      0.00 r

  prer_reg_7_/CLK (DFFASX1)                                          0.20      0.00      0.00 r
  prer_reg_7_/Q (DFFASX1)                                            0.06      0.24      0.24 f
  prer[7] (net)                                     3     14.87
  byte_controller/bit_controller/U20/IN5 (AO222X1)                   0.06      0.00      0.24 f
  byte_controller/bit_controller/U20/Q (AO222X1)                     0.04      0.07      0.31 f
  byte_controller/bit_controller/n176 (net)         1      2.91
  byte_controller/bit_controller/cnt_reg_7_/D (DFFARX1)              0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_12_/CLK (DFFASX1)                                         0.20      0.00      0.00 r

  prer_reg_12_/CLK (DFFASX1)                                         0.20      0.00      0.00 r
  prer_reg_12_/Q (DFFASX1)                                           0.06      0.24      0.24 f
  prer[12] (net)                                    3     14.12
  byte_controller/bit_controller/U10/IN5 (AO222X1)                   0.06      0.00      0.24 f
  byte_controller/bit_controller/U10/Q (AO222X1)                     0.04      0.07      0.31 f
  byte_controller/bit_controller/n171 (net)         1      3.62
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)             0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_3_/CLK (DFFASX1)                                          0.20      0.00      0.00 r

  prer_reg_3_/CLK (DFFASX1)                                          0.20      0.00      0.00 r
  prer_reg_3_/Q (DFFASX1)                                            0.07      0.24      0.24 f
  prer[3] (net)                                     3     15.75
  byte_controller/bit_controller/U28/IN5 (AO222X1)                   0.07      0.00      0.24 f
  byte_controller/bit_controller/U28/Q (AO222X1)                     0.03      0.07      0.32 f
  byte_controller/bit_controller/n180 (net)         1      2.39
  byte_controller/bit_controller/cnt_reg_3_/D (DFFARX1)              0.03      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_3_/CLK (DFFARX1)            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_3_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  cr_reg_3_/CLK (DFFARX1)                                            0.20      0.00      0.00 r
  cr_reg_3_/Q (DFFARX1)                                              0.06      0.24      0.24 f
  cr[3] (net)                                       3     13.79
  U47/IN3 (NAND3X0)                                                  0.06      0.00      0.24 f
  U47/QN (NAND3X0)                                                   0.06      0.05      0.29 r
  n430 (net)                                        1      3.42
  U133/IN1 (NAND2X1)                                                 0.06      0.00      0.29 r
  U133/QN (NAND2X1)                                                  0.04      0.03      0.31 f
  n93 (net)                                         1      2.57
  cr_reg_3_/D (DFFARX1)                                              0.04      0.00      0.31 f
  data arrival time                                                                      0.31

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  cr_reg_3_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.31
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_7_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  cr_reg_7_/CLK (DFFARX1)                                            0.20      0.00      0.00 r
  cr_reg_7_/Q (DFFARX1)                                              0.06      0.24      0.24 f
  cr[7] (net)                                       4     12.61
  U40/IN1 (AO22X1)                                                   0.06      0.00      0.24 f
  U40/Q (AO22X1)                                                     0.03      0.08      0.32 f
  n89 (net)                                         1      2.07
  cr_reg_7_/D (DFFARX1)                                              0.03      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  cr_reg_7_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  cr_reg_0_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  cr_reg_0_/CLK (DFFARX1)                                            0.20      0.00      0.00 r
  cr_reg_0_/Q (DFFARX1)                                              0.06      0.23      0.23 f
  cr[0] (net)                                       3     11.28
  U36/IN1 (AO22X1)                                                   0.06      0.00      0.23 f
  U36/Q (AO22X1)                                                     0.04      0.08      0.32 f
  n86 (net)                                         1      3.11
  cr_reg_0_/D (DFFARX1)                                              0.04      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  cr_reg_0_/CLK (DFFARX1)                                            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_15_/CLK (DFFASX1)                                         0.20      0.00      0.00 r

  prer_reg_15_/CLK (DFFASX1)                                         0.20      0.00      0.00 r
  prer_reg_15_/Q (DFFASX1)                                           0.05      0.24      0.24 f
  prer[15] (net)                                    3     10.37
  byte_controller/bit_controller/U170/IN2 (AO22X1)                   0.05      0.00      0.24 f
  byte_controller/bit_controller/U170/Q (AO22X1)                     0.03      0.08      0.32 f
  byte_controller/bit_controller/N105 (net)         1      2.07
  byte_controller/bit_controller/filter_cnt_reg_13_/D (DFFARX1)      0.03      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/filter_cnt_reg_13_/CLK (DFFARX1)    0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_1_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  txr_reg_1_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  txr_reg_1_/Q (DFFARX1)                                             0.06      0.23      0.23 f
  txr[1] (net)                                      3     11.45
  U74/IN1 (AO22X1)                                                   0.06      0.00      0.23 f
  U74/Q (AO22X1)                                                     0.04      0.08      0.32 f
  n119 (net)                                        1      3.20
  txr_reg_1_/D (DFFARX1)                                             0.04      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  txr_reg_1_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: prer_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  prer_reg_4_/CLK (DFFASX1)                                          0.20      0.00      0.00 r

  prer_reg_4_/CLK (DFFASX1)                                          0.20      0.00      0.00 r
  prer_reg_4_/Q (DFFASX1)                                            0.07      0.25      0.25 f
  prer[4] (net)                                     3     16.51
  byte_controller/bit_controller/U26/IN5 (AO222X1)                   0.07      0.00      0.25 f
  byte_controller/bit_controller/U26/Q (AO222X1)                     0.03      0.07      0.32 f
  byte_controller/bit_controller/n179 (net)         1      2.43
  byte_controller/bit_controller/cnt_reg_4_/D (DFFARX1)              0.03      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX1)            0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_5_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  txr_reg_5_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  txr_reg_5_/Q (DFFARX1)                                             0.06      0.24      0.24 f
  txr[5] (net)                                      3     11.91
  U78/IN1 (AO22X1)                                                   0.06      0.00      0.24 f
  U78/Q (AO22X1)                                                     0.04      0.08      0.32 f
  n123 (net)                                        1      3.09
  txr_reg_5_/D (DFFARX1)                                             0.04      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  txr_reg_5_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: byte_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  byte_controller/c_state_reg_0_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  byte_controller/c_state_reg_0_/CLK (DFFARX1)                       0.20      0.00      0.00 r
  byte_controller/c_state_reg_0_/Q (DFFARX1)                         0.07      0.24      0.24 f
  byte_controller/c_state[0] (net)                  5     16.25
  byte_controller/U70/IN1 (AO21X1)                                   0.07      0.00      0.24 f
  byte_controller/U70/Q (AO21X1)                                     0.03      0.08      0.32 f
  byte_controller/n82 (net)                         1      2.22
  byte_controller/c_state_reg_0_/D (DFFARX1)                         0.03      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  byte_controller/c_state_reg_0_/CLK (DFFARX1)                       0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_0_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  txr_reg_0_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  txr_reg_0_/Q (DFFARX1)                                             0.06      0.24      0.24 f
  txr[0] (net)                                      3     11.92
  U73/IN1 (AO22X1)                                                   0.06      0.00      0.24 f
  U73/Q (AO22X1)                                                     0.04      0.08      0.32 f
  n118 (net)                                        1      3.21
  txr_reg_0_/D (DFFARX1)                                             0.04      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  txr_reg_0_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00



  Startpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    366.14
  txr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  txr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r
  txr_reg_3_/Q (DFFARX1)                                             0.06      0.24      0.24 f
  txr[3] (net)                                      3     11.95
  U76/IN1 (AO22X1)                                                   0.06      0.00      0.24 f
  U76/Q (AO22X1)                                                     0.04      0.08      0.32 f
  n121 (net)                                        1      3.22
  txr_reg_3_/D (DFFARX1)                                             0.04      0.00      0.32 f
  data arrival time                                                                      0.32

  clock clk (rise edge)                                                        0.00      0.00
  source latency                                                               0.00      0.00
  wb_clk_i (in)                                                      0.20      0.00      0.00 r
  wb_clk_i (net)                                  153    397.74
  txr_reg_3_/CLK (DFFARX1)                                           0.20      0.00      0.00 r

  clock uncertainty                                                            0.30      0.30
  library hold time                                                            0.01      0.31
  data required time                                                                     0.31
  ----------------------------------------------------------------------------------------------------
  data required time                                                                     0.31
  data arrival time                                                                     -0.32
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.00


1
