<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: include/regs/xmega_pr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_pr.h File Reference</h1>
<p>XMEGA Power Reduction register definitions.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="memory-map_8h_source.html">chip/memory-map.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__pr_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga725ae338fff00ac6e2e8bde0ebd792f6">XMEGA_PR_PRGEN</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General Power Reduction Register.  <a href="group__xmega__pr__regs__group.html#ga725ae338fff00ac6e2e8bde0ebd792f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga96b6484b794ceb640b57f15193db7cb1">XMEGA_PR_PRPA</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power Reduction Port A.  <a href="group__xmega__pr__regs__group.html#ga96b6484b794ceb640b57f15193db7cb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga471cbd8b89c0af4cd43497077b687dfb">XMEGA_PR_PRPB</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power Reduction Port B.  <a href="group__xmega__pr__regs__group.html#ga471cbd8b89c0af4cd43497077b687dfb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga5ab0a577625a9442de6b7fe9737b5dec">XMEGA_PR_PRPC</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power Reduction Port C.  <a href="group__xmega__pr__regs__group.html#ga5ab0a577625a9442de6b7fe9737b5dec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga91c27b2dced7a08a56b2dde25386643f">XMEGA_PR_PRPD</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power Reduction Port D.  <a href="group__xmega__pr__regs__group.html#ga91c27b2dced7a08a56b2dde25386643f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga16806b2834130c1ae003e4d3382ce88d">XMEGA_PR_PRPE</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power Reduction Port E.  <a href="group__xmega__pr__regs__group.html#ga16806b2834130c1ae003e4d3382ce88d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga182d8af5e42797fd069f019653e2ba17">XMEGA_PR_PRPF</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power Reduction Port F.  <a href="group__xmega__pr__regs__group.html#ga182d8af5e42797fd069f019653e2ba17"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in PRGEN</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7c8caa299a47c1b7a06ff20e7118d458"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga119d9993a16b099101c39c4b7a747010">PR_DMA_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA Controller.  <a href="group__xmega__pr__regs__group.html#ga119d9993a16b099101c39c4b7a747010"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#gade45547f1bdbba7d1af85a00410f948c">PR_EVSYS_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event System.  <a href="group__xmega__pr__regs__group.html#gade45547f1bdbba7d1af85a00410f948c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#gac9adb7c123354661f7ebdc6defb82a3a">PR_RTC_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Real-Time Counter.  <a href="group__xmega__pr__regs__group.html#gac9adb7c123354661f7ebdc6defb82a3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga3836ccf8ffcbdf95e6f0a6bb1cc9fa5a">PR_EBI_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External Bus Interface.  <a href="group__xmega__pr__regs__group.html#ga3836ccf8ffcbdf95e6f0a6bb1cc9fa5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga8f92db536236eae48a2aca6fd31027c1">PR_AES_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AES Module.  <a href="group__xmega__pr__regs__group.html#ga8f92db536236eae48a2aca6fd31027c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga2d7db2561b0fb3085b1f10beed8fa4e3">PR_USB_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Module.  <a href="group__xmega__pr__regs__group.html#ga2d7db2561b0fb3085b1f10beed8fa4e3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in PRPA and PRPB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp27c5b9826edbf8cdabc3d7ecf52b8907"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga89b714f0a61cbbdfdd0e68678f62c536">PR_AC_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog Comparator.  <a href="group__xmega__pr__regs__group.html#ga89b714f0a61cbbdfdd0e68678f62c536"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#gaef705562dfbf3d2aac3a8659efe07144">PR_ADC_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog/Digital Converter.  <a href="group__xmega__pr__regs__group.html#gaef705562dfbf3d2aac3a8659efe07144"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#gac4509419835d6dc0f8a26f2dfb96d67c">PR_DAC_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Digital/Analog Converter.  <a href="group__xmega__pr__regs__group.html#gac4509419835d6dc0f8a26f2dfb96d67c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in PRPC, PRPD, PRPE and PRPF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe306410e45d5ecab1b525ea584d64827"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga0d33d36e5d3b938740475ecd2c7956de">PR_TC0_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter 0.  <a href="group__xmega__pr__regs__group.html#ga0d33d36e5d3b938740475ecd2c7956de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga375318e268d8d25afcd95db8d32337b5">PR_TC1_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter 1.  <a href="group__xmega__pr__regs__group.html#ga375318e268d8d25afcd95db8d32337b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#gad9ed675ebf3b7640f420bf38c5e6e95e">PR_HIRES_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hi-Resolution Extension.  <a href="group__xmega__pr__regs__group.html#gad9ed675ebf3b7640f420bf38c5e6e95e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga299993d11a4f405960b3e1f5989cfd92">PR_SPI_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="group__xmega__pr__regs__group.html#ga299993d11a4f405960b3e1f5989cfd92"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga67bec49c9e1a3346177970b772e89043">PR_USART0_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0.  <a href="group__xmega__pr__regs__group.html#ga67bec49c9e1a3346177970b772e89043"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#gaff930884285235f1d2cf7c948dd22142">PR_USART1_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1.  <a href="group__xmega__pr__regs__group.html#gaff930884285235f1d2cf7c948dd22142"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga07c888d7027442ae6a8d92b067c68c5b">PR_TWI_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two-Wire Interface.  <a href="group__xmega__pr__regs__group.html#ga07c888d7027442ae6a8d92b067c68c5b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#gabe9b3d868b047a20fd2be1be25e9da1a">PR_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; PR_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__xmega__pr__regs__group.html#gabe9b3d868b047a20fd2be1be25e9da1a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga41c5dc42d9287cc347fa306810613896">pr_read_reg</a>(reg)&nbsp;&nbsp;&nbsp;_pr_read_reg(reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of PR register <em>reg</em>.  <a href="group__xmega__pr__regs__group.html#ga41c5dc42d9287cc347fa306810613896"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83c681a5129227c89ccfac86fed46505"></a><!-- doxytag: member="xmega_pr.h::_pr_read_reg" ref="ga83c681a5129227c89ccfac86fed46505" args="(reg)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_pr_read_reg</b>(reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)(PR_BASE + XMEGA_PR_##reg))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__pr__regs__group.html#ga80fb03905c26918d7b872ab6f45aed53">pr_write_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_pr_write_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to PR register <em>reg</em>.  <a href="group__xmega__pr__regs__group.html#ga80fb03905c26918d7b872ab6f45aed53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86f3aa8199190826c6f2ea7a3311c321"></a><!-- doxytag: member="xmega_pr.h::_pr_write_reg" ref="ga86f3aa8199190826c6f2ea7a3311c321" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_pr_write_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)(PR_BASE + XMEGA_PR_##reg), (value))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>XMEGA Power Reduction register definitions. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__pr_8h_source.html">xmega_pr.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:58 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
