{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033
{\fonttbl {\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}
{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}
}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}
{\stylesheet
{\widctlpar\adjustright \fs20\cgrid \snext0 Normal;}
{\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \sbasedon0 \snext0 heading 1;}
{\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid \sbasedon0 \snext0 heading 2;}
{\s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid \sbasedon0 \snext0 heading 3;}
{\s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 4;}{\*\cs10 \additive Default Paragraph Font;}
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 5;}{\*\cs10 \additive Default Paragraph Font;}
{\s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid \sbasedon0 \snext15 Title;}
{\s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid \sbasedon0 \snext16 Subtitle;}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid \sbasedon0 \snext17 BodyText;}
{\s18\widctlpar\fs22\cgrid \sbasedon0 \snext18 DenseText;}
{\s28\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext28 header;}
{\s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid \sbasedon0 \snext29 footer;}
{\s30\li360\sa60\sb120\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext30 GroupHeader;}
{\s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext41 Code Example 0;}
{\s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext42 Code Example 1;}
{\s42\li720\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext43 Code Example 2;}
{\s43\li1080\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext44 Code Example 3;}
{\s44\li1440\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext45 Code Example 4;}
{\s45\li1800\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext46 Code Example 5;}
{\s46\li2160\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext47 Code Example 6;}
{\s47\li2520\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext48 Code Example 7;}
{\s48\li2880\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 8;}
{\s49\li3240\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 9;}
{\s50\li0\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext51 List Continue 0;}
{\s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext52 List Continue 1;}
{\s52\li720\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext53 List Continue 2;}
{\s53\li1080\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext54 List Continue 3;}
{\s54\li1440\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext55 List Continue 4;}
{\s55\li1800\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext56 List Continue 5;}
{\s56\li2160\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext57 List Continue 6;}
{\s57\li2520\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext58 List Continue 7;}
{\s58\li2880\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext59 List Continue 8;}
{\s59\li3240\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext59 List Continue 9;}
{\s60\li0\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext61 DescContinue 0;}
{\s61\li360\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext62 DescContinue 1;}
{\s62\li720\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext63 DescContinue 2;}
{\s63\li1080\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext64 DescContinue 3;}
{\s64\li1440\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext65 DescContinue 4;}
{\s65\li1800\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext66 DescContinue 5;}
{\s66\li2160\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext67 DescContinue 6;}
{\s67\li2520\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext68 DescContinue 7;}
{\s68\li2880\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext69 DescContinue 8;}
{\s69\li3240\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext69 DescContinue 9;}
{\s70\li0\sa30\sb30\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext81 LatexTOC 0;}
{\s71\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext82 LatexTOC 1;}
{\s72\li720\sa24\sb24\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext83 LatexTOC 2;}
{\s73\li1080\sa21\sb21\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext84 LatexTOC 3;}
{\s74\li1440\sa18\sb18\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext85 LatexTOC 4;}
{\s75\li1800\sa15\sb15\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext86 LatexTOC 5;}
{\s76\li2160\sa12\sb12\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext87 LatexTOC 6;}
{\s77\li2520\sa9\sb9\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext88 LatexTOC 7;}
{\s78\li2880\sa6\sb6\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext89 LatexTOC 8;}
{\s79\li3240\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext89 LatexTOC 9;}
{\s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext81 \sautoupd List Bullet 0;}
{\s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid \sbasedon0 \snext82 \sautoupd List Bullet 1;}
{\s82\fi-360\li1080\widctlpar\jclisttab\tx1080{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\ls3\adjustright \fs20\cgrid \sbasedon0 \snext83 \sautoupd List Bullet 2;}
{\s83\fi-360\li1440\widctlpar\jclisttab\tx1440{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }\ls4\adjustright \fs20\cgrid \sbasedon0 \snext84 \sautoupd List Bullet 3;}
{\s84\fi-360\li1800\widctlpar\jclisttab\tx1800{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\ls5\adjustright \fs20\cgrid \sbasedon0 \snext85 \sautoupd List Bullet 4;}
{\s85\fi-360\li2160\widctlpar\jclisttab\tx2160{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\ls6\adjustright \fs20\cgrid \sbasedon0 \snext86 \sautoupd List Bullet 5;}
{\s86\fi-360\li2520\widctlpar\jclisttab\tx2520{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\ls7\adjustright \fs20\cgrid \sbasedon0 \snext87 \sautoupd List Bullet 6;}
{\s87\fi-360\li2880\widctlpar\jclisttab\tx2880{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }\ls8\adjustright \fs20\cgrid \sbasedon0 \snext88 \sautoupd List Bullet 7;}
{\s88\fi-360\li3240\widctlpar\jclisttab\tx3240{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\ls9\adjustright \fs20\cgrid \sbasedon0 \snext89 \sautoupd List Bullet 8;}
{\s89\fi-360\li3600\widctlpar\jclisttab\tx3600{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\ls10\adjustright \fs20\cgrid \sbasedon0 \snext89 \sautoupd List Bullet 9;}
{\s90\fi-360\li360\widctlpar\fs20\cgrid \sbasedon0 \snext91 \sautoupd List Enum 0;}
{\s91\fi-360\li720\widctlpar\fs20\cgrid \sbasedon0 \snext92 \sautoupd List Enum 1;}
{\s92\fi-360\li1080\widctlpar\fs20\cgrid \sbasedon0 \snext93 \sautoupd List Enum 2;}
{\s93\fi-360\li1440\widctlpar\fs20\cgrid \sbasedon0 \snext94 \sautoupd List Enum 3;}
{\s94\fi-360\li1800\widctlpar\fs20\cgrid \sbasedon0 \snext95 \sautoupd List Enum 4;}
{\s95\fi-360\li2160\widctlpar\fs20\cgrid \sbasedon0 \snext96 \sautoupd List Enum 5;}
{\s96\fi-360\li2520\widctlpar\fs20\cgrid \sbasedon0 \snext96 \sautoupd List Enum 5;}
{\s97\fi-360\li2880\widctlpar\fs20\cgrid \sbasedon0 \snext98 \sautoupd List Enum 7;}
{\s98\fi-360\li3240\widctlpar\fs20\cgrid \sbasedon0 \snext99 \sautoupd List Enum 8;}
{\s99\fi-360\li3600\widctlpar\fs20\cgrid \sbasedon0 \snext99 \sautoupd List Enum 9;}
}
{\comment begin body}
{\info 
{\title {\comment ROBO }ROBO}
{\comment Generated byDoxgyen. }
{\creatim \yr2015\mo4\dy12\hr13\min8\sec3}
}\pard\plain 
\sectd\pgnlcrm
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\vertalc\qc\par\par\par\par\par\par\par
\pard\plain \s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid 
{\field\fldedit {\*\fldinst TITLE \\*MERGEFORMAT}{\fldrslt TITLE}}\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\par
\par\par\par\par\par\par\par\par\par\par\par\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
{\field\fldedit {\*\fldinst AUTHOR \\*MERGEFORMAT}{\fldrslt AUTHOR}}\par
Version \par{\field\fldedit {\*\fldinst CREATEDATE \\*MERGEFORMAT}{\fldrslt CREATEDATE}}\par
\page\page\vertalt
\pard\plain 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Table of Contents\par
\pard\plain \par
{\field\fldedit {\*\fldinst TOC \\f \\*MERGEFORMAT}{\fldrslt Table of contents}}\par
\pard\plain 
\sect \sbkpage \pgndec \pgnrestart
\sect \sectd \sbknone
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Pins allocation{\tc \v Pins allocation}\par \pard\plain 
{\bkmkstart AAAAAAACQO}
{\bkmkend AAAAAAACQO}
\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pins model not supported for the selected target Processor \par
}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Memory map{\tc \v Memory map}\par \pard\plain 
{\bkmkstart AAAAAAACQP}
{\bkmkend AAAAAAACQP}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{Processor Memory Map \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{Address\cell }{Type \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0xE00FFFFF\par
0x00000000\cell }{\cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0xFFFFFFFF\par
0xE0100000\cell }{RESERVED \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0xE00FFFFF\par
0xE0000000\cell }{I/O \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x5FFFFFFF\par
0x44000000\cell }{RESERVED \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x43FFFFFF\par
0x42000000\cell }{I/O \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x41FFFFFF\par
0x40100000\cell }{RESERVED \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x400FFFFF\par
0x400FF000\cell }{I/O \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x400FEFFF\par
0x40080000\cell }{I/O \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x4007FFFF\par
0x40000000\cell }{I/O \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x3FFFFFFF\par
0x24000000\cell }{RESERVED \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x23FFFFFF\par
0x22000000\cell }{I/O \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x21FFFFFF\par
0x20100000\cell }{RESERVED \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x20007FFF\par
0x20000000\cell }{RAM \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x1FFFFFFF\par
0x1FFF8000\cell }{RAM \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x1001FFFF\par
0x10000000\cell }{FLASH \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x0007FFFF\par
0x00000410\cell }{FLASH \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x0000040F\par
0x00000400\cell }{FLASH_CONFIG \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{0x000003FF\par
0x00000000\cell }{FLASH \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\pard\plain
\par
\par
 \par
}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Module Index\par \pard\plain 
{\tc \v Module Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Modules\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here is a list of all modules:}
{
\par
\pard\plain \s71\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
Events module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGW \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
main module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGX \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
Cpu module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
PE_Const module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAHA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
PE_Error module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAHR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
PE_LDD module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAJU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
PE_Types module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAJZ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
Vectors module documentation\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACBY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Data Structure Index\par \pard\plain 
{\tc \v Data Structure Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Data Structures\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here are the data structures with brief descriptions:}
{
\par
\pard\plain \s71\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b {\b LDD_ADC_TPinMask} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACBZ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_ADC_TSample} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACCE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_CAN_TFrame} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACCG \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_CAN_TStats} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACCN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_CRC_TUserCRCStandard} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACDB \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_DMA_TError} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACDK \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_DMA_TTransferDescriptor} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACDN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_ETH_TBufferDesc} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACEY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_ETH_TStats} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACFB \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_FLASH_TErrorStatus} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACHE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_I2C_TStats} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACHL \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_LCDC_TBitmap} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACHZ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_LCDC_TWindow} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACIE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_RTC_TTime} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACIJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SDHC_TBufferDesc} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACIR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SDHC_TCardAccess} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACIU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SDHC_TCardCaps} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACIY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SDHC_TCardErase} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACJI \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SDHC_TCardInfo} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACJL \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SDHC_TCardWriteProtect} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACJQ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SERIAL_TStats} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACJT \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SPIMASTER_TStats} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACKB \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SPISLAVE_TStats} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACKG \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SSI_TAC97Command} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACKM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SSI_TDataBlocks} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACKQ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_SSI_TStats} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACKT \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_TimeDate_TDateRec} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACLC \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_TimeDate_TTimeRec} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACLH \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_Device_TTD_Head_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACLM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_Device_TTD_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACLR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_Host_TPipeDescr_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACLX \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_Host_TTD_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACMI \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TDevDescriptor_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACMP \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TDeviceFeatureRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACNE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TEndpointFeatureRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACNK \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TEndpointStatusRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACNR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TEpDescriptor_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACNY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TGetDecriptorRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACOF \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TGetInterfaceRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACOM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TInterfaceFeatureRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACOS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TSDP_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACOY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TSetAddressRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACPE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TSetConfigRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACPL \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b LDD_USB_TSetInterfaceRequest_Struct} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACPS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b TCpuClockConfiguration} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACPY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b tVectorTable} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACQJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Index\par \pard\plain 
{\tc \v File Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
File List\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here is a list of all documented files with brief descriptions:}
{
\par
\pard\plain \s71\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b Cpu.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b Cpu.h} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Const.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This component "PE_Const" contains internal definitions of the constants })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABK \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Error.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This component "PE_Error" contains internal definitions of the error constants })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABL \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_LDD.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_LDD.h} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b PE_Types.h} - contains definitions of basic types, register access macros and hardware specific macros which can be used in user application })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABO \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b Vectors.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/sources/{\b Events.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is user's event module. Put your event handler code here })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/sources/{\b Events.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is user's event module. Put your event handler code here })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGT \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/MiklPikl/workspace.kds/ROBO/sources/{\b main.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Main module. This module contains user's application code })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Module Documentation{\tc \v Module Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Events module documentation\par \pard\plain 
{\tc\tcl2 \v Events module documentation}
{\xe \v Events module documentation}
{\bkmkstart AAAAAAAAGW}
{\bkmkend AAAAAAAAGW}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b Cpu_OnNMIINT} (void){\bkmkstart AAAAAAAAGS}
{\bkmkend AAAAAAAAGS}
\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This event is called when the Non maskable interrupt had occurred. This event is automatically enabled when the [NMI interrupt] property is set to 'Enabled'. }{
}\par
}}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
main module documentation\par \pard\plain 
{\tc\tcl2 \v main module documentation}
{\xe \v main module documentation}
{\bkmkstart AAAAAAAAGX}
{\bkmkend AAAAAAAAGX}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

int {\b main} (void){\bkmkstart AAAAAAAAGV}
{\bkmkend AAAAAAAAGV}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Cpu module documentation\par \pard\plain 
{\tc\tcl2 \v Cpu module documentation}
{\xe \v Cpu module documentation}
{\bkmkstart AAAAAAAAGY}
{\bkmkend AAAAAAAAGY}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b TCpuClockConfiguration}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b tVectorTable}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PEcfg_FLASH}\~ 1U{\bkmkstart AAAAAAAAAK}
{\bkmkend AAAAAAAAAK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b Cpu_OnNMIINT_EVENT_ENABLED}{\bkmkstart AAAAAAAAAL}
{\bkmkend AAAAAAAAAL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_BUS_CLK_HZ}\~ 20971520U /* Initial value of the bus clock frequency in Hz */{\bkmkstart AAAAAAAAAM}
{\bkmkend AAAAAAAAAM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CORE_CLK_HZ}\~ 20971520U /* Initial value of the core/system clock frequency in Hz.  */{\bkmkstart AAAAAAAAAN}
{\bkmkend AAAAAAAAAN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CLOCK_CONFIG_NUMBER}\~ 0x01U /* Specifies number of defined clock configurations. */{\bkmkstart AAAAAAAAAO}
{\bkmkend AAAAAAAAAO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_BUS_CLK_HZ_CLOCK_CONFIG0}\~ 20971520U /* Value of the bus clock frequency in the clock configuration 0 in Hz. */{\bkmkstart AAAAAAAAAP}
{\bkmkend AAAAAAAAAP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CORE_CLK_HZ_CLOCK_CONFIG0}\~ 20971520U /* Value of the core/system clock frequency in the clock configuration 0 in Hz. */{\bkmkstart AAAAAAAAAQ}
{\bkmkend AAAAAAAAAQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_INT_SLOW_CLK_HZ}\~ 32768U /* Value of the slow internal oscillator clock frequency in Hz  */{\bkmkstart AAAAAAAAAR}
{\bkmkend AAAAAAAAAR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_INT_FAST_CLK_HZ}\~ 4000000U /* Value of the fast internal oscillator clock frequency in Hz  */{\bkmkstart AAAAAAAAAS}
{\bkmkend AAAAAAAAAS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_FAMILY_Kinetis}\~ /* Specification of the core type of the selected cpu */{\bkmkstart AAAAAAAAAT}
{\bkmkend AAAAAAAAAT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_DERIVATIVE_MK22FN1M0LQ12}\~ /* Name of the selected cpu derivative */{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_PARTNUM_MK22FX512VLQ12}\~ /* Part number of the selected cpu */{\bkmkstart AAAAAAAAAV}
{\bkmkend AAAAAAAAAV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_LITTLE_ENDIAN}\~ /* The selected cpu uses little endian */{\bkmkstart AAAAAAAAAW}
{\bkmkend AAAAAAAAAW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CLOCK_CONFIG_0}\~ 0x00U /* Clock configuration 0 identifier */{\bkmkstart AAAAAAAAAX}
{\bkmkend AAAAAAAAAX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CORE_CLK_HZ_CONFIG_0}\~ 20971520UL /* Core clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAAAY}
{\bkmkend AAAAAAAAAY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_BUS_CLK_HZ_CONFIG_0}\~ 20971520UL /* Bus clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAAAZ}
{\bkmkend AAAAAAAAAZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_FLEXBUS_CLK_HZ_CONFIG_0}\~ 10485760UL /* Flexbus clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABA}
{\bkmkend AAAAAAAABA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_FLASH_CLK_HZ_CONFIG_0}\~ 10485760UL /* FLASH clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABB}
{\bkmkend AAAAAAAABB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_USB_CLK_HZ_CONFIG_0}\~ 0UL /* USB clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABC}
{\bkmkend AAAAAAAABC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_PLL_FLL_CLK_HZ_CONFIG_0}\~ 20971520UL /* PLL/FLL clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABD}
{\bkmkend AAAAAAAABD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_MCGIR_CLK_HZ_CONFIG_0}\~ 32768UL /* MCG internal reference clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABE}
{\bkmkend AAAAAAAABE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_OSCER_CLK_HZ_CONFIG_0}\~ 0UL /* System OSC external reference clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABF}
{\bkmkend AAAAAAAABF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_ERCLK32K_CLK_HZ_CONFIG_0}\~ 1000UL /* External reference clock 32k frequency in clock configuration 0 */{\bkmkstart AAAAAAAABG}
{\bkmkend AAAAAAAABG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_MCGFF_CLK_HZ_CONFIG_0}\~ 32768UL /* MCG fixed frequency clock */{\bkmkstart AAAAAAAABH}
{\bkmkend AAAAAAAABH}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Typedefs\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef void(*const {\b tIsrFunc}) (void){\bkmkstart AAAAAAAABI}
{\bkmkend AAAAAAAABI}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b Cpu_SetBASEPRI} (uint32_t Level){\bkmkstart AAAAAAAAAB}
{\bkmkend AAAAAAAAAB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b PE_ISR} (Cpu_INT_NMIInterrupt){\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b PE_ISR} (Cpu_Interrupt){\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b __init_hardware} (void){\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b PE_low_level_init} (void){\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b __attribute__} ((section(".cfmconfig"))) const{\bkmkstart AAAAAAAAAG}
{\bkmkend AAAAAAAAAG}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_reg}{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_lock} = 0x00U{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b TCpuClockConfiguration} {\b PE_CpuClockConfigurations} [CPU_CLOCK_CONFIG_NUMBER]\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

const {\b tVectorTable} {\b __vect_table}{\bkmkstart AAAAAAAABJ}
{\bkmkend AAAAAAAABJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_reg}{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_lock}{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variable Documentation\par
\pard\plain 
{\xe \v PE_CpuClockConfigurations\:Cpu module documentation}
{\xe \v Cpu module documentation\:PE_CpuClockConfigurations}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b TCpuClockConfiguration} PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER]}}
\par
{\bkmkstart AAAAAAAAGZ}
{\bkmkend AAAAAAAAGZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The array of clock configurations (frequencies) configured in configured clock configurations of the CPU component. \par
}}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
PE_Const module documentation\par \pard\plain 
{\tc\tcl2 \v PE_Const module documentation}
{\xe \v PE_Const module documentation}
{\bkmkstart AAAAAAAAHA}
{\bkmkend AAAAAAAAHA}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_WAKEUP}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LVD}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LOC}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LOL}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_COP}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_WDOG}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_POR}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_JTAG}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LOCKUP}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_SW}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_MDM_AP}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_EZPT}\~ 0x1000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_SACKERR}\~ 0x2000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LVDSRC_LVD}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LVDSRC_LVW}\~ 0x02U\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v LVDSRC_LVD\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:LVDSRC_LVD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LVDSRC_LVD\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAHB}
{\bkmkend AAAAAAAAHB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low voltage detect \par
}}
{\xe \v LVDSRC_LVW\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:LVDSRC_LVW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LVDSRC_LVW\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAHC}
{\bkmkend AAAAAAAAHC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low-voltage warning \par
}}
{\xe \v RSTSRC_COP\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_COP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_COP\~ 0x20U}}
\par
{\bkmkstart AAAAAAAAHD}
{\bkmkend AAAAAAAAHD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Watchdog reset \par
}}
{\xe \v RSTSRC_EZPT\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_EZPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_EZPT\~ 0x1000U}}
\par
{\bkmkstart AAAAAAAAHE}
{\bkmkend AAAAAAAAHE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EzPort reset \par
}}
{\xe \v RSTSRC_JTAG\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_JTAG\~ 0x0100U}}
\par
{\bkmkstart AAAAAAAAHF}
{\bkmkend AAAAAAAAHF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
JTAG reset pin \par
}}
{\xe \v RSTSRC_LOC\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_LOC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_LOC\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAHG}
{\bkmkend AAAAAAAAHG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Loss-of-clock reset \par
}}
{\xe \v RSTSRC_LOCKUP\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_LOCKUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_LOCKUP\~ 0x0200U}}
\par
{\bkmkstart AAAAAAAAHH}
{\bkmkend AAAAAAAAHH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Core Lock-up reset \par
}}
{\xe \v RSTSRC_LOL\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_LOL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_LOL\~ 0x08U}}
\par
{\bkmkstart AAAAAAAAHI}
{\bkmkend AAAAAAAAHI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Loss-of-lock reset \par
}}
{\xe \v RSTSRC_LVD\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_LVD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_LVD\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAHJ}
{\bkmkend AAAAAAAAHJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low-voltage detect reset \par
}}
{\xe \v RSTSRC_MDM_AP\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_MDM_AP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_MDM_AP\~ 0x0800U}}
\par
{\bkmkstart AAAAAAAAHK}
{\bkmkend AAAAAAAAHK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reset caused by host debugger system \par
}}
{\xe \v RSTSRC_PIN\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_PIN\~ 0x40U}}
\par
{\bkmkstart AAAAAAAAHL}
{\bkmkend AAAAAAAAHL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
External pin reset \par
}}
{\xe \v RSTSRC_POR\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_POR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_POR\~ 0x80U}}
\par
{\bkmkstart AAAAAAAAHM}
{\bkmkend AAAAAAAAHM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Power-on reset \par
}}
{\xe \v RSTSRC_SACKERR\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_SACKERR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_SACKERR\~ 0x2000U}}
\par
{\bkmkstart AAAAAAAAHN}
{\bkmkend AAAAAAAAHN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Stop Mode Acknowledge Error Reset \par
}}
{\xe \v RSTSRC_SW\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_SW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_SW\~ 0x0400U}}
\par
{\bkmkstart AAAAAAAAHO}
{\bkmkend AAAAAAAAHO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Software reset \par
}}
{\xe \v RSTSRC_WAKEUP\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_WAKEUP\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAHP}
{\bkmkend AAAAAAAAHP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
LLWU module wakeup reset \par
}}
{\xe \v RSTSRC_WDOG\:PE_Const module documentation}
{\xe \v PE_Const module documentation\:RSTSRC_WDOG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RSTSRC_WDOG\~ 0x20U}}
\par
{\bkmkstart AAAAAAAAHQ}
{\bkmkend AAAAAAAAHQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Watchdog reset \par
}}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
PE_Error module documentation\par \pard\plain 
{\tc\tcl2 \v PE_Error module documentation}
{\xe \v PE_Error module documentation}
{\bkmkstart AAAAAAAAHR}
{\bkmkend AAAAAAAAHR}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_OK}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_SPEED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_RANGE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_VALUE}\~ 0x03U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_OVERFLOW}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_MATH}\~ 0x05U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_ENABLED}\~ 0x06U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_DISABLED}\~ 0x07U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_BUSY}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_NOTAVAIL}\~ 0x09U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_RXEMPTY}\~ 0x0AU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_TXFULL}\~ 0x0BU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_BUSOFF}\~ 0x0CU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_OVERRUN}\~ 0x0DU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_FRAMING}\~ 0x0EU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARITY}\~ 0x0FU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_NOISE}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_IDLE}\~ 0x11U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_FAULT}\~ 0x12U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_BREAK}\~ 0x13U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_CRC}\~ 0x14U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_ARBITR}\~ 0x15U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PROTECT}\~ 0x16U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_UNDERFLOW}\~ 0x17U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_UNDERRUN}\~ 0x18U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_COMMON}\~ 0x19U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_LINSYNC}\~ 0x1AU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_FAILED}\~ 0x1BU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_QFULL}\~ 0x1CU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_MASK}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_MODE}\~ 0x81U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_INDEX}\~ 0x82U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_DATA}\~ 0x83U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_SIZE}\~ 0x84U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_VALUE}\~ 0x85U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_RANGE}\~ 0x86U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_LOW_VALUE}\~ 0x87U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_HIGH_VALUE}\~ 0x88U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ADDRESS}\~ 0x89U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_PARITY}\~ 0x8AU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_WIDTH}\~ 0x8BU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_LENGTH}\~ 0x8CU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ADDRESS_TYPE}\~ 0x8DU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_COMMAND_TYPE}\~ 0x8EU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_COMMAND}\~ 0x8FU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_RECIPIENT}\~ 0x90U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_BUFFER_COUNT}\~ 0x91U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ID}\~ 0x92U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_GROUP}\~ 0x93U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_CHIP_SELECT}\~ 0x94U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ATTRIBUTE_SET}\~ 0x95U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_SAMPLE_COUNT}\~ 0x96U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_CONDITION}\~ 0x97U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_TICKS}\~ 0x98U\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v ERR_ARBITR\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_ARBITR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_ARBITR\~ 0x15U}}
\par
{\bkmkstart AAAAAAAAHS}
{\bkmkend AAAAAAAAHS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A node losts arbitration. This error occurs if two nodes start transmission at the same time. \par
}}
{\xe \v ERR_BREAK\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_BREAK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_BREAK\~ 0x13U}}
\par
{\bkmkstart AAAAAAAAHT}
{\bkmkend AAAAAAAAHT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Break char is received during communication. \par
}}
{\xe \v ERR_BUSOFF\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_BUSOFF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_BUSOFF\~ 0x0CU}}
\par
{\bkmkstart AAAAAAAAHU}
{\bkmkend AAAAAAAAHU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bus not available. \par
}}
{\xe \v ERR_BUSY\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_BUSY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_BUSY\~ 0x08U}}
\par
{\bkmkstart AAAAAAAAHV}
{\bkmkend AAAAAAAAHV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is busy. \par
}}
{\xe \v ERR_COMMON\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_COMMON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_COMMON\~ 0x19U}}
\par
{\bkmkstart AAAAAAAAHW}
{\bkmkend AAAAAAAAHW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Common error of a device. \par
}}
{\xe \v ERR_CRC\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_CRC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_CRC\~ 0x14U}}
\par
{\bkmkstart AAAAAAAAHX}
{\bkmkend AAAAAAAAHX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC error is detected. \par
}}
{\xe \v ERR_DISABLED\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_DISABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_DISABLED\~ 0x07U}}
\par
{\bkmkstart AAAAAAAAHY}
{\bkmkend AAAAAAAAHY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is disabled. \par
}}
{\xe \v ERR_ENABLED\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_ENABLED\~ 0x06U}}
\par
{\bkmkstart AAAAAAAAHZ}
{\bkmkend AAAAAAAAHZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is enabled. \par
}}
{\xe \v ERR_FAILED\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_FAILED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_FAILED\~ 0x1BU}}
\par
{\bkmkstart AAAAAAAAIA}
{\bkmkend AAAAAAAAIA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Requested functionality or process failed. \par
}}
{\xe \v ERR_FAULT\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_FAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_FAULT\~ 0x12U}}
\par
{\bkmkstart AAAAAAAAIB}
{\bkmkend AAAAAAAAIB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fault error is detected. \par
}}
{\xe \v ERR_FRAMING\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_FRAMING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_FRAMING\~ 0x0EU}}
\par
{\bkmkstart AAAAAAAAIC}
{\bkmkend AAAAAAAAIC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Framing error is detected. \par
}}
{\xe \v ERR_IDLE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_IDLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_IDLE\~ 0x11U}}
\par
{\bkmkstart AAAAAAAAID}
{\bkmkend AAAAAAAAID}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Idle error is detected. \par
}}
{\xe \v ERR_LINSYNC\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_LINSYNC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_LINSYNC\~ 0x1AU}}
\par
{\bkmkstart AAAAAAAAIE}
{\bkmkend AAAAAAAAIE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
LIN synchronization error is detected. \par
}}
{\xe \v ERR_MATH\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_MATH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_MATH\~ 0x05U}}
\par
{\bkmkstart AAAAAAAAIF}
{\bkmkend AAAAAAAAIF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Overflow during evaluation. \par
}}
{\xe \v ERR_NOISE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_NOISE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_NOISE\~ 0x10U}}
\par
{\bkmkstart AAAAAAAAIG}
{\bkmkend AAAAAAAAIG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Noise error is detected. \par
}}
{\xe \v ERR_NOTAVAIL\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_NOTAVAIL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_NOTAVAIL\~ 0x09U}}
\par
{\bkmkstart AAAAAAAAIH}
{\bkmkend AAAAAAAAIH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Requested value or method not available. \par
}}
{\xe \v ERR_OK\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_OK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_OK\~ 0x00U}}
\par
{\bkmkstart AAAAAAAAII}
{\bkmkend AAAAAAAAII}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OK \par
}}
{\xe \v ERR_OVERFLOW\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_OVERFLOW\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAIJ}
{\bkmkend AAAAAAAAIJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Timer overflow. \par
}}
{\xe \v ERR_OVERRUN\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_OVERRUN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_OVERRUN\~ 0x0DU}}
\par
{\bkmkstart AAAAAAAAIK}
{\bkmkend AAAAAAAAIK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Overrun error is detected. \par
}}
{\xe \v ERR_PARAM_ADDRESS\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_ADDRESS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_ADDRESS\~ 0x89U}}
\par
{\bkmkstart AAAAAAAAIL}
{\bkmkend AAAAAAAAIL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid address. \par
}}
{\xe \v ERR_PARAM_ADDRESS_TYPE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_ADDRESS_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_ADDRESS_TYPE\~ 0x8DU}}
\par
{\bkmkstart AAAAAAAAIM}
{\bkmkend AAAAAAAAIM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid address type. \par
}}
{\xe \v ERR_PARAM_ATTRIBUTE_SET\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_ATTRIBUTE_SET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_ATTRIBUTE_SET\~ 0x95U}}
\par
{\bkmkstart AAAAAAAAIN}
{\bkmkend AAAAAAAAIN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid set of attributes. \par
}}
{\xe \v ERR_PARAM_BUFFER_COUNT\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_BUFFER_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_BUFFER_COUNT\~ 0x91U}}
\par
{\bkmkstart AAAAAAAAIO}
{\bkmkend AAAAAAAAIO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid buffer count. \par
}}
{\xe \v ERR_PARAM_CHIP_SELECT\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_CHIP_SELECT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_CHIP_SELECT\~ 0x94U}}
\par
{\bkmkstart AAAAAAAAIP}
{\bkmkend AAAAAAAAIP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid chip select. \par
}}
{\xe \v ERR_PARAM_COMMAND\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_COMMAND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_COMMAND\~ 0x8FU}}
\par
{\bkmkstart AAAAAAAAIQ}
{\bkmkend AAAAAAAAIQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid command. \par
}}
{\xe \v ERR_PARAM_COMMAND_TYPE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_COMMAND_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_COMMAND_TYPE\~ 0x8EU}}
\par
{\bkmkstart AAAAAAAAIR}
{\bkmkend AAAAAAAAIR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid command type. \par
}}
{\xe \v ERR_PARAM_CONDITION\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_CONDITION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_CONDITION\~ 0x97U}}
\par
{\bkmkstart AAAAAAAAIS}
{\bkmkend AAAAAAAAIS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid condition. \par
}}
{\xe \v ERR_PARAM_DATA\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_DATA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_DATA\~ 0x83U}}
\par
{\bkmkstart AAAAAAAAIT}
{\bkmkend AAAAAAAAIT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid data. \par
}}
{\xe \v ERR_PARAM_GROUP\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_GROUP\~ 0x93U}}
\par
{\bkmkstart AAAAAAAAIU}
{\bkmkend AAAAAAAAIU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid group. \par
}}
{\xe \v ERR_PARAM_HIGH_VALUE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_HIGH_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_HIGH_VALUE\~ 0x88U}}
\par
{\bkmkstart AAAAAAAAIV}
{\bkmkend AAAAAAAAIV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid value (HIGH part). \par
}}
{\xe \v ERR_PARAM_ID\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_ID\~ 0x92U}}
\par
{\bkmkstart AAAAAAAAIW}
{\bkmkend AAAAAAAAIW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid ID. \par
}}
{\xe \v ERR_PARAM_INDEX\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_INDEX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_INDEX\~ 0x82U}}
\par
{\bkmkstart AAAAAAAAIX}
{\bkmkend AAAAAAAAIX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid index. \par
}}
{\xe \v ERR_PARAM_LENGTH\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_LENGTH\~ 0x8CU}}
\par
{\bkmkstart AAAAAAAAIY}
{\bkmkend AAAAAAAAIY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid length. \par
}}
{\xe \v ERR_PARAM_LOW_VALUE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_LOW_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_LOW_VALUE\~ 0x87U}}
\par
{\bkmkstart AAAAAAAAIZ}
{\bkmkend AAAAAAAAIZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid value (LOW part). \par
}}
{\xe \v ERR_PARAM_MASK\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_MASK\~ 0x80U}}
\par
{\bkmkstart AAAAAAAAJA}
{\bkmkend AAAAAAAAJA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid mask. \par
}}
{\xe \v ERR_PARAM_MODE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_MODE\~ 0x81U}}
\par
{\bkmkstart AAAAAAAAJB}
{\bkmkend AAAAAAAAJB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid mode. \par
}}
{\xe \v ERR_PARAM_PARITY\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_PARITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_PARITY\~ 0x8AU}}
\par
{\bkmkstart AAAAAAAAJC}
{\bkmkend AAAAAAAAJC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid parity. \par
}}
{\xe \v ERR_PARAM_RANGE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_RANGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_RANGE\~ 0x86U}}
\par
{\bkmkstart AAAAAAAAJD}
{\bkmkend AAAAAAAAJD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid parameter's range or parameters' combination. \par
}}
{\xe \v ERR_PARAM_RECIPIENT\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_RECIPIENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_RECIPIENT\~ 0x90U}}
\par
{\bkmkstart AAAAAAAAJE}
{\bkmkend AAAAAAAAJE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid recipient. \par
}}
{\xe \v ERR_PARAM_SAMPLE_COUNT\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_SAMPLE_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_SAMPLE_COUNT\~ 0x96U}}
\par
{\bkmkstart AAAAAAAAJF}
{\bkmkend AAAAAAAAJF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid sample count. \par
}}
{\xe \v ERR_PARAM_SIZE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_SIZE\~ 0x84U}}
\par
{\bkmkstart AAAAAAAAJG}
{\bkmkend AAAAAAAAJG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid size. \par
}}
{\xe \v ERR_PARAM_TICKS\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_TICKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_TICKS\~ 0x98U}}
\par
{\bkmkstart AAAAAAAAJH}
{\bkmkend AAAAAAAAJH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid ticks parameter. \par
}}
{\xe \v ERR_PARAM_VALUE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_VALUE\~ 0x85U}}
\par
{\bkmkstart AAAAAAAAJI}
{\bkmkend AAAAAAAAJI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid value. \par
}}
{\xe \v ERR_PARAM_WIDTH\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARAM_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARAM_WIDTH\~ 0x8BU}}
\par
{\bkmkstart AAAAAAAAJJ}
{\bkmkend AAAAAAAAJJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Invalid width. \par
}}
{\xe \v ERR_PARITY\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PARITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PARITY\~ 0x0FU}}
\par
{\bkmkstart AAAAAAAAJK}
{\bkmkend AAAAAAAAJK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity error is detected. \par
}}
{\xe \v ERR_PROTECT\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_PROTECT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_PROTECT\~ 0x16U}}
\par
{\bkmkstart AAAAAAAAJL}
{\bkmkend AAAAAAAAJL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Protection error is detected. \par
}}
{\xe \v ERR_QFULL\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_QFULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_QFULL\~ 0x1CU}}
\par
{\bkmkstart AAAAAAAAJM}
{\bkmkend AAAAAAAAJM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Queue is full. \par
}}
{\xe \v ERR_RANGE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_RANGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_RANGE\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAJN}
{\bkmkend AAAAAAAAJN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parameter out of range. \par
}}
{\xe \v ERR_RXEMPTY\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_RXEMPTY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_RXEMPTY\~ 0x0AU}}
\par
{\bkmkstart AAAAAAAAJO}
{\bkmkend AAAAAAAAJO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No data in receiver. \par
}}
{\xe \v ERR_SPEED\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_SPEED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_SPEED\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAJP}
{\bkmkend AAAAAAAAJP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This device does not work in the active speed mode. \par
}}
{\xe \v ERR_TXFULL\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_TXFULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_TXFULL\~ 0x0BU}}
\par
{\bkmkstart AAAAAAAAJQ}
{\bkmkend AAAAAAAAJQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitter is full. \par
}}
{\xe \v ERR_UNDERFLOW\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_UNDERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_UNDERFLOW\~ 0x17U}}
\par
{\bkmkstart AAAAAAAAJR}
{\bkmkend AAAAAAAAJR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Underflow error is detected. \par
}}
{\xe \v ERR_UNDERRUN\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_UNDERRUN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_UNDERRUN\~ 0x18U}}
\par
{\bkmkstart AAAAAAAAJS}
{\bkmkend AAAAAAAAJS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Underrun error is detected. \par
}}
{\xe \v ERR_VALUE\:PE_Error module documentation}
{\xe \v PE_Error module documentation\:ERR_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_VALUE\~ 0x03U}}
\par
{\bkmkstart AAAAAAAAJT}
{\bkmkend AAAAAAAAJT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parameter of incorrect value. \par
}}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
PE_LDD module documentation\par \pard\plain 
{\tc\tcl2 \v PE_LDD module documentation}
{\xe \v PE_LDD module documentation}
{\bkmkstart AAAAAAAAJU}
{\bkmkend AAAAAAAAJU}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b PE_FillMemory} (register void *SourceAddressPtr, register uint8_t c, register uint32_t len)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fills a memory area block by a specified value. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b PE_PeripheralUsed} (uint32_t PrphBaseAddress)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Returns information whether a peripheral is allocated by PEx or not. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b LDD_SetClockConfiguration} ({\b LDD_TClockConfiguration} ClockConfiguration)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Changes the clock configuration of all LDD components in a project. }{
}\par
}}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b TCpuClockConfiguration} {\b PE_CpuClockConfigurations} [CPU_CLOCK_CONFIG_NUMBER]\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v LDD_SetClockConfiguration\:PE_LDD module documentation}
{\xe \v PE_LDD module documentation\:LDD_SetClockConfiguration}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void LDD_SetClockConfiguration ({\b LDD_TClockConfiguration}  {\i ClockConfiguration})}}
\par
{\bkmkstart AAAAAAAAJV}
{\bkmkend AAAAAAAAJV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Changes the clock configuration of all LDD components in a project. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ClockConfiguration} \cell }{- New CPU clock configuration changed by CPU SetClockConfiguration method. \cell }
{\row }
}
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
< Parameter is not used, suppress unused argument warning \par
}}
{\xe \v PE_FillMemory\:PE_LDD module documentation}
{\xe \v PE_LDD module documentation\:PE_FillMemory}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void PE_FillMemory (register void *  {\i SourceAddressPtr}, register uint8_t  {\i c}, register uint32_t  {\i len})}}
\par
{\bkmkstart AAAAAAAAJW}
{\bkmkend AAAAAAAAJW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fills a memory area block by a specified value. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i SourceAddressPtr} \cell }{- Source address pointer. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i c} \cell }{- A value used to fill a memory block. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i len} \cell }{- Length of a memory block to fill. \cell }
{\row }
}
}}
{\xe \v PE_PeripheralUsed\:PE_LDD module documentation}
{\xe \v PE_LDD module documentation\:PE_PeripheralUsed}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool PE_PeripheralUsed (uint32_t  {\i PrphBaseAddress})}}
\par
{\bkmkstart AAAAAAAAJX}
{\bkmkend AAAAAAAAJX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Returns information whether a peripheral is allocated by PEx or not. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i PrphBaseAddress} \cell }{- Base address of a peripheral. \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid TRUE if a peripheral is used by PEx or FALSE if it isn't used. \par
}}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
< Parameter is not used, suppress unused argument warning \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variable Documentation\par
\pard\plain 
{\xe \v PE_CpuClockConfigurations\:PE_LDD module documentation}
{\xe \v PE_LDD module documentation\:PE_CpuClockConfigurations}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b TCpuClockConfiguration} PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER]}}
\par
{\bkmkstart AAAAAAAAJY}
{\bkmkend AAAAAAAAJY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Initial value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = \{\par
  \par
  \{\par
    CPU_CORE_CLK_HZ_CONFIG_0,          \par
    CPU_BUS_CLK_HZ_CONFIG_0,           \par
    CPU_FLEXBUS_CLK_HZ_CONFIG_0,       \par
    CPU_FLASH_CLK_HZ_CONFIG_0,         \par
    CPU_USB_CLK_HZ_CONFIG_0,           \par
    CPU_PLL_FLL_CLK_HZ_CONFIG_0,       \par
    CPU_MCGIR_CLK_HZ_CONFIG_0,         \par
    CPU_OSCER_CLK_HZ_CONFIG_0,         \par
    CPU_ERCLK32K_CLK_HZ_CONFIG_0,      \par
    CPU_MCGFF_CLK_HZ_CONFIG_0          \par
  \}\par
\}\par
}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The array of clock configurations (frequencies) configured in configured clock configurations of the CPU component. \par
}}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
PE_Types module documentation\par \pard\plain 
{\tc\tcl2 \v PE_Types module documentation}
{\xe \v PE_Types module documentation}
{\bkmkstart AAAAAAAAJZ}
{\bkmkend AAAAAAAAJZ}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_TimeDate_TTimeRec}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_TimeDate_TDateRec}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SERIAL_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ADC_TPinMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ADC_TSample}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_I2C_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ETH_TBufferDesc}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ETH_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_CAN_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_CAN_TFrame}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSDP_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TEpDescriptor_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TDevDescriptor_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Device_TTD_Head_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Device_TTD_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Host_TPipeDescr_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Host_TTD_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TGetDecriptorRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TEndpointStatusRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TEndpointFeatureRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TInterfaceFeatureRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TDeviceFeatureRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TGetInterfaceRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSetInterfaceRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSetAddressRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSetConfigRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_FLASH_TErrorStatus}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardAccess}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardErase}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardWriteProtect}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardCaps}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardInfo}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TBufferDesc}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_DMA_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_DMA_TTransferDescriptor}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SPIMASTER_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SPISLAVE_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SSI_TDataBlocks}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SSI_TAC97Command}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SSI_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_RTC_TTime}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_CRC_TUserCRCStandard}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_LCDC_TBitmap}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_LCDC_TWindow}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b FALSE}\~ 0x00u                /* Boolean value FALSE. FALSE is defined always as a zero value. */{\bkmkstart AAAAAAAABP}
{\bkmkend AAAAAAAABP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b TRUE}\~ 0x01u                /* Boolean value TRUE. TRUE is defined always as a non zero value. */{\bkmkstart AAAAAAAABQ}
{\bkmkend AAAAAAAABQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b NULL}\~ 0x00u{\bkmkstart AAAAAAAABR}
{\bkmkend AAAAAAAABR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __EI}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __DI}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b EnterCritical}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ExitCritical}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_DEBUGHALT}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_NOP}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_WFI}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PE_ISR}(ISR_name)\~ void __attribute__ ((interrupt)) ISR_name(void){\bkmkstart AAAAAAAABS}
{\bkmkend AAAAAAAABS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_VERSION}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_DRIVER_DISABLED_IN_CLOCK_CONFIGURATION}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_DRIVER_DISABLED_BY_USER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_DRIVER_BUSY}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_RegisterDeviceStructure}(ComponentIndex,  DeviceStructure)\~ (PE_LDD_DeviceDataList[ComponentIndex] = DeviceStructure)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_UnregisterDeviceStructure}(ComponentIndex)\~ (PE_LDD_DeviceDataList[ComponentIndex] = NULL)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_GetDeviceStructure}(ComponentIndex)\~ (PE_LDD_DeviceDataList[ComponentIndex])\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_0}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_1}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_2}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_3}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_4}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_5}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_6}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_7}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_COUNTER_RESTART}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CMT_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_PPG_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_PWM_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAPTURE_ON_CAPTURE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAPTURE_ON_OVERRUN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERINT_ON_INTERRUPT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMEROUT_ON_INTERRUPT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_EVENTCNTR_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FREECNTR_ON_INTERRUPT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMEDATE_ON_ALARM}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMEDATE_ON_SECOND}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_RX_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_TX_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_CTS_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_RTS_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_BLOCK_RECEIVED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_BLOCK_SENT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_BREAK}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_TXCOMPLETE}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_ERROR}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_RX_OVERRUN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_PARITY_ERROR}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_FRAMING_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_NOISE_ERROR}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_0_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_1_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_2_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_3_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_4_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_5_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_6_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_7_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_8_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_9_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_10_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_11_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_12_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_13_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_14_PIN}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_15_PIN}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_16_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_17_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_18_PIN}\~ 0x00040000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_19_PIN}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_20_PIN}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_21_PIN}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_22_PIN}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_23_PIN}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_24_PIN}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_25_PIN}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_26_PIN}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_27_PIN}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_28_PIN}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_29_PIN}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_30_PIN}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_31_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_32_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_33_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_34_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_35_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_36_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_37_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_38_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_39_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_40_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_41_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_42_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_43_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_44_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_45_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_46_PIN}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_47_PIN}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_48_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_49_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_50_PIN}\~ 0x00040000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_51_PIN}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_52_PIN}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_53_PIN}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_54_PIN}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_55_PIN}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_56_PIN}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_57_PIN}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_58_PIN}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_59_PIN}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_60_PIN}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_61_PIN}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_62_PIN}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_63_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_TRIGGER_0_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_TRIGGER_1_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_LOW_VOLT_REF_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_HIGH_VOLT_REF_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_ON_MEASUREMENT_COMPLETE}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_ON_ERROR}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_DMA_ERROR}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SDA_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SCL_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_MASTER_BLOCK_SENT}\~ 0x0001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_MASTER_BLOCK_RECEIVED}\~ 0x0002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_BLOCK_SENT}\~ 0x0004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_BLOCK_RECEIVED}\~ 0x0008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_TX_REQUEST}\~ 0x0010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_RX_REQUEST}\~ 0x0020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_ERROR}\~ 0x0040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_SM_BUS_CALL_ADDR}\~ 0x0080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_SM_BUS_ALERT_RESPONSE}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_GENERAL_CALL_ADDR}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_MASTER_BYTE_RECEIVED}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_BYTE_RECEIVED}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_BUS_START_DETECTED}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_BUS_STOP_DETECTED}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SLAVE_TX_UNDERRUN}\~ 0x0001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SLAVE_RX_OVERRUN}\~ 0x0002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ARBIT_LOST}\~ 0x0004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_MASTER_NACK}\~ 0x0008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SCL_LOW_TIMEOUT}\~ 0x0010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SDA_LOW_TIMEOUT}\~ 0x0020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SLAVE_NACK}\~ 0x0040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SEGLCD_ON_FRAME_FREQUENCY}\~ 0x0001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SEGLCD_ON_FAULT_DETECT_COMPLETE}\~ 0x0002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_0}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_1}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_2}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_3}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_4}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_5}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_6}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_7}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_8}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_9}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_10}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_11}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_12}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_13}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_14}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_15}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_16}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_17}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_18}\~ 0x00040000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_19}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_20}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_21}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_22}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_23}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_24}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_25}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_26}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_27}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_28}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_29}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_30}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_31}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_ON_PORT_EVENT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_GPIO_EVENT_CONDITIONS_MASK}\~ 0x000F0000u{\bkmkstart AAAAAAAABT}
{\bkmkend AAAAAAAABT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_0}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_1}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_2}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_3}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_4}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_5}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_6}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_7}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_8}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_9}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_10}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_11}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_12}\~ 0x1000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_13}\~ 0x2000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_14}\~ 0x4000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_15}\~ 0x8000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_16}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_17}\~ 0x00020000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_18}\~ 0x00040000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_19}\~ 0x00080000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_20}\~ 0x00100000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_21}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_22}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_23}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_24}\~ 0x01000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_25}\~ 0x02000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_26}\~ 0x04000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_27}\~ 0x08000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_28}\~ 0x10000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_29}\~ 0x20000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_30}\~ 0x40000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_31}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_MDC_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_MDIO_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_COL_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_CRS_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXCLK_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD0_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD1_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD2_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD3_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXEN_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXER_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXCLK_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXDV_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD0_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD1_PIN}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD2_PIN}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD3_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXER_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_TRANSMITTED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_TRANSMITTED_TIMESTAMPED}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_RECEIVED}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_RECEIVED_TIMESTAMPED}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_MII_FINISHED}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FATAL_ERROR}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_WAKE_UP}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_RX_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_TX_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_FULL_RXBUFFER}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_FREE_TXBUFFER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_BUSOFF}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_TXWARNING}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_RXWARNING}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_ERROR}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_WAKEUP}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_BIT0_ERROR}\~ 0x4000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_BIT1_ERROR}\~ 0x8000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ACK_ERROR}\~ 0x2000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_CRC_ERROR}\~ 0x1000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_FORM_ERROR}\~ 0x0800UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_STUFFING_ERROR}\~ 0x0400UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_MESSAGE_ID_EXT}\~ 0x80000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_RESET}\~ 0x00000001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SPEED_DETECT}\~ 0x00000002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SUSPEND}\~ 0x00000004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_RESUME}\~ 0x00000008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SETUP_PACKET}\~ 0x00000010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SOF}\~ 0x00000020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_1MS_TIMER}\~ 0x00000040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_1_MS_TIMER}\~ 0x00000040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_ERROR}\~ 0x00000080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_DEVICE_DEATTACH}\~ 0x00000100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_RESET_RECOVERY}\~ 0x00000200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_RESUME_RECOVERY}\~ 0x00000400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_1MS_TIMER}\~ 0x00000800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_1_MS_TIMER}\~ 0x00000800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_ERROR}\~ 0x00001000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_OTG_DEVICE}\~ 0x00002000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_OTG_HOST}\~ 0x00004000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_OTG_STATE_CHANGE}\~ 0x00008000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_SIGNAL_CHANGE}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DP_PIN}\~ 0x00000001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DM_PIN}\~ 0x00000002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DP_PU_PIN}\~ 0x00000004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DM_PU_PIN}\~ 0x00000008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DP_PD_PIN}\~ 0x00000010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DM_PD_PIN}\~ 0x00000020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DEVICE_VBUS_DETECT_PIN}\~ 0x00000040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_HOST_VBUS_ENABLE_PIN}\~ 0x00000080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_HOST_VBUS_OVERCURRENT_PIN}\~ 0x00000100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_ID_PIN}\~ 0x00000200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_VALID_PIN}\~ 0x00000400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_SESSION_VALID_PIN}\~ 0x00000800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_B_SESSION_END_PIN}\~ 0x00004000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_ENABLE_PIN}\~ 0x00008000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_CHARGE_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_DISCHARGE_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_CLK_PIN}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DIR_PIN}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_NXT_PIN}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_STP_PIN}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_0_PIN}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_1_PIN}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_2_PIN}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_3_PIN}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_4_PIN}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_5_PIN}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_6_PIN}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_7_PIN}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CLKIN_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ALT_CLK_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_GET_EP_STATUS}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_SET_EP_HALT_FATURE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_CLR_EP_HALT_FATURE}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_EP_STATUS_HALT_MASK}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP0_OUT}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP0_IN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP1_OUT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP1_IN}\~ 0x81u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP2_OUT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP2_IN}\~ 0x82u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP3_OUT}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP3_IN}\~ 0x83u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP4_OUT}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP4_IN}\~ 0x84u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP5_OUT}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP5_IN}\~ 0x85u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP6_OUT}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP6_IN}\~ 0x86u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP7_OUT}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP7_IN}\~ 0x87u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP8_OUT}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP8_IN}\~ 0x88u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP9_OUT}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP9_IN}\~ 0x89u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP10_OUT}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP10_IN}\~ 0x8Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP11_OUT}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP11_IN}\~ 0x8Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP12_OUT}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP12_IN}\~ 0x8Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP13_OUT}\~ 0x0Du\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP13_IN}\~ 0x8Du\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP14_OUT}\~ 0x0Eu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP14_IN}\~ 0x8Eu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP15_OUT}\~ 0x0Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP15_IN}\~ 0x8Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP_MASK}\~ 0x8Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_OUT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_IN}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_SOF}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_SETUP}\~ 0x0Du\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_DATA0}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_DATA1}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_DATA2}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_MDATA}\~ 0x0Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_ACK}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_NACK}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_STALL}\~ 0x0Eu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_NYET}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_PRE}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_ERR}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_SPLIT}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_PING}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DIR_OUT}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DIR_IN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DIR_MASK}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_DEVICE_TRANSFER_FLAG_ZLT}\~ 0x01u{\bkmkstart AAAAAAAABU}
{\bkmkend AAAAAAAABU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_DEVICE_TRANSFER_FLAG_EXT_PARAM}\~ 0x02u{\bkmkstart AAAAAAAABV}
{\bkmkend AAAAAAAABV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ERR_COMPONET_SPECIFIC}\~ 0x100u{\bkmkstart AAAAAAAABW}
{\bkmkend AAAAAAAABW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x00u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_DISABLED_BY_OTG}\~ (ERR_COMPONET_SPECIFIC + 0x01u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_VBUS_OFF}\~ (ERR_COMPONET_SPECIFIC + 0x02u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_VBUS_ON}\~ (ERR_COMPONET_SPECIFIC + 0x03u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_ENABLED}\~ (ERR_COMPONET_SPECIFIC + 0x04u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_SUSPENDED}\~ (ERR_COMPONET_SPECIFIC + 0x05u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_SUSPENDED_RESUME_READY}\~ (ERR_COMPONET_SPECIFIC + 0x06u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_RESUME_PENDING}\~ (ERR_COMPONET_SPECIFIC + 0x07u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x00u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_DISABLED_BY_OTG}\~ (ERR_COMPONET_SPECIFIC + 0x01u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_POWERED_OFF}\~ (ERR_COMPONET_SPECIFIC + 0x02u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_DISCONNECTED}\~ (ERR_COMPONET_SPECIFIC + 0x03u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x04u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESETING}\~ (ERR_COMPONET_SPECIFIC + 0x05u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESET_RECOVERING}\~ (ERR_COMPONET_SPECIFIC + 0x06u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_ENABLED}\~ (ERR_COMPONET_SPECIFIC + 0x07u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_SUSPENDED}\~ (ERR_COMPONET_SPECIFIC + 0x08u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESUME_READY}\~ (ERR_COMPONET_SPECIFIC + 0x09u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESUMING}\~ (ERR_COMPONET_SPECIFIC + 0x0Au)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESUME_RECOVERING}\~ (ERR_COMPONET_SPECIFIC + 0x0Bu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x00u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_ENABLED_PENDING}\~ (ERR_COMPONET_SPECIFIC + 0x01u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_IDLE}\~ (ERR_COMPONET_SPECIFIC + 0x02u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_WAIT_VRISE}\~ (ERR_COMPONET_SPECIFIC + 0x03u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_WAIT_VFALL}\~ (ERR_COMPONET_SPECIFIC + 0x05u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_WAIT_BCON}\~ (ERR_COMPONET_SPECIFIC + 0x07u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_VBUS_ERROR}\~ (ERR_COMPONET_SPECIFIC + 0x09u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_SUSPEND}\~ (ERR_COMPONET_SPECIFIC + 0x0Au)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_IDLE}\~ (ERR_COMPONET_SPECIFIC + 0x0Cu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_SRP_INIT}\~ (ERR_COMPONET_SPECIFIC + 0x0Eu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_WAIT_ACON}\~ (ERR_COMPONET_SPECIFIC + 0x0Fu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_HOST}\~ (ERR_COMPONET_SPECIFIC + 0x10u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_PERIPHERAL}\~ (ERR_COMPONET_SPECIFIC + 0x11u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_HOST}\~ (ERR_COMPONET_SPECIFIC + 0x12u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_PERIPHERAL}\~ (ERR_COMPONET_SPECIFIC + 0x13u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_STANDARD}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_CLASS}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_VENDOR}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_MASK}\~ 0x60u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_DEVICE}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_INTERFACE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_ENDPOINT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_OTHER}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_MASK}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_STATUS}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_CLEAR_FEATURE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_FEATURE}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_STATE}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_ADDRESS}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_DESCRIPTOR}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_DESCRIPTOR}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_CONFIGURATION}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_CONFIGURATION}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_INTERFACE}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_INTERFACE}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SYNCH_FRAME}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_DEV_STATUS}\~ 0x0080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_CLR_DEV_FEATURE}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_DEV_FEATURE}\~ 0x0300u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_ADDRESS}\~ 0x0500u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_DESCRIPTOR}\~ 0x0680u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_DESCRIPTOR}\~ 0x0700u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_CONFIGURATION}\~ 0x0880u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_CONFIGURATION}\~ 0x0900u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_INT_STATUS}\~ 0x0081u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_CLR_INT_FEATURE}\~ 0x0101u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_INT_FEATURE}\~ 0x0301u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_INTERFACE}\~ 0x0A81u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_INTERFACE}\~ 0x0B01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_EP_STATUS}\~ 0x0082u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_CLR_EP_FEATURE}\~ 0x0102u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_EP_FEATURE}\~ 0x0302u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SYNCH_FRAME}\~ 0x0C12u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_STATUS_DEVICE_SELF_POWERED_MASK}\~ 0x01u{\bkmkstart AAAAAAAABX}
{\bkmkend AAAAAAAABX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_STATUS_DEVICE_REMOTE_WAKEUP_MASK}\~ 0x02u{\bkmkstart AAAAAAAABY}
{\bkmkend AAAAAAAABY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_DEVICE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_CONFIGURATION}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_STRING}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_INTERFACE}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_ENDPOINT}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_DEVICE_QUALIFIER}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_OTHER_SPEED_CONFIGURATION}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_INTERFACE_POWER}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_OTG}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_DEBUG}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_INTERFACE_ASSOCIATION}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_FEATURE_EP_HALT}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_FEATURE_DEV_REMOTE_WAKEUP}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_FEATURE_DEV_TEST_MODE}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_OUTPUT_PIN_0}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_BUFFER_END}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_BUFFER_START}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_BUFFER_WATERMARK}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_COMPLETE}\~ {\b LDD_DMA_ON_COMPLETE}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_ERROR}\~ {\b LDD_DMA_ON_ERROR}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_DMA_ERROR}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ON_OPERATION_COMPLETE}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ON_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_READ_COLLISION_ERROR}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ACCESS_ERROR}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_PROTECTION_VIOLATION}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ERASE_VERIFICATION_ERROR}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_MULTIPLE_WRITE_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_ON_COMPARE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_0_MASK}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_1_MASK}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_2_MASK}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_3_MASK}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_4_MASK}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_5_MASK}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_6_MASK}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_7_MASK}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_0_MASK}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_1_MASK}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_2_MASK}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_3_MASK}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_4_MASK}\~ 0x1000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_5_MASK}\~ 0x2000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_6_MASK}\~ 0x4000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_7_MASK}\~ 0x8000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_OUTPUT_PIN_MASK}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ANALOGCOMP_WINDOWSAMPLE_PIN_MASK}\~ 0x00020000UL{\bkmkstart AAAAAAAABZ}
{\bkmkend AAAAAAAABZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_DATA_WIDTH_1_BIT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_DATA_WIDTH_4_BIT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_DATA_WIDTH_8_BIT}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_BLOCK_READ}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_BLOCK_WRITE}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_ERASE}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_WRITE_PROTECTION}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_IO}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CLK_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CMD_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT0_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT1_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT2_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT3_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT4_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT5_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT6_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT7_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CD_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_WP_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_LCTL_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_VS_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_ON_CARD_INSERTED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_ON_CARD_REMOVED}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_ON_FINISHED}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_ON_COMPLETE}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_ON_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_UNKNOWN_ERROR}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_PRIORITY_ERROR}\~ 0x4000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_ADDRESS_ERROR}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_OFFSET_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_ADDRESS_ERROR}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_OFFSET_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_COUNT_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SCATTER_GATHER_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_BUS_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_BUS_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_0_MASK}\~ 0x01UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_1_MASK}\~ 0x02UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_2_MASK}\~ 0x04UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_3_MASK}\~ 0x08UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_4_MASK}\~ 0x10UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_5_MASK}\~ 0x20UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_6_MASK}\~ 0x40UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_7_MASK}\~ 0x80UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_8_MASK}\~ 0x0100UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_9_MASK}\~ 0x0200UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_10_MASK}\~ 0x0400UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_11_MASK}\~ 0x0800UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_12_MASK}\~ 0x1000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_13_MASK}\~ 0x2000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_14_MASK}\~ 0x4000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_15_MASK}\~ 0x8000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_16_MASK}\~ 0x00010000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_17_MASK}\~ 0x00020000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_18_MASK}\~ 0x00040000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_19_MASK}\~ 0x00080000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_20_MASK}\~ 0x00100000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_21_MASK}\~ 0x00200000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_22_MASK}\~ 0x00400000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_23_MASK}\~ 0x00800000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_24_MASK}\~ 0x01000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_25_MASK}\~ 0x02000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_26_MASK}\~ 0x04000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_27_MASK}\~ 0x08000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_28_MASK}\~ 0x10000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_29_MASK}\~ 0x20000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_30_MASK}\~ 0x40000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_31_MASK}\~ 0x80000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_NO_ACTION}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_ADDRESS_ADJUSTMENT}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_ADDRESS_ADJUSTMENT}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_ADDRESS_ADJUSTMENT}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SCATTER_GATHER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_INPUT_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_OUTPUT_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CLK_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_0_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_1_PIN}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_2_PIN}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_3_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_4_PIN}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_5_PIN}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_6_PIN}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_7_PIN}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CSS_PIN}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_ON_BLOCK_RECEIVED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_ON_BLOCK_SENT}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_ON_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_RX_OVERFLOW}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_PARITY_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_RX_DMA_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_TX_DMA_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_INPUT_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_OUTPUT_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_CLK_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_SS_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_ON_BLOCK_RECEIVED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_ON_BLOCK_SENT}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_ON_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_RX_OVERFLOW}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_TX_UNDERFLOW}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_PARITY_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_RX_DMA_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_TX_DMA_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_INPUT_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_OUTPUT_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_CLK_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_CLK_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_FS_PIN}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_FS_PIN}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_MCLK_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_INPUT_PIN_CHANNEL_0}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_INPUT_PIN_CHANNEL_1}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_OUTPUT_PIN_CHANNEL_0}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_OUTPUT_PIN_CHANNEL_1}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_RECEIVED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_SENT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_RECEIVED_1}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_SENT_1}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_RECEIVE_FRAME_SYNC}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_TRANSMIT_FRAME_SYNC}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_RECEIVE_LAST_SLOT}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_TRANSMIT_LAST_SLOT}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_RECEIVE_COMPLETE}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_TRANSMIT_COMPLETE}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_A_C_9_7_TAG_UPDATED}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_AC_97_TAG_UPDATED}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_A_C_9_7_COMMAND_ADDRESS_UPDATED}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_AC_97_COMMAND_ADDRESS_UPDATED}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_A_C_9_7_COMMAND_DATA_UPDATED}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_AC_97_COMMAND_DATA_UPDATED}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RECEIVER}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TRANSMITTER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_OVERFLOW}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_OVERFLOW_1}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_SYNC_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_DMA_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_UNDERFLOW}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_UNDERFLOW_1}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_SYNC_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_DMA_ERROR}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_FRAME_COMPLETE}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_FRAME_COMPLETE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_FRAME_SYNC}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_FRAME_SYNC}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_LAST_SLOT}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_LAST_SLOT}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_AC97_TAG}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_AC97_COMMAND_ADDRESS}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_AC97_COMMAND_DATA}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_SECOND}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_MONOTONIC_OVERFLOW}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_ALARM}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_TIME_OVERFLOW}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_TIME_INVALID}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_STOPWATCH}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_16_SEED_LOW}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_16_POLY_LOW}\~ 0x8005U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_SEED_LOW}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_SEED_HIGH}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_POLY_LOW}\~ 0x1DB7U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_POLY_HIGH}\~ 0x04C1U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_CCITT_SEED_LOW}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_CCITT_POLY_LOW}\~ 0x1021U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_MODBUS_16_SEED_LOW}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_MODBUS_16_POLY_LOW}\~ 0x8005U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_KERMIT_SEED_LOW}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_KERMIT_POLY_LOW}\~ 0x1021U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_DNP_SEED_LOW}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_DNP_POLY_LOW}\~ 0x3D65U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LFSR_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_OSCILLATOR_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TEST_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATISTICAL_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_FIFO_UNDERFLOW_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TETS_RESEED_ERROR}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TEST_PRNG_ERROR}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TEST_TRNG_ERROR}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_MONOBIT_TEST_ERROR}\~ 0x01000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_1_RUN_TEST_ERROR}\~ 0x02000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_2_RUN_TEST_ERROR}\~ 0x04000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_3_RUN_TEST_ERROR}\~ 0x08000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_4_RUN_TEST_ERROR}\~ 0x10000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_5_RUN_TEST_ERROR}\~ 0x20000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_6_RUN_TEST_ERROR}\~ 0x40000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LONG_RUN_TEST_ERROR}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_SEED_GENERATION_DONE}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_SELF_TEST_DONE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_ERROR_LFSR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_OSC_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_SELF_TEST_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_STATISTICAL_ERROR}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_FIFO_UNDER_FLOW_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_FIFOUNDER_FLOW_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_ERROR}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_NEW_SEED_DONE}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SEED_DONE}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SELF_TEST_DONE}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_RESEED_NEEDED}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SLEEP}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_BUSY}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SECURITY_VIOLATION}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_LAST_READ_UNDERFLOW}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_OUT_REG_UNDERFLOW}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_ERR_INT_PENDING}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SLEEP_MODE}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_ON_TAMPER_DETECTED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TIME_OVERFLOW}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_MONOTONIC_OVERFLOW}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_VOLTAGE_TAMPER}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_CLOCK_TAMPER}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TEMPERATURE_TAMPER}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURITY_TAMPER}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_FLASH_SECURITY}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TEST_MODE}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_0}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_1}\~ 0x00020000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_2}\~ 0x00040000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_3}\~ 0x00080000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_4}\~ 0x00100000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_5}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_6}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_7}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_0}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_1}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_2}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_3}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_4}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_5}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_6}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_7}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_ON_CMD_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_ON_CMD_DONE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE0_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB0_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE1_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB1_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE2_PIN}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB2_PIN}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE3_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB3_PIN}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_ALE_PIN}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CLE_PIN}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RE_PIN}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_WE_PIN}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D0_PIN}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D1_PIN}\~ 0x00020000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D2_PIN}\~ 0x00040000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D3_PIN}\~ 0x00080000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D4_PIN}\~ 0x00100000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D5_PIN}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D6_PIN}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D7_PIN}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D8_PIN}\~ 0x01000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D9_PIN}\~ 0x02000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D10_PIN}\~ 0x04000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D11_PIN}\~ 0x08000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D12_PIN}\~ 0x10000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D13_PIN}\~ 0x20000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D14_PIN}\~ 0x40000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D15_PIN}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_ON_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_ON_START_OF_FRAME}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_ON_END_OF_FRAME}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_NO_ERR}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_PLANE_0_UNDERRUN_ERR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_PLANE_1_UNDERRUN_ERR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_REVERSED_VERTICAL_SCAN}\~ 0x8000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Initial_Stack_Pointer}\~ 0x00u{\bkmkstart AAAAAAAACA}
{\bkmkend AAAAAAAACA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Initial_Program_Counter}\~ 0x01u{\bkmkstart AAAAAAAACB}
{\bkmkend AAAAAAAACB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_NMI}\~ 0x02u{\bkmkstart AAAAAAAACC}
{\bkmkend AAAAAAAACC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Hard_Fault}\~ 0x03u{\bkmkstart AAAAAAAACD}
{\bkmkend AAAAAAAACD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Mem_Manage_Fault}\~ 0x04u{\bkmkstart AAAAAAAACE}
{\bkmkend AAAAAAAACE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Bus_Fault}\~ 0x05u{\bkmkstart AAAAAAAACF}
{\bkmkend AAAAAAAACF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Usage_Fault}\~ 0x06u{\bkmkstart AAAAAAAACG}
{\bkmkend AAAAAAAACG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved7}\~ 0x07u{\bkmkstart AAAAAAAACH}
{\bkmkend AAAAAAAACH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved8}\~ 0x08u{\bkmkstart AAAAAAAACI}
{\bkmkend AAAAAAAACI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved9}\~ 0x09u{\bkmkstart AAAAAAAACJ}
{\bkmkend AAAAAAAACJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved10}\~ 0x0Au{\bkmkstart AAAAAAAACK}
{\bkmkend AAAAAAAACK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SVCall}\~ 0x0Bu{\bkmkstart AAAAAAAACL}
{\bkmkend AAAAAAAACL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DebugMonitor}\~ 0x0Cu{\bkmkstart AAAAAAAACM}
{\bkmkend AAAAAAAACM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved13}\~ 0x0Du{\bkmkstart AAAAAAAACN}
{\bkmkend AAAAAAAACN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PendableSrvReq}\~ 0x0Eu{\bkmkstart AAAAAAAACO}
{\bkmkend AAAAAAAACO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SysTick}\~ 0x0Fu{\bkmkstart AAAAAAAACP}
{\bkmkend AAAAAAAACP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA0}\~ 0x10u{\bkmkstart AAAAAAAACQ}
{\bkmkend AAAAAAAACQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA1}\~ 0x11u{\bkmkstart AAAAAAAACR}
{\bkmkend AAAAAAAACR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA2}\~ 0x12u{\bkmkstart AAAAAAAACS}
{\bkmkend AAAAAAAACS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA3}\~ 0x13u{\bkmkstart AAAAAAAACT}
{\bkmkend AAAAAAAACT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA4}\~ 0x14u{\bkmkstart AAAAAAAACU}
{\bkmkend AAAAAAAACU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA5}\~ 0x15u{\bkmkstart AAAAAAAACV}
{\bkmkend AAAAAAAACV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA6}\~ 0x16u{\bkmkstart AAAAAAAACW}
{\bkmkend AAAAAAAACW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA7}\~ 0x17u{\bkmkstart AAAAAAAACX}
{\bkmkend AAAAAAAACX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA8}\~ 0x18u{\bkmkstart AAAAAAAACY}
{\bkmkend AAAAAAAACY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA9}\~ 0x19u{\bkmkstart AAAAAAAACZ}
{\bkmkend AAAAAAAACZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA10}\~ 0x1Au{\bkmkstart AAAAAAAADA}
{\bkmkend AAAAAAAADA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA11}\~ 0x1Bu{\bkmkstart AAAAAAAADB}
{\bkmkend AAAAAAAADB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA12}\~ 0x1Cu{\bkmkstart AAAAAAAADC}
{\bkmkend AAAAAAAADC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA13}\~ 0x1Du{\bkmkstart AAAAAAAADD}
{\bkmkend AAAAAAAADD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA14}\~ 0x1Eu{\bkmkstart AAAAAAAADE}
{\bkmkend AAAAAAAADE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA15}\~ 0x1Fu{\bkmkstart AAAAAAAADF}
{\bkmkend AAAAAAAADF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA_Error}\~ 0x20u{\bkmkstart AAAAAAAADG}
{\bkmkend AAAAAAAADG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_MCM}\~ 0x21u{\bkmkstart AAAAAAAADH}
{\bkmkend AAAAAAAADH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTFE}\~ 0x22u{\bkmkstart AAAAAAAADI}
{\bkmkend AAAAAAAADI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Read_Collision}\~ 0x23u{\bkmkstart AAAAAAAADJ}
{\bkmkend AAAAAAAADJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_LVD_LVW}\~ 0x24u{\bkmkstart AAAAAAAADK}
{\bkmkend AAAAAAAADK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_LLW}\~ 0x25u{\bkmkstart AAAAAAAADL}
{\bkmkend AAAAAAAADL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Watchdog}\~ 0x26u{\bkmkstart AAAAAAAADM}
{\bkmkend AAAAAAAADM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved39}\~ 0x27u{\bkmkstart AAAAAAAADN}
{\bkmkend AAAAAAAADN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2C0}\~ 0x28u{\bkmkstart AAAAAAAADO}
{\bkmkend AAAAAAAADO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2C1}\~ 0x29u{\bkmkstart AAAAAAAADP}
{\bkmkend AAAAAAAADP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SPI0}\~ 0x2Au{\bkmkstart AAAAAAAADQ}
{\bkmkend AAAAAAAADQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SPI1}\~ 0x2Bu{\bkmkstart AAAAAAAADR}
{\bkmkend AAAAAAAADR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2S0_Tx}\~ 0x2Cu{\bkmkstart AAAAAAAADS}
{\bkmkend AAAAAAAADS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2S0_Rx}\~ 0x2Du{\bkmkstart AAAAAAAADT}
{\bkmkend AAAAAAAADT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved46}\~ 0x2Eu{\bkmkstart AAAAAAAADU}
{\bkmkend AAAAAAAADU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART0_RX_TX}\~ 0x2Fu{\bkmkstart AAAAAAAADV}
{\bkmkend AAAAAAAADV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART0_ERR}\~ 0x30u{\bkmkstart AAAAAAAADW}
{\bkmkend AAAAAAAADW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART1_RX_TX}\~ 0x31u{\bkmkstart AAAAAAAADX}
{\bkmkend AAAAAAAADX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART1_ERR}\~ 0x32u{\bkmkstart AAAAAAAADY}
{\bkmkend AAAAAAAADY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART2_RX_TX}\~ 0x33u{\bkmkstart AAAAAAAADZ}
{\bkmkend AAAAAAAADZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART2_ERR}\~ 0x34u{\bkmkstart AAAAAAAAEA}
{\bkmkend AAAAAAAAEA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART3_RX_TX}\~ 0x35u{\bkmkstart AAAAAAAAEB}
{\bkmkend AAAAAAAAEB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART3_ERR}\~ 0x36u{\bkmkstart AAAAAAAAEC}
{\bkmkend AAAAAAAAEC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_ADC0}\~ 0x37u{\bkmkstart AAAAAAAAED}
{\bkmkend AAAAAAAAED}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMP0}\~ 0x38u{\bkmkstart AAAAAAAAEE}
{\bkmkend AAAAAAAAEE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMP1}\~ 0x39u{\bkmkstart AAAAAAAAEF}
{\bkmkend AAAAAAAAEF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM0}\~ 0x3Au{\bkmkstart AAAAAAAAEG}
{\bkmkend AAAAAAAAEG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM1}\~ 0x3Bu{\bkmkstart AAAAAAAAEH}
{\bkmkend AAAAAAAAEH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM2}\~ 0x3Cu{\bkmkstart AAAAAAAAEI}
{\bkmkend AAAAAAAAEI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMT}\~ 0x3Du{\bkmkstart AAAAAAAAEJ}
{\bkmkend AAAAAAAAEJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_RTC}\~ 0x3Eu{\bkmkstart AAAAAAAAEK}
{\bkmkend AAAAAAAAEK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_RTC_Seconds}\~ 0x3Fu{\bkmkstart AAAAAAAAEL}
{\bkmkend AAAAAAAAEL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT0}\~ 0x40u{\bkmkstart AAAAAAAAEM}
{\bkmkend AAAAAAAAEM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT1}\~ 0x41u{\bkmkstart AAAAAAAAEN}
{\bkmkend AAAAAAAAEN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT2}\~ 0x42u{\bkmkstart AAAAAAAAEO}
{\bkmkend AAAAAAAAEO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT3}\~ 0x43u{\bkmkstart AAAAAAAAEP}
{\bkmkend AAAAAAAAEP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PDB0}\~ 0x44u{\bkmkstart AAAAAAAAEQ}
{\bkmkend AAAAAAAAEQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_USB0}\~ 0x45u{\bkmkstart AAAAAAAAER}
{\bkmkend AAAAAAAAER}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_USBDCD}\~ 0x46u{\bkmkstart AAAAAAAAES}
{\bkmkend AAAAAAAAES}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved71}\~ 0x47u{\bkmkstart AAAAAAAAET}
{\bkmkend AAAAAAAAET}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DAC0}\~ 0x48u{\bkmkstart AAAAAAAAEU}
{\bkmkend AAAAAAAAEU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_MCG}\~ 0x49u{\bkmkstart AAAAAAAAEV}
{\bkmkend AAAAAAAAEV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_LPTimer}\~ 0x4Au{\bkmkstart AAAAAAAAEW}
{\bkmkend AAAAAAAAEW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTA}\~ 0x4Bu{\bkmkstart AAAAAAAAEX}
{\bkmkend AAAAAAAAEX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTB}\~ 0x4Cu{\bkmkstart AAAAAAAAEY}
{\bkmkend AAAAAAAAEY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTC}\~ 0x4Du{\bkmkstart AAAAAAAAEZ}
{\bkmkend AAAAAAAAEZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTD}\~ 0x4Eu{\bkmkstart AAAAAAAAFA}
{\bkmkend AAAAAAAAFA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTE}\~ 0x4Fu{\bkmkstart AAAAAAAAFB}
{\bkmkend AAAAAAAAFB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SWI}\~ 0x50u{\bkmkstart AAAAAAAAFC}
{\bkmkend AAAAAAAAFC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SPI2}\~ 0x51u{\bkmkstart AAAAAAAAFD}
{\bkmkend AAAAAAAAFD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART4_RX_TX}\~ 0x52u{\bkmkstart AAAAAAAAFE}
{\bkmkend AAAAAAAAFE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART4_ERR}\~ 0x53u{\bkmkstart AAAAAAAAFF}
{\bkmkend AAAAAAAAFF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART5_RX_TX}\~ 0x54u{\bkmkstart AAAAAAAAFG}
{\bkmkend AAAAAAAAFG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART5_ERR}\~ 0x55u{\bkmkstart AAAAAAAAFH}
{\bkmkend AAAAAAAAFH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMP2}\~ 0x56u{\bkmkstart AAAAAAAAFI}
{\bkmkend AAAAAAAAFI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM3}\~ 0x57u{\bkmkstart AAAAAAAAFJ}
{\bkmkend AAAAAAAAFJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DAC1}\~ 0x58u{\bkmkstart AAAAAAAAFK}
{\bkmkend AAAAAAAAFK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_ADC1}\~ 0x59u{\bkmkstart AAAAAAAAFL}
{\bkmkend AAAAAAAAFL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2C2}\~ 0x5Au{\bkmkstart AAAAAAAAFM}
{\bkmkend AAAAAAAAFM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_ORed_Message_buffer}\~ 0x5Bu{\bkmkstart AAAAAAAAFN}
{\bkmkend AAAAAAAAFN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Bus_Off}\~ 0x5Cu{\bkmkstart AAAAAAAAFO}
{\bkmkend AAAAAAAAFO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Error}\~ 0x5Du{\bkmkstart AAAAAAAAFP}
{\bkmkend AAAAAAAAFP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Tx_Warning}\~ 0x5Eu{\bkmkstart AAAAAAAAFQ}
{\bkmkend AAAAAAAAFQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Rx_Warning}\~ 0x5Fu{\bkmkstart AAAAAAAAFR}
{\bkmkend AAAAAAAAFR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Wake_Up}\~ 0x60u{\bkmkstart AAAAAAAAFS}
{\bkmkend AAAAAAAAFS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SDHC}\~ 0x61u{\bkmkstart AAAAAAAAFT}
{\bkmkend AAAAAAAAFT}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Typedefs\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b bool}{\bkmkstart AAAAAAAAFU}
{\bkmkend AAAAAAAAFU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b byte}{\bkmkstart AAAAAAAAFV}
{\bkmkend AAAAAAAAFV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned short {\b word}{\bkmkstart AAAAAAAAFW}
{\bkmkend AAAAAAAAFW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned long {\b dword}{\bkmkstart AAAAAAAAFX}
{\bkmkend AAAAAAAAFX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned long long {\b dlong}{\bkmkstart AAAAAAAAFY}
{\bkmkend AAAAAAAAFY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b TPE_ErrCode}{\bkmkstart AAAAAAAAFZ}
{\bkmkend AAAAAAAAFZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef float {\b TPE_Float}{\bkmkstart AAAAAAAAGA}
{\bkmkend AAAAAAAAGA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef char {\b char_t}{\bkmkstart AAAAAAAAGB}
{\bkmkend AAAAAAAAGB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef signed char {\b int8}{\bkmkstart AAAAAAAAGC}
{\bkmkend AAAAAAAAGC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef signed short int {\b int16}{\bkmkstart AAAAAAAAGD}
{\bkmkend AAAAAAAAGD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef signed long int {\b int32}{\bkmkstart AAAAAAAAGE}
{\bkmkend AAAAAAAAGE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b uint8}{\bkmkstart AAAAAAAAGF}
{\bkmkend AAAAAAAAGF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned short int {\b uint16}{\bkmkstart AAAAAAAAGG}
{\bkmkend AAAAAAAAGG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned long int {\b uint32}{\bkmkstart AAAAAAAAGH}
{\bkmkend AAAAAAAAGH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_TPinMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_TEventMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_TClockConfiguration}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TDeviceData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void * {\b LDD_TDeviceDataPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TUserData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_TDriverState}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TCallbackParam}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void(* {\b LDD_TCallback}) ({\b LDD_TCallbackParam} *CallbackParam)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef float {\b LDD_TimerUnit_Tfloat}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef float {\b LDD_PPG_Tfloat}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef float {\b LDD_RealTime_Tfloat}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SERIAL_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SERIAL_TDataWidth}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_SERIAL_TSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SERIAL_TBaudMode}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_ADC_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_I2C_TSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_I2C_TAddr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_I2C_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef bool {\b LDD_I2C_TMode}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SegLCD_TPinIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SegLCD_TFrontplaneData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SegLCD_TFaultValue}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_GPIO_TBitField}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_ETH_TMACAddress}[6]\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef {\b LDD_ETH_TBufferDesc} * {\b LDD_ETH_TBufferDescPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_CAN_TMBIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_CAN_TAccMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_CAN_TMessageID}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_CAN_TErrorCounter}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_CAN_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_CAN_TBufferMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSDP_Struct} {\b LDD_USB_TSDP}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TEpDescriptor_Struct} {\b LDD_USB_TEpDescriptor}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TDevDescriptor_Struct} {\b LDD_USB_TDevDescriptor}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void( {\b LDD_USB_Device_TTransferDoneCalback}) ({\b LDD_TDeviceData} *DevDataPtr, struct {\b LDD_USB_Device_TTD_Struct} *TrParamPtr)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Device_TTD_Head_Struct} {\b LDD_USB_Device_TTD_Head}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Device_TTD_Struct} {\b LDD_USB_Device_TTD}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_USB_Host_TPipeHandle}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_USB_Host_TTransferHandle}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Host_TPipeDescr_Struct} {\b LDD_USB_Host_TPipeDescr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void( {\b LDD_USB_Host_TTransferDoneCalback}) ({\b LDD_TDeviceData} *DevDataPtr, {\b LDD_TData} *BufferPtr, uint16_t BufferSize, uint8_t *ParamPtr, {\b LDD_USB_TTransferState} Status)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Host_TTD_Struct} {\b LDD_USB_Host_TTD}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TGetDecriptorRequest_Struct} {\b LDD_USB_TGetDecriptorRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TEndpointStatusRequest_Struct} {\b LDD_USB_TEndpointStatusRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TEndpointFeatureRequest_Struct} {\b LDD_USB_TEndpointFeatureRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TInterfaceFeatureRequest_Struct} {\b LDD_USB_TInterfaceFeatureRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TDeviceFeatureRequest_Struct} {\b LDD_USB_TDeviceFeatureRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TGetInterfaceRequest_Struct} {\b LDD_USB_TGetInterfaceRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSetInterfaceRequest_Struct} {\b LDD_USB_TSetInterfaceRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSetAddressRequest_Struct} {\b LDD_USB_TSetAddressRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSetConfigRequest_Struct} {\b LDD_USB_TSetConfigRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void * {\b LDD_DAC_TDataPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DAC_TData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DAC_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DAC_TArrayLength}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_FLASH_TErrorFlags}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_FLASH_TAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_FLASH_TDataSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_FLASH_TErasableUnitSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_AnalogComp_TOutputValue}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef void {\b LDD_DMA_TData}{\bkmkstart AAAAAAAAGI}
{\bkmkend AAAAAAAAGI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint8_t {\b LDD_DMA_TTransactionSize}{\bkmkstart AAAAAAAAGJ}
{\bkmkend AAAAAAAAGJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint32_t {\b LDD_DMA_TTransactionCount}{\bkmkstart AAAAAAAAGK}
{\bkmkend AAAAAAAAGK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint32_t {\b LDD_DMA_TRequestCount}{\bkmkstart AAAAAAAAGL}
{\bkmkend AAAAAAAAGL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint32_t {\b LDD_DMA_TTransferDataSize}{\bkmkstart AAAAAAAAGM}
{\bkmkend AAAAAAAAGM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef int32_t {\b LDD_DMA_TAddressOffset}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TByteCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TTransferSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TModuloSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TTriggerSource}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TChannelNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TRecordNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TChannelMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TChannelPriority}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_DMA_TOuterLoopCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TAfterRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TAfterTransfer}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TBandwidthControl}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TErrorFlags}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef {\b LDD_DMA_TTransferDescriptor} * {\b LDD_DMA_TTransferDescriptorPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SPIMASTER_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SPISLAVE_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SSI_TSectionMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SSI_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SSI_TComStatus}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_NFC_TTargetID}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumerations\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TDriverOperationMode} \{ {\b DOM_NONE}, 
{\b DOM_RUN}, 
{\b DOM_WAIT}, 
{\b DOM_SLEEP}, 
{\b DOM_STOP}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TimerUnit_TCounterDirection} \{ {\b DIR_UP}, 
{\b DIR_DOWN}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TimerUnit_TOutAction} \{ {\b OUTPUT_NONE}, 
{\b OUTPUT_TOGGLE}, 
{\b OUTPUT_CLEAR}, 
{\b OUTPUT_SET}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TimerUnit_TEdge} \{ {\b EDGE_NONE}, 
{\b EDGE_RISING}, 
{\b EDGE_FALLING}, 
{\b EDGE_BOTH}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SERIAL_TParity} \{ {\b LDD_SERIAL_PARITY_UNDEF}, 
{\b LDD_SERIAL_PARITY_NONE}, 
{\b LDD_SERIAL_PARITY_ODD}, 
{\b LDD_SERIAL_PARITY_EVEN}, 
{\b LDD_SERIAL_PARITY_MARK}, 
{\b LDD_SERIAL_PARITY_SPACE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SERIAL_TStopBitLen} \{ {\b LDD_SERIAL_STOP_BIT_LEN_UNDEF}, 
{\b LDD_SERIAL_STOP_BIT_LEN_1}, 
{\b LDD_SERIAL_STOP_BIT_LEN_1_5}, 
{\b LDD_SERIAL_STOP_BIT_LEN_2}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SERIAL_TLoopMode} \{ {\b LOOPMODE_UNDEF}, 
{\b LOOPMODE_NORMAL}, 
{\b LOOPMODE_AUTO_ECHO}, 
{\b LOOPMODE_LOCAL_LOOPBACK}, 
{\b LOOPMODE_REMOTE_LOOPBACK}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ADC_TCompareMode} \{ {\b LDD_ADC_LESS_THAN} = 0x00u, 
{\b LDD_ADC_GREATER_THAN_OR_EQUAL} = 0x01u, 
{\b LDD_ADC_INSIDE_RANGE_INCLUSIVE} = 0x02u, 
{\b LDD_ADC_INSIDE_RANGE_NOT_INCLUSIVE} = 0x03u, 
{\b LDD_ADC_OUTSIDE_RANGE_INCLUSIVE} = 0x04u, 
{\b LDD_ADC_OUTSIDE_RANGE_NOT_INCLUSIVE} = 0x05u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TAddrType} \{ {\b LDD_I2C_ADDRTYPE_7BITS}, 
{\b LDD_I2C_ADDRTYPE_10BITS}, 
{\b LDD_I2C_ADDRTYPE_GENERAL_CALL}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TSendStop} \{ {\b LDD_I2C_NO_SEND_STOP}, 
{\b LDD_I2C_SEND_STOP}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TBusState} \{ {\b LDD_I2C_BUSY}, 
{\b LDD_I2C_IDLE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TAckType} \{ {\b LDD_I2C_ACK_BYTE}, 
{\b LDD_I2C_NACK_BYTE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SegLCD_TBlinking} \{ {\b LDD_SEGLCD_BLINK_OFF}, 
{\b LDD_SEGLCD_BLINK_ALL}, 
{\b LDD_SEGLCD_BLINK_ALL_ALTERNATE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SegLCD_TSetBlank} \{ {\b LDD_SEGLCD_BLANK_STATE}, 
{\b LDD_SEGLCD_NORMAL_STATE}, 
{\b LDD_SEGLCD_ALTERNATE_STATE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SegLCD_TPinType} \{ {\b LDD_SEGLCD_BACKPLANE_PIN}, 
{\b LDD_SEGLCD_FRONTPLANE_PIN}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_GPIO_TEventCondition} \{ {\b LDD_GPIO_DISABLED} = 0x00u, 
{\b LDD_GPIO_LOW} = 0x00080000u, 
{\b LDD_GPIO_HIGH} = 0x000C0000u, 
{\b LDD_GPIO_RISING} = 0x00090000u, 
{\b LDD_GPIO_FALLING} = 0x000A0000u, 
{\b LDD_GPIO_BOTH} = 0x000B0000u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ETH_TDuplexMode} \{ {\b LDD_ETH_FULL_DUPLEX}, 
{\b LDD_ETH_HALF_DUPLEX}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ETH_TFilterMode} \{ {\b LDD_ETH_PROMISC}, 
{\b LDD_ETH_REJECT_BC}, 
{\b LDD_ETH_ACCEPT_BC}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ETH_TSleepMode} \{ {\b LDD_ETH_ENABLED}, 
{\b LDD_ETH_ENABLED_WITH_WAKEUP}, 
{\b LDD_ETH_DISABLED}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CAN_TRxBufferState} \{ {\b LDD_CAN_MB_RX_NOT_ACTIVE} = 0x00U, 
{\b LDD_CAN_MB_RX_FULL} = 0x02U, 
{\b LDD_CAN_MB_RX_EMPTY} = 0x04U, 
{\b LDD_CAN_MB_RX_OVERRUN} = 0x06U, 
{\b LDD_CAN_MB_RX_BUSY} = 0x01U, 
{\b LDD_CAN_MB_RX_RANSWER} = 0x0AU
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CAN_TFrameType} \{ {\b LDD_CAN_DATA_FRAME}, 
{\b LDD_CAN_REMOTE_FRAME}, 
{\b LDD_CAN_RESPONSE_FRAME}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_TBusSpeed} \{ {\b LDD_USB_LOW_SPEED} = 0x00u, 
{\b LDD_USB_FULL_SPEED} = 0x01u, 
{\b LDD_USB_HIGH_SPEED} = 0x02u, 
{\b LDD_USB_SPEED_UNKNOWN} = 0xFFu
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_TTransferType} \{ {\b LDD_USB_CONTROL} = 0x00u, 
{\b LDD_USB_ISOCHRONOUS} = 0x01u, 
{\b LDD_USB_BULK} = 0x02u, 
{\b LDD_USB_INTERRUPT} = 0x03u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_TTransferState} \{ {\b LDD_USB_TRANSFER_NONE} = 0x00u, 
{\b LDD_USB_TRANSFER_DONE} = 0x01u, 
{\b LDD_USB_TRANSFER_ERROR_CANCELLED} = 0x02u, 
{\b LDD_USB_TRANSFER_ERROR_STALLED} = 0x03u, 
{\b LDD_USB_TRANSFER_ERROR_BUS_TIMEOUT} = 0x04u, 
{\b LDD_USB_TRANSFER_ERROR_DATA} = 0x05u, 
{\b LDD_USB_TRANSFER_ERROR_PID} = 0x06u, 
{\b LDD_USB_TRANSFER_ERROR_EOF} = 0x07u, 
{\b LDD_USB_TRANSFER_ERROR_CRC16} = 0x08u, 
{\b LDD_USB_TRANSFER_ERROR_DFN8} = 0x09u, 
{\b LDD_USB_TRANSFER_ERROR_DMA} = 0x0Au, 
{\b LDD_USB_TRANSFER_ERROR_BTS} = 0x0Bu, 
{\b LDD_USB_TRANSFER_ERROR} = 0x0Fu, 
{\b LDD_USB_TRANSFER_QUEUED} = 0x10u, 
{\b LDD_USB_TRANSFER_PENDING} = 0x30u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Device_TState} \{ {\b LDD_USB_DEVICE_DISABLED} = ERR_USB_DEVICE_DISABLED, 
{\b LDD_USB_DEVICE_DISABLED_BY_OTG} = ERR_USB_DEVICE_DISABLED_BY_OTG, 
{\b LDD_USB_DEVICE_VBUS_OFF} = ERR_USB_DEVICE_VBUS_OFF, 
{\b LDD_USB_DEVICE_VBUS_ON} = ERR_USB_DEVICE_VBUS_ON, 
{\b LDD_USB_DEVICE_ENABLED} = ERR_USB_DEVICE_ENABLED, 
{\b LDD_USB_DEVICE_SUSPENDED} = ERR_USB_DEVICE_SUSPENDED, 
{\b LDD_USB_DEVICE_SUSPENDED_RESUME_READY} = ERR_USB_DEVICE_SUSPENDED_RESUME_READY, 
{\b LDD_USB_DEVICE_RESUME_PENDING} = ERR_USB_DEVICE_RESUME_PENDING
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Host_TState} \{ {\b LDD_USB_HOST_DISABLED} = ERR_USB_HOST_DISABLED, 
{\b LDD_USB_HOST_DISABLED_BY_OTG} = ERR_USB_HOST_DISABLED_BY_OTG, 
{\b LDD_USB_HOST_PORT_POWERED_OFF} = ERR_USB_HOST_PORT_POWERED_OFF, 
{\b LDD_USB_HOST_PORT_DISCONNECTED} = ERR_USB_HOST_PORT_DISCONNECTED, 
{\b LDD_USB_HOST_PORT_DISABLED} = ERR_USB_HOST_PORT_DISABLED, 
{\b LDD_USB_HOST_PORT_RESETING} = ERR_USB_HOST_PORT_RESETING, 
{\b LDD_USB_HOST_PORT_RESET_RECOVERING} = ERR_USB_HOST_PORT_RESET_RECOVERING, 
{\b LDD_USB_HOST_PORT_ENABLED} = ERR_USB_HOST_PORT_ENABLED, 
{\b LDD_USB_HOST_PORT_SUSPENDED} = ERR_USB_HOST_PORT_SUSPENDED, 
{\b LDD_USB_HOST_PORT_RESUME_READY} = ERR_USB_HOST_PORT_RESUME_READY, 
{\b LDD_USB_HOST_PORT_RESUMING} = ERR_USB_HOST_PORT_RESUMING, 
{\b LDD_USB_HOST_PORT_RESUME_RECOVERING} = ERR_USB_HOST_PORT_RESUME_RECOVERING
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Otg_TState} \{ {\b LDD_USB_OTG_DISABLED} = ERR_USB_OTG_DISABLED, 
{\b LDD_USB_OTG_ENABLED} = ERR_USB_OTG_ENABLED_PENDING, 
{\b LDD_USB_OTG_A_IDLE} = ERR_USB_OTG_A_IDLE, 
{\b LDD_USB_OTG_A_WAIT_VRISE} = ERR_USB_OTG_A_WAIT_VRISE, 
{\b LDD_USB_OTG_A_WAIT_VFALL} = ERR_USB_OTG_A_WAIT_VFALL, 
{\b LDD_USB_OTG_A_WAIT_BCON} = ERR_USB_OTG_A_WAIT_BCON, 
{\b LDD_USB_OTG_A_VBUS_ERROR} = ERR_USB_OTG_A_VBUS_ERROR, 
{\b LDD_USB_OTG_A_SUSPEND} = ERR_USB_OTG_A_SUSPEND, 
{\b LDD_USB_OTG_B_IDLE} = ERR_USB_OTG_B_IDLE, 
{\b LDD_USB_OTG_B_SRP_INIT} = ERR_USB_OTG_B_SRP_INIT, 
{\b LDD_USB_OTG_B_WAIT_ACON} = ERR_USB_OTG_B_WAIT_ACON, 
{\b LDD_USB_OTG_A_HOST} = ERR_USB_OTG_A_HOST, 
{\b LDD_USB_OTG_A_PERIPHERAL} = ERR_USB_OTG_A_PERIPHERAL, 
{\b LDD_USB_OTG_B_HOST} = ERR_USB_OTG_B_HOST, 
{\b LDD_USB_OTG_B_PERIPHERAL} = ERR_USB_OTG_B_PERIPHERAL
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Otg_TCmd} \{ {\b LDD_USB_OTG_CMD_SET_A_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_A_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_B_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_B_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_A_BUS_DROP}, 
{\b LDD_USB_OTG_CMD_CLR_A_BUS_DROP}, 
{\b LDD_USB_OTG_CMD_SET_A_SUSPEND_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_A_SUSPEND_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_A_SET_B_HNP_EN_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_A_SET_B_HNP_EN_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_B_HNP_EN_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_B_HNP_EN_REQUEST}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Host_TPortControlCmd} \{ {\b LDD_USB_HOST_PORT_CMD_POWER_ON}, 
{\b LDD_USB_HOST_PORT_CMD_POWER_OFF}, 
{\b LDD_USB_HOST_PORT_CMD_RESET}, 
{\b LDD_USB_HOST_PORT_CMD_RESUME}, 
{\b LDD_USB_HOST_PORT_CMD_SUSPEND}, 
{\b LDD_USB_HOST_PORT_CMD_DISABLE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DAC_TBufferMode} \{ {\b LDD_DAC_BUFFER_NORMAL_MODE} = 0x00U, 
{\b LDD_DAC_BUFFER_SWING_MODE} = 0x01U, 
{\b LDD_DAC_BUFFER_SCAN_MODE} = 0x02U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DAC_TBufferWatermark} \{ {\b LDD_DAC_BUFFER_WATERMARK_L1} = 0x00U, 
{\b LDD_DAC_BUFFER_WATERMARK_L2} = 0x01U, 
{\b LDD_DAC_BUFFER_WATERMARK_L3} = 0x02U, 
{\b LDD_DAC_BUFFER_WATERMARK_L4} = 0x03U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_FLASH_TCommand} \{ {\b LDD_FLASH_READ_1S_BLOCK} = 0x00u, 
{\b LDD_FLASH_READ_1S_SECTION} = 0x01u, 
{\b LDD_FLASH_WRITE_BYTE} = 0x04u, 
{\b LDD_FLASH_WRITE_WORD} = 0x05u, 
{\b LDD_FLASH_WRITE_LONG_WORD} = 0x06u, 
{\b LDD_FLASH_WRITE_PHRASE} = 0x07u, 
{\b LDD_FLASH_ERASE_FLASH_BLOCK} = 0x08u, 
{\b LDD_FLASH_ERASE_SECTOR} = 0x09u, 
{\b LDD_FLASH_ERASE_ALL_FLASH_BLOCKS} = 0x44u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_FLASH_TOperationType} \{ {\b LDD_FLASH_NO_OPERATION}, 
{\b LDD_FLASH_READ}, 
{\b LDD_FLASH_WRITE}, 
{\b LDD_FLASH_ERASE}, 
{\b LDD_FLASH_ERASE_BLOCK}, 
{\b LDD_FLASH_VERIFY_ERASED_BLOCK}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_FLASH_TOperationStatus} \{ {\b LDD_FLASH_FAILED} = 0x00u, 
{\b LDD_FLASH_STOP} = 0x01u, 
{\b LDD_FLASH_IDLE} = 0x02u, 
{\b LDD_FLASH_STOP_REQ} = 0x03u, 
{\b LDD_FLASH_START} = 0x04u, 
{\b LDD_FLASH_RUNNING} = 0x05u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_AnalogComp_TComparatorInput} \{ {\b LDD_ANALOGCOMP_INPUT_0} = 0x00U, 
{\b LDD_ANALOGCOMP_INPUT_1} = 0x01U, 
{\b LDD_ANALOGCOMP_INPUT_2} = 0x02U, 
{\b LDD_ANALOGCOMP_INPUT_3} = 0x03U, 
{\b LDD_ANALOGCOMP_INPUT_4} = 0x04U, 
{\b LDD_ANALOGCOMP_INPUT_5} = 0x05U, 
{\b LDD_ANALOGCOMP_INPUT_6} = 0x06U, 
{\b LDD_ANALOGCOMP_INPUT_7} = 0x07U, 
{\b LDD_ANALOGCOMP_INPUT_DISABLED} = 0x08U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_AnalogComp_TCompareStatus} \{ {\b LDD_ANALOGCOMP_NO_EDGE} = 0x00U, 
{\b LDD_ANALOGCOMP_FALLING_EDGE} = 0x02U, 
{\b LDD_ANALOGCOMP_RISING_EDGE} = 0x04U, 
{\b LDD_ANALOGCOMP_BOTH_EDGES} = 0x06U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_AnalogComp_TComparatorMode} \{ {\b LDD_ANALOGCOMP_RISING_EDGE_MODE} = 0x10U, 
{\b LDD_ANALOGCOMP_FALLING_EDGE_MODE} = 0x08U, 
{\b LDD_ANALOGCOMP_BOTH_EDGES_MODE} = 0x18U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TCardType} \{ {\b LDD_SDHC_SD}, 
{\b LDD_SDHC_SDIO}, 
{\b LDD_SDHC_SDCOMBO}, 
{\b LDD_SDHC_MMC}, 
{\b LDD_SDHC_CE_ATA}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TTransferOperation} \{ {\b LDD_SDHC_READ}, 
{\b LDD_SDHC_WRITE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TVoltage} \{ {\b LDD_SDHC_LOW_VOLTAGE}, 
{\b LDD_SDHC_HIGH_VOLTAGE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TWriteProtectType} \{ {\b LDD_SDHC_GROUP}, 
{\b LDD_SDHC_CARD}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TStatus} \{ {\b LDD_SDHC_DISABLED}, 
{\b LDD_SDHC_RESET}, 
{\b LDD_SDHC_IDLE}, 
{\b LDD_SDHC_VOLTAGE_VALIDATION}, 
{\b LDD_SDHC_CARD_REGISTRATION}, 
{\b LDD_SDHC_CARD_SELECTION}, 
{\b LDD_SDHC_CARD_INFO_RETRIEVAL}, 
{\b LDD_SDHC_TRANSFER}, 
{\b LDD_SDHC_ERASION}, 
{\b LDD_SDHC_IO_REG_TRANSFER}, 
{\b LDD_SDHC_DATA_WIDTH_SELECTION}, 
{\b LDD_SDHC_BUS_CLOCK_SELECTION}, 
{\b LDD_SDHC_WRITE_PROTECTION_SETUP}, 
{\b LDD_SDHC_WRITE_PROTECTION_RETRIEVAL}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TError} \{ {\b LDD_SDHC_ERR_OK}, 
{\b LDD_SDHC_ERR_DMA}, 
{\b LDD_SDHC_ERR_NOT_SUPPORTED}, 
{\b LDD_SDHC_ERR_TIMEOUT}, 
{\b LDD_SDHC_ERR_COMMAND_CRC}, 
{\b LDD_SDHC_ERR_DATA_CRC}, 
{\b LDD_SDHC_ERR_ADDRESS_OUT_OF_RANGE}, 
{\b LDD_SDHC_ERR_ADDRESS_MISALIGN}, 
{\b LDD_SDHC_ERR_BLOCK_LEN_ERROR}, 
{\b LDD_SDHC_ERR_WP_VIOLATION}, 
{\b LDD_SDHC_ERR_CARD_IS_LOCKED}, 
{\b LDD_SDHC_ERR_WP_ERASE_SKIP}, 
{\b LDD_SDHC_ERR_INTERNAL_FAILURE}, 
{\b LDD_SDHC_ERR_CARD_FAILURE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TChannelStatus} \{ {\b LDD_DMA_IDLE}, 
{\b LDD_DMA_BUSY}, 
{\b LDD_DMA_DONE}, 
{\b LDD_DMA_ERROR}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TTransferState} \{ {\b LDD_DMA_TRANSFER_IDLE}, 
{\b LDD_DMA_TRANSFER_BUSY}, 
{\b LDD_DMA_TRANSFER_ERROR}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TTransferMode} \{ {\b LDD_DMA_CYCLE_STEAL_TRANSFERS}, 
{\b LDD_DMA_SINGLE_TRANSFER}, 
{\b LDD_DMA_NESTED_TRANSFERS}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TTriggerType} \{ {\b LDD_DMA_SW_TRIGGER}, 
{\b LDD_DMA_HW_TRIGGER}, 
{\b LDD_DMA_ALWAYS_ENABLED_TRIGGER}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SSI_TAC97CommandType} \{ {\b LDD_SSI_READ_COMMAND} = 0x08u, 
{\b LDD_SSI_WRITE_COMMAND} = 0x10u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CRC_TTransposeType} \{ {\b LDD_CRC_NO_TRANSPOSE} = 0, 
{\b LDD_CRC_BITS} = 1, 
{\b LDD_CRC_BITS_AND_BYTES} = 2, 
{\b LDD_CRC_BYTES} = 3
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CRC_TCRCStandard} \{ {\b LDD_CRC_16}, 
{\b LDD_CRC_CCITT}, 
{\b LDD_CRC_MODBUS_16}, 
{\b LDD_CRC_KERMIT}, 
{\b LDD_CRC_DNP}, 
{\b LDD_CRC_32}, 
{\b LDD_CRC_USER}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_RNG_TSleepMode} \{ {\b LDD_RNG_SLEEP_ENABLED}, 
{\b LDD_RNG_SLEEP_DISABLED}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_NFC_TeCmd} \{ {\b LDD_NFC_CMD_NONE} = 0x00U, 
{\b LDD_NFC_CMD_RESET} = 0x01U, 
{\b LDD_NFC_CMD_ERASE} = 0x02U, 
{\b LDD_NFC_CMD_READ_ID} = 0x03U, 
{\b LDD_NFC_CMD_READ_PAGES} = 0x04U, 
{\b LDD_NFC_CMD_WRITE_PAGES} = 0x05U, 
{\b LDD_NFC_CMD_ERASE_BLOCKS} = 0x06U, 
{\b LDD_NFC_CMD_READ_RAW_PAGE} = 0x07U, 
{\b LDD_NFC_CMD_WRITE_RAW_PAGE} = 0x08U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_LCDC_CursorOperation} \{ {\b LDD_LCDC_DISABLED} = 0, 
{\b LDD_LCDC_ALWAYS_1}, 
{\b LDD_LCDC_ALWAYS_0}, 
{\b LDD_LCDC_COLOR}, 
{\b LDD_LCDC_INVERTED}, 
{\b LDD_LCDC_INVERTED_COLOR}, 
{\b LDD_LCDC_AND}, 
{\b LDD_LCDC_OR}, 
{\b LDD_LCDC_XOR}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_LCDC_TPlaneID} \{ {\b LDD_LCDC_PLANE_COMMON}, 
{\b LDD_LCDC_PLANE_0}, 
{\b LDD_LCDC_PLANE_1}
 \}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b PE_FillMemory} (register void *SourceAddressPtr, register uint8_t c, register uint32_t len)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fills a memory area block by a specified value. }{
}\par
}}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v __DI\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:__DI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define __DI()}}
\par
{\bkmkstart AAAAAAAAKA}
{\bkmkend AAAAAAAAKA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid do \{\\\par
  /*lint -save  -e950 Disable MISRA rule (1.1) checking. */\\\par
     __asm ("CPSID f");\\\par
  /*lint -restore Enable MISRA rule (1.1) checking. */\\\par
 \} while(0)\par
}
}
{\xe \v __EI\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:__EI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define __EI()}}
\par
{\bkmkstart AAAAAAAAKB}
{\bkmkend AAAAAAAAKB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid do \{\\\par
  /*lint -save  -e950 Disable MISRA rule (1.1) checking. */\\\par
     __asm("CPSIE f");\\\par
  /*lint -restore Enable MISRA rule (1.1) checking. */\\\par
 \} while(0)\par
}
}
{\xe \v EnterCritical\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:EnterCritical}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define EnterCritical()}}
\par
{\bkmkstart AAAAAAAAKC}
{\bkmkend AAAAAAAAKC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid do \{\\\par
  uint8_t SR_reg_local;\\\par
  /*lint -save  -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\\\par
   __asm ( \\\par
   "MRS R0, FAULTMASK\\n\\t" \\\par
   "CPSID f\\n\\t"            \\\par
   "STRB R0, %[output]"  \\\par
   : [output] "=m" (SR_reg_local)\\\par
   :: "r0");\\\par
  /*lint -restore Enable MISRA rule (2.1,1.1) checking. */\\\par
   if (++SR_lock == 1u) \{\\\par
     SR_reg = SR_reg_local;\\\par
   \}\\\par
 \} while(0)\par
}
}
{\xe \v ERR_USB_DEVICE_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_DISABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_DISABLED\~ (ERR_COMPONET_SPECIFIC + 0x00u)}}
\par
{\bkmkstart AAAAAAAAKD}
{\bkmkend AAAAAAAAKD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device mode is disabled (by the user or by the clock configuration) \par
}}
{\xe \v ERR_USB_DEVICE_DISABLED_BY_OTG\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_DISABLED_BY_OTG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_DISABLED_BY_OTG\~ (ERR_COMPONET_SPECIFIC + 0x01u)}}
\par
{\bkmkstart AAAAAAAAKE}
{\bkmkend AAAAAAAAKE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device mode is disabled by the OTG driver \par
}}
{\xe \v ERR_USB_DEVICE_ENABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_ENABLED\~ (ERR_COMPONET_SPECIFIC + 0x04u)}}
\par
{\bkmkstart AAAAAAAAKF}
{\bkmkend AAAAAAAAKF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is enabled \par
}}
{\xe \v ERR_USB_DEVICE_RESUME_PENDING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_RESUME_PENDING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_RESUME_PENDING\~ (ERR_COMPONET_SPECIFIC + 0x07u)}}
\par
{\bkmkstart AAAAAAAAKG}
{\bkmkend AAAAAAAAKG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device generates resume signaling \par
}}
{\xe \v ERR_USB_DEVICE_SUSPENDED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_SUSPENDED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_SUSPENDED\~ (ERR_COMPONET_SPECIFIC + 0x05u)}}
\par
{\bkmkstart AAAAAAAAKH}
{\bkmkend AAAAAAAAKH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is suspended \par
}}
{\xe \v ERR_USB_DEVICE_SUSPENDED_RESUME_READY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_SUSPENDED_RESUME_READY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_SUSPENDED_RESUME_READY\~ (ERR_COMPONET_SPECIFIC + 0x06u)}}
\par
{\bkmkstart AAAAAAAAKI}
{\bkmkend AAAAAAAAKI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is suspended and ready to generate resume signaling \par
}}
{\xe \v ERR_USB_DEVICE_VBUS_OFF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_VBUS_OFF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_VBUS_OFF\~ (ERR_COMPONET_SPECIFIC + 0x02u)}}
\par
{\bkmkstart AAAAAAAAKJ}
{\bkmkend AAAAAAAAKJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No VBUS is detected \par
}}
{\xe \v ERR_USB_DEVICE_VBUS_ON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_DEVICE_VBUS_ON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_DEVICE_VBUS_ON\~ (ERR_COMPONET_SPECIFIC + 0x03u)}}
\par
{\bkmkstart AAAAAAAAKK}
{\bkmkend AAAAAAAAKK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS is detected \par
}}
{\xe \v ERR_USB_HOST_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_DISABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_DISABLED\~ (ERR_COMPONET_SPECIFIC + 0x00u)}}
\par
{\bkmkstart AAAAAAAAKL}
{\bkmkend AAAAAAAAKL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Host mode is disabled (by the user or by the clock configuration) \par
}}
{\xe \v ERR_USB_HOST_DISABLED_BY_OTG\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_DISABLED_BY_OTG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_DISABLED_BY_OTG\~ (ERR_COMPONET_SPECIFIC + 0x01u)}}
\par
{\bkmkstart AAAAAAAAKM}
{\bkmkend AAAAAAAAKM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Host mode is disabled by the OTG driver \par
}}
{\xe \v ERR_USB_HOST_PORT_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_DISABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_DISABLED\~ (ERR_COMPONET_SPECIFIC + 0x04u)}}
\par
{\bkmkstart AAAAAAAAKN}
{\bkmkend AAAAAAAAKN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is connected to the port \par
}}
{\xe \v ERR_USB_HOST_PORT_DISCONNECTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_DISCONNECTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_DISCONNECTED\~ (ERR_COMPONET_SPECIFIC + 0x03u)}}
\par
{\bkmkstart AAAAAAAAKO}
{\bkmkend AAAAAAAAKO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port is power on \par
}}
{\xe \v ERR_USB_HOST_PORT_ENABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_ENABLED\~ (ERR_COMPONET_SPECIFIC + 0x07u)}}
\par
{\bkmkstart AAAAAAAAKP}
{\bkmkend AAAAAAAAKP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PortDevice is connected, reset and ready to use \par
}}
{\xe \v ERR_USB_HOST_PORT_POWERED_OFF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_POWERED_OFF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_POWERED_OFF\~ (ERR_COMPONET_SPECIFIC + 0x02u)}}
\par
{\bkmkstart AAAAAAAAKQ}
{\bkmkend AAAAAAAAKQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port is power off \par
}}
{\xe \v ERR_USB_HOST_PORT_RESET_RECOVERING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_RESET_RECOVERING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_RESET_RECOVERING\~ (ERR_COMPONET_SPECIFIC + 0x06u)}}
\par
{\bkmkstart AAAAAAAAKR}
{\bkmkend AAAAAAAAKR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port waits 10ms for reset recovery \par
}}
{\xe \v ERR_USB_HOST_PORT_RESETING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_RESETING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_RESETING\~ (ERR_COMPONET_SPECIFIC + 0x05u)}}
\par
{\bkmkstart AAAAAAAAKS}
{\bkmkend AAAAAAAAKS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port generates reset signaling \par
}}
{\xe \v ERR_USB_HOST_PORT_RESUME_READY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_RESUME_READY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_RESUME_READY\~ (ERR_COMPONET_SPECIFIC + 0x09u)}}
\par
{\bkmkstart AAAAAAAAKT}
{\bkmkend AAAAAAAAKT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port can generate resume signaling \par
}}
{\xe \v ERR_USB_HOST_PORT_RESUME_RECOVERING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_RESUME_RECOVERING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_RESUME_RECOVERING\~ (ERR_COMPONET_SPECIFIC + 0x0Bu)}}
\par
{\bkmkstart AAAAAAAAKU}
{\bkmkend AAAAAAAAKU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port generates resume signaling \par
}}
{\xe \v ERR_USB_HOST_PORT_RESUMING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_RESUMING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_RESUMING\~ (ERR_COMPONET_SPECIFIC + 0x0Au)}}
\par
{\bkmkstart AAAAAAAAKV}
{\bkmkend AAAAAAAAKV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port generates resume signaling \par
}}
{\xe \v ERR_USB_HOST_PORT_SUSPENDED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_HOST_PORT_SUSPENDED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_HOST_PORT_SUSPENDED\~ (ERR_COMPONET_SPECIFIC + 0x08u)}}
\par
{\bkmkstart AAAAAAAAKW}
{\bkmkend AAAAAAAAKW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port is suspended \par
}}
{\xe \v ERR_USB_OTG_A_HOST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_HOST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_HOST\~ (ERR_COMPONET_SPECIFIC + 0x10u)}}
\par
{\bkmkstart AAAAAAAAKX}
{\bkmkend AAAAAAAAKX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_HOST state \par
}}
{\xe \v ERR_USB_OTG_A_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_IDLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_IDLE\~ (ERR_COMPONET_SPECIFIC + 0x02u)}}
\par
{\bkmkstart AAAAAAAAKY}
{\bkmkend AAAAAAAAKY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_IDLE state \par
}}
{\xe \v ERR_USB_OTG_A_PERIPHERAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_PERIPHERAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_PERIPHERAL\~ (ERR_COMPONET_SPECIFIC + 0x11u)}}
\par
{\bkmkstart AAAAAAAAKZ}
{\bkmkend AAAAAAAAKZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_PERIPHERAL state \par
}}
{\xe \v ERR_USB_OTG_A_SUSPEND\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_SUSPEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_SUSPEND\~ (ERR_COMPONET_SPECIFIC + 0x0Au)}}
\par
{\bkmkstart AAAAAAAALA}
{\bkmkend AAAAAAAALA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_SUSPEND state \par
}}
{\xe \v ERR_USB_OTG_A_VBUS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_VBUS_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_VBUS_ERROR\~ (ERR_COMPONET_SPECIFIC + 0x09u)}}
\par
{\bkmkstart AAAAAAAALB}
{\bkmkend AAAAAAAALB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_VBUS_ERROR state \par
}}
{\xe \v ERR_USB_OTG_A_WAIT_BCON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_WAIT_BCON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_WAIT_BCON\~ (ERR_COMPONET_SPECIFIC + 0x07u)}}
\par
{\bkmkstart AAAAAAAALC}
{\bkmkend AAAAAAAALC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_WAIT_BCON state \par
}}
{\xe \v ERR_USB_OTG_A_WAIT_VFALL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_WAIT_VFALL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_WAIT_VFALL\~ (ERR_COMPONET_SPECIFIC + 0x05u)}}
\par
{\bkmkstart AAAAAAAALD}
{\bkmkend AAAAAAAALD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_WAIT_VFALL state \par
}}
{\xe \v ERR_USB_OTG_A_WAIT_VRISE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_A_WAIT_VRISE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_A_WAIT_VRISE\~ (ERR_COMPONET_SPECIFIC + 0x03u)}}
\par
{\bkmkstart AAAAAAAALE}
{\bkmkend AAAAAAAALE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in WAIT_VRISE state \par
}}
{\xe \v ERR_USB_OTG_B_HOST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_B_HOST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_B_HOST\~ (ERR_COMPONET_SPECIFIC + 0x12u)}}
\par
{\bkmkstart AAAAAAAALF}
{\bkmkend AAAAAAAALF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_HOST state \par
}}
{\xe \v ERR_USB_OTG_B_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_B_IDLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_B_IDLE\~ (ERR_COMPONET_SPECIFIC + 0x0Cu)}}
\par
{\bkmkstart AAAAAAAALG}
{\bkmkend AAAAAAAALG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_IDLE state \par
}}
{\xe \v ERR_USB_OTG_B_PERIPHERAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_B_PERIPHERAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_B_PERIPHERAL\~ (ERR_COMPONET_SPECIFIC + 0x13u)}}
\par
{\bkmkstart AAAAAAAALH}
{\bkmkend AAAAAAAALH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_PERIPHERAL state \par
}}
{\xe \v ERR_USB_OTG_B_SRP_INIT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_B_SRP_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_B_SRP_INIT\~ (ERR_COMPONET_SPECIFIC + 0x0Eu)}}
\par
{\bkmkstart AAAAAAAALI}
{\bkmkend AAAAAAAALI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_SRP_INIT state \par
}}
{\xe \v ERR_USB_OTG_B_WAIT_ACON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_B_WAIT_ACON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_B_WAIT_ACON\~ (ERR_COMPONET_SPECIFIC + 0x0Fu)}}
\par
{\bkmkstart AAAAAAAALJ}
{\bkmkend AAAAAAAALJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_WAIT_ACON state \par
}}
{\xe \v ERR_USB_OTG_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_DISABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_DISABLED\~ (ERR_COMPONET_SPECIFIC + 0x00u)}}
\par
{\bkmkstart AAAAAAAALK}
{\bkmkend AAAAAAAALK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is DISABLED state \par
}}
{\xe \v ERR_USB_OTG_ENABLED_PENDING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ERR_USB_OTG_ENABLED_PENDING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ERR_USB_OTG_ENABLED_PENDING\~ (ERR_COMPONET_SPECIFIC + 0x01u)}}
\par
{\bkmkstart AAAAAAAALL}
{\bkmkend AAAAAAAALL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in ENABLED_PENDING state \par
}}
{\xe \v ExitCritical\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:ExitCritical}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ExitCritical()}}
\par
{\bkmkstart AAAAAAAALM}
{\bkmkend AAAAAAAALM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid do \{\\\par
   if (--SR_lock == 0u) \{ \\\par
  /*lint -save  -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\\\par
     __asm (                 \\\par
       "ldrb r0, %[input]\\n\\t"\\\par
       "msr FAULTMASK,r0;\\n\\t" \\\par
       ::[input] "m" (SR_reg)  \\\par
       : "r0");                \\\par
  /*lint -restore Enable MISRA rule (2.1,1.1) checking. */\\\par
   \}\\\par
 \} while(0)\par
}
}
{\xe \v LDD_ADC_CHANNEL_0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_0_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAAALN}
{\bkmkend AAAAAAAALN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 0 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_10_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_10_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_10_PIN\~ 0x0400u}}
\par
{\bkmkstart AAAAAAAALO}
{\bkmkend AAAAAAAALO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 10 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_11_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_11_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_11_PIN\~ 0x0800u}}
\par
{\bkmkstart AAAAAAAALP}
{\bkmkend AAAAAAAALP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 11 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_12_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_12_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_12_PIN\~ 0x1000u}}
\par
{\bkmkstart AAAAAAAALQ}
{\bkmkend AAAAAAAALQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 12 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_13_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_13_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_13_PIN\~ 0x2000u}}
\par
{\bkmkstart AAAAAAAALR}
{\bkmkend AAAAAAAALR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 13 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_14_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_14_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_14_PIN\~ 0x4000u}}
\par
{\bkmkstart AAAAAAAALS}
{\bkmkend AAAAAAAALS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 14 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_15_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_15_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_15_PIN\~ 0x8000u}}
\par
{\bkmkstart AAAAAAAALT}
{\bkmkend AAAAAAAALT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 15 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_16_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_16_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_16_PIN\~ 0x00010000u}}
\par
{\bkmkstart AAAAAAAALU}
{\bkmkend AAAAAAAALU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 16 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_17_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_17_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_17_PIN\~ 0x00020000u}}
\par
{\bkmkstart AAAAAAAALV}
{\bkmkend AAAAAAAALV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 17 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_18_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_18_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_18_PIN\~ 0x00040000u}}
\par
{\bkmkstart AAAAAAAALW}
{\bkmkend AAAAAAAALW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 18 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_19_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_19_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_19_PIN\~ 0x00080000u}}
\par
{\bkmkstart AAAAAAAALX}
{\bkmkend AAAAAAAALX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 19 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_1_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAAALY}
{\bkmkend AAAAAAAALY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 1 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_20_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_20_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_20_PIN\~ 0x00100000u}}
\par
{\bkmkstart AAAAAAAALZ}
{\bkmkend AAAAAAAALZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 20 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_21_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_21_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_21_PIN\~ 0x00200000u}}
\par
{\bkmkstart AAAAAAAAMA}
{\bkmkend AAAAAAAAMA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 21 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_22_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_22_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_22_PIN\~ 0x00400000u}}
\par
{\bkmkstart AAAAAAAAMB}
{\bkmkend AAAAAAAAMB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 22 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_23_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_23_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_23_PIN\~ 0x00800000u}}
\par
{\bkmkstart AAAAAAAAMC}
{\bkmkend AAAAAAAAMC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 23 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_24_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_24_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_24_PIN\~ 0x01000000u}}
\par
{\bkmkstart AAAAAAAAMD}
{\bkmkend AAAAAAAAMD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 24 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_25_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_25_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_25_PIN\~ 0x02000000u}}
\par
{\bkmkstart AAAAAAAAME}
{\bkmkend AAAAAAAAME}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 25 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_26_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_26_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_26_PIN\~ 0x04000000u}}
\par
{\bkmkstart AAAAAAAAMF}
{\bkmkend AAAAAAAAMF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 26 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_27_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_27_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_27_PIN\~ 0x08000000u}}
\par
{\bkmkstart AAAAAAAAMG}
{\bkmkend AAAAAAAAMG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 27 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_28_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_28_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_28_PIN\~ 0x10000000u}}
\par
{\bkmkstart AAAAAAAAMH}
{\bkmkend AAAAAAAAMH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 28 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_29_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_29_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_29_PIN\~ 0x20000000u}}
\par
{\bkmkstart AAAAAAAAMI}
{\bkmkend AAAAAAAAMI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 29 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_2_PIN\~ 0x04u}}
\par
{\bkmkstart AAAAAAAAMJ}
{\bkmkend AAAAAAAAMJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 2 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_30_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_30_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_30_PIN\~ 0x40000000u}}
\par
{\bkmkstart AAAAAAAAMK}
{\bkmkend AAAAAAAAMK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 30 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_31_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_31_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_31_PIN\~ 0x80000000u}}
\par
{\bkmkstart AAAAAAAAML}
{\bkmkend AAAAAAAAML}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 31 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_32_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_32_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_32_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAMM}
{\bkmkend AAAAAAAAMM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 32 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_33_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_33_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_33_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAMN}
{\bkmkend AAAAAAAAMN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 33 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_34_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_34_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_34_PIN\~ 0x04u}}
\par
{\bkmkstart AAAAAAAAMO}
{\bkmkend AAAAAAAAMO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 34 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_35_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_35_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_35_PIN\~ 0x08u}}
\par
{\bkmkstart AAAAAAAAMP}
{\bkmkend AAAAAAAAMP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 35 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_36_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_36_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_36_PIN\~ 0x10u}}
\par
{\bkmkstart AAAAAAAAMQ}
{\bkmkend AAAAAAAAMQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 36 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_37_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_37_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_37_PIN\~ 0x20u}}
\par
{\bkmkstart AAAAAAAAMR}
{\bkmkend AAAAAAAAMR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 37 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_38_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_38_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_38_PIN\~ 0x40u}}
\par
{\bkmkstart AAAAAAAAMS}
{\bkmkend AAAAAAAAMS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 38 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_39_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_39_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_39_PIN\~ 0x80u}}
\par
{\bkmkstart AAAAAAAAMT}
{\bkmkend AAAAAAAAMT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 39 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_3_PIN\~ 0x08u}}
\par
{\bkmkstart AAAAAAAAMU}
{\bkmkend AAAAAAAAMU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 3 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_40_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_40_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_40_PIN\~ 0x0100u}}
\par
{\bkmkstart AAAAAAAAMV}
{\bkmkend AAAAAAAAMV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 40 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_41_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_41_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_41_PIN\~ 0x0200u}}
\par
{\bkmkstart AAAAAAAAMW}
{\bkmkend AAAAAAAAMW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 41 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_42_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_42_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_42_PIN\~ 0x0400u}}
\par
{\bkmkstart AAAAAAAAMX}
{\bkmkend AAAAAAAAMX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 42 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_43_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_43_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_43_PIN\~ 0x0800u}}
\par
{\bkmkstart AAAAAAAAMY}
{\bkmkend AAAAAAAAMY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 43 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_44_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_44_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_44_PIN\~ 0x1000u}}
\par
{\bkmkstart AAAAAAAAMZ}
{\bkmkend AAAAAAAAMZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 44 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_45_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_45_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_45_PIN\~ 0x2000u}}
\par
{\bkmkstart AAAAAAAANA}
{\bkmkend AAAAAAAANA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 45 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_46_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_46_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_46_PIN\~ 0x4000u}}
\par
{\bkmkstart AAAAAAAANB}
{\bkmkend AAAAAAAANB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 46 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_47_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_47_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_47_PIN\~ 0x8000u}}
\par
{\bkmkstart AAAAAAAANC}
{\bkmkend AAAAAAAANC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 47 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_48_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_48_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_48_PIN\~ 0x00010000u}}
\par
{\bkmkstart AAAAAAAAND}
{\bkmkend AAAAAAAAND}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 48 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_49_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_49_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_49_PIN\~ 0x00020000u}}
\par
{\bkmkstart AAAAAAAANE}
{\bkmkend AAAAAAAANE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 49 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_4_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_4_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_4_PIN\~ 0x10u}}
\par
{\bkmkstart AAAAAAAANF}
{\bkmkend AAAAAAAANF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 4 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_50_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_50_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_50_PIN\~ 0x00040000u}}
\par
{\bkmkstart AAAAAAAANG}
{\bkmkend AAAAAAAANG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 50 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_51_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_51_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_51_PIN\~ 0x00080000u}}
\par
{\bkmkstart AAAAAAAANH}
{\bkmkend AAAAAAAANH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 51 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_52_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_52_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_52_PIN\~ 0x00100000u}}
\par
{\bkmkstart AAAAAAAANI}
{\bkmkend AAAAAAAANI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 52 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_53_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_53_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_53_PIN\~ 0x00200000u}}
\par
{\bkmkstart AAAAAAAANJ}
{\bkmkend AAAAAAAANJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 53 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_54_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_54_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_54_PIN\~ 0x00400000u}}
\par
{\bkmkstart AAAAAAAANK}
{\bkmkend AAAAAAAANK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 54 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_55_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_55_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_55_PIN\~ 0x00800000u}}
\par
{\bkmkstart AAAAAAAANL}
{\bkmkend AAAAAAAANL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 55 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_56_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_56_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_56_PIN\~ 0x01000000u}}
\par
{\bkmkstart AAAAAAAANM}
{\bkmkend AAAAAAAANM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 56 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_57_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_57_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_57_PIN\~ 0x02000000u}}
\par
{\bkmkstart AAAAAAAANN}
{\bkmkend AAAAAAAANN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 57 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_58_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_58_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_58_PIN\~ 0x04000000u}}
\par
{\bkmkstart AAAAAAAANO}
{\bkmkend AAAAAAAANO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 58 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_59_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_59_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_59_PIN\~ 0x08000000u}}
\par
{\bkmkstart AAAAAAAANP}
{\bkmkend AAAAAAAANP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 59 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_5_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_5_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_5_PIN\~ 0x20u}}
\par
{\bkmkstart AAAAAAAANQ}
{\bkmkend AAAAAAAANQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 5 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_60_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_60_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_60_PIN\~ 0x10000000u}}
\par
{\bkmkstart AAAAAAAANR}
{\bkmkend AAAAAAAANR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 60 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_61_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_61_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_61_PIN\~ 0x20000000u}}
\par
{\bkmkstart AAAAAAAANS}
{\bkmkend AAAAAAAANS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 61 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_62_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_62_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_62_PIN\~ 0x40000000u}}
\par
{\bkmkstart AAAAAAAANT}
{\bkmkend AAAAAAAANT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 62 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_63_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_63_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_63_PIN\~ 0x80000000u}}
\par
{\bkmkstart AAAAAAAANU}
{\bkmkend AAAAAAAANU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 63 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_6_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_6_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_6_PIN\~ 0x40u}}
\par
{\bkmkstart AAAAAAAANV}
{\bkmkend AAAAAAAANV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 6 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_7_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_7_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_7_PIN\~ 0x80u}}
\par
{\bkmkstart AAAAAAAANW}
{\bkmkend AAAAAAAANW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 7 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_8_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_8_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_8_PIN\~ 0x0100u}}
\par
{\bkmkstart AAAAAAAANX}
{\bkmkend AAAAAAAANX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 8 pin mask \par
}}
{\xe \v LDD_ADC_CHANNEL_9_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_CHANNEL_9_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_CHANNEL_9_PIN\~ 0x0200u}}
\par
{\bkmkstart AAAAAAAANY}
{\bkmkend AAAAAAAANY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel 9 pin mask \par
}}
{\xe \v LDD_ADC_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_DMA_ERROR\~ 0x01u}}
\par
{\bkmkstart AAAAAAAANZ}
{\bkmkend AAAAAAAANZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA error mask \par
}}
{\xe \v LDD_ADC_HIGH_VOLT_REF_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_HIGH_VOLT_REF_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_HIGH_VOLT_REF_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAOA}
{\bkmkend AAAAAAAAOA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
High voltage reference pin mask \par
}}
{\xe \v LDD_ADC_LOW_VOLT_REF_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_LOW_VOLT_REF_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_LOW_VOLT_REF_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAOB}
{\bkmkend AAAAAAAAOB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low voltage reference pin mask \par
}}
{\xe \v LDD_ADC_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_ON_ERROR\~ 0x80u}}
\par
{\bkmkstart AAAAAAAAOC}
{\bkmkend AAAAAAAAOC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_ADC_ON_MEASUREMENT_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_ON_MEASUREMENT_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_ON_MEASUREMENT_COMPLETE\~ 0x40u}}
\par
{\bkmkstart AAAAAAAAOD}
{\bkmkend AAAAAAAAOD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnMeasurementComplete event mask \par
}}
{\xe \v LDD_ADC_TRIGGER_0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_TRIGGER_0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_TRIGGER_0_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAOE}
{\bkmkend AAAAAAAAOE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Trigger 0 pin mask \par
}}
{\xe \v LDD_ADC_TRIGGER_1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_TRIGGER_1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ADC_TRIGGER_1_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAOF}
{\bkmkend AAAAAAAAOF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Trigger 1 pin mask \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_0_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_0_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_0_MASK\~ 0x0100U}}
\par
{\bkmkstart AAAAAAAAOG}
{\bkmkend AAAAAAAAOG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 0 \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_1_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_1_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_1_MASK\~ 0x0200U}}
\par
{\bkmkstart AAAAAAAAOH}
{\bkmkend AAAAAAAAOH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 1 \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_2_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_2_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_2_MASK\~ 0x0400U}}
\par
{\bkmkstart AAAAAAAAOI}
{\bkmkend AAAAAAAAOI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 2 \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_3_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_3_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_3_MASK\~ 0x0800U}}
\par
{\bkmkstart AAAAAAAAOJ}
{\bkmkend AAAAAAAAOJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 3 \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_4_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_4_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_4_MASK\~ 0x1000U}}
\par
{\bkmkstart AAAAAAAAOK}
{\bkmkend AAAAAAAAOK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 4 \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_5_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_5_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_5_MASK\~ 0x2000U}}
\par
{\bkmkstart AAAAAAAAOL}
{\bkmkend AAAAAAAAOL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 5 \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_6_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_6_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_6_MASK\~ 0x4000U}}
\par
{\bkmkstart AAAAAAAAOM}
{\bkmkend AAAAAAAAOM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 6 \par
}}
{\xe \v LDD_ANALOGCOMP_NEGATIVE_INPUT_7_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NEGATIVE_INPUT_7_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_NEGATIVE_INPUT_7_MASK\~ 0x8000U}}
\par
{\bkmkstart AAAAAAAAON}
{\bkmkend AAAAAAAAON}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for negative input pin 7 \par
}}
{\xe \v LDD_ANALOGCOMP_ON_COMPARE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_ON_COMPARE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_ON_COMPARE\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAOO}
{\bkmkend AAAAAAAAOO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnCompare event mask \par
}}
{\xe \v LDD_ANALOGCOMP_OUTPUT_PIN_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_OUTPUT_PIN_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_OUTPUT_PIN_MASK\~ 0x00010000U}}
\par
{\bkmkstart AAAAAAAAOP}
{\bkmkend AAAAAAAAOP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for output pin \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_0_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_0_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_0_MASK\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAOQ}
{\bkmkend AAAAAAAAOQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 0 \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_1_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_1_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_1_MASK\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAOR}
{\bkmkend AAAAAAAAOR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 1 \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_2_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_2_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_2_MASK\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAOS}
{\bkmkend AAAAAAAAOS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 2 \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_3_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_3_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_3_MASK\~ 0x08U}}
\par
{\bkmkstart AAAAAAAAOT}
{\bkmkend AAAAAAAAOT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 3 \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_4_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_4_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_4_MASK\~ 0x10U}}
\par
{\bkmkstart AAAAAAAAOU}
{\bkmkend AAAAAAAAOU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 4 \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_5_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_5_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_5_MASK\~ 0x20U}}
\par
{\bkmkstart AAAAAAAAOV}
{\bkmkend AAAAAAAAOV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 5 \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_6_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_6_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_6_MASK\~ 0x40U}}
\par
{\bkmkstart AAAAAAAAOW}
{\bkmkend AAAAAAAAOW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 6 \par
}}
{\xe \v LDD_ANALOGCOMP_POSITIVE_INPUT_7_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_POSITIVE_INPUT_7_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ANALOGCOMP_POSITIVE_INPUT_7_MASK\~ 0x80U}}
\par
{\bkmkstart AAAAAAAAOX}
{\bkmkend AAAAAAAAOX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mask for positive input pin 7 \par
}}
{\xe \v LDD_BITSIO_PIN_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_0\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAOY}
{\bkmkend AAAAAAAAOY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 0 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_1\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAOZ}
{\bkmkend AAAAAAAAOZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 1 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_10\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_10\~ 0x0400U}}
\par
{\bkmkstart AAAAAAAAPA}
{\bkmkend AAAAAAAAPA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 10 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_11\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_11\~ 0x0800U}}
\par
{\bkmkstart AAAAAAAAPB}
{\bkmkend AAAAAAAAPB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 11 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_12\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_12\~ 0x1000U}}
\par
{\bkmkstart AAAAAAAAPC}
{\bkmkend AAAAAAAAPC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 12 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_13\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_13\~ 0x2000U}}
\par
{\bkmkstart AAAAAAAAPD}
{\bkmkend AAAAAAAAPD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 13 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_14\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_14\~ 0x4000U}}
\par
{\bkmkstart AAAAAAAAPE}
{\bkmkend AAAAAAAAPE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 14 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_15\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_15\~ 0x8000U}}
\par
{\bkmkstart AAAAAAAAPF}
{\bkmkend AAAAAAAAPF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 15 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_16\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_16\~ 0x00010000U}}
\par
{\bkmkstart AAAAAAAAPG}
{\bkmkend AAAAAAAAPG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 16 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_17\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_17\~ 0x00020000U}}
\par
{\bkmkstart AAAAAAAAPH}
{\bkmkend AAAAAAAAPH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 17 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_18\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_18\~ 0x00040000U}}
\par
{\bkmkstart AAAAAAAAPI}
{\bkmkend AAAAAAAAPI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 18 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_19\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_19\~ 0x00080000U}}
\par
{\bkmkstart AAAAAAAAPJ}
{\bkmkend AAAAAAAAPJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 19 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_2\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAPK}
{\bkmkend AAAAAAAAPK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 2 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_20\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_20\~ 0x00100000U}}
\par
{\bkmkstart AAAAAAAAPL}
{\bkmkend AAAAAAAAPL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 20 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_21\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_21\~ 0x00200000U}}
\par
{\bkmkstart AAAAAAAAPM}
{\bkmkend AAAAAAAAPM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 21 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_22\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_22\~ 0x00400000U}}
\par
{\bkmkstart AAAAAAAAPN}
{\bkmkend AAAAAAAAPN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 22 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_23\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_23\~ 0x00800000U}}
\par
{\bkmkstart AAAAAAAAPO}
{\bkmkend AAAAAAAAPO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 23 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_24\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_24\~ 0x01000000U}}
\par
{\bkmkstart AAAAAAAAPP}
{\bkmkend AAAAAAAAPP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 24 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_25\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_25\~ 0x02000000U}}
\par
{\bkmkstart AAAAAAAAPQ}
{\bkmkend AAAAAAAAPQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 25 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_26\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_26\~ 0x04000000U}}
\par
{\bkmkstart AAAAAAAAPR}
{\bkmkend AAAAAAAAPR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 26 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_27\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_27\~ 0x08000000U}}
\par
{\bkmkstart AAAAAAAAPS}
{\bkmkend AAAAAAAAPS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 27 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_28\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_28\~ 0x10000000U}}
\par
{\bkmkstart AAAAAAAAPT}
{\bkmkend AAAAAAAAPT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 28 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_29\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_29\~ 0x20000000U}}
\par
{\bkmkstart AAAAAAAAPU}
{\bkmkend AAAAAAAAPU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 29 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_3\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_3\~ 0x08U}}
\par
{\bkmkstart AAAAAAAAPV}
{\bkmkend AAAAAAAAPV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 3 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_30\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_30\~ 0x40000000U}}
\par
{\bkmkstart AAAAAAAAPW}
{\bkmkend AAAAAAAAPW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 30 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_31\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_31\~ 0x80000000U}}
\par
{\bkmkstart AAAAAAAAPX}
{\bkmkend AAAAAAAAPX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 31 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_4\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_4\~ 0x10U}}
\par
{\bkmkstart AAAAAAAAPY}
{\bkmkend AAAAAAAAPY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 4 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_5\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_5\~ 0x20U}}
\par
{\bkmkstart AAAAAAAAPZ}
{\bkmkend AAAAAAAAPZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 5 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_6\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_6\~ 0x40U}}
\par
{\bkmkstart AAAAAAAAQA}
{\bkmkend AAAAAAAAQA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 6 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_7\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_7\~ 0x80U}}
\par
{\bkmkstart AAAAAAAAQB}
{\bkmkend AAAAAAAAQB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 7 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_8\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_8}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_8\~ 0x0100U}}
\par
{\bkmkstart AAAAAAAAQC}
{\bkmkend AAAAAAAAQC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 8 inside pin list of component \par
}}
{\xe \v LDD_BITSIO_PIN_9\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_BITSIO_PIN_9}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_BITSIO_PIN_9\~ 0x0200U}}
\par
{\bkmkstart AAAAAAAAQD}
{\bkmkend AAAAAAAAQD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 9 inside pin list of component \par
}}
{\xe \v LDD_CAN_ACK_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ACK_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ACK_ERROR\~ 0x2000UL}}
\par
{\bkmkstart AAAAAAAAQE}
{\bkmkend AAAAAAAAQE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Acknowledge error detect error mask \par
}}
{\xe \v LDD_CAN_BIT0_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_BIT0_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_BIT0_ERROR\~ 0x4000UL}}
\par
{\bkmkstart AAAAAAAAQF}
{\bkmkend AAAAAAAAQF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit0 error detect error mask \par
}}
{\xe \v LDD_CAN_BIT1_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_BIT1_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_BIT1_ERROR\~ 0x8000UL}}
\par
{\bkmkstart AAAAAAAAQG}
{\bkmkend AAAAAAAAQG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit1 error detect error mask \par
}}
{\xe \v LDD_CAN_CRC_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_CRC_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_CRC_ERROR\~ 0x1000UL}}
\par
{\bkmkstart AAAAAAAAQH}
{\bkmkend AAAAAAAAQH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Cyclic redundancy check error detect error mask \par
}}
{\xe \v LDD_CAN_FORM_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_FORM_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_FORM_ERROR\~ 0x0800UL}}
\par
{\bkmkstart AAAAAAAAQI}
{\bkmkend AAAAAAAAQI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Message form error detect error mask \par
}}
{\xe \v LDD_CAN_MESSAGE_ID_EXT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_MESSAGE_ID_EXT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_MESSAGE_ID_EXT\~ 0x80000000UL}}
\par
{\bkmkstart AAAAAAAAQJ}
{\bkmkend AAAAAAAAQJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Value specifying extended Mask, ID \par
}}
{\xe \v LDD_CAN_ON_BUSOFF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ON_BUSOFF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ON_BUSOFF\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAQK}
{\bkmkend AAAAAAAAQK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBusOff event mask \par
}}
{\xe \v LDD_CAN_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ON_ERROR\~ 0x20U}}
\par
{\bkmkstart AAAAAAAAQL}
{\bkmkend AAAAAAAAQL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_CAN_ON_FREE_TXBUFFER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ON_FREE_TXBUFFER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ON_FREE_TXBUFFER\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAQM}
{\bkmkend AAAAAAAAQM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFreeTxBuffer event mask \par
}}
{\xe \v LDD_CAN_ON_FULL_RXBUFFER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ON_FULL_RXBUFFER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ON_FULL_RXBUFFER\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAQN}
{\bkmkend AAAAAAAAQN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFullRxBuffer event mask \par
}}
{\xe \v LDD_CAN_ON_RXWARNING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ON_RXWARNING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ON_RXWARNING\~ 0x10U}}
\par
{\bkmkstart AAAAAAAAQO}
{\bkmkend AAAAAAAAQO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnReceiverWarning event mask \par
}}
{\xe \v LDD_CAN_ON_TXWARNING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ON_TXWARNING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ON_TXWARNING\~ 0x08U}}
\par
{\bkmkstart AAAAAAAAQP}
{\bkmkend AAAAAAAAQP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTransmitterWarning event mask \par
}}
{\xe \v LDD_CAN_ON_WAKEUP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_ON_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_ON_WAKEUP\~ 0x40U}}
\par
{\bkmkstart AAAAAAAAQQ}
{\bkmkend AAAAAAAAQQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnWakeUp event mask \par
}}
{\xe \v LDD_CAN_RX_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_RX_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_RX_PIN\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAQR}
{\bkmkend AAAAAAAAQR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Rx pin mask \par
}}
{\xe \v LDD_CAN_STUFFING_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_STUFFING_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_STUFFING_ERROR\~ 0x0400UL}}
\par
{\bkmkstart AAAAAAAAQS}
{\bkmkend AAAAAAAAQS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit stuff error detect error mask \par
}}
{\xe \v LDD_CAN_TX_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TX_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAN_TX_PIN\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAQT}
{\bkmkend AAAAAAAAQT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Tx pin mask \par
}}
{\xe \v LDD_CAPTURE_ON_CAPTURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAPTURE_ON_CAPTURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAPTURE_ON_CAPTURE\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAQU}
{\bkmkend AAAAAAAAQU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnCapture event mask value \par
}}
{\xe \v LDD_CAPTURE_ON_OVERRUN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAPTURE_ON_OVERRUN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CAPTURE_ON_OVERRUN\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAQV}
{\bkmkend AAAAAAAAQV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnOverrun event mask value \par
}}
{\xe \v LDD_CMT_ON_END\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CMT_ON_END}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CMT_ON_END\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAQW}
{\bkmkend AAAAAAAAQW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnEnd event mask value \par
}}
{\xe \v LDD_CRC_16_POLY_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_16_POLY_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_16_POLY_LOW\~ 0x8005U}}
\par
{\bkmkstart AAAAAAAAQX}
{\bkmkend AAAAAAAAQX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC 16bit poly low \par
}}
{\xe \v LDD_CRC_16_SEED_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_16_SEED_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_16_SEED_LOW\~ 0x00U}}
\par
{\bkmkstart AAAAAAAAQY}
{\bkmkend AAAAAAAAQY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC 16bit seed low \par
}}
{\xe \v LDD_CRC_32_POLY_HIGH\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_32_POLY_HIGH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_32_POLY_HIGH\~ 0x04C1U}}
\par
{\bkmkstart AAAAAAAAQZ}
{\bkmkend AAAAAAAAQZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC 32bit poly high \par
}}
{\xe \v LDD_CRC_32_POLY_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_32_POLY_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_32_POLY_LOW\~ 0x1DB7U}}
\par
{\bkmkstart AAAAAAAARA}
{\bkmkend AAAAAAAARA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC 32bit poly low \par
}}
{\xe \v LDD_CRC_32_SEED_HIGH\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_32_SEED_HIGH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_32_SEED_HIGH\~ 0xFFFFU}}
\par
{\bkmkstart AAAAAAAARB}
{\bkmkend AAAAAAAARB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC 32bit seed high \par
}}
{\xe \v LDD_CRC_32_SEED_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_32_SEED_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_32_SEED_LOW\~ 0xFFFFU}}
\par
{\bkmkstart AAAAAAAARC}
{\bkmkend AAAAAAAARC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC 32bit seed low \par
}}
{\xe \v LDD_CRC_CCITT_POLY_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_CCITT_POLY_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_CCITT_POLY_LOW\~ 0x1021U}}
\par
{\bkmkstart AAAAAAAARD}
{\bkmkend AAAAAAAARD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC CCITT poly low \par
}}
{\xe \v LDD_CRC_CCITT_SEED_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_CCITT_SEED_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_CCITT_SEED_LOW\~ 0xFFFFU}}
\par
{\bkmkstart AAAAAAAARE}
{\bkmkend AAAAAAAARE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC CCITT seed low \par
}}
{\xe \v LDD_CRC_DNP_POLY_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_DNP_POLY_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_DNP_POLY_LOW\~ 0x3D65U}}
\par
{\bkmkstart AAAAAAAARF}
{\bkmkend AAAAAAAARF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC DNP poly low \par
}}
{\xe \v LDD_CRC_DNP_SEED_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_DNP_SEED_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_DNP_SEED_LOW\~ 0x00U}}
\par
{\bkmkstart AAAAAAAARG}
{\bkmkend AAAAAAAARG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC DNP seed low \par
}}
{\xe \v LDD_CRC_KERMIT_POLY_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_KERMIT_POLY_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_KERMIT_POLY_LOW\~ 0x1021U}}
\par
{\bkmkstart AAAAAAAARH}
{\bkmkend AAAAAAAARH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC KERMIT poly low \par
}}
{\xe \v LDD_CRC_KERMIT_SEED_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_KERMIT_SEED_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_KERMIT_SEED_LOW\~ 0x00U}}
\par
{\bkmkstart AAAAAAAARI}
{\bkmkend AAAAAAAARI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC KERMIT seed low \par
}}
{\xe \v LDD_CRC_MODBUS_16_POLY_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_MODBUS_16_POLY_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_MODBUS_16_POLY_LOW\~ 0x8005U}}
\par
{\bkmkstart AAAAAAAARJ}
{\bkmkend AAAAAAAARJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC MODBUS16 poly low \par
}}
{\xe \v LDD_CRC_MODBUS_16_SEED_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_MODBUS_16_SEED_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_CRC_MODBUS_16_SEED_LOW\~ 0xFFFFU}}
\par
{\bkmkstart AAAAAAAARK}
{\bkmkend AAAAAAAARK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC MODBUS16 seed low \par
}}
{\xe \v LDD_DAC_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DAC_DMA_ERROR\~ 0x01u}}
\par
{\bkmkstart AAAAAAAARL}
{\bkmkend AAAAAAAARL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA error mask \par
}}
{\xe \v LDD_DAC_ON_BUFFER_END\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_ON_BUFFER_END}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DAC_ON_BUFFER_END\~ 0x01U}}
\par
{\bkmkstart AAAAAAAARM}
{\bkmkend AAAAAAAARM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBufferEnd event mask \par
}}
{\xe \v LDD_DAC_ON_BUFFER_START\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_ON_BUFFER_START}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DAC_ON_BUFFER_START\~ 0x02U}}
\par
{\bkmkstart AAAAAAAARN}
{\bkmkend AAAAAAAARN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBufferStart event mask \par
}}
{\xe \v LDD_DAC_ON_BUFFER_WATERMARK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_ON_BUFFER_WATERMARK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DAC_ON_BUFFER_WATERMARK\~ 0x04U}}
\par
{\bkmkstart AAAAAAAARO}
{\bkmkend AAAAAAAARO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBufferWatermark event mask \par
}}
{\xe \v LDD_DAC_ON_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_ON_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DAC_ON_COMPLETE\~ {\b LDD_DMA_ON_COMPLETE}}}
\par
{\bkmkstart AAAAAAAARP}
{\bkmkend AAAAAAAARP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnComplete event mask \par
}}
{\xe \v LDD_DAC_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DAC_ON_ERROR\~ {\b LDD_DMA_ON_ERROR}}}
\par
{\bkmkstart AAAAAAAARQ}
{\bkmkend AAAAAAAARQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_DAC_OUTPUT_PIN_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_OUTPUT_PIN_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DAC_OUTPUT_PIN_0\~ 0x01u}}
\par
{\bkmkstart AAAAAAAARR}
{\bkmkend AAAAAAAARR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DAC output pin 0 mask \par
}}
{\xe \v LDD_DMA_ADDRESS_ADJUSTMENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_ADDRESS_ADJUSTMENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_ADDRESS_ADJUSTMENT\~ 0x01U}}
\par
{\bkmkstart AAAAAAAARS}
{\bkmkend AAAAAAAARS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address adjustment after transfer completed. \par
}}
{\xe \v LDD_DMA_CHANNEL_0_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_0_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_0_MASK\~ 0x01UL}}
\par
{\bkmkstart AAAAAAAART}
{\bkmkend AAAAAAAART}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 0 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_10_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_10_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_10_MASK\~ 0x0400UL}}
\par
{\bkmkstart AAAAAAAARU}
{\bkmkend AAAAAAAARU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 10 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_11_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_11_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_11_MASK\~ 0x0800UL}}
\par
{\bkmkstart AAAAAAAARV}
{\bkmkend AAAAAAAARV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 11 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_12_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_12_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_12_MASK\~ 0x1000UL}}
\par
{\bkmkstart AAAAAAAARW}
{\bkmkend AAAAAAAARW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 12 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_13_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_13_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_13_MASK\~ 0x2000UL}}
\par
{\bkmkstart AAAAAAAARX}
{\bkmkend AAAAAAAARX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 13 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_14_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_14_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_14_MASK\~ 0x4000UL}}
\par
{\bkmkstart AAAAAAAARY}
{\bkmkend AAAAAAAARY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 14 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_15_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_15_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_15_MASK\~ 0x8000UL}}
\par
{\bkmkstart AAAAAAAARZ}
{\bkmkend AAAAAAAARZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 15 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_16_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_16_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_16_MASK\~ 0x00010000UL}}
\par
{\bkmkstart AAAAAAAASA}
{\bkmkend AAAAAAAASA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 16 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_17_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_17_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_17_MASK\~ 0x00020000UL}}
\par
{\bkmkstart AAAAAAAASB}
{\bkmkend AAAAAAAASB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 17 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_18_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_18_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_18_MASK\~ 0x00040000UL}}
\par
{\bkmkstart AAAAAAAASC}
{\bkmkend AAAAAAAASC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 18 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_19_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_19_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_19_MASK\~ 0x00080000UL}}
\par
{\bkmkstart AAAAAAAASD}
{\bkmkend AAAAAAAASD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 19 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_1_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_1_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_1_MASK\~ 0x02UL}}
\par
{\bkmkstart AAAAAAAASE}
{\bkmkend AAAAAAAASE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 1 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_20_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_20_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_20_MASK\~ 0x00100000UL}}
\par
{\bkmkstart AAAAAAAASF}
{\bkmkend AAAAAAAASF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 21 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_21_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_21_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_21_MASK\~ 0x00200000UL}}
\par
{\bkmkstart AAAAAAAASG}
{\bkmkend AAAAAAAASG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 22 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_22_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_22_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_22_MASK\~ 0x00400000UL}}
\par
{\bkmkstart AAAAAAAASH}
{\bkmkend AAAAAAAASH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 23 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_23_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_23_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_23_MASK\~ 0x00800000UL}}
\par
{\bkmkstart AAAAAAAASI}
{\bkmkend AAAAAAAASI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 24 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_24_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_24_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_24_MASK\~ 0x01000000UL}}
\par
{\bkmkstart AAAAAAAASJ}
{\bkmkend AAAAAAAASJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 25 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_25_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_25_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_25_MASK\~ 0x02000000UL}}
\par
{\bkmkstart AAAAAAAASK}
{\bkmkend AAAAAAAASK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 26 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_26_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_26_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_26_MASK\~ 0x04000000UL}}
\par
{\bkmkstart AAAAAAAASL}
{\bkmkend AAAAAAAASL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 27 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_27_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_27_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_27_MASK\~ 0x08000000UL}}
\par
{\bkmkstart AAAAAAAASM}
{\bkmkend AAAAAAAASM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 28 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_28_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_28_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_28_MASK\~ 0x10000000UL}}
\par
{\bkmkstart AAAAAAAASN}
{\bkmkend AAAAAAAASN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 29 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_29_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_29_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_29_MASK\~ 0x20000000UL}}
\par
{\bkmkstart AAAAAAAASO}
{\bkmkend AAAAAAAASO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 30 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_2_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_2_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_2_MASK\~ 0x04UL}}
\par
{\bkmkstart AAAAAAAASP}
{\bkmkend AAAAAAAASP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 2 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_30_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_30_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_30_MASK\~ 0x40000000UL}}
\par
{\bkmkstart AAAAAAAASQ}
{\bkmkend AAAAAAAASQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 31 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_31_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_31_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_31_MASK\~ 0x80000000UL}}
\par
{\bkmkstart AAAAAAAASR}
{\bkmkend AAAAAAAASR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 32 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_3_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_3_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_3_MASK\~ 0x08UL}}
\par
{\bkmkstart AAAAAAAASS}
{\bkmkend AAAAAAAASS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 3 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_4_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_4_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_4_MASK\~ 0x10UL}}
\par
{\bkmkstart AAAAAAAAST}
{\bkmkend AAAAAAAAST}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 4 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_5_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_5_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_5_MASK\~ 0x20UL}}
\par
{\bkmkstart AAAAAAAASU}
{\bkmkend AAAAAAAASU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 5 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_6_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_6_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_6_MASK\~ 0x40UL}}
\par
{\bkmkstart AAAAAAAASV}
{\bkmkend AAAAAAAASV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 6 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_7_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_7_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_7_MASK\~ 0x80UL}}
\par
{\bkmkstart AAAAAAAASW}
{\bkmkend AAAAAAAASW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 7 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_8_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_8_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_8_MASK\~ 0x0100UL}}
\par
{\bkmkstart AAAAAAAASX}
{\bkmkend AAAAAAAASX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 8 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_9_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_9_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_9_MASK\~ 0x0200UL}}
\par
{\bkmkstart AAAAAAAASY}
{\bkmkend AAAAAAAASY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel 9 mask. \par
}}
{\xe \v LDD_DMA_CHANNEL_PRIORITY_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CHANNEL_PRIORITY_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_CHANNEL_PRIORITY_ERROR\~ 0x4000U}}
\par
{\bkmkstart AAAAAAAASZ}
{\bkmkend AAAAAAAASZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel priority error. \par
}}
{\xe \v LDD_DMA_COUNT_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_COUNT_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_COUNT_ERROR\~ 0x08U}}
\par
{\bkmkstart AAAAAAAATA}
{\bkmkend AAAAAAAATA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Byte count inconsistency with transfer sizes or transfer count error. \par
}}
{\xe \v LDD_DMA_DESTINATION_ADDRESS_ADJUSTMENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_DESTINATION_ADDRESS_ADJUSTMENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_DESTINATION_ADDRESS_ADJUSTMENT\~ 0x01U}}
\par
{\bkmkstart AAAAAAAATB}
{\bkmkend AAAAAAAATB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Destination address adjustment after request serviced. \par
}}
{\xe \v LDD_DMA_DESTINATION_ADDRESS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_DESTINATION_ADDRESS_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_DESTINATION_ADDRESS_ERROR\~ 0x20U}}
\par
{\bkmkstart AAAAAAAATC}
{\bkmkend AAAAAAAATC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address inconsistency with transfer size error. \par
}}
{\xe \v LDD_DMA_DESTINATION_BUS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_DESTINATION_BUS_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_DESTINATION_BUS_ERROR\~ 0x01U}}
\par
{\bkmkstart AAAAAAAATD}
{\bkmkend AAAAAAAATD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bus error on a destination write. \par
}}
{\xe \v LDD_DMA_DESTINATION_OFFSET_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_DESTINATION_OFFSET_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_DESTINATION_OFFSET_ERROR\~ 0x10U}}
\par
{\bkmkstart AAAAAAAATE}
{\bkmkend AAAAAAAATE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Offset inconsistency with transfer size error. \par
}}
{\xe \v LDD_DMA_NO_ACTION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_NO_ACTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_NO_ACTION\~ 0x00U}}
\par
{\bkmkstart AAAAAAAATF}
{\bkmkend AAAAAAAATF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No action performed after request serviced. \par
}}
{\xe \v LDD_DMA_ON_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_ON_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_ON_COMPLETE\~ 0x01U}}
\par
{\bkmkstart AAAAAAAATG}
{\bkmkend AAAAAAAATG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTransferComplete event mask. \par
}}
{\xe \v LDD_DMA_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_ON_ERROR\~ 0x02U}}
\par
{\bkmkstart AAAAAAAATH}
{\bkmkend AAAAAAAATH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask. \par
}}
{\xe \v LDD_DMA_SCATTER_GATHER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SCATTER_GATHER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_SCATTER_GATHER\~ 0x02U}}
\par
{\bkmkstart AAAAAAAATI}
{\bkmkend AAAAAAAATI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Scatter/gather performed after transfer completed. \par
}}
{\xe \v LDD_DMA_SCATTER_GATHER_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SCATTER_GATHER_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_SCATTER_GATHER_ERROR\~ 0x04U}}
\par
{\bkmkstart AAAAAAAATJ}
{\bkmkend AAAAAAAATJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Scatter/gather configuration error. \par
}}
{\xe \v LDD_DMA_SOURCE_ADDRESS_ADJUSTMENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SOURCE_ADDRESS_ADJUSTMENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_SOURCE_ADDRESS_ADJUSTMENT\~ 0x02U}}
\par
{\bkmkstart AAAAAAAATK}
{\bkmkend AAAAAAAATK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Source address adjustment after request serviced. \par
}}
{\xe \v LDD_DMA_SOURCE_ADDRESS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SOURCE_ADDRESS_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_SOURCE_ADDRESS_ERROR\~ 0x80U}}
\par
{\bkmkstart AAAAAAAATL}
{\bkmkend AAAAAAAATL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address inconsistency with transfer size error. \par
}}
{\xe \v LDD_DMA_SOURCE_BUS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SOURCE_BUS_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_SOURCE_BUS_ERROR\~ 0x02U}}
\par
{\bkmkstart AAAAAAAATM}
{\bkmkend AAAAAAAATM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bus error on a source read. \par
}}
{\xe \v LDD_DMA_SOURCE_OFFSET_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SOURCE_OFFSET_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_SOURCE_OFFSET_ERROR\~ 0x40U}}
\par
{\bkmkstart AAAAAAAATN}
{\bkmkend AAAAAAAATN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Offset inconsistency with transfer size error. \par
}}
{\xe \v LDD_DMA_UNKNOWN_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_UNKNOWN_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DMA_UNKNOWN_ERROR\~ 0x80000000U}}
\par
{\bkmkstart AAAAAAAATO}
{\bkmkend AAAAAAAATO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Unknown error. \par
}}
{\xe \v LDD_DRY_CLOCK_TAMPER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_CLOCK_TAMPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_CLOCK_TAMPER\~ 0x20U}}
\par
{\bkmkstart AAAAAAAATP}
{\bkmkend AAAAAAAATP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The 32.768 kHz clock source is outside the valid range. \par
}}
{\xe \v LDD_DRY_FLASH_SECURITY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_FLASH_SECURITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_FLASH_SECURITY\~ 0x0100U}}
\par
{\bkmkstart AAAAAAAATQ}
{\bkmkend AAAAAAAATQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The flash security is disabled. \par
}}
{\xe \v LDD_DRY_MONOTONIC_OVERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_MONOTONIC_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_MONOTONIC_OVERFLOW\~ 0x08U}}
\par
{\bkmkstart AAAAAAAATR}
{\bkmkend AAAAAAAATR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RTC monotonic overflow has occurred. \par
}}
{\xe \v LDD_DRY_ON_TAMPER_DETECTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_ON_TAMPER_DETECTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_ON_TAMPER_DETECTED\~ 0x01U}}
\par
{\bkmkstart AAAAAAAATS}
{\bkmkend AAAAAAAATS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTamperDetected event mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_0\~ 0x01U}}
\par
{\bkmkstart AAAAAAAATT}
{\bkmkend AAAAAAAATT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 0 mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_1\~ 0x02U}}
\par
{\bkmkstart AAAAAAAATU}
{\bkmkend AAAAAAAATU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 1 mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_2\~ 0x04U}}
\par
{\bkmkstart AAAAAAAATV}
{\bkmkend AAAAAAAATV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 2 mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_3\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_3\~ 0x08U}}
\par
{\bkmkstart AAAAAAAATW}
{\bkmkend AAAAAAAATW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 3 mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_4\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_4\~ 0x10U}}
\par
{\bkmkstart AAAAAAAATX}
{\bkmkend AAAAAAAATX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 4 mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_5\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_5\~ 0x20U}}
\par
{\bkmkstart AAAAAAAATY}
{\bkmkend AAAAAAAATY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 5 mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_6\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_6\~ 0x40U}}
\par
{\bkmkstart AAAAAAAATZ}
{\bkmkend AAAAAAAATZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 6 mask \par
}}
{\xe \v LDD_DRY_SECURE_KEY_WORD_7\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURE_KEY_WORD_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURE_KEY_WORD_7\~ 0x80U}}
\par
{\bkmkstart AAAAAAAAUA}
{\bkmkend AAAAAAAAUA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure key word 7 mask \par
}}
{\xe \v LDD_DRY_SECURITY_TAMPER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_SECURITY_TAMPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_SECURITY_TAMPER\~ 0x80U}}
\par
{\bkmkstart AAAAAAAAUB}
{\bkmkend AAAAAAAAUB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The (optional) security module asserted its tamper detect. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_0\~ 0x00010000U}}
\par
{\bkmkstart AAAAAAAAUC}
{\bkmkend AAAAAAAAUC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 0. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_1\~ 0x00020000U}}
\par
{\bkmkstart AAAAAAAAUD}
{\bkmkend AAAAAAAAUD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 1. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_2\~ 0x00040000U}}
\par
{\bkmkstart AAAAAAAAUE}
{\bkmkend AAAAAAAAUE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 2. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_3\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_3\~ 0x00080000U}}
\par
{\bkmkstart AAAAAAAAUF}
{\bkmkend AAAAAAAAUF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 3. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_4\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_4\~ 0x00100000U}}
\par
{\bkmkstart AAAAAAAAUG}
{\bkmkend AAAAAAAAUG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 4. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_5\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_5\~ 0x00200000U}}
\par
{\bkmkstart AAAAAAAAUH}
{\bkmkend AAAAAAAAUH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 5. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_6\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_6\~ 0x00400000U}}
\par
{\bkmkstart AAAAAAAAUI}
{\bkmkend AAAAAAAAUI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 6. \par
}}
{\xe \v LDD_DRY_TAMPER_PIN_7\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TAMPER_PIN_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TAMPER_PIN_7\~ 0x00800000U}}
\par
{\bkmkstart AAAAAAAAUJ}
{\bkmkend AAAAAAAAUJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mismatch on tamper pin 7. \par
}}
{\xe \v LDD_DRY_TEMPERATURE_TAMPER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TEMPERATURE_TAMPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TEMPERATURE_TAMPER\~ 0x40U}}
\par
{\bkmkstart AAAAAAAAUK}
{\bkmkend AAAAAAAAUK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The junction temperature is outside of specification. \par
}}
{\xe \v LDD_DRY_TEST_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TEST_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TEST_MODE\~ 0x0200U}}
\par
{\bkmkstart AAAAAAAAUL}
{\bkmkend AAAAAAAAUL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Any test mode has been entered. \par
}}
{\xe \v LDD_DRY_TIME_OVERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_TIME_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_TIME_OVERFLOW\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAUM}
{\bkmkend AAAAAAAAUM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RTC time overflow has occurred. \par
}}
{\xe \v LDD_DRY_VOLTAGE_TAMPER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DRY_VOLTAGE_TAMPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_DRY_VOLTAGE_TAMPER\~ 0x10U}}
\par
{\bkmkstart AAAAAAAAUN}
{\bkmkend AAAAAAAAUN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBAT voltage is outside of the valid range. \par
}}
{\xe \v LDD_ETH_COL_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_COL_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_COL_PIN\~ 0x04u}}
\par
{\bkmkstart AAAAAAAAUO}
{\bkmkend AAAAAAAAUO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
COL pin mask \par
}}
{\xe \v LDD_ETH_CRS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_CRS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_CRS_PIN\~ 0x08u}}
\par
{\bkmkstart AAAAAAAAUP}
{\bkmkend AAAAAAAAUP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRS pin mask \par
}}
{\xe \v LDD_ETH_MDC_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_MDC_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_MDC_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAUQ}
{\bkmkend AAAAAAAAUQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MDC pin mask \par
}}
{\xe \v LDD_ETH_MDIO_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_MDIO_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_MDIO_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAUR}
{\bkmkend AAAAAAAAUR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MDIO pin mask \par
}}
{\xe \v LDD_ETH_ON_FATAL_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ON_FATAL_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_ON_FATAL_ERROR\~ 0x20u}}
\par
{\bkmkstart AAAAAAAAUS}
{\bkmkend AAAAAAAAUS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFatalError event mask \par
}}
{\xe \v LDD_ETH_ON_FRAME_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ON_FRAME_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_ON_FRAME_RECEIVED\~ 0x04u}}
\par
{\bkmkstart AAAAAAAAUT}
{\bkmkend AAAAAAAAUT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFrameReceived event mask \par
}}
{\xe \v LDD_ETH_ON_FRAME_RECEIVED_TIMESTAMPED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ON_FRAME_RECEIVED_TIMESTAMPED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_ON_FRAME_RECEIVED_TIMESTAMPED\~ 0x08u}}
\par
{\bkmkstart AAAAAAAAUU}
{\bkmkend AAAAAAAAUU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFrameReceivedTimestamped event mask \par
}}
{\xe \v LDD_ETH_ON_FRAME_TRANSMITTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ON_FRAME_TRANSMITTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_ON_FRAME_TRANSMITTED\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAUV}
{\bkmkend AAAAAAAAUV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFrameTransmitted event mask \par
}}
{\xe \v LDD_ETH_ON_FRAME_TRANSMITTED_TIMESTAMPED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ON_FRAME_TRANSMITTED_TIMESTAMPED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_ON_FRAME_TRANSMITTED_TIMESTAMPED\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAUW}
{\bkmkend AAAAAAAAUW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFrameTransmittedTimestamped event mask \par
}}
{\xe \v LDD_ETH_ON_MII_FINISHED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ON_MII_FINISHED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_ON_MII_FINISHED\~ 0x10u}}
\par
{\bkmkstart AAAAAAAAUX}
{\bkmkend AAAAAAAAUX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnMIIFinished event mask \par
}}
{\xe \v LDD_ETH_ON_WAKE_UP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ON_WAKE_UP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_ON_WAKE_UP\~ 0x40u}}
\par
{\bkmkstart AAAAAAAAUY}
{\bkmkend AAAAAAAAUY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnWakeUp event mask \par
}}
{\xe \v LDD_ETH_RXCLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_RXCLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_RXCLK_PIN\~ 0x0800u}}
\par
{\bkmkstart AAAAAAAAUZ}
{\bkmkend AAAAAAAAUZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RXCLK pin mask \par
}}
{\xe \v LDD_ETH_RXD0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_RXD0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_RXD0_PIN\~ 0x2000u}}
\par
{\bkmkstart AAAAAAAAVA}
{\bkmkend AAAAAAAAVA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RXD0 pin mask \par
}}
{\xe \v LDD_ETH_RXD1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_RXD1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_RXD1_PIN\~ 0x4000u}}
\par
{\bkmkstart AAAAAAAAVB}
{\bkmkend AAAAAAAAVB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RXD1 pin mask \par
}}
{\xe \v LDD_ETH_RXD2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_RXD2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_RXD2_PIN\~ 0x8000u}}
\par
{\bkmkstart AAAAAAAAVC}
{\bkmkend AAAAAAAAVC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RXD2 pin mask \par
}}
{\xe \v LDD_ETH_RXD3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_RXD3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_RXD3_PIN\~ 0x00010000u}}
\par
{\bkmkstart AAAAAAAAVD}
{\bkmkend AAAAAAAAVD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RXD3 pin mask \par
}}
{\xe \v LDD_ETH_RXDV_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_RXDV_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_RXDV_PIN\~ 0x1000u}}
\par
{\bkmkstart AAAAAAAAVE}
{\bkmkend AAAAAAAAVE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RXDV pin mask \par
}}
{\xe \v LDD_ETH_RXER_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_RXER_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_RXER_PIN\~ 0x00020000u}}
\par
{\bkmkstart AAAAAAAAVF}
{\bkmkend AAAAAAAAVF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RXER pin mask \par
}}
{\xe \v LDD_ETH_TXCLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TXCLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_TXCLK_PIN\~ 0x10u}}
\par
{\bkmkstart AAAAAAAAVG}
{\bkmkend AAAAAAAAVG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TXCLK pin mask \par
}}
{\xe \v LDD_ETH_TXD0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TXD0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_TXD0_PIN\~ 0x20u}}
\par
{\bkmkstart AAAAAAAAVH}
{\bkmkend AAAAAAAAVH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TXD0 pin mask \par
}}
{\xe \v LDD_ETH_TXD1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TXD1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_TXD1_PIN\~ 0x40u}}
\par
{\bkmkstart AAAAAAAAVI}
{\bkmkend AAAAAAAAVI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TXD1 pin mask \par
}}
{\xe \v LDD_ETH_TXD2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TXD2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_TXD2_PIN\~ 0x80u}}
\par
{\bkmkstart AAAAAAAAVJ}
{\bkmkend AAAAAAAAVJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TXD2 pin mask \par
}}
{\xe \v LDD_ETH_TXD3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TXD3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_TXD3_PIN\~ 0x0100u}}
\par
{\bkmkstart AAAAAAAAVK}
{\bkmkend AAAAAAAAVK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TXD3 pin mask \par
}}
{\xe \v LDD_ETH_TXEN_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TXEN_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_TXEN_PIN\~ 0x0200u}}
\par
{\bkmkstart AAAAAAAAVL}
{\bkmkend AAAAAAAAVL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TXEN pin mask \par
}}
{\xe \v LDD_ETH_TXER_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TXER_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_ETH_TXER_PIN\~ 0x0400u}}
\par
{\bkmkstart AAAAAAAAVM}
{\bkmkend AAAAAAAAVM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TXER pin mask \par
}}
{\xe \v LDD_EVENTCNTR_ON_END\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_EVENTCNTR_ON_END}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_EVENTCNTR_ON_END\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAVN}
{\bkmkend AAAAAAAAVN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnEnd event mask value \par
}}
{\xe \v LDD_FLASH_ACCESS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ACCESS_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FLASH_ACCESS_ERROR\~ 0x20u}}
\par
{\bkmkstart AAAAAAAAVO}
{\bkmkend AAAAAAAAVO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Access error flag's mask \par
}}
{\xe \v LDD_FLASH_ERASE_VERIFICATION_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ERASE_VERIFICATION_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FLASH_ERASE_VERIFICATION_ERROR\~ 0x08u}}
\par
{\bkmkstart AAAAAAAAVP}
{\bkmkend AAAAAAAAVP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Erase verification error flag's mask \par
}}
{\xe \v LDD_FLASH_MULTIPLE_WRITE_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_MULTIPLE_WRITE_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FLASH_MULTIPLE_WRITE_ERROR\~ 0x04u}}
\par
{\bkmkstart AAAAAAAAVQ}
{\bkmkend AAAAAAAAVQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Multiple write to one flash memory location error flag's mask \par
}}
{\xe \v LDD_FLASH_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FLASH_ON_ERROR\~ 0x04u}}
\par
{\bkmkstart AAAAAAAAVR}
{\bkmkend AAAAAAAAVR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_FLASH_ON_OPERATION_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ON_OPERATION_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FLASH_ON_OPERATION_COMPLETE\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAVS}
{\bkmkend AAAAAAAAVS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnOperationComplete event mask \par
}}
{\xe \v LDD_FLASH_PROTECTION_VIOLATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_PROTECTION_VIOLATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FLASH_PROTECTION_VIOLATION\~ 0x10u}}
\par
{\bkmkstart AAAAAAAAVT}
{\bkmkend AAAAAAAAVT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Protection violation error flag's mask \par
}}
{\xe \v LDD_FLASH_READ_COLLISION_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_READ_COLLISION_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FLASH_READ_COLLISION_ERROR\~ 0x40u}}
\par
{\bkmkstart AAAAAAAAVU}
{\bkmkend AAAAAAAAVU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Read collision error flag's mask \par
}}
{\xe \v LDD_FREECNTR_ON_INTERRUPT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FREECNTR_ON_INTERRUPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_FREECNTR_ON_INTERRUPT\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAVV}
{\bkmkend AAAAAAAAVV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnInterrupt event mask value \par
}}
{\xe \v LDD_GPIO_ON_PORT_EVENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_ON_PORT_EVENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_ON_PORT_EVENT\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAVW}
{\bkmkend AAAAAAAAVW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnPortEvent event mask \par
}}
{\xe \v LDD_GPIO_PIN_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_0\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAVX}
{\bkmkend AAAAAAAAVX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 0 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_1\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAVY}
{\bkmkend AAAAAAAAVY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 1 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_10\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_10\~ 0x0400u}}
\par
{\bkmkstart AAAAAAAAVZ}
{\bkmkend AAAAAAAAVZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 10 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_11\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_11\~ 0x0800u}}
\par
{\bkmkstart AAAAAAAAWA}
{\bkmkend AAAAAAAAWA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 11 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_12\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_12\~ 0x1000u}}
\par
{\bkmkstart AAAAAAAAWB}
{\bkmkend AAAAAAAAWB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 12 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_13\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_13\~ 0x2000u}}
\par
{\bkmkstart AAAAAAAAWC}
{\bkmkend AAAAAAAAWC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 13 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_14\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_14\~ 0x4000u}}
\par
{\bkmkstart AAAAAAAAWD}
{\bkmkend AAAAAAAAWD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 14 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_15\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_15\~ 0x8000u}}
\par
{\bkmkstart AAAAAAAAWE}
{\bkmkend AAAAAAAAWE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 15 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_16\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_16\~ 0x00010000u}}
\par
{\bkmkstart AAAAAAAAWF}
{\bkmkend AAAAAAAAWF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 16 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_17\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_17\~ 0x00020000u}}
\par
{\bkmkstart AAAAAAAAWG}
{\bkmkend AAAAAAAAWG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 17 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_18\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_18\~ 0x00040000u}}
\par
{\bkmkstart AAAAAAAAWH}
{\bkmkend AAAAAAAAWH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 18 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_19\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_19\~ 0x00080000u}}
\par
{\bkmkstart AAAAAAAAWI}
{\bkmkend AAAAAAAAWI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 19 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_2\~ 0x04u}}
\par
{\bkmkstart AAAAAAAAWJ}
{\bkmkend AAAAAAAAWJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 2 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_20\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_20\~ 0x00100000u}}
\par
{\bkmkstart AAAAAAAAWK}
{\bkmkend AAAAAAAAWK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 20 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_21\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_21\~ 0x00200000u}}
\par
{\bkmkstart AAAAAAAAWL}
{\bkmkend AAAAAAAAWL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 21 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_22\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_22\~ 0x00400000u}}
\par
{\bkmkstart AAAAAAAAWM}
{\bkmkend AAAAAAAAWM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 22 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_23\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_23\~ 0x00800000u}}
\par
{\bkmkstart AAAAAAAAWN}
{\bkmkend AAAAAAAAWN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 23 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_24\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_24\~ 0x01000000u}}
\par
{\bkmkstart AAAAAAAAWO}
{\bkmkend AAAAAAAAWO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 24 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_25\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_25\~ 0x02000000u}}
\par
{\bkmkstart AAAAAAAAWP}
{\bkmkend AAAAAAAAWP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 25 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_26\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_26\~ 0x04000000u}}
\par
{\bkmkstart AAAAAAAAWQ}
{\bkmkend AAAAAAAAWQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 26 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_27\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_27\~ 0x08000000u}}
\par
{\bkmkstart AAAAAAAAWR}
{\bkmkend AAAAAAAAWR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 27 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_28\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_28\~ 0x10000000u}}
\par
{\bkmkstart AAAAAAAAWS}
{\bkmkend AAAAAAAAWS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 28 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_29\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_29\~ 0x20000000u}}
\par
{\bkmkstart AAAAAAAAWT}
{\bkmkend AAAAAAAAWT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 29 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_3\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_3\~ 0x08u}}
\par
{\bkmkstart AAAAAAAAWU}
{\bkmkend AAAAAAAAWU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 3 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_30\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_30\~ 0x40000000u}}
\par
{\bkmkstart AAAAAAAAWV}
{\bkmkend AAAAAAAAWV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 30 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_31\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_31\~ 0x80000000u}}
\par
{\bkmkstart AAAAAAAAWW}
{\bkmkend AAAAAAAAWW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 31 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_4\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_4\~ 0x10u}}
\par
{\bkmkstart AAAAAAAAWX}
{\bkmkend AAAAAAAAWX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 4 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_5\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_5\~ 0x20u}}
\par
{\bkmkstart AAAAAAAAWY}
{\bkmkend AAAAAAAAWY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 5 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_6\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_6\~ 0x40u}}
\par
{\bkmkstart AAAAAAAAWZ}
{\bkmkend AAAAAAAAWZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 6 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_7\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_7\~ 0x80u}}
\par
{\bkmkstart AAAAAAAAXA}
{\bkmkend AAAAAAAAXA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 7 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_8\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_8}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_8\~ 0x0100u}}
\par
{\bkmkstart AAAAAAAAXB}
{\bkmkend AAAAAAAAXB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 8 inside the port \par
}}
{\xe \v LDD_GPIO_PIN_9\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_PIN_9}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_GPIO_PIN_9\~ 0x0200u}}
\par
{\bkmkstart AAAAAAAAXC}
{\bkmkend AAAAAAAAXC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin 9 inside the port \par
}}
{\xe \v LDD_I2C_ARBIT_LOST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ARBIT_LOST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ARBIT_LOST\~ 0x0004u}}
\par
{\bkmkstart AAAAAAAAXD}
{\bkmkend AAAAAAAAXD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ArbitLost error mask \par
}}
{\xe \v LDD_I2C_MASTER_NACK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_MASTER_NACK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_MASTER_NACK\~ 0x0008u}}
\par
{\bkmkstart AAAAAAAAXE}
{\bkmkend AAAAAAAAXE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MasterNACK error mask \par
}}
{\xe \v LDD_I2C_ON_BUS_START_DETECTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_BUS_START_DETECTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_BUS_START_DETECTED\~ 0x1000u}}
\par
{\bkmkstart AAAAAAAAXF}
{\bkmkend AAAAAAAAXF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBusStartDetected event mask \par
}}
{\xe \v LDD_I2C_ON_BUS_STOP_DETECTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_BUS_STOP_DETECTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_BUS_STOP_DETECTED\~ 0x2000u}}
\par
{\bkmkstart AAAAAAAAXG}
{\bkmkend AAAAAAAAXG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBusStopDetected event mask \par
}}
{\xe \v LDD_I2C_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_ERROR\~ 0x0040u}}
\par
{\bkmkstart AAAAAAAAXH}
{\bkmkend AAAAAAAAXH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_I2C_ON_MASTER_BLOCK_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_MASTER_BLOCK_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_MASTER_BLOCK_RECEIVED\~ 0x0002u}}
\par
{\bkmkstart AAAAAAAAXI}
{\bkmkend AAAAAAAAXI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnMasterBlockReceived event mask \par
}}
{\xe \v LDD_I2C_ON_MASTER_BLOCK_SENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_MASTER_BLOCK_SENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_MASTER_BLOCK_SENT\~ 0x0001u}}
\par
{\bkmkstart AAAAAAAAXJ}
{\bkmkend AAAAAAAAXJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnMasterBlockSent event mask \par
}}
{\xe \v LDD_I2C_ON_MASTER_BYTE_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_MASTER_BYTE_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_MASTER_BYTE_RECEIVED\~ 0x0400u}}
\par
{\bkmkstart AAAAAAAAXK}
{\bkmkend AAAAAAAAXK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnMasterByteReceived event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_BLOCK_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_BLOCK_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_BLOCK_RECEIVED\~ 0x0008u}}
\par
{\bkmkstart AAAAAAAAXL}
{\bkmkend AAAAAAAAXL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSlaveBlockReceived event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_BLOCK_SENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_BLOCK_SENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_BLOCK_SENT\~ 0x0004u}}
\par
{\bkmkstart AAAAAAAAXM}
{\bkmkend AAAAAAAAXM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSlaveBlockSent event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_BYTE_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_BYTE_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_BYTE_RECEIVED\~ 0x0800u}}
\par
{\bkmkstart AAAAAAAAXN}
{\bkmkend AAAAAAAAXN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnMasterByteReceived event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_GENERAL_CALL_ADDR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_GENERAL_CALL_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_GENERAL_CALL_ADDR\~ 0x0200u}}
\par
{\bkmkstart AAAAAAAAXO}
{\bkmkend AAAAAAAAXO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSlaveGeneralCallAddr event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_RX_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_RX_REQUEST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_RX_REQUEST\~ 0x0020u}}
\par
{\bkmkstart AAAAAAAAXP}
{\bkmkend AAAAAAAAXP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSlaveRxRequest event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_SM_BUS_ALERT_RESPONSE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_SM_BUS_ALERT_RESPONSE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_SM_BUS_ALERT_RESPONSE\~ 0x0100u}}
\par
{\bkmkstart AAAAAAAAXQ}
{\bkmkend AAAAAAAAXQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSlaveSMBusAlertResponse event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_SM_BUS_CALL_ADDR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_SM_BUS_CALL_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_SM_BUS_CALL_ADDR\~ 0x0080u}}
\par
{\bkmkstart AAAAAAAAXR}
{\bkmkend AAAAAAAAXR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSlaveSMBusCallAddr event mask \par
}}
{\xe \v LDD_I2C_ON_SLAVE_TX_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ON_SLAVE_TX_REQUEST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_ON_SLAVE_TX_REQUEST\~ 0x0010u}}
\par
{\bkmkstart AAAAAAAAXS}
{\bkmkend AAAAAAAAXS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSlaveTxRequest event mask \par
}}
{\xe \v LDD_I2C_SCL_LOW_TIMEOUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SCL_LOW_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_SCL_LOW_TIMEOUT\~ 0x0010u}}
\par
{\bkmkstart AAAAAAAAXT}
{\bkmkend AAAAAAAAXT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SCLLowTimeout error mask \par
}}
{\xe \v LDD_I2C_SCL_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SCL_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_SCL_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAAAXU}
{\bkmkend AAAAAAAAXU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SCL pin mask \par
}}
{\xe \v LDD_I2C_SDA_LOW_TIMEOUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SDA_LOW_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_SDA_LOW_TIMEOUT\~ 0x0020u}}
\par
{\bkmkstart AAAAAAAAXV}
{\bkmkend AAAAAAAAXV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SDALowTimeout error mask \par
}}
{\xe \v LDD_I2C_SDA_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SDA_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_SDA_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAXW}
{\bkmkend AAAAAAAAXW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SDA pin mask \par
}}
{\xe \v LDD_I2C_SLAVE_NACK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SLAVE_NACK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_SLAVE_NACK\~ 0x0040u}}
\par
{\bkmkstart AAAAAAAAXX}
{\bkmkend AAAAAAAAXX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SlaveNACK error mask \par
}}
{\xe \v LDD_I2C_SLAVE_RX_OVERRUN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SLAVE_RX_OVERRUN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_SLAVE_RX_OVERRUN\~ 0x0002u}}
\par
{\bkmkstart AAAAAAAAXY}
{\bkmkend AAAAAAAAXY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SlaveRxOverrun error mask \par
}}
{\xe \v LDD_I2C_SLAVE_TX_UNDERRUN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SLAVE_TX_UNDERRUN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_I2C_SLAVE_TX_UNDERRUN\~ 0x0001u}}
\par
{\bkmkstart AAAAAAAAXZ}
{\bkmkend AAAAAAAAXZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SlaveTxUnderrun error mask \par
}}
{\xe \v LDD_LCDC_NO_ERR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_NO_ERR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_LCDC_NO_ERR\~ 0x00U}}
\par
{\bkmkstart AAAAAAAAYA}
{\bkmkend AAAAAAAAYA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No error \par
}}
{\xe \v LDD_LCDC_ON_END_OF_FRAME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_ON_END_OF_FRAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_LCDC_ON_END_OF_FRAME\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAYB}
{\bkmkend AAAAAAAAYB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnEndOfFrame event mask \par
}}
{\xe \v LDD_LCDC_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_LCDC_ON_ERROR\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAYC}
{\bkmkend AAAAAAAAYC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_LCDC_ON_START_OF_FRAME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_ON_START_OF_FRAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_LCDC_ON_START_OF_FRAME\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAYD}
{\bkmkend AAAAAAAAYD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnStartOfFrame event mask \par
}}
{\xe \v LDD_LCDC_PLANE_0_UNDERRUN_ERR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_PLANE_0_UNDERRUN_ERR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_LCDC_PLANE_0_UNDERRUN_ERR\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAYE}
{\bkmkend AAAAAAAAYE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Plane 0 underrurn error \par
}}
{\xe \v LDD_LCDC_PLANE_1_UNDERRUN_ERR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_PLANE_1_UNDERRUN_ERR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_LCDC_PLANE_1_UNDERRUN_ERR\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAYF}
{\bkmkend AAAAAAAAYF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Plane 1 underrurn error \par
}}
{\xe \v LDD_LCDC_REVERSED_VERTICAL_SCAN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_REVERSED_VERTICAL_SCAN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_LCDC_REVERSED_VERTICAL_SCAN\~ 0x8000U}}
\par
{\bkmkstart AAAAAAAAYG}
{\bkmkend AAAAAAAAYG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enable reversed vertical scan (flip along x-axis) \par
}}
{\xe \v LDD_NFC_ALE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_ALE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_ALE_PIN\~ 0x0100U}}
\par
{\bkmkstart AAAAAAAAYH}
{\bkmkend AAAAAAAAYH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ALE pin mask \par
}}
{\xe \v LDD_NFC_CE0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_CE0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_CE0_PIN\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAYI}
{\bkmkend AAAAAAAAYI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CE0 pin mask \par
}}
{\xe \v LDD_NFC_CE1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_CE1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_CE1_PIN\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAYJ}
{\bkmkend AAAAAAAAYJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CE1 pin mask \par
}}
{\xe \v LDD_NFC_CE2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_CE2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_CE2_PIN\~ 0x10U}}
\par
{\bkmkstart AAAAAAAAYK}
{\bkmkend AAAAAAAAYK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CE2 pin mask \par
}}
{\xe \v LDD_NFC_CE3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_CE3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_CE3_PIN\~ 0x40U}}
\par
{\bkmkstart AAAAAAAAYL}
{\bkmkend AAAAAAAAYL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CE3 pin mask \par
}}
{\xe \v LDD_NFC_CLE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_CLE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_CLE_PIN\~ 0x0200U}}
\par
{\bkmkstart AAAAAAAAYM}
{\bkmkend AAAAAAAAYM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CLE pin mask \par
}}
{\xe \v LDD_NFC_D0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D0_PIN\~ 0x00010000U}}
\par
{\bkmkstart AAAAAAAAYN}
{\bkmkend AAAAAAAAYN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D0 pin mask \par
}}
{\xe \v LDD_NFC_D10_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D10_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D10_PIN\~ 0x04000000U}}
\par
{\bkmkstart AAAAAAAAYO}
{\bkmkend AAAAAAAAYO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D10 pin mask \par
}}
{\xe \v LDD_NFC_D11_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D11_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D11_PIN\~ 0x08000000U}}
\par
{\bkmkstart AAAAAAAAYP}
{\bkmkend AAAAAAAAYP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D11 pin mask \par
}}
{\xe \v LDD_NFC_D12_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D12_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D12_PIN\~ 0x10000000U}}
\par
{\bkmkstart AAAAAAAAYQ}
{\bkmkend AAAAAAAAYQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D12 pin mask \par
}}
{\xe \v LDD_NFC_D13_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D13_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D13_PIN\~ 0x20000000U}}
\par
{\bkmkstart AAAAAAAAYR}
{\bkmkend AAAAAAAAYR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D13 pin mask \par
}}
{\xe \v LDD_NFC_D14_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D14_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D14_PIN\~ 0x40000000U}}
\par
{\bkmkstart AAAAAAAAYS}
{\bkmkend AAAAAAAAYS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D14 pin mask \par
}}
{\xe \v LDD_NFC_D15_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D15_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D15_PIN\~ 0x80000000U}}
\par
{\bkmkstart AAAAAAAAYT}
{\bkmkend AAAAAAAAYT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D15 pin mask \par
}}
{\xe \v LDD_NFC_D1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D1_PIN\~ 0x00020000U}}
\par
{\bkmkstart AAAAAAAAYU}
{\bkmkend AAAAAAAAYU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D1 pin mask \par
}}
{\xe \v LDD_NFC_D2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D2_PIN\~ 0x00040000U}}
\par
{\bkmkstart AAAAAAAAYV}
{\bkmkend AAAAAAAAYV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D2 pin mask \par
}}
{\xe \v LDD_NFC_D3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D3_PIN\~ 0x00080000U}}
\par
{\bkmkstart AAAAAAAAYW}
{\bkmkend AAAAAAAAYW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D3 pin mask \par
}}
{\xe \v LDD_NFC_D4_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D4_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D4_PIN\~ 0x00100000U}}
\par
{\bkmkstart AAAAAAAAYX}
{\bkmkend AAAAAAAAYX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D4 pin mask \par
}}
{\xe \v LDD_NFC_D5_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D5_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D5_PIN\~ 0x00200000U}}
\par
{\bkmkstart AAAAAAAAYY}
{\bkmkend AAAAAAAAYY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D5 pin mask \par
}}
{\xe \v LDD_NFC_D6_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D6_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D6_PIN\~ 0x00400000U}}
\par
{\bkmkstart AAAAAAAAYZ}
{\bkmkend AAAAAAAAYZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D6 pin mask \par
}}
{\xe \v LDD_NFC_D7_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D7_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D7_PIN\~ 0x00800000U}}
\par
{\bkmkstart AAAAAAAAZA}
{\bkmkend AAAAAAAAZA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D7 pin mask \par
}}
{\xe \v LDD_NFC_D8_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D8_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D8_PIN\~ 0x01000000U}}
\par
{\bkmkstart AAAAAAAAZB}
{\bkmkend AAAAAAAAZB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D8 pin mask \par
}}
{\xe \v LDD_NFC_D9_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_D9_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_D9_PIN\~ 0x02000000U}}
\par
{\bkmkstart AAAAAAAAZC}
{\bkmkend AAAAAAAAZC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
D9 pin mask \par
}}
{\xe \v LDD_NFC_ON_CMD_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_ON_CMD_DONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_ON_CMD_DONE\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAZD}
{\bkmkend AAAAAAAAZD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnCmdDone event mask \par
}}
{\xe \v LDD_NFC_ON_CMD_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_ON_CMD_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_ON_CMD_ERROR\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAZE}
{\bkmkend AAAAAAAAZE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnCmdError event mask \par
}}
{\xe \v LDD_NFC_RB0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_RB0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_RB0_PIN\~ 0x02U}}
\par
{\bkmkstart AAAAAAAAZF}
{\bkmkend AAAAAAAAZF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RB0 pin mask \par
}}
{\xe \v LDD_NFC_RB1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_RB1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_RB1_PIN\~ 0x08U}}
\par
{\bkmkstart AAAAAAAAZG}
{\bkmkend AAAAAAAAZG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RB1 pin mask \par
}}
{\xe \v LDD_NFC_RB2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_RB2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_RB2_PIN\~ 0x20U}}
\par
{\bkmkstart AAAAAAAAZH}
{\bkmkend AAAAAAAAZH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RB2 pin mask \par
}}
{\xe \v LDD_NFC_RB3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_RB3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_RB3_PIN\~ 0x80U}}
\par
{\bkmkstart AAAAAAAAZI}
{\bkmkend AAAAAAAAZI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RB3 pin mask \par
}}
{\xe \v LDD_NFC_RE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_RE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_RE_PIN\~ 0x0400U}}
\par
{\bkmkstart AAAAAAAAZJ}
{\bkmkend AAAAAAAAZJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RE pin mask \par
}}
{\xe \v LDD_NFC_WE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_WE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_NFC_WE_PIN\~ 0x0800U}}
\par
{\bkmkstart AAAAAAAAZK}
{\bkmkend AAAAAAAAZK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
WE pin mask \par
}}
{\xe \v LDD_PPG_ON_END\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_PPG_ON_END}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_PPG_ON_END\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAZL}
{\bkmkend AAAAAAAAZL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnEnd event mask value \par
}}
{\xe \v LDD_PWM_ON_END\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_PWM_ON_END}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_PWM_ON_END\~ 0x01u}}
\par
{\bkmkstart AAAAAAAAZM}
{\bkmkend AAAAAAAAZM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnEnd event mask value \par
}}
{\xe \v LDD_RNG_FIFO_UNDERFLOW_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_FIFO_UNDERFLOW_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_FIFO_UNDERFLOW_ERROR\~ 0x10U}}
\par
{\bkmkstart AAAAAAAAZN}
{\bkmkend AAAAAAAAZN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
FIFO underflow error \par
}}
{\xe \v LDD_RNG_LENGTH_1_RUN_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LENGTH_1_RUN_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LENGTH_1_RUN_TEST_ERROR\~ 0x02000000U}}
\par
{\bkmkstart AAAAAAAAZO}
{\bkmkend AAAAAAAAZO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Length 1 run test fail \par
}}
{\xe \v LDD_RNG_LENGTH_2_RUN_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LENGTH_2_RUN_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LENGTH_2_RUN_TEST_ERROR\~ 0x04000000U}}
\par
{\bkmkstart AAAAAAAAZP}
{\bkmkend AAAAAAAAZP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Length 2 run test fail \par
}}
{\xe \v LDD_RNG_LENGTH_3_RUN_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LENGTH_3_RUN_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LENGTH_3_RUN_TEST_ERROR\~ 0x08000000U}}
\par
{\bkmkstart AAAAAAAAZQ}
{\bkmkend AAAAAAAAZQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Length 3 run test fail \par
}}
{\xe \v LDD_RNG_LENGTH_4_RUN_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LENGTH_4_RUN_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LENGTH_4_RUN_TEST_ERROR\~ 0x10000000U}}
\par
{\bkmkstart AAAAAAAAZR}
{\bkmkend AAAAAAAAZR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Length 4 run test fail \par
}}
{\xe \v LDD_RNG_LENGTH_5_RUN_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LENGTH_5_RUN_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LENGTH_5_RUN_TEST_ERROR\~ 0x20000000U}}
\par
{\bkmkstart AAAAAAAAZS}
{\bkmkend AAAAAAAAZS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Length 5 run test fail \par
}}
{\xe \v LDD_RNG_LENGTH_6_RUN_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LENGTH_6_RUN_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LENGTH_6_RUN_TEST_ERROR\~ 0x40000000U}}
\par
{\bkmkstart AAAAAAAAZT}
{\bkmkend AAAAAAAAZT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Length 6 run test fail \par
}}
{\xe \v LDD_RNG_LFSR_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LFSR_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LFSR_ERROR\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAZU}
{\bkmkend AAAAAAAAZU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Linear feedback shift register error \par
}}
{\xe \v LDD_RNG_LONG_RUN_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_LONG_RUN_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_LONG_RUN_TEST_ERROR\~ 0x80000000U}}
\par
{\bkmkstart AAAAAAAAZV}
{\bkmkend AAAAAAAAZV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Long run test fail \par
}}
{\xe \v LDD_RNG_MONOBIT_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_MONOBIT_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_MONOBIT_TEST_ERROR\~ 0x01000000U}}
\par
{\bkmkstart AAAAAAAAZW}
{\bkmkend AAAAAAAAZW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Monobit test fail \par
}}
{\xe \v LDD_RNG_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_ERROR\~ 0x01U}}
\par
{\bkmkstart AAAAAAAAZX}
{\bkmkend AAAAAAAAZX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_RNG_ON_ERROR_LFSR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_ERROR_LFSR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_ERROR_LFSR\~ 0x04U}}
\par
{\bkmkstart AAAAAAAAZY}
{\bkmkend AAAAAAAAZY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnErrorLFSR event mask \par
}}
{\xe \v LDD_RNG_ON_FIFO_UNDER_FLOW_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_FIFO_UNDER_FLOW_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_FIFO_UNDER_FLOW_ERROR\~ 0x40U}}
\par
{\bkmkstart AAAAAAAAZZ}
{\bkmkend AAAAAAAAZZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFIFOUnderFlowError event mask \par
}}
{\xe \v LDD_RNG_ON_FIFOUNDER_FLOW_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_FIFOUNDER_FLOW_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_FIFOUNDER_FLOW_ERROR\~ 0x40U}}
\par
{\bkmkstart AAAAAAABAA}
{\bkmkend AAAAAAABAA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFIFOUnderFlowError event mask \par
}}
{\xe \v LDD_RNG_ON_OSC_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_OSC_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_OSC_ERROR\~ 0x08U}}
\par
{\bkmkstart AAAAAAABAB}
{\bkmkend AAAAAAABAB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnOscError event mask \par
}}
{\xe \v LDD_RNG_ON_SEED_GENERATION_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_SEED_GENERATION_DONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_SEED_GENERATION_DONE\~ 0x01U}}
\par
{\bkmkstart AAAAAAABAC}
{\bkmkend AAAAAAABAC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSeedGenerationDone event mask \par
}}
{\xe \v LDD_RNG_ON_SELF_TEST_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_SELF_TEST_DONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_SELF_TEST_DONE\~ 0x02U}}
\par
{\bkmkstart AAAAAAABAD}
{\bkmkend AAAAAAABAD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSelfTestDone event mask \par
}}
{\xe \v LDD_RNG_ON_SELF_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_SELF_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_SELF_TEST_ERROR\~ 0x10U}}
\par
{\bkmkstart AAAAAAABAE}
{\bkmkend AAAAAAABAE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSelfTestError event mask \par
}}
{\xe \v LDD_RNG_ON_STATISTICAL_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_ON_STATISTICAL_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_ON_STATISTICAL_ERROR\~ 0x20U}}
\par
{\bkmkstart AAAAAAABAF}
{\bkmkend AAAAAAABAF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnStatisticalError event mask \par
}}
{\xe \v LDD_RNG_OSCILLATOR_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_OSCILLATOR_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_OSCILLATOR_ERROR\~ 0x02U}}
\par
{\bkmkstart AAAAAAABAG}
{\bkmkend AAAAAAABAG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Oscillator error \par
}}
{\xe \v LDD_RNG_SELF_TEST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_SELF_TEST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_SELF_TEST_ERROR\~ 0x04U}}
\par
{\bkmkstart AAAAAAABAH}
{\bkmkend AAAAAAABAH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Self test error \par
}}
{\xe \v LDD_RNG_SELF_TEST_PRNG_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_SELF_TEST_PRNG_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_SELF_TEST_PRNG_ERROR\~ 0x00400000U}}
\par
{\bkmkstart AAAAAAABAI}
{\bkmkend AAAAAAABAI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PRNG self test fail \par
}}
{\xe \v LDD_RNG_SELF_TEST_TRNG_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_SELF_TEST_TRNG_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_SELF_TEST_TRNG_ERROR\~ 0x00800000U}}
\par
{\bkmkstart AAAAAAABAJ}
{\bkmkend AAAAAAABAJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRNG self test fail \par
}}
{\xe \v LDD_RNG_SELF_TETS_RESEED_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_SELF_TETS_RESEED_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_SELF_TETS_RESEED_ERROR\~ 0x00200000U}}
\par
{\bkmkstart AAAAAAABAK}
{\bkmkend AAAAAAABAK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reseed self test fail \par
}}
{\xe \v LDD_RNG_STATISTICAL_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATISTICAL_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATISTICAL_ERROR\~ 0x08U}}
\par
{\bkmkstart AAAAAAABAL}
{\bkmkend AAAAAAABAL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
LStatistical test error \par
}}
{\xe \v LDD_RNG_STATUS_BUSY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_BUSY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_BUSY\~ 0x02U}}
\par
{\bkmkstart AAAAAAABAM}
{\bkmkend AAAAAAABAM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RNG busy flag \par
}}
{\xe \v LDD_RNG_STATUS_ERR_INT_PENDING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_ERR_INT_PENDING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_ERR_INT_PENDING\~ 0x08U}}
\par
{\bkmkstart AAAAAAABAN}
{\bkmkend AAAAAAABAN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Error interrupt pending \par
}}
{\xe \v LDD_RNG_STATUS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_ERROR\~ 0xFFFFU}}
\par
{\bkmkstart AAAAAAABAO}
{\bkmkend AAAAAAABAO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Error in RNG module flag \par
}}
{\xe \v LDD_RNG_STATUS_LAST_READ_UNDERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_LAST_READ_UNDERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_LAST_READ_UNDERFLOW\~ 0x02U}}
\par
{\bkmkstart AAAAAAABAP}
{\bkmkend AAAAAAABAP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Last read from RNGA caused underflow error \par
}}
{\xe \v LDD_RNG_STATUS_NEW_SEED_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_NEW_SEED_DONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_NEW_SEED_DONE\~ 0x40U}}
\par
{\bkmkstart AAAAAAABAQ}
{\bkmkend AAAAAAABAQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
New seed done flag \par
}}
{\xe \v LDD_RNG_STATUS_OUT_REG_UNDERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_OUT_REG_UNDERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_OUT_REG_UNDERFLOW\~ 0x04U}}
\par
{\bkmkstart AAAAAAABAR}
{\bkmkend AAAAAAABAR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The RNGA Output Register has been read while empty since last read of the RNGA Status Register. \par
}}
{\xe \v LDD_RNG_STATUS_RESEED_NEEDED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_RESEED_NEEDED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_RESEED_NEEDED\~ 0x08U}}
\par
{\bkmkstart AAAAAAABAS}
{\bkmkend AAAAAAABAS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reseed needed flag \par
}}
{\xe \v LDD_RNG_STATUS_SECURITY_VIOLATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_SECURITY_VIOLATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_SECURITY_VIOLATION\~ 0x01U}}
\par
{\bkmkstart AAAAAAABAT}
{\bkmkend AAAAAAABAT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Security violation occured \par
}}
{\xe \v LDD_RNG_STATUS_SEED_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_SEED_DONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_SEED_DONE\~ 0x20U}}
\par
{\bkmkstart AAAAAAABAU}
{\bkmkend AAAAAAABAU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Seed done flag \par
}}
{\xe \v LDD_RNG_STATUS_SELF_TEST_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_SELF_TEST_DONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_SELF_TEST_DONE\~ 0x10U}}
\par
{\bkmkstart AAAAAAABAV}
{\bkmkend AAAAAAABAV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Self test done flag \par
}}
{\xe \v LDD_RNG_STATUS_SLEEP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_SLEEP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_SLEEP\~ 0x04U}}
\par
{\bkmkstart AAAAAAABAW}
{\bkmkend AAAAAAABAW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RNG in sleep mode \par
}}
{\xe \v LDD_RNG_STATUS_SLEEP_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_STATUS_SLEEP_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RNG_STATUS_SLEEP_MODE\~ 0x10U}}
\par
{\bkmkstart AAAAAAABAX}
{\bkmkend AAAAAAABAX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Sleep mode enabled \par
}}
{\xe \v LDD_RTC_ON_ALARM\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RTC_ON_ALARM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RTC_ON_ALARM\~ 0x04u}}
\par
{\bkmkstart AAAAAAABAY}
{\bkmkend AAAAAAABAY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAlarm event mask \par
}}
{\xe \v LDD_RTC_ON_MONOTONIC_OVERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RTC_ON_MONOTONIC_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RTC_ON_MONOTONIC_OVERFLOW\~ 0x08u}}
\par
{\bkmkstart AAAAAAABAZ}
{\bkmkend AAAAAAABAZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnMonotonicCounter event mask \par
}}
{\xe \v LDD_RTC_ON_SECOND\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RTC_ON_SECOND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RTC_ON_SECOND\~ 0x10u}}
\par
{\bkmkstart AAAAAAABBA}
{\bkmkend AAAAAAABBA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSecond event mask \par
}}
{\xe \v LDD_RTC_ON_STOPWATCH\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RTC_ON_STOPWATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RTC_ON_STOPWATCH\~ 0x0100u}}
\par
{\bkmkstart AAAAAAABBB}
{\bkmkend AAAAAAABBB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnStopwatch event mask \par
}}
{\xe \v LDD_RTC_ON_TIME_INVALID\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RTC_ON_TIME_INVALID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RTC_ON_TIME_INVALID\~ 0x01u}}
\par
{\bkmkstart AAAAAAABBC}
{\bkmkend AAAAAAABBC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTimeInvalid event mask \par
}}
{\xe \v LDD_RTC_ON_TIME_OVERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RTC_ON_TIME_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_RTC_ON_TIME_OVERFLOW\~ 0x02u}}
\par
{\bkmkstart AAAAAAABBD}
{\bkmkend AAAAAAABBD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTimeOverflow event mask \par
}}
{\xe \v LDD_SDHC_CARD_BLOCK_READ\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_BLOCK_READ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_BLOCK_READ\~ 0x01u}}
\par
{\bkmkstart AAAAAAABBE}
{\bkmkend AAAAAAABBE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports block reading \par
}}
{\xe \v LDD_SDHC_CARD_BLOCK_WRITE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_BLOCK_WRITE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_BLOCK_WRITE\~ 0x04u}}
\par
{\bkmkstart AAAAAAABBF}
{\bkmkend AAAAAAABBF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports block writing \par
}}
{\xe \v LDD_SDHC_CARD_DATA_WIDTH_1_BIT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_DATA_WIDTH_1_BIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_DATA_WIDTH_1_BIT\~ 0x01u}}
\par
{\bkmkstart AAAAAAABBG}
{\bkmkend AAAAAAABBG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports 1 bit data bus \par
}}
{\xe \v LDD_SDHC_CARD_DATA_WIDTH_4_BIT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_DATA_WIDTH_4_BIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_DATA_WIDTH_4_BIT\~ 0x02u}}
\par
{\bkmkstart AAAAAAABBH}
{\bkmkend AAAAAAABBH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports 4 bit data bus \par
}}
{\xe \v LDD_SDHC_CARD_DATA_WIDTH_8_BIT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_DATA_WIDTH_8_BIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_DATA_WIDTH_8_BIT\~ 0x04u}}
\par
{\bkmkstart AAAAAAABBI}
{\bkmkend AAAAAAABBI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports 8 bit data bus \par
}}
{\xe \v LDD_SDHC_CARD_ERASE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_ERASE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_ERASE\~ 0x08u}}
\par
{\bkmkstart AAAAAAABBJ}
{\bkmkend AAAAAAABBJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports block erasion \par
}}
{\xe \v LDD_SDHC_CARD_IO\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_IO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_IO\~ 0x80u}}
\par
{\bkmkstart AAAAAAABBK}
{\bkmkend AAAAAAABBK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports IO \par
}}
{\xe \v LDD_SDHC_CARD_WRITE_PROTECTION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_WRITE_PROTECTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CARD_WRITE_PROTECTION\~ 0x10u}}
\par
{\bkmkstart AAAAAAABBL}
{\bkmkend AAAAAAABBL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card supports write protection \par
}}
{\xe \v LDD_SDHC_CD_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CD_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CD_PIN\~ 0x0400u}}
\par
{\bkmkstart AAAAAAABBM}
{\bkmkend AAAAAAABBM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD card detection pin mask \par
}}
{\xe \v LDD_SDHC_CLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CLK_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAABBN}
{\bkmkend AAAAAAABBN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD clock pin mask \par
}}
{\xe \v LDD_SDHC_CMD_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CMD_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_CMD_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAABBO}
{\bkmkend AAAAAAABBO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD command line pin mask \par
}}
{\xe \v LDD_SDHC_DAT0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT0_PIN\~ 0x04u}}
\par
{\bkmkstart AAAAAAABBP}
{\bkmkend AAAAAAABBP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 0 pin mask \par
}}
{\xe \v LDD_SDHC_DAT1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT1_PIN\~ 0x08u}}
\par
{\bkmkstart AAAAAAABBQ}
{\bkmkend AAAAAAABBQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 1 pin mask \par
}}
{\xe \v LDD_SDHC_DAT2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT2_PIN\~ 0x10u}}
\par
{\bkmkstart AAAAAAABBR}
{\bkmkend AAAAAAABBR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 2 pin mask \par
}}
{\xe \v LDD_SDHC_DAT3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT3_PIN\~ 0x20u}}
\par
{\bkmkstart AAAAAAABBS}
{\bkmkend AAAAAAABBS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 3 pin mask \par
}}
{\xe \v LDD_SDHC_DAT4_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT4_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT4_PIN\~ 0x40u}}
\par
{\bkmkstart AAAAAAABBT}
{\bkmkend AAAAAAABBT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 4 pin mask \par
}}
{\xe \v LDD_SDHC_DAT5_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT5_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT5_PIN\~ 0x80u}}
\par
{\bkmkstart AAAAAAABBU}
{\bkmkend AAAAAAABBU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 5 pin mask \par
}}
{\xe \v LDD_SDHC_DAT6_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT6_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT6_PIN\~ 0x0100u}}
\par
{\bkmkstart AAAAAAABBV}
{\bkmkend AAAAAAABBV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 6 pin mask \par
}}
{\xe \v LDD_SDHC_DAT7_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DAT7_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_DAT7_PIN\~ 0x0200u}}
\par
{\bkmkstart AAAAAAABBW}
{\bkmkend AAAAAAABBW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD data line 7 pin mask \par
}}
{\xe \v LDD_SDHC_LCTL_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_LCTL_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_LCTL_PIN\~ 0x1000u}}
\par
{\bkmkstart AAAAAAABBX}
{\bkmkend AAAAAAABBX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD LED control pin mask \par
}}
{\xe \v LDD_SDHC_ON_CARD_INSERTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ON_CARD_INSERTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_ON_CARD_INSERTED\~ 0x01u}}
\par
{\bkmkstart AAAAAAABBY}
{\bkmkend AAAAAAABBY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnCardInserted event mask \par
}}
{\xe \v LDD_SDHC_ON_CARD_REMOVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ON_CARD_REMOVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_ON_CARD_REMOVED\~ 0x02u}}
\par
{\bkmkstart AAAAAAABBZ}
{\bkmkend AAAAAAABBZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnCardRemoved event mask \par
}}
{\xe \v LDD_SDHC_ON_FINISHED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ON_FINISHED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_ON_FINISHED\~ 0x04u}}
\par
{\bkmkstart AAAAAAABCA}
{\bkmkend AAAAAAABCA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFinished event mask \par
}}
{\xe \v LDD_SDHC_VS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_VS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_VS_PIN\~ 0x2000u}}
\par
{\bkmkstart AAAAAAABCB}
{\bkmkend AAAAAAABCB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD voltage control pin mask \par
}}
{\xe \v LDD_SDHC_WP_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_WP_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SDHC_WP_PIN\~ 0x0800u}}
\par
{\bkmkstart AAAAAAABCC}
{\bkmkend AAAAAAABCC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SD write protection pin mask \par
}}
{\xe \v LDD_SEGLCD_ON_FAULT_DETECT_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_ON_FAULT_DETECT_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SEGLCD_ON_FAULT_DETECT_COMPLETE\~ 0x0002u}}
\par
{\bkmkstart AAAAAAABCD}
{\bkmkend AAAAAAABCD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFaultDetectComplete event mask \par
}}
{\xe \v LDD_SEGLCD_ON_FRAME_FREQUENCY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_ON_FRAME_FREQUENCY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SEGLCD_ON_FRAME_FREQUENCY\~ 0x0001u}}
\par
{\bkmkstart AAAAAAABCE}
{\bkmkend AAAAAAABCE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnFrameFrequency event mask \par
}}
{\xe \v LDD_SERIAL_CTS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_CTS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_CTS_PIN\~ 0x04u}}
\par
{\bkmkstart AAAAAAABCF}
{\bkmkend AAAAAAABCF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CTS pin mask \par
}}
{\xe \v LDD_SERIAL_FRAMING_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_FRAMING_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_FRAMING_ERROR\~ 0x04u}}
\par
{\bkmkstart AAAAAAABCG}
{\bkmkend AAAAAAABCG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Framing error \par
}}
{\xe \v LDD_SERIAL_NOISE_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_NOISE_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_NOISE_ERROR\~ 0x08u}}
\par
{\bkmkstart AAAAAAABCH}
{\bkmkend AAAAAAABCH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Noise error \par
}}
{\xe \v LDD_SERIAL_ON_BLOCK_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_ON_BLOCK_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_ON_BLOCK_RECEIVED\~ 0x01u}}
\par
{\bkmkstart AAAAAAABCI}
{\bkmkend AAAAAAABCI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockReceived event mask \par
}}
{\xe \v LDD_SERIAL_ON_BLOCK_SENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_ON_BLOCK_SENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_ON_BLOCK_SENT\~ 0x02u}}
\par
{\bkmkstart AAAAAAABCJ}
{\bkmkend AAAAAAABCJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockSent event mask \par
}}
{\xe \v LDD_SERIAL_ON_BREAK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_ON_BREAK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_ON_BREAK\~ 0x04u}}
\par
{\bkmkstart AAAAAAABCK}
{\bkmkend AAAAAAABCK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBreak event mask \par
}}
{\xe \v LDD_SERIAL_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_ON_ERROR\~ 0x10u}}
\par
{\bkmkstart AAAAAAABCL}
{\bkmkend AAAAAAABCL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_SERIAL_ON_TXCOMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_ON_TXCOMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_ON_TXCOMPLETE\~ 0x08u}}
\par
{\bkmkstart AAAAAAABCM}
{\bkmkend AAAAAAABCM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTxComplete event mask \par
}}
{\xe \v LDD_SERIAL_PARITY_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_PARITY_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_PARITY_ERROR\~ 0x02u}}
\par
{\bkmkstart AAAAAAABCN}
{\bkmkend AAAAAAABCN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity error \par
}}
{\xe \v LDD_SERIAL_RTS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_RTS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_RTS_PIN\~ 0x08u}}
\par
{\bkmkstart AAAAAAABCO}
{\bkmkend AAAAAAABCO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RTS pin mask \par
}}
{\xe \v LDD_SERIAL_RX_OVERRUN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_RX_OVERRUN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_RX_OVERRUN\~ 0x01u}}
\par
{\bkmkstart AAAAAAABCP}
{\bkmkend AAAAAAABCP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver overrun \par
}}
{\xe \v LDD_SERIAL_RX_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_RX_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_RX_PIN\~ 0x01u}}
\par
{\bkmkstart AAAAAAABCQ}
{\bkmkend AAAAAAABCQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver pin mask \par
}}
{\xe \v LDD_SERIAL_TX_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TX_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SERIAL_TX_PIN\~ 0x02u}}
\par
{\bkmkstart AAAAAAABCR}
{\bkmkend AAAAAAABCR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitter pin mask \par
}}
{\xe \v LDD_SPIMASTER_CLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CLK_PIN\~ 0x04U}}
\par
{\bkmkstart AAAAAAABCS}
{\bkmkend AAAAAAABCS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clock pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_0_PIN\~ 0x08U}}
\par
{\bkmkstart AAAAAAABCT}
{\bkmkend AAAAAAABCT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 0 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_1_PIN\~ 0x10U}}
\par
{\bkmkstart AAAAAAABCU}
{\bkmkend AAAAAAABCU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 1 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_2_PIN\~ 0x20U}}
\par
{\bkmkstart AAAAAAABCV}
{\bkmkend AAAAAAABCV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 2 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_3_PIN\~ 0x40U}}
\par
{\bkmkstart AAAAAAABCW}
{\bkmkend AAAAAAABCW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 3 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_4_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_4_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_4_PIN\~ 0x80U}}
\par
{\bkmkstart AAAAAAABCX}
{\bkmkend AAAAAAABCX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 4 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_5_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_5_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_5_PIN\~ 0x0100U}}
\par
{\bkmkstart AAAAAAABCY}
{\bkmkend AAAAAAABCY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 5 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_6_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_6_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_6_PIN\~ 0x0200U}}
\par
{\bkmkstart AAAAAAABCZ}
{\bkmkend AAAAAAABCZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 6 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CS_7_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CS_7_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CS_7_PIN\~ 0x0400U}}
\par
{\bkmkstart AAAAAAABDA}
{\bkmkend AAAAAAABDA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select 7 pin mask \par
}}
{\xe \v LDD_SPIMASTER_CSS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_CSS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_CSS_PIN\~ 0x0800U}}
\par
{\bkmkstart AAAAAAABDB}
{\bkmkend AAAAAAABDB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Chip select strobe pin mask \par
}}
{\xe \v LDD_SPIMASTER_INPUT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_INPUT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_INPUT_PIN\~ 0x01U}}
\par
{\bkmkstart AAAAAAABDC}
{\bkmkend AAAAAAABDC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input pin mask \par
}}
{\xe \v LDD_SPIMASTER_ON_BLOCK_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_ON_BLOCK_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_ON_BLOCK_RECEIVED\~ 0x01U}}
\par
{\bkmkstart AAAAAAABDD}
{\bkmkend AAAAAAABDD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockReceived event mask \par
}}
{\xe \v LDD_SPIMASTER_ON_BLOCK_SENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_ON_BLOCK_SENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_ON_BLOCK_SENT\~ 0x02U}}
\par
{\bkmkstart AAAAAAABDE}
{\bkmkend AAAAAAABDE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockSent event mask \par
}}
{\xe \v LDD_SPIMASTER_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_ON_ERROR\~ 0x04U}}
\par
{\bkmkstart AAAAAAABDF}
{\bkmkend AAAAAAABDF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_SPIMASTER_OUTPUT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_OUTPUT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_OUTPUT_PIN\~ 0x02U}}
\par
{\bkmkstart AAAAAAABDG}
{\bkmkend AAAAAAABDG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Output pin mask \par
}}
{\xe \v LDD_SPIMASTER_PARITY_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_PARITY_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_PARITY_ERROR\~ 0x02U}}
\par
{\bkmkstart AAAAAAABDH}
{\bkmkend AAAAAAABDH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity error \par
}}
{\xe \v LDD_SPIMASTER_RX_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_RX_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_RX_DMA_ERROR\~ 0x04U}}
\par
{\bkmkstart AAAAAAABDI}
{\bkmkend AAAAAAABDI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receive DMA channel error \par
}}
{\xe \v LDD_SPIMASTER_RX_OVERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_RX_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_RX_OVERFLOW\~ 0x01U}}
\par
{\bkmkstart AAAAAAABDJ}
{\bkmkend AAAAAAABDJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver overflow \par
}}
{\xe \v LDD_SPIMASTER_TX_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_TX_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPIMASTER_TX_DMA_ERROR\~ 0x08U}}
\par
{\bkmkstart AAAAAAABDK}
{\bkmkend AAAAAAABDK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmit DMA channel error \par
}}
{\xe \v LDD_SPISLAVE_CLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_CLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_CLK_PIN\~ 0x04U}}
\par
{\bkmkstart AAAAAAABDL}
{\bkmkend AAAAAAABDL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clock pin mask \par
}}
{\xe \v LDD_SPISLAVE_INPUT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_INPUT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_INPUT_PIN\~ 0x01U}}
\par
{\bkmkstart AAAAAAABDM}
{\bkmkend AAAAAAABDM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input pin mask \par
}}
{\xe \v LDD_SPISLAVE_ON_BLOCK_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_ON_BLOCK_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_ON_BLOCK_RECEIVED\~ 0x01U}}
\par
{\bkmkstart AAAAAAABDN}
{\bkmkend AAAAAAABDN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockReceived event mask \par
}}
{\xe \v LDD_SPISLAVE_ON_BLOCK_SENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_ON_BLOCK_SENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_ON_BLOCK_SENT\~ 0x02U}}
\par
{\bkmkstart AAAAAAABDO}
{\bkmkend AAAAAAABDO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockSent event mask \par
}}
{\xe \v LDD_SPISLAVE_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_ON_ERROR\~ 0x04U}}
\par
{\bkmkstart AAAAAAABDP}
{\bkmkend AAAAAAABDP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_SPISLAVE_OUTPUT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_OUTPUT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_OUTPUT_PIN\~ 0x02U}}
\par
{\bkmkstart AAAAAAABDQ}
{\bkmkend AAAAAAABDQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Output pin mask \par
}}
{\xe \v LDD_SPISLAVE_PARITY_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_PARITY_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_PARITY_ERROR\~ 0x04U}}
\par
{\bkmkstart AAAAAAABDR}
{\bkmkend AAAAAAABDR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity error \par
}}
{\xe \v LDD_SPISLAVE_RX_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_RX_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_RX_DMA_ERROR\~ 0x08U}}
\par
{\bkmkstart AAAAAAABDS}
{\bkmkend AAAAAAABDS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receive DMA channel error \par
}}
{\xe \v LDD_SPISLAVE_RX_OVERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_RX_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_RX_OVERFLOW\~ 0x01U}}
\par
{\bkmkstart AAAAAAABDT}
{\bkmkend AAAAAAABDT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver overflow \par
}}
{\xe \v LDD_SPISLAVE_SS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_SS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_SS_PIN\~ 0x08U}}
\par
{\bkmkstart AAAAAAABDU}
{\bkmkend AAAAAAABDU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Slave select pin mask \par
}}
{\xe \v LDD_SPISLAVE_TX_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_TX_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_TX_DMA_ERROR\~ 0x10U}}
\par
{\bkmkstart AAAAAAABDV}
{\bkmkend AAAAAAABDV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmit DMA channel error \par
}}
{\xe \v LDD_SPISLAVE_TX_UNDERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_TX_UNDERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SPISLAVE_TX_UNDERFLOW\~ 0x02U}}
\par
{\bkmkstart AAAAAAABDW}
{\bkmkend AAAAAAABDW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitter underflow \par
}}
{\xe \v LDD_SSI_AC97_COMMAND_ADDRESS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_AC97_COMMAND_ADDRESS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_AC97_COMMAND_ADDRESS\~ 0x80U}}
\par
{\bkmkstart AAAAAAABDX}
{\bkmkend AAAAAAABDX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
AC97 command address updated \par
}}
{\xe \v LDD_SSI_AC97_COMMAND_DATA\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_AC97_COMMAND_DATA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_AC97_COMMAND_DATA\~ 0x0100U}}
\par
{\bkmkstart AAAAAAABDY}
{\bkmkend AAAAAAABDY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
AC97 command data updated \par
}}
{\xe \v LDD_SSI_AC97_TAG\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_AC97_TAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_AC97_TAG\~ 0x40U}}
\par
{\bkmkstart AAAAAAABDZ}
{\bkmkend AAAAAAABDZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
AC97 tag updated \par
}}
{\xe \v LDD_SSI_INPUT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_INPUT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_INPUT_PIN\~ 0x01U}}
\par
{\bkmkstart AAAAAAABEA}
{\bkmkend AAAAAAABEA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input pin mask \par
}}
{\xe \v LDD_SSI_INPUT_PIN_CHANNEL_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_INPUT_PIN_CHANNEL_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_INPUT_PIN_CHANNEL_0\~ 0x80U}}
\par
{\bkmkstart AAAAAAABEB}
{\bkmkend AAAAAAABEB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input pin mask for data channel 0 \par
}}
{\xe \v LDD_SSI_INPUT_PIN_CHANNEL_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_INPUT_PIN_CHANNEL_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_INPUT_PIN_CHANNEL_1\~ 0x0100U}}
\par
{\bkmkstart AAAAAAABEC}
{\bkmkend AAAAAAABEC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input pin mask for data channel 1 \par
}}
{\xe \v LDD_SSI_MCLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_MCLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_MCLK_PIN\~ 0x40U}}
\par
{\bkmkstart AAAAAAABED}
{\bkmkend AAAAAAABED}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Master clock pin mask \par
}}
{\xe \v LDD_SSI_ON_A_C_9_7_COMMAND_ADDRESS_UPDATED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_A_C_9_7_COMMAND_ADDRESS_UPDATED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_A_C_9_7_COMMAND_ADDRESS_UPDATED\~ 0x1000u}}
\par
{\bkmkstart AAAAAAABEE}
{\bkmkend AAAAAAABEE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAC97CommandAddressUpdated event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_A_C_9_7_COMMAND_DATA_UPDATED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_A_C_9_7_COMMAND_DATA_UPDATED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_A_C_9_7_COMMAND_DATA_UPDATED\~ 0x2000u}}
\par
{\bkmkstart AAAAAAABEF}
{\bkmkend AAAAAAABEF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAC97CommandDataUpdated event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_A_C_9_7_TAG_UPDATED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_A_C_9_7_TAG_UPDATED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_A_C_9_7_TAG_UPDATED\~ 0x0800u}}
\par
{\bkmkstart AAAAAAABEG}
{\bkmkend AAAAAAABEG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAC97TagUpdated event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_AC_97_COMMAND_ADDRESS_UPDATED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_AC_97_COMMAND_ADDRESS_UPDATED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_AC_97_COMMAND_ADDRESS_UPDATED\~ 0x1000u}}
\par
{\bkmkstart AAAAAAABEH}
{\bkmkend AAAAAAABEH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAC97CommandAddressUpdated event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_AC_97_COMMAND_DATA_UPDATED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_AC_97_COMMAND_DATA_UPDATED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_AC_97_COMMAND_DATA_UPDATED\~ 0x2000u}}
\par
{\bkmkstart AAAAAAABEI}
{\bkmkend AAAAAAABEI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAC97CommandDataUpdated event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_AC_97_TAG_UPDATED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_AC_97_TAG_UPDATED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_AC_97_TAG_UPDATED\~ 0x0800u}}
\par
{\bkmkstart AAAAAAABEJ}
{\bkmkend AAAAAAABEJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAC97TagUpdated event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_BLOCK_RECEIVED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_BLOCK_RECEIVED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_BLOCK_RECEIVED\~ 0x01u}}
\par
{\bkmkstart AAAAAAABEK}
{\bkmkend AAAAAAABEK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockReceived event mask \par
}}
{\xe \v LDD_SSI_ON_BLOCK_RECEIVED_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_BLOCK_RECEIVED_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_BLOCK_RECEIVED_1\~ 0x08u}}
\par
{\bkmkstart AAAAAAABEL}
{\bkmkend AAAAAAABEL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockReceived event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_BLOCK_SENT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_BLOCK_SENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_BLOCK_SENT\~ 0x02u}}
\par
{\bkmkstart AAAAAAABEM}
{\bkmkend AAAAAAABEM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockSent event mask \par
}}
{\xe \v LDD_SSI_ON_BLOCK_SENT_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_BLOCK_SENT_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_BLOCK_SENT_1\~ 0x10u}}
\par
{\bkmkstart AAAAAAABEN}
{\bkmkend AAAAAAABEN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnBlockSent event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_ERROR\~ 0x04u}}
\par
{\bkmkstart AAAAAAABEO}
{\bkmkend AAAAAAABEO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnError event mask \par
}}
{\xe \v LDD_SSI_ON_RECEIVE_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_RECEIVE_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_RECEIVE_COMPLETE\~ 0x0200u}}
\par
{\bkmkstart AAAAAAABEP}
{\bkmkend AAAAAAABEP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnReceiveComplete event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_RECEIVE_FRAME_SYNC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_RECEIVE_FRAME_SYNC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_RECEIVE_FRAME_SYNC\~ 0x20u}}
\par
{\bkmkstart AAAAAAABEQ}
{\bkmkend AAAAAAABEQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnReceiveFrameSync event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_RECEIVE_LAST_SLOT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_RECEIVE_LAST_SLOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_RECEIVE_LAST_SLOT\~ 0x80u}}
\par
{\bkmkstart AAAAAAABER}
{\bkmkend AAAAAAABER}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnReceiveLastSlot event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_TRANSMIT_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_TRANSMIT_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_TRANSMIT_COMPLETE\~ 0x0400u}}
\par
{\bkmkstart AAAAAAABES}
{\bkmkend AAAAAAABES}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTransmitComplete event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_TRANSMIT_FRAME_SYNC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_TRANSMIT_FRAME_SYNC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_TRANSMIT_FRAME_SYNC\~ 0x40u}}
\par
{\bkmkstart AAAAAAABET}
{\bkmkend AAAAAAABET}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTransmitFrameSync event mask for second channel \par
}}
{\xe \v LDD_SSI_ON_TRANSMIT_LAST_SLOT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_ON_TRANSMIT_LAST_SLOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_ON_TRANSMIT_LAST_SLOT\~ 0x0100u}}
\par
{\bkmkstart AAAAAAABEU}
{\bkmkend AAAAAAABEU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnTransmitLastSlot event mask for second channel \par
}}
{\xe \v LDD_SSI_OUTPUT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_OUTPUT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_OUTPUT_PIN\~ 0x02U}}
\par
{\bkmkstart AAAAAAABEV}
{\bkmkend AAAAAAABEV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Output pin mask \par
}}
{\xe \v LDD_SSI_OUTPUT_PIN_CHANNEL_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_OUTPUT_PIN_CHANNEL_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_OUTPUT_PIN_CHANNEL_0\~ 0x0200U}}
\par
{\bkmkstart AAAAAAABEW}
{\bkmkend AAAAAAABEW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Output pin mask for data channel 0 \par
}}
{\xe \v LDD_SSI_OUTPUT_PIN_CHANNEL_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_OUTPUT_PIN_CHANNEL_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_OUTPUT_PIN_CHANNEL_1\~ 0x0400U}}
\par
{\bkmkstart AAAAAAABEX}
{\bkmkend AAAAAAABEX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Output pin mask for data channel 1 \par
}}
{\xe \v LDD_SSI_RECEIVER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RECEIVER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RECEIVER\~ 0x01U}}
\par
{\bkmkstart AAAAAAABEY}
{\bkmkend AAAAAAABEY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receive section of the device. \par
}}
{\xe \v LDD_SSI_RX_CLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_CLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_CLK_PIN\~ 0x04U}}
\par
{\bkmkstart AAAAAAABEZ}
{\bkmkend AAAAAAABEZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Rx clock pin mask \par
}}
{\xe \v LDD_SSI_RX_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_DMA_ERROR\~ 0x08U}}
\par
{\bkmkstart AAAAAAABFA}
{\bkmkend AAAAAAABFA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver DMA error \par
}}
{\xe \v LDD_SSI_RX_FRAME_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_FRAME_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_FRAME_COMPLETE\~ 0x01U}}
\par
{\bkmkstart AAAAAAABFB}
{\bkmkend AAAAAAABFB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receive frame is finished after disabling transfer \par
}}
{\xe \v LDD_SSI_RX_FRAME_SYNC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_FRAME_SYNC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_FRAME_SYNC\~ 0x04U}}
\par
{\bkmkstart AAAAAAABFC}
{\bkmkend AAAAAAABFC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver frame sync \par
}}
{\xe \v LDD_SSI_RX_FS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_FS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_FS_PIN\~ 0x10U}}
\par
{\bkmkstart AAAAAAABFD}
{\bkmkend AAAAAAABFD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Rx frame sync pin mask \par
}}
{\xe \v LDD_SSI_RX_LAST_SLOT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_LAST_SLOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_LAST_SLOT\~ 0x10U}}
\par
{\bkmkstart AAAAAAABFE}
{\bkmkend AAAAAAABFE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receive last time slot \par
}}
{\xe \v LDD_SSI_RX_OVERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_OVERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_OVERFLOW\~ 0x01U}}
\par
{\bkmkstart AAAAAAABFF}
{\bkmkend AAAAAAABFF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver overflow \par
}}
{\xe \v LDD_SSI_RX_OVERFLOW_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_OVERFLOW_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_OVERFLOW_1\~ 0x02U}}
\par
{\bkmkstart AAAAAAABFG}
{\bkmkend AAAAAAABFG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver overflow 1 \par
}}
{\xe \v LDD_SSI_RX_SYNC_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_RX_SYNC_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_RX_SYNC_ERROR\~ 0x04U}}
\par
{\bkmkstart AAAAAAABFH}
{\bkmkend AAAAAAABFH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receiver frame sync error \par
}}
{\xe \v LDD_SSI_TRANSMITTER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TRANSMITTER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TRANSMITTER\~ 0x02U}}
\par
{\bkmkstart AAAAAAABFI}
{\bkmkend AAAAAAABFI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmit section of the device. \par
}}
{\xe \v LDD_SSI_TX_CLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_CLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_CLK_PIN\~ 0x08U}}
\par
{\bkmkstart AAAAAAABFJ}
{\bkmkend AAAAAAABFJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Tx clock pin mask \par
}}
{\xe \v LDD_SSI_TX_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_DMA_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_DMA_ERROR\~ 0x80U}}
\par
{\bkmkstart AAAAAAABFK}
{\bkmkend AAAAAAABFK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitter DMA error \par
}}
{\xe \v LDD_SSI_TX_FRAME_COMPLETE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_FRAME_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_FRAME_COMPLETE\~ 0x02U}}
\par
{\bkmkstart AAAAAAABFL}
{\bkmkend AAAAAAABFL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmit frame is finished after disabling transfer \par
}}
{\xe \v LDD_SSI_TX_FRAME_SYNC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_FRAME_SYNC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_FRAME_SYNC\~ 0x08U}}
\par
{\bkmkstart AAAAAAABFM}
{\bkmkend AAAAAAABFM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmit frame sync \par
}}
{\xe \v LDD_SSI_TX_FS_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_FS_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_FS_PIN\~ 0x20U}}
\par
{\bkmkstart AAAAAAABFN}
{\bkmkend AAAAAAABFN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Tx frame sync pin mask \par
}}
{\xe \v LDD_SSI_TX_LAST_SLOT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_LAST_SLOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_LAST_SLOT\~ 0x20U}}
\par
{\bkmkstart AAAAAAABFO}
{\bkmkend AAAAAAABFO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmit last time slot \par
}}
{\xe \v LDD_SSI_TX_SYNC_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_SYNC_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_SYNC_ERROR\~ 0x40U}}
\par
{\bkmkstart AAAAAAABFP}
{\bkmkend AAAAAAABFP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitter frame sync error \par
}}
{\xe \v LDD_SSI_TX_UNDERFLOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_UNDERFLOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_UNDERFLOW\~ 0x10U}}
\par
{\bkmkstart AAAAAAABFQ}
{\bkmkend AAAAAAABFQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitter underflow \par
}}
{\xe \v LDD_SSI_TX_UNDERFLOW_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TX_UNDERFLOW_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_SSI_TX_UNDERFLOW_1\~ 0x20U}}
\par
{\bkmkstart AAAAAAABFR}
{\bkmkend AAAAAAABFR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitter underflow 1 \par
}}
{\xe \v LDD_TIMEDATE_ON_ALARM\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMEDATE_ON_ALARM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMEDATE_ON_ALARM\~ 0x01u}}
\par
{\bkmkstart AAAAAAABFS}
{\bkmkend AAAAAAABFS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnAlarm event mask value \par
}}
{\xe \v LDD_TIMEDATE_ON_SECOND\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMEDATE_ON_SECOND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMEDATE_ON_SECOND\~ 0x02u}}
\par
{\bkmkstart AAAAAAABFT}
{\bkmkend AAAAAAABFT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSecond event mask value Time struct \par
}}
{\xe \v LDD_TIMERINT_ON_INTERRUPT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERINT_ON_INTERRUPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERINT_ON_INTERRUPT\~ 0x01u}}
\par
{\bkmkstart AAAAAAABFU}
{\bkmkend AAAAAAABFU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnInterrupt event mask value \par
}}
{\xe \v LDD_TIMEROUT_ON_INTERRUPT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMEROUT_ON_INTERRUPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMEROUT_ON_INTERRUPT\~ 0x01u}}
\par
{\bkmkstart AAAAAAABFV}
{\bkmkend AAAAAAABFV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnInterrupt event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_0\~ 0x01u}}
\par
{\bkmkstart AAAAAAABFW}
{\bkmkend AAAAAAABFW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel0 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_1\~ 0x02u}}
\par
{\bkmkstart AAAAAAABFX}
{\bkmkend AAAAAAABFX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel1 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_2\~ 0x04u}}
\par
{\bkmkstart AAAAAAABFY}
{\bkmkend AAAAAAABFY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel2 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_3\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_3\~ 0x08u}}
\par
{\bkmkstart AAAAAAABFZ}
{\bkmkend AAAAAAABFZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel3 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_4\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_4\~ 0x10u}}
\par
{\bkmkstart AAAAAAABGA}
{\bkmkend AAAAAAABGA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel4 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_5\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_5\~ 0x20u}}
\par
{\bkmkstart AAAAAAABGB}
{\bkmkend AAAAAAABGB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel5 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_6\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_6\~ 0x40u}}
\par
{\bkmkstart AAAAAAABGC}
{\bkmkend AAAAAAABGC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel6 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_CHANNEL_7\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_CHANNEL_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_CHANNEL_7\~ 0x80u}}
\par
{\bkmkstart AAAAAAABGD}
{\bkmkend AAAAAAABGD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnChannel7 event mask value \par
}}
{\xe \v LDD_TIMERUNIT_ON_COUNTER_RESTART\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TIMERUNIT_ON_COUNTER_RESTART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_TIMERUNIT_ON_COUNTER_RESTART\~ 0x0100u}}
\par
{\bkmkstart AAAAAAABGE}
{\bkmkend AAAAAAABGE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnCounterRestart event mask value \par
}}
{\xe \v LDD_USB_ALT_CLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ALT_CLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ALT_CLK_PIN\~ 0x80000000u}}
\par
{\bkmkstart AAAAAAABGF}
{\bkmkend AAAAAAABGF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate clock pin mask \par
}}
{\xe \v LDD_USB_CLKIN_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_CLKIN_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_CLKIN_PIN\~ 0x80000000u}}
\par
{\bkmkstart AAAAAAABGG}
{\bkmkend AAAAAAABGG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate clock pin mask \par
}}
{\xe \v LDD_USB_CMD_CLR_EP_HALT_FATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_CMD_CLR_EP_HALT_FATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_CMD_CLR_EP_HALT_FATURE\~ 0x02u}}
\par
{\bkmkstart AAAAAAABGH}
{\bkmkend AAAAAAABGH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clear endpoint HALT feature command ID \par
}}
{\xe \v LDD_USB_CMD_EP_STATUS_HALT_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_CMD_EP_STATUS_HALT_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_CMD_EP_STATUS_HALT_MASK\~ 0x01u}}
\par
{\bkmkstart AAAAAAABGI}
{\bkmkend AAAAAAABGI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint halt status mask \par
}}
{\xe \v LDD_USB_CMD_GET_EP_STATUS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_CMD_GET_EP_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_CMD_GET_EP_STATUS\~ 0x00u}}
\par
{\bkmkstart AAAAAAABGJ}
{\bkmkend AAAAAAABGJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Get endpoint status command ID \par
}}
{\xe \v LDD_USB_CMD_SET_EP_HALT_FATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_CMD_SET_EP_HALT_FATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_CMD_SET_EP_HALT_FATURE\~ 0x01u}}
\par
{\bkmkstart AAAAAAABGK}
{\bkmkend AAAAAAABGK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set endpoint HALT feature command ID \par
}}
{\xe \v LDD_USB_DEVICE_VBUS_DETECT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_VBUS_DETECT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DEVICE_VBUS_DETECT_PIN\~ 0x00000040u}}
\par
{\bkmkstart AAAAAAABGL}
{\bkmkend AAAAAAABGL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS detect pin mask \par
}}
{\xe \v LDD_USB_DIR_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DIR_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DIR_IN\~ 0x80u}}
\par
{\bkmkstart AAAAAAABGM}
{\bkmkend AAAAAAABGM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Recipient is Host \par
}}
{\xe \v LDD_USB_DIR_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DIR_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DIR_MASK\~ 0x80u}}
\par
{\bkmkstart AAAAAAABGN}
{\bkmkend AAAAAAABGN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit mask for data transfer direction \par
}}
{\xe \v LDD_USB_DIR_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DIR_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DIR_OUT\~ 0x00u}}
\par
{\bkmkstart AAAAAAABGO}
{\bkmkend AAAAAAABGO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Recipient is Device \par
}}
{\xe \v LDD_USB_DM_PD_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DM_PD_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DM_PD_PIN\~ 0x00000020u}}
\par
{\bkmkstart AAAAAAABGP}
{\bkmkend AAAAAAABGP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data- pull-down pin mask \par
}}
{\xe \v LDD_USB_DM_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DM_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DM_PIN\~ 0x00000002u}}
\par
{\bkmkstart AAAAAAABGQ}
{\bkmkend AAAAAAABGQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data- pin mask \par
}}
{\xe \v LDD_USB_DM_PU_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DM_PU_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DM_PU_PIN\~ 0x00000008u}}
\par
{\bkmkstart AAAAAAABGR}
{\bkmkend AAAAAAABGR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data- pull-up pin mask \par
}}
{\xe \v LDD_USB_DP_PD_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DP_PD_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DP_PD_PIN\~ 0x00000010u}}
\par
{\bkmkstart AAAAAAABGS}
{\bkmkend AAAAAAABGS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data+ pull-down pin mask \par
}}
{\xe \v LDD_USB_DP_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DP_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DP_PIN\~ 0x00000001u}}
\par
{\bkmkstart AAAAAAABGT}
{\bkmkend AAAAAAABGT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data+ pin mask \par
}}
{\xe \v LDD_USB_DP_PU_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DP_PU_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DP_PU_PIN\~ 0x00000004u}}
\par
{\bkmkstart AAAAAAABGU}
{\bkmkend AAAAAAABGU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data+ pull-up pin mask \par
}}
{\xe \v LDD_USB_DT_CONFIGURATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_CONFIGURATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_CONFIGURATION\~ 0x02u}}
\par
{\bkmkstart AAAAAAABGV}
{\bkmkend AAAAAAABGV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Configuration descriptor \par
}}
{\xe \v LDD_USB_DT_DEBUG\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_DEBUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_DEBUG\~ 0x0Au}}
\par
{\bkmkstart AAAAAAABGW}
{\bkmkend AAAAAAABGW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Debug descriptor \par
}}
{\xe \v LDD_USB_DT_DEVICE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_DEVICE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_DEVICE\~ 0x01u}}
\par
{\bkmkstart AAAAAAABGX}
{\bkmkend AAAAAAABGX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device descriptor \par
}}
{\xe \v LDD_USB_DT_DEVICE_QUALIFIER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_DEVICE_QUALIFIER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_DEVICE_QUALIFIER\~ 0x06u}}
\par
{\bkmkstart AAAAAAABGY}
{\bkmkend AAAAAAABGY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device qualifier descriptor \par
}}
{\xe \v LDD_USB_DT_ENDPOINT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_ENDPOINT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_ENDPOINT\~ 0x05u}}
\par
{\bkmkstart AAAAAAABGZ}
{\bkmkend AAAAAAABGZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint descriptor \par
}}
{\xe \v LDD_USB_DT_INTERFACE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_INTERFACE\~ 0x04u}}
\par
{\bkmkstart AAAAAAABHA}
{\bkmkend AAAAAAABHA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interface descriptor \par
}}
{\xe \v LDD_USB_DT_INTERFACE_ASSOCIATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_INTERFACE_ASSOCIATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_INTERFACE_ASSOCIATION\~ 0x0Bu}}
\par
{\bkmkstart AAAAAAABHB}
{\bkmkend AAAAAAABHB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interface association descriptor \par
}}
{\xe \v LDD_USB_DT_INTERFACE_POWER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_INTERFACE_POWER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_INTERFACE_POWER\~ 0x08u}}
\par
{\bkmkstart AAAAAAABHC}
{\bkmkend AAAAAAABHC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interface-level power management descriptor \par
}}
{\xe \v LDD_USB_DT_OTG\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_OTG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_OTG\~ 0x09u}}
\par
{\bkmkstart AAAAAAABHD}
{\bkmkend AAAAAAABHD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG descriptor \par
}}
{\xe \v LDD_USB_DT_OTHER_SPEED_CONFIGURATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_OTHER_SPEED_CONFIGURATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_OTHER_SPEED_CONFIGURATION\~ 0x07u}}
\par
{\bkmkstart AAAAAAABHE}
{\bkmkend AAAAAAABHE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Other speed configuration descriptor \par
}}
{\xe \v LDD_USB_DT_STRING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DT_STRING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_DT_STRING\~ 0x03u}}
\par
{\bkmkstart AAAAAAABHF}
{\bkmkend AAAAAAABHF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
String descriptor \par
}}
{\xe \v LDD_USB_FEATURE_DEV_REMOTE_WAKEUP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_FEATURE_DEV_REMOTE_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_FEATURE_DEV_REMOTE_WAKEUP\~ 0x01u}}
\par
{\bkmkstart AAAAAAABHG}
{\bkmkend AAAAAAABHG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Remote Wake-up feature selector \par
}}
{\xe \v LDD_USB_FEATURE_DEV_TEST_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_FEATURE_DEV_TEST_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_FEATURE_DEV_TEST_MODE\~ 0x02u}}
\par
{\bkmkstart AAAAAAABHH}
{\bkmkend AAAAAAABHH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Test mode feature selector \par
}}
{\xe \v LDD_USB_FEATURE_EP_HALT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_FEATURE_EP_HALT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_FEATURE_EP_HALT\~ 0x00u}}
\par
{\bkmkstart AAAAAAABHI}
{\bkmkend AAAAAAABHI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint HALT feature selector \par
}}
{\xe \v LDD_USB_HOST_VBUS_ENABLE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_VBUS_ENABLE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_HOST_VBUS_ENABLE_PIN\~ 0x00000080u}}
\par
{\bkmkstart AAAAAAABHJ}
{\bkmkend AAAAAAABHJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS enable pin mask \par
}}
{\xe \v LDD_USB_HOST_VBUS_OVERCURRENT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_VBUS_OVERCURRENT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_HOST_VBUS_OVERCURRENT_PIN\~ 0x00000100u}}
\par
{\bkmkstart AAAAAAABHK}
{\bkmkend AAAAAAABHK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS overcurrent pin mask \par
}}
{\xe \v LDD_USB_ID_EP0_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP0_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP0_IN\~ 0x80u}}
\par
{\bkmkstart AAAAAAABHL}
{\bkmkend AAAAAAABHL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP0 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP0_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP0_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP0_OUT\~ 0x00u}}
\par
{\bkmkstart AAAAAAABHM}
{\bkmkend AAAAAAABHM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP0 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP10_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP10_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP10_IN\~ 0x8Au}}
\par
{\bkmkstart AAAAAAABHN}
{\bkmkend AAAAAAABHN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP10 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP10_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP10_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP10_OUT\~ 0x0Au}}
\par
{\bkmkstart AAAAAAABHO}
{\bkmkend AAAAAAABHO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP10 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP11_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP11_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP11_IN\~ 0x8Bu}}
\par
{\bkmkstart AAAAAAABHP}
{\bkmkend AAAAAAABHP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP11 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP11_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP11_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP11_OUT\~ 0x0Bu}}
\par
{\bkmkstart AAAAAAABHQ}
{\bkmkend AAAAAAABHQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP11 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP12_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP12_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP12_IN\~ 0x8Cu}}
\par
{\bkmkstart AAAAAAABHR}
{\bkmkend AAAAAAABHR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP12 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP12_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP12_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP12_OUT\~ 0x0Cu}}
\par
{\bkmkstart AAAAAAABHS}
{\bkmkend AAAAAAABHS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP12 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP13_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP13_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP13_IN\~ 0x8Du}}
\par
{\bkmkstart AAAAAAABHT}
{\bkmkend AAAAAAABHT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP13 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP13_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP13_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP13_OUT\~ 0x0Du}}
\par
{\bkmkstart AAAAAAABHU}
{\bkmkend AAAAAAABHU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP13 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP14_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP14_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP14_IN\~ 0x8Eu}}
\par
{\bkmkstart AAAAAAABHV}
{\bkmkend AAAAAAABHV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP14 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP14_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP14_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP14_OUT\~ 0x0Eu}}
\par
{\bkmkstart AAAAAAABHW}
{\bkmkend AAAAAAABHW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP14 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP15_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP15_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP15_IN\~ 0x8Fu}}
\par
{\bkmkstart AAAAAAABHX}
{\bkmkend AAAAAAABHX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP15 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP15_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP15_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP15_OUT\~ 0x0Fu}}
\par
{\bkmkstart AAAAAAABHY}
{\bkmkend AAAAAAABHY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP15 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP1_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP1_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP1_IN\~ 0x81u}}
\par
{\bkmkstart AAAAAAABHZ}
{\bkmkend AAAAAAABHZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP1 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP1_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP1_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP1_OUT\~ 0x01u}}
\par
{\bkmkstart AAAAAAABIA}
{\bkmkend AAAAAAABIA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP1 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP2_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP2_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP2_IN\~ 0x82u}}
\par
{\bkmkstart AAAAAAABIB}
{\bkmkend AAAAAAABIB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP2 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP2_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP2_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP2_OUT\~ 0x02u}}
\par
{\bkmkstart AAAAAAABIC}
{\bkmkend AAAAAAABIC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP2 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP3_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP3_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP3_IN\~ 0x83u}}
\par
{\bkmkstart AAAAAAABID}
{\bkmkend AAAAAAABID}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP3 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP3_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP3_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP3_OUT\~ 0x03u}}
\par
{\bkmkstart AAAAAAABIE}
{\bkmkend AAAAAAABIE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP3 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP4_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP4_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP4_IN\~ 0x84u}}
\par
{\bkmkstart AAAAAAABIF}
{\bkmkend AAAAAAABIF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP4 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP4_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP4_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP4_OUT\~ 0x04u}}
\par
{\bkmkstart AAAAAAABIG}
{\bkmkend AAAAAAABIG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP4 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP5_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP5_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP5_IN\~ 0x85u}}
\par
{\bkmkstart AAAAAAABIH}
{\bkmkend AAAAAAABIH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP5 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP5_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP5_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP5_OUT\~ 0x05u}}
\par
{\bkmkstart AAAAAAABII}
{\bkmkend AAAAAAABII}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP5 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP6_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP6_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP6_IN\~ 0x86u}}
\par
{\bkmkstart AAAAAAABIJ}
{\bkmkend AAAAAAABIJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP6 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP6_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP6_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP6_OUT\~ 0x06u}}
\par
{\bkmkstart AAAAAAABIK}
{\bkmkend AAAAAAABIK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP6 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP7_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP7_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP7_IN\~ 0x87u}}
\par
{\bkmkstart AAAAAAABIL}
{\bkmkend AAAAAAABIL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP7 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP7_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP7_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP7_OUT\~ 0x07u}}
\par
{\bkmkstart AAAAAAABIM}
{\bkmkend AAAAAAABIM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP7 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP8_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP8_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP8_IN\~ 0x88u}}
\par
{\bkmkstart AAAAAAABIN}
{\bkmkend AAAAAAABIN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP8 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP8_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP8_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP8_OUT\~ 0x08u}}
\par
{\bkmkstart AAAAAAABIO}
{\bkmkend AAAAAAABIO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP8 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP9_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP9_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP9_IN\~ 0x89u}}
\par
{\bkmkstart AAAAAAABIP}
{\bkmkend AAAAAAABIP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP9 IN component ID \par
}}
{\xe \v LDD_USB_ID_EP9_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP9_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP9_OUT\~ 0x09u}}
\par
{\bkmkstart AAAAAAABIQ}
{\bkmkend AAAAAAABIQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP9 OUT component ID \par
}}
{\xe \v LDD_USB_ID_EP_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ID_EP_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ID_EP_MASK\~ 0x8Fu}}
\par
{\bkmkstart AAAAAAABIR}
{\bkmkend AAAAAAABIR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP15 IN component ID \par
}}
{\xe \v LDD_USB_ON_DEVICE_1_MS_TIMER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_1_MS_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_1_MS_TIMER\~ 0x00000040u}}
\par
{\bkmkstart AAAAAAABIS}
{\bkmkend AAAAAAABIS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDevice1msTimer event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_1MS_TIMER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_1MS_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_1MS_TIMER\~ 0x00000040u}}
\par
{\bkmkstart AAAAAAABIT}
{\bkmkend AAAAAAABIT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDevice1msTimer event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_ERROR\~ 0x00000080u}}
\par
{\bkmkstart AAAAAAABIU}
{\bkmkend AAAAAAABIU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDeviceError event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_RESET\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_RESET\~ 0x00000001u}}
\par
{\bkmkstart AAAAAAABIV}
{\bkmkend AAAAAAABIV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDeviceReset event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_RESUME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_RESUME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_RESUME\~ 0x00000008u}}
\par
{\bkmkstart AAAAAAABIW}
{\bkmkend AAAAAAABIW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDeviceResume event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_SETUP_PACKET\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_SETUP_PACKET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_SETUP_PACKET\~ 0x00000010u}}
\par
{\bkmkstart AAAAAAABIX}
{\bkmkend AAAAAAABIX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDeviceSetupPacket event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_SOF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_SOF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_SOF\~ 0x00000020u}}
\par
{\bkmkstart AAAAAAABIY}
{\bkmkend AAAAAAABIY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDeviceSof event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_SPEED_DETECT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_SPEED_DETECT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_SPEED_DETECT\~ 0x00000002u}}
\par
{\bkmkstart AAAAAAABIZ}
{\bkmkend AAAAAAABIZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDeviceSpeedDetect event mask \par
}}
{\xe \v LDD_USB_ON_DEVICE_SUSPEND\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_DEVICE_SUSPEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_DEVICE_SUSPEND\~ 0x00000004u}}
\par
{\bkmkstart AAAAAAABJA}
{\bkmkend AAAAAAABJA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnDeviceSuspend event mask \par
}}
{\xe \v LDD_USB_ON_HOST_1_MS_TIMER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_HOST_1_MS_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_HOST_1_MS_TIMER\~ 0x00000800u}}
\par
{\bkmkstart AAAAAAABJB}
{\bkmkend AAAAAAABJB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1 ms timer event mask \par
}}
{\xe \v LDD_USB_ON_HOST_1MS_TIMER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_HOST_1MS_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_HOST_1MS_TIMER\~ 0x00000800u}}
\par
{\bkmkstart AAAAAAABJC}
{\bkmkend AAAAAAABJC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1 ms timer event mask \par
}}
{\xe \v LDD_USB_ON_HOST_DEVICE_DEATTACH\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_HOST_DEVICE_DEATTACH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_HOST_DEVICE_DEATTACH\~ 0x00000100u}}
\par
{\bkmkstart AAAAAAABJD}
{\bkmkend AAAAAAABJD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnHostDeviceAttach event mask \par
}}
{\xe \v LDD_USB_ON_HOST_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_HOST_ERROR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_HOST_ERROR\~ 0x00001000u}}
\par
{\bkmkstart AAAAAAABJE}
{\bkmkend AAAAAAABJE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnHostError event mask \par
}}
{\xe \v LDD_USB_ON_HOST_RESET_RECOVERY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_HOST_RESET_RECOVERY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_HOST_RESET_RECOVERY\~ 0x00000200u}}
\par
{\bkmkstart AAAAAAABJF}
{\bkmkend AAAAAAABJF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnHostResetRecovery event mask \par
}}
{\xe \v LDD_USB_ON_HOST_RESUME_RECOVERY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_HOST_RESUME_RECOVERY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_HOST_RESUME_RECOVERY\~ 0x00000400u}}
\par
{\bkmkstart AAAAAAABJG}
{\bkmkend AAAAAAABJG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnHostResumeRecovery event mask \par
}}
{\xe \v LDD_USB_ON_OTG_DEVICE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_OTG_DEVICE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_OTG_DEVICE\~ 0x00002000u}}
\par
{\bkmkstart AAAAAAABJH}
{\bkmkend AAAAAAABJH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnOtgDevice event mask \par
}}
{\xe \v LDD_USB_ON_OTG_HOST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_OTG_HOST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_OTG_HOST\~ 0x00004000u}}
\par
{\bkmkstart AAAAAAABJI}
{\bkmkend AAAAAAABJI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnOtgHost event mask \par
}}
{\xe \v LDD_USB_ON_OTG_STATE_CHANGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_OTG_STATE_CHANGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_OTG_STATE_CHANGE\~ 0x00008000u}}
\par
{\bkmkstart AAAAAAABJJ}
{\bkmkend AAAAAAABJJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnOtgStageChange event mask \par
}}
{\xe \v LDD_USB_ON_SIGNAL_CHANGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ON_SIGNAL_CHANGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ON_SIGNAL_CHANGE\~ 0x00010000u}}
\par
{\bkmkstart AAAAAAABJK}
{\bkmkend AAAAAAABJK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OnSignalChange event mask \par
}}
{\xe \v LDD_USB_OTG_B_SESSION_END_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_B_SESSION_END_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_OTG_B_SESSION_END_PIN\~ 0x00004000u}}
\par
{\bkmkstart AAAAAAABJL}
{\bkmkend AAAAAAABJL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
B SESSION end pin mask \par
}}
{\xe \v LDD_USB_OTG_ID_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_ID_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_OTG_ID_PIN\~ 0x00000200u}}
\par
{\bkmkstart AAAAAAABJM}
{\bkmkend AAAAAAABJM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ID pin mask \par
}}
{\xe \v LDD_USB_OTG_SESSION_VALID_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_SESSION_VALID_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_OTG_SESSION_VALID_PIN\~ 0x00000800u}}
\par
{\bkmkstart AAAAAAABJN}
{\bkmkend AAAAAAABJN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SESSION valid pin mask \par
}}
{\xe \v LDD_USB_OTG_VBUS_CHARGE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_VBUS_CHARGE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_OTG_VBUS_CHARGE_PIN\~ 0x00010000u}}
\par
{\bkmkstart AAAAAAABJO}
{\bkmkend AAAAAAABJO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS charge pin mask \par
}}
{\xe \v LDD_USB_OTG_VBUS_DISCHARGE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_VBUS_DISCHARGE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_OTG_VBUS_DISCHARGE_PIN\~ 0x00020000u}}
\par
{\bkmkstart AAAAAAABJP}
{\bkmkend AAAAAAABJP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS discharge pin mask \par
}}
{\xe \v LDD_USB_OTG_VBUS_ENABLE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_VBUS_ENABLE_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_OTG_VBUS_ENABLE_PIN\~ 0x00008000u}}
\par
{\bkmkstart AAAAAAABJQ}
{\bkmkend AAAAAAABJQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS drive pin mask \par
}}
{\xe \v LDD_USB_OTG_VBUS_VALID_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_VBUS_VALID_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_OTG_VBUS_VALID_PIN\~ 0x00000400u}}
\par
{\bkmkstart AAAAAAABJR}
{\bkmkend AAAAAAABJR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS valid pin mask \par
}}
{\xe \v LDD_USB_PID_ACK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_ACK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_ACK\~ 0x02u}}
\par
{\bkmkstart AAAAAAABJS}
{\bkmkend AAAAAAABJS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ACK \par
}}
{\xe \v LDD_USB_PID_DATA0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_DATA0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_DATA0\~ 0x03u}}
\par
{\bkmkstart AAAAAAABJT}
{\bkmkend AAAAAAABJT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DATA0 \par
}}
{\xe \v LDD_USB_PID_DATA1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_DATA1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_DATA1\~ 0x0Bu}}
\par
{\bkmkstart AAAAAAABJU}
{\bkmkend AAAAAAABJU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DATA1 \par
}}
{\xe \v LDD_USB_PID_DATA2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_DATA2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_DATA2\~ 0x07u}}
\par
{\bkmkstart AAAAAAABJV}
{\bkmkend AAAAAAABJV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DATA2 \par
}}
{\xe \v LDD_USB_PID_ERR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_ERR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_ERR\~ 0x0Cu}}
\par
{\bkmkstart AAAAAAABJW}
{\bkmkend AAAAAAABJW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ERR \par
}}
{\xe \v LDD_USB_PID_IN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_IN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_IN\~ 0x09u}}
\par
{\bkmkstart AAAAAAABJX}
{\bkmkend AAAAAAABJX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
IN \par
}}
{\xe \v LDD_USB_PID_MDATA\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_MDATA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_MDATA\~ 0x0Fu}}
\par
{\bkmkstart AAAAAAABJY}
{\bkmkend AAAAAAABJY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MDATA \par
}}
{\xe \v LDD_USB_PID_NACK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_NACK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_NACK\~ 0x0Au}}
\par
{\bkmkstart AAAAAAABJZ}
{\bkmkend AAAAAAABJZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NACK \par
}}
{\xe \v LDD_USB_PID_NYET\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_NYET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_NYET\~ 0x06u}}
\par
{\bkmkstart AAAAAAABKA}
{\bkmkend AAAAAAABKA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NYET \par
}}
{\xe \v LDD_USB_PID_OUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_OUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_OUT\~ 0x01u}}
\par
{\bkmkstart AAAAAAABKB}
{\bkmkend AAAAAAABKB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OUT \par
}}
{\xe \v LDD_USB_PID_PING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_PING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_PING\~ 0x04u}}
\par
{\bkmkstart AAAAAAABKC}
{\bkmkend AAAAAAABKC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PING \par
}}
{\xe \v LDD_USB_PID_PRE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_PRE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_PRE\~ 0x0Cu}}
\par
{\bkmkstart AAAAAAABKD}
{\bkmkend AAAAAAABKD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PRE \par
}}
{\xe \v LDD_USB_PID_SETUP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_SETUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_SETUP\~ 0x0Du}}
\par
{\bkmkstart AAAAAAABKE}
{\bkmkend AAAAAAABKE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SETUP \par
}}
{\xe \v LDD_USB_PID_SOF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_SOF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_SOF\~ 0x05u}}
\par
{\bkmkstart AAAAAAABKF}
{\bkmkend AAAAAAABKF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SOF \par
}}
{\xe \v LDD_USB_PID_SPLIT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_SPLIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_SPLIT\~ 0x08u}}
\par
{\bkmkstart AAAAAAABKG}
{\bkmkend AAAAAAABKG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPLIT \par
}}
{\xe \v LDD_USB_PID_STALL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_PID_STALL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_PID_STALL\~ 0x0Eu}}
\par
{\bkmkstart AAAAAAABKH}
{\bkmkend AAAAAAABKH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
STALL \par
}}
{\xe \v LDD_USB_REQ_CLEAR_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_CLEAR_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_CLEAR_FEATURE\~ 0x01u}}
\par
{\bkmkstart AAAAAAABKI}
{\bkmkend AAAAAAABKI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CLEAR_FEATURE request code \par
}}
{\xe \v LDD_USB_REQ_GET_CONFIGURATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_GET_CONFIGURATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_GET_CONFIGURATION\~ 0x08u}}
\par
{\bkmkstart AAAAAAABKJ}
{\bkmkend AAAAAAABKJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_CONFIGURATION request code \par
}}
{\xe \v LDD_USB_REQ_GET_DESCRIPTOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_GET_DESCRIPTOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_GET_DESCRIPTOR\~ 0x06u}}
\par
{\bkmkstart AAAAAAABKK}
{\bkmkend AAAAAAABKK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_DESCRIPTOR request code \par
}}
{\xe \v LDD_USB_REQ_GET_INTERFACE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_GET_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_GET_INTERFACE\~ 0x0Au}}
\par
{\bkmkstart AAAAAAABKL}
{\bkmkend AAAAAAABKL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_INTERFACE request code \par
}}
{\xe \v LDD_USB_REQ_GET_STATE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_GET_STATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_GET_STATE\~ 0x04u}}
\par
{\bkmkstart AAAAAAABKM}
{\bkmkend AAAAAAABKM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_STATE request code (for Hub Class only) \par
}}
{\xe \v LDD_USB_REQ_GET_STATUS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_GET_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_GET_STATUS\~ 0x00u}}
\par
{\bkmkstart AAAAAAABKN}
{\bkmkend AAAAAAABKN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_STATUS request code \par
}}
{\xe \v LDD_USB_REQ_RECP_DEVICE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_RECP_DEVICE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_RECP_DEVICE\~ 0x00u}}
\par
{\bkmkstart AAAAAAABKO}
{\bkmkend AAAAAAABKO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Recipient = Device \par
}}
{\xe \v LDD_USB_REQ_RECP_ENDPOINT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_RECP_ENDPOINT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_RECP_ENDPOINT\~ 0x02u}}
\par
{\bkmkstart AAAAAAABKP}
{\bkmkend AAAAAAABKP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Recipient = Endpoint \par
}}
{\xe \v LDD_USB_REQ_RECP_INTERFACE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_RECP_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_RECP_INTERFACE\~ 0x01u}}
\par
{\bkmkstart AAAAAAABKQ}
{\bkmkend AAAAAAABKQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Recipient = Interface \par
}}
{\xe \v LDD_USB_REQ_RECP_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_RECP_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_RECP_MASK\~ 0x03u}}
\par
{\bkmkstart AAAAAAABKR}
{\bkmkend AAAAAAABKR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit mask for recipient \par
}}
{\xe \v LDD_USB_REQ_RECP_OTHER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_RECP_OTHER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_RECP_OTHER\~ 0x03u}}
\par
{\bkmkstart AAAAAAABKS}
{\bkmkend AAAAAAABKS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Recipient = Other \par
}}
{\xe \v LDD_USB_REQ_SET_ADDRESS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_SET_ADDRESS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_SET_ADDRESS\~ 0x05u}}
\par
{\bkmkstart AAAAAAABKT}
{\bkmkend AAAAAAABKT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_ADDRESS request code \par
}}
{\xe \v LDD_USB_REQ_SET_CONFIGURATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_SET_CONFIGURATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_SET_CONFIGURATION\~ 0x09u}}
\par
{\bkmkstart AAAAAAABKU}
{\bkmkend AAAAAAABKU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_CONFIGURATION request code \par
}}
{\xe \v LDD_USB_REQ_SET_DESCRIPTOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_SET_DESCRIPTOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_SET_DESCRIPTOR\~ 0x07u}}
\par
{\bkmkstart AAAAAAABKV}
{\bkmkend AAAAAAABKV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_DESCRIPTOR request code, this request is not supported \par
}}
{\xe \v LDD_USB_REQ_SET_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_SET_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_SET_FEATURE\~ 0x03u}}
\par
{\bkmkstart AAAAAAABKW}
{\bkmkend AAAAAAABKW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_FEATURE request code \par
}}
{\xe \v LDD_USB_REQ_SET_INTERFACE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_SET_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_SET_INTERFACE\~ 0x0Bu}}
\par
{\bkmkstart AAAAAAABKX}
{\bkmkend AAAAAAABKX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_INTERFACE request code \par
}}
{\xe \v LDD_USB_REQ_SYNCH_FRAME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_SYNCH_FRAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_SYNCH_FRAME\~ 0x0Cu}}
\par
{\bkmkstart AAAAAAABKY}
{\bkmkend AAAAAAABKY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SYNCH_FRAME request code \par
}}
{\xe \v LDD_USB_REQ_TYPE_CLASS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_TYPE_CLASS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_TYPE_CLASS\~ 0x20u}}
\par
{\bkmkstart AAAAAAABKZ}
{\bkmkend AAAAAAABKZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Class request \par
}}
{\xe \v LDD_USB_REQ_TYPE_MASK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_TYPE_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_TYPE_MASK\~ 0x60u}}
\par
{\bkmkstart AAAAAAABLA}
{\bkmkend AAAAAAABLA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit mask for request type (bmRequestType) \par
}}
{\xe \v LDD_USB_REQ_TYPE_STANDARD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_TYPE_STANDARD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_TYPE_STANDARD\~ 0x00u}}
\par
{\bkmkstart AAAAAAABLB}
{\bkmkend AAAAAAABLB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Following USB constants and types are for test purpose only Standard request \par
}}
{\xe \v LDD_USB_REQ_TYPE_VENDOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_REQ_TYPE_VENDOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_REQ_TYPE_VENDOR\~ 0x40u}}
\par
{\bkmkstart AAAAAAABLC}
{\bkmkend AAAAAAABLC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Vendor request \par
}}
{\xe \v LDD_USB_STD_REQ_CLR_DEV_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_CLR_DEV_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_CLR_DEV_FEATURE\~ 0x0100u}}
\par
{\bkmkstart AAAAAAABLD}
{\bkmkend AAAAAAABLD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CLEAR_DEVICE_FEATURE bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_CLR_EP_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_CLR_EP_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_CLR_EP_FEATURE\~ 0x0102u}}
\par
{\bkmkstart AAAAAAABLE}
{\bkmkend AAAAAAABLE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CLEAR_ENDPOINT_FEATURE bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_CLR_INT_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_CLR_INT_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_CLR_INT_FEATURE\~ 0x0101u}}
\par
{\bkmkstart AAAAAAABLF}
{\bkmkend AAAAAAABLF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CLEAR_INTERFACE_FEATURE bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_GET_CONFIGURATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_GET_CONFIGURATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_GET_CONFIGURATION\~ 0x0880u}}
\par
{\bkmkstart AAAAAAABLG}
{\bkmkend AAAAAAABLG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_DEVICE_CONFIGURATION bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_GET_DESCRIPTOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_GET_DESCRIPTOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_GET_DESCRIPTOR\~ 0x0680u}}
\par
{\bkmkstart AAAAAAABLH}
{\bkmkend AAAAAAABLH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_DESCRIPTOR bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_GET_DEV_STATUS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_GET_DEV_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_GET_DEV_STATUS\~ 0x0080u}}
\par
{\bkmkstart AAAAAAABLI}
{\bkmkend AAAAAAABLI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_DEVICE_STATUS bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_GET_EP_STATUS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_GET_EP_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_GET_EP_STATUS\~ 0x0082u}}
\par
{\bkmkstart AAAAAAABLJ}
{\bkmkend AAAAAAABLJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_ENDPOINT_STATUS bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_GET_INT_STATUS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_GET_INT_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_GET_INT_STATUS\~ 0x0081u}}
\par
{\bkmkstart AAAAAAABLK}
{\bkmkend AAAAAAABLK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_INTERFACE_STATUS bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_GET_INTERFACE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_GET_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_GET_INTERFACE\~ 0x0A81u}}
\par
{\bkmkstart AAAAAAABLL}
{\bkmkend AAAAAAABLL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
GET_DEVICE_INTERFACE bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SET_ADDRESS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SET_ADDRESS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SET_ADDRESS\~ 0x0500u}}
\par
{\bkmkstart AAAAAAABLM}
{\bkmkend AAAAAAABLM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_DEVICE_ADDRESS bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SET_CONFIGURATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SET_CONFIGURATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SET_CONFIGURATION\~ 0x0900u}}
\par
{\bkmkstart AAAAAAABLN}
{\bkmkend AAAAAAABLN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_DEVICE_CONFIGURATION bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SET_DESCRIPTOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SET_DESCRIPTOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SET_DESCRIPTOR\~ 0x0700u}}
\par
{\bkmkstart AAAAAAABLO}
{\bkmkend AAAAAAABLO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_DESCRIPTOR bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SET_DEV_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SET_DEV_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SET_DEV_FEATURE\~ 0x0300u}}
\par
{\bkmkstart AAAAAAABLP}
{\bkmkend AAAAAAABLP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_DEVICE_FEATURE bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SET_EP_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SET_EP_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SET_EP_FEATURE\~ 0x0302u}}
\par
{\bkmkstart AAAAAAABLQ}
{\bkmkend AAAAAAABLQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ENDPOINT_ bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SET_INT_FEATURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SET_INT_FEATURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SET_INT_FEATURE\~ 0x0301u}}
\par
{\bkmkstart AAAAAAABLR}
{\bkmkend AAAAAAABLR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_INTERFACE_FEATURE bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SET_INTERFACE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SET_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SET_INTERFACE\~ 0x0B01u}}
\par
{\bkmkstart AAAAAAABLS}
{\bkmkend AAAAAAABLS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET_DEVICE_INTERFACE bmRequestType and bRequest word \par
}}
{\xe \v LDD_USB_STD_REQ_SYNCH_FRAME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_STD_REQ_SYNCH_FRAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_STD_REQ_SYNCH_FRAME\~ 0x0C12u}}
\par
{\bkmkstart AAAAAAABLT}
{\bkmkend AAAAAAABLT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SYNCH_DEVICE_FRAME bmRequestType and bRequest code \par
}}
{\xe \v LDD_USB_ULPI_CLK_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_CLK_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_CLK_PIN\~ 0x00080000u}}
\par
{\bkmkstart AAAAAAABLU}
{\bkmkend AAAAAAABLU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_CLK pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_0_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_0_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_0_PIN\~ 0x00800000u}}
\par
{\bkmkstart AAAAAAABLV}
{\bkmkend AAAAAAABLV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_0 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_1_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_1_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_1_PIN\~ 0x01000000u}}
\par
{\bkmkstart AAAAAAABLW}
{\bkmkend AAAAAAABLW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_1 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_2_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_2_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_2_PIN\~ 0x02000000u}}
\par
{\bkmkstart AAAAAAABLX}
{\bkmkend AAAAAAABLX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_2 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_3_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_3_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_3_PIN\~ 0x04000000u}}
\par
{\bkmkstart AAAAAAABLY}
{\bkmkend AAAAAAABLY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_3 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_4_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_4_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_4_PIN\~ 0x08000000u}}
\par
{\bkmkstart AAAAAAABLZ}
{\bkmkend AAAAAAABLZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_4 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_5_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_5_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_5_PIN\~ 0x10000000u}}
\par
{\bkmkstart AAAAAAABMA}
{\bkmkend AAAAAAABMA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_5 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_6_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_6_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_6_PIN\~ 0x20000000u}}
\par
{\bkmkstart AAAAAAABMB}
{\bkmkend AAAAAAABMB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_6 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DATA_7_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DATA_7_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DATA_7_PIN\~ 0x40000000u}}
\par
{\bkmkstart AAAAAAABMC}
{\bkmkend AAAAAAABMC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DATA_7 pin mask \par
}}
{\xe \v LDD_USB_ULPI_DIR_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_DIR_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_DIR_PIN\~ 0x00100000u}}
\par
{\bkmkstart AAAAAAABMD}
{\bkmkend AAAAAAABMD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_DIR pin mask \par
}}
{\xe \v LDD_USB_ULPI_NXT_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_NXT_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_NXT_PIN\~ 0x00200000u}}
\par
{\bkmkstart AAAAAAABME}
{\bkmkend AAAAAAABME}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_NXT pin mask \par
}}
{\xe \v LDD_USB_ULPI_STP_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ULPI_STP_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LDD_USB_ULPI_STP_PIN\~ 0x00400000u}}
\par
{\bkmkstart AAAAAAABMF}
{\bkmkend AAAAAAABMF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ULPI_STOP pin mask \par
}}
{\xe \v PE_DEBUGHALT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_DEBUGHALT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_DEBUGHALT()}}
\par
{\bkmkstart AAAAAAABMG}
{\bkmkend AAAAAAABMG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid /*lint -save  -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\\\par
  __asm( "BKPT 255") \\\par
  /*lint -restore Enable MISRA rule (2.1,1.1) checking. */\par
}
}
{\xe \v PE_LDD_DRIVER_BUSY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_LDD_DRIVER_BUSY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_LDD_DRIVER_BUSY\~ 0x04U}}
\par
{\bkmkstart AAAAAAABMH}
{\bkmkend AAAAAAABMH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
LDD driver is busy \par
}}
{\xe \v PE_LDD_DRIVER_DISABLED_BY_USER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_LDD_DRIVER_DISABLED_BY_USER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_LDD_DRIVER_DISABLED_BY_USER\~ 0x02U}}
\par
{\bkmkstart AAAAAAABMI}
{\bkmkend AAAAAAABMI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
LDD driver is disabled by the user \par
}}
{\xe \v PE_LDD_DRIVER_DISABLED_IN_CLOCK_CONFIGURATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_LDD_DRIVER_DISABLED_IN_CLOCK_CONFIGURATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_LDD_DRIVER_DISABLED_IN_CLOCK_CONFIGURATION\~ 0x01U}}
\par
{\bkmkstart AAAAAAABMJ}
{\bkmkend AAAAAAABMJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
LDD driver is disabled in the selected clock configuration \par
}}
{\xe \v PE_LDD_GetDeviceStructure\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_LDD_GetDeviceStructure}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_LDD_GetDeviceStructure( ComponentIndex)\~ (PE_LDD_DeviceDataList[ComponentIndex])}}
\par
{\bkmkstart AAAAAAABMK}
{\bkmkend AAAAAAABMK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Macro to get the component device structure \par
}}
{\xe \v PE_LDD_RegisterDeviceStructure\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_LDD_RegisterDeviceStructure}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_LDD_RegisterDeviceStructure( ComponentIndex,  DeviceStructure)\~ (PE_LDD_DeviceDataList[ComponentIndex] = DeviceStructure)}}
\par
{\bkmkstart AAAAAAABML}
{\bkmkend AAAAAAABML}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Macro to register component device structure \par
}}
{\xe \v PE_LDD_UnregisterDeviceStructure\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_LDD_UnregisterDeviceStructure}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_LDD_UnregisterDeviceStructure( ComponentIndex)\~ (PE_LDD_DeviceDataList[ComponentIndex] = NULL)}}
\par
{\bkmkstart AAAAAAABMM}
{\bkmkend AAAAAAABMM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Macro to unregister component device structure \par
}}
{\xe \v PE_LDD_VERSION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_LDD_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_LDD_VERSION\~ 0x0100U}}
\par
{\bkmkstart AAAAAAABMN}
{\bkmkend AAAAAAABMN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Logical Device Driver API version \par
}}
{\xe \v PE_NOP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_NOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_NOP()}}
\par
{\bkmkstart AAAAAAABMO}
{\bkmkend AAAAAAABMO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid /*lint -save  -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\\\par
  __asm( "NOP") \\\par
  /*lint -restore Enable MISRA rule (2.1,1.1) checking. */\par
}
}
{\xe \v PE_WFI\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_WFI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PE_WFI()}}
\par
{\bkmkstart AAAAAAABMP}
{\bkmkend AAAAAAABMP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Value:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid /*lint -save  -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\\\par
  __asm("WFI") \\\par
  /*lint -restore Enable MISRA rule (2.1,1.1) checking. */\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Typedef Documentation\par
\pard\plain 
{\xe \v LDD_ADC_TErrorMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_TErrorMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_ADC_TErrorMask}}}
\par
{\bkmkstart AAAAAAABMQ}
{\bkmkend AAAAAAABMQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ADC error type \par
}}
{\xe \v LDD_AnalogComp_TOutputValue\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_AnalogComp_TOutputValue}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_AnalogComp_TOutputValue}}}
\par
{\bkmkstart AAAAAAABMR}
{\bkmkend AAAAAAABMR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying comparator output value \par
}}
{\xe \v LDD_CAN_TAccMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TAccMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_CAN_TAccMask}}}
\par
{\bkmkstart AAAAAAABMS}
{\bkmkend AAAAAAABMS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the acceptance mask variable. \par
}}
{\xe \v LDD_CAN_TBufferMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TBufferMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_CAN_TBufferMask}}}
\par
{\bkmkstart AAAAAAABMT}
{\bkmkend AAAAAAABMT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the message buffer mask variable. \par
}}
{\xe \v LDD_CAN_TErrorCounter\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TErrorCounter}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_CAN_TErrorCounter}}}
\par
{\bkmkstart AAAAAAABMU}
{\bkmkend AAAAAAABMU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the error counter variable. \par
}}
{\xe \v LDD_CAN_TErrorMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TErrorMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_CAN_TErrorMask}}}
\par
{\bkmkstart AAAAAAABMV}
{\bkmkend AAAAAAABMV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the error mask variable. \par
}}
{\xe \v LDD_CAN_TMBIndex\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TMBIndex}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_CAN_TMBIndex}}}
\par
{\bkmkstart AAAAAAABMW}
{\bkmkend AAAAAAABMW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CAN message buffer index \par
}}
{\xe \v LDD_CAN_TMessageID\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TMessageID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_CAN_TMessageID}}}
\par
{\bkmkstart AAAAAAABMX}
{\bkmkend AAAAAAABMX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the ID mask variable. \par
}}
{\xe \v LDD_DAC_TArrayLength\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_TArrayLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_DAC_TArrayLength}}}
\par
{\bkmkstart AAAAAAABMY}
{\bkmkend AAAAAAABMY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Array length type \par
}}
{\xe \v LDD_DAC_TData\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_TData}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_DAC_TData}}}
\par
{\bkmkstart AAAAAAABMZ}
{\bkmkend AAAAAAABMZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The DAC data variable type \par
}}
{\xe \v LDD_DAC_TDataPtr\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_TDataPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void* {\b LDD_DAC_TDataPtr}}}
\par
{\bkmkstart AAAAAAABNA}
{\bkmkend AAAAAAABNA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the pointer to the DAC data variable \par
}}
{\xe \v LDD_DAC_TErrorMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_TErrorMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_DAC_TErrorMask}}}
\par
{\bkmkstart AAAAAAABNB}
{\bkmkend AAAAAAABNB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Error mask \par
}}
{\xe \v LDD_DMA_TAddress\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_DMA_TAddress}}}
\par
{\bkmkstart AAAAAAABNC}
{\bkmkend AAAAAAABNC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the address parameter used by the DMA component's methods. \par
}}
{\xe \v LDD_DMA_TAddressOffset\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TAddressOffset}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef int32_t {\b LDD_DMA_TAddressOffset}}}
\par
{\bkmkstart AAAAAAABND}
{\bkmkend AAAAAAABND}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the address signed offset parameter used by the DMA component's methods. \par
}}
{\xe \v LDD_DMA_TAfterRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TAfterRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TAfterRequest}}}
\par
{\bkmkstart AAAAAAABNE}
{\bkmkend AAAAAAABNE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the operation executed after request service is completed. \par
}}
{\xe \v LDD_DMA_TAfterTransfer\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TAfterTransfer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TAfterTransfer}}}
\par
{\bkmkstart AAAAAAABNF}
{\bkmkend AAAAAAABNF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the operation executed after transfer service is completed. \par
}}
{\xe \v LDD_DMA_TBandwidthControl\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TBandwidthControl}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TBandwidthControl}}}
\par
{\bkmkstart AAAAAAABNG}
{\bkmkend AAAAAAABNG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the bandwidth control. See the DMA_PDD header file for detail description of allowed values. \par
}}
{\xe \v LDD_DMA_TByteCount\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TByteCount}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_DMA_TByteCount}}}
\par
{\bkmkstart AAAAAAABNH}
{\bkmkend AAAAAAABNH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the byte count/minor loop count parameter used by the DMA component's methods. \par
}}
{\xe \v LDD_DMA_TChannelMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TChannelMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_DMA_TChannelMask}}}
\par
{\bkmkstart AAAAAAABNI}
{\bkmkend AAAAAAABNI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA channel mask. For possible values see channel mask constants. \par
}}
{\xe \v LDD_DMA_TChannelNumber\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TChannelNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TChannelNumber}}}
\par
{\bkmkstart AAAAAAABNJ}
{\bkmkend AAAAAAABNJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA channel number. See the MCU manual for detail description of allowed values. \par
}}
{\xe \v LDD_DMA_TChannelPriority\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TChannelPriority}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TChannelPriority}}}
\par
{\bkmkstart AAAAAAABNK}
{\bkmkend AAAAAAABNK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA channel priority number. See the MCU manual for detail description of allowed values. \par
}}
{\xe \v LDD_DMA_TErrorFlags\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TErrorFlags}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_DMA_TErrorFlags}}}
\par
{\bkmkstart AAAAAAABNL}
{\bkmkend AAAAAAABNL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA controller error flags. See the DMA_LDD component's header file for detail description of allowed values. \par
}}
{\xe \v LDD_DMA_TModuloSize\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TModuloSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TModuloSize}}}
\par
{\bkmkstart AAAAAAABNM}
{\bkmkend AAAAAAABNM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the modulo size parameter used by the DMA component's methods. This value power of two represents size of used circular buffer (0U - buffer disabled). See the MCU manual for detail description of allowed values. \par
}}
{\xe \v LDD_DMA_TOuterLoopCount\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TOuterLoopCount}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_DMA_TOuterLoopCount}}}
\par
{\bkmkstart AAAAAAABNN}
{\bkmkend AAAAAAABNN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the transfer outer/major loop count. \par
}}
{\xe \v LDD_DMA_TRecordNumber\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TRecordNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TRecordNumber}}}
\par
{\bkmkstart AAAAAAABNO}
{\bkmkend AAAAAAABNO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA descriptor record number. \par
}}
{\xe \v LDD_DMA_TTransferDescriptorPtr\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TTransferDescriptorPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef {\b LDD_DMA_TTransferDescriptor}* {\b LDD_DMA_TTransferDescriptorPtr}}}
\par
{\bkmkstart AAAAAAABNP}
{\bkmkend AAAAAAABNP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying address of the DMA Transfer descriptor structure. \par
}}
{\xe \v LDD_DMA_TTransferSize\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TTransferSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TTransferSize}}}
\par
{\bkmkstart AAAAAAABNQ}
{\bkmkend AAAAAAABNQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the transfer size parameter used by the DMA component's methods. See the DMA_PDD header file for detail description of allowed values. \par
}}
{\xe \v LDD_DMA_TTriggerSource\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TTriggerSource}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_DMA_TTriggerSource}}}
\par
{\bkmkstart AAAAAAABNR}
{\bkmkend AAAAAAABNR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the trigger source signal number. See the MCU manual for detail description of allowed values. \par
}}
{\xe \v LDD_ETH_TBufferDescPtr\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TBufferDescPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef {\b LDD_ETH_TBufferDesc}* {\b LDD_ETH_TBufferDescPtr}}}
\par
{\bkmkstart AAAAAAABNS}
{\bkmkend AAAAAAABNS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frame buffer descriptor pointer type \par
}}
{\xe \v LDD_ETH_TMACAddress\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TMACAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t LDD_ETH_TMACAddress[6]}}
\par
{\bkmkstart AAAAAAABNT}
{\bkmkend AAAAAAABNT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Ethernet MAC address \par
}}
{\xe \v LDD_FLASH_TAddress\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_TAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_FLASH_TAddress}}}
\par
{\bkmkstart AAAAAAABNU}
{\bkmkend AAAAAAABNU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the Address parameter used by the FLASH component's methods \par
}}
{\xe \v LDD_FLASH_TDataSize\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_TDataSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_FLASH_TDataSize}}}
\par
{\bkmkstart AAAAAAABNV}
{\bkmkend AAAAAAABNV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the Size parameter used by the FLASH component's methods \par
}}
{\xe \v LDD_FLASH_TErasableUnitSize\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_TErasableUnitSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_FLASH_TErasableUnitSize}}}
\par
{\bkmkstart AAAAAAABNW}
{\bkmkend AAAAAAABNW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the Size output parameter of the GetErasableUnitSize method (pointer to a variable of this type is passed to the method) \par
}}
{\xe \v LDD_FLASH_TErrorFlags\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_TErrorFlags}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_FLASH_TErrorFlags}}}
\par
{\bkmkstart AAAAAAABNX}
{\bkmkend AAAAAAABNX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying FLASH component's error flags bit field \par
}}
{\xe \v LDD_GPIO_TBitField\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_TBitField}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_GPIO_TBitField}}}
\par
{\bkmkstart AAAAAAABNY}
{\bkmkend AAAAAAABNY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Abstract type specifying the bit field within the port. \par
}}
{\xe \v LDD_I2C_TAddr\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TAddr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_I2C_TAddr}}}
\par
{\bkmkstart AAAAAAABNZ}
{\bkmkend AAAAAAABNZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the address variable \par
}}
{\xe \v LDD_I2C_TErrorMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TErrorMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_I2C_TErrorMask}}}
\par
{\bkmkstart AAAAAAABOA}
{\bkmkend AAAAAAABOA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the error mask type. \par
}}
{\xe \v LDD_I2C_TMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef bool {\b LDD_I2C_TMode}}}
\par
{\bkmkstart AAAAAAABOB}
{\bkmkend AAAAAAABOB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifynng the Actual operating mode \par
}}
{\xe \v LDD_I2C_TSize\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_I2C_TSize}}}
\par
{\bkmkstart AAAAAAABOC}
{\bkmkend AAAAAAABOC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the length of the data or buffer. \par
}}
{\xe \v LDD_NFC_TTargetID\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_TTargetID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_NFC_TTargetID}}}
\par
{\bkmkstart AAAAAAABOD}
{\bkmkend AAAAAAABOD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NFC target ID type \par
}}
{\xe \v LDD_PPG_Tfloat\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_PPG_Tfloat}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef float {\b LDD_PPG_Tfloat}}}
\par
{\bkmkstart AAAAAAABOE}
{\bkmkend AAAAAAABOE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Float type \par
}}
{\xe \v LDD_RealTime_Tfloat\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RealTime_Tfloat}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef float {\b LDD_RealTime_Tfloat}}}
\par
{\bkmkstart AAAAAAABOF}
{\bkmkend AAAAAAABOF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Float type \par
}}
{\xe \v LDD_SegLCD_TFaultValue\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SegLCD_TFaultValue}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_SegLCD_TFaultValue}}}
\par
{\bkmkstart AAAAAAABOG}
{\bkmkend AAAAAAABOG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the frontplane/backplane segment variable \par
}}
{\xe \v LDD_SegLCD_TFrontplaneData\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SegLCD_TFrontplaneData}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_SegLCD_TFrontplaneData}}}
\par
{\bkmkstart AAAAAAABOH}
{\bkmkend AAAAAAABOH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the frontplane/backplane segment variable \par
}}
{\xe \v LDD_SegLCD_TPinIndex\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SegLCD_TPinIndex}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_SegLCD_TPinIndex}}}
\par
{\bkmkstart AAAAAAABOI}
{\bkmkend AAAAAAABOI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the segment LCD pin index variable \par
}}
{\xe \v LDD_SERIAL_TBaudMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TBaudMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_SERIAL_TBaudMode}}}
\par
{\bkmkstart AAAAAAABOJ}
{\bkmkend AAAAAAABOJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the baud mode. \par
}}
{\xe \v LDD_SERIAL_TDataWidth\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TDataWidth}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_SERIAL_TDataWidth}}}
\par
{\bkmkstart AAAAAAABOK}
{\bkmkend AAAAAAABOK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit length type. The number of bits transmitted by one character. \par
}}
{\xe \v LDD_SERIAL_TError\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_SERIAL_TError}}}
\par
{\bkmkstart AAAAAAABOL}
{\bkmkend AAAAAAABOL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Serial communication error type \par
}}
{\xe \v LDD_SERIAL_TSize\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_SERIAL_TSize}}}
\par
{\bkmkstart AAAAAAABOM}
{\bkmkend AAAAAAABOM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the length of the data or buffer. \par
}}
{\xe \v LDD_SPIMASTER_TError\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPIMASTER_TError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_SPIMASTER_TError}}}
\par
{\bkmkstart AAAAAAABON}
{\bkmkend AAAAAAABON}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication error type \par
}}
{\xe \v LDD_SPISLAVE_TError\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SPISLAVE_TError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_SPISLAVE_TError}}}
\par
{\bkmkstart AAAAAAABOO}
{\bkmkend AAAAAAABOO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication error type \par
}}
{\xe \v LDD_SSI_TComStatus\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TComStatus}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_SSI_TComStatus}}}
\par
{\bkmkstart AAAAAAABOP}
{\bkmkend AAAAAAABOP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication status type \par
}}
{\xe \v LDD_SSI_TError\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_SSI_TError}}}
\par
{\bkmkstart AAAAAAABOQ}
{\bkmkend AAAAAAABOQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication error type \par
}}
{\xe \v LDD_SSI_TSectionMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TSectionMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_SSI_TSectionMask}}}
\par
{\bkmkstart AAAAAAABOR}
{\bkmkend AAAAAAABOR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device section type \par
}}
{\xe \v LDD_TCallback\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TCallback}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void(*  LDD_TCallback) ({\b LDD_TCallbackParam} *CallbackParam)}}
\par
{\bkmkstart AAAAAAABOS}
{\bkmkend AAAAAAABOS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Callback type used for definition of callback functions. \par
}}
{\xe \v LDD_TCallbackParam\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TCallbackParam}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void {\b LDD_TCallbackParam}}}
\par
{\bkmkstart AAAAAAABOT}
{\bkmkend AAAAAAABOT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to this type specifies the user data to be passed as a callback parameter. \par
}}
{\xe \v LDD_TClockConfiguration\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TClockConfiguration}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint8_t {\b LDD_TClockConfiguration}}}
\par
{\bkmkstart AAAAAAABOU}
{\bkmkend AAAAAAABOU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CPU clock configuration type. \par
}}
{\xe \v LDD_TData\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TData}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void {\b LDD_TData}}}
\par
{\bkmkstart AAAAAAABOV}
{\bkmkend AAAAAAABOV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
General pointer to data. \par
}}
{\xe \v LDD_TDeviceData\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TDeviceData}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void {\b LDD_TDeviceData}}}
\par
{\bkmkstart AAAAAAABOW}
{\bkmkend AAAAAAABOW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to private device structure managed and used by HAL components. \par
}}
{\xe \v LDD_TDeviceDataPtr\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TDeviceDataPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void* {\b LDD_TDeviceDataPtr}}}
\par
{\bkmkstart AAAAAAABOX}
{\bkmkend AAAAAAABOX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Obsolete type for backward compatibility. \par
}}
{\xe \v LDD_TDriverState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TDriverState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_TDriverState}}}
\par
{\bkmkstart AAAAAAABOY}
{\bkmkend AAAAAAABOY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Driver state type. \par
}}
{\xe \v LDD_TError\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint16_t {\b LDD_TError}}}
\par
{\bkmkstart AAAAAAABOZ}
{\bkmkend AAAAAAABOZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Error type. \par
}}
{\xe \v LDD_TEventMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TEventMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_TEventMask}}}
\par
{\bkmkstart AAAAAAABPA}
{\bkmkend AAAAAAABPA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Event mask type. \par
}}
{\xe \v LDD_TimerUnit_Tfloat\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TimerUnit_Tfloat}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef float {\b LDD_TimerUnit_Tfloat}}}
\par
{\bkmkstart AAAAAAABPB}
{\bkmkend AAAAAAABPB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Float type \par
}}
{\xe \v LDD_TPinMask\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TPinMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef uint32_t {\b LDD_TPinMask}}}
\par
{\bkmkstart AAAAAAABPC}
{\bkmkend AAAAAAABPC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pin mask type. \par
}}
{\xe \v LDD_TUserData\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TUserData}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void {\b LDD_TUserData}}}
\par
{\bkmkstart AAAAAAABPD}
{\bkmkend AAAAAAABPD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to this type specifies the user or RTOS specific data will be passed as an event or callback parameter. \par
}}
{\xe \v LDD_USB_Device_TTD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Device_TTD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_Device_TTD_Struct}  {\b LDD_USB_Device_TTD}}}
\par
{\bkmkstart AAAAAAABPE}
{\bkmkend AAAAAAABPE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device transfer descriptor structure \par
}}
{\xe \v LDD_USB_Device_TTD_Head\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Device_TTD_Head}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_Device_TTD_Head_Struct}  {\b LDD_USB_Device_TTD_Head}}}
\par
{\bkmkstart AAAAAAABPF}
{\bkmkend AAAAAAABPF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device transfer descriptor structure - head part \par
}}
{\xe \v LDD_USB_Device_TTransferDoneCalback\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Device_TTransferDoneCalback}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void( LDD_USB_Device_TTransferDoneCalback) ({\b LDD_TDeviceData} *DevDataPtr, struct {\b LDD_USB_Device_TTD_Struct} *TrParamPtr)}}
\par
{\bkmkstart AAAAAAABPG}
{\bkmkend AAAAAAABPG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device transfer done callback prototype \par
}}
{\xe \v LDD_USB_Host_TPipeDescr\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Host_TPipeDescr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_Host_TPipeDescr_Struct}  {\b LDD_USB_Host_TPipeDescr}}}
\par
{\bkmkstart AAAAAAABPH}
{\bkmkend AAAAAAABPH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host pipe descriptor structure \par
}}
{\xe \v LDD_USB_Host_TPipeHandle\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Host_TPipeHandle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void {\b LDD_USB_Host_TPipeHandle}}}
\par
{\bkmkstart AAAAAAABPI}
{\bkmkend AAAAAAABPI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host handle prototypes Pipe handle prototype \par
}}
{\xe \v LDD_USB_Host_TTD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Host_TTD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_Host_TTD_Struct}  {\b LDD_USB_Host_TTD}}}
\par
{\bkmkstart AAAAAAABPJ}
{\bkmkend AAAAAAABPJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host transfer descriptor structure \par
}}
{\xe \v LDD_USB_Host_TTransferDoneCalback\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Host_TTransferDoneCalback}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void( LDD_USB_Host_TTransferDoneCalback) ({\b LDD_TDeviceData} *DevDataPtr,{\b LDD_TData} *BufferPtr,uint16_t BufferSize,uint8_t *ParamPtr,{\b LDD_USB_TTransferState} Status)}}
\par
{\bkmkstart AAAAAAABPK}
{\bkmkend AAAAAAABPK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host transfer done callback prototype \par
}}
{\xe \v LDD_USB_Host_TTransferHandle\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Host_TTransferHandle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef void {\b LDD_USB_Host_TTransferHandle}}}
\par
{\bkmkstart AAAAAAABPL}
{\bkmkend AAAAAAABPL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer handle prototype \par
}}
{\xe \v LDD_USB_TDevDescriptor\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TDevDescriptor}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TDevDescriptor_Struct}  {\b LDD_USB_TDevDescriptor}}}
\par
{\bkmkstart AAAAAAABPM}
{\bkmkend AAAAAAABPM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Standard device descriptor structure, uint16_t items must be in little-endian format \par
}}
{\xe \v LDD_USB_TDeviceFeatureRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TDeviceFeatureRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TDeviceFeatureRequest_Struct}  {\b LDD_USB_TDeviceFeatureRequest}}}
\par
{\bkmkstart AAAAAAABPN}
{\bkmkend AAAAAAABPN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clear/Set device request structure \par
}}
{\xe \v LDD_USB_TEndpointFeatureRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TEndpointFeatureRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TEndpointFeatureRequest_Struct}  {\b LDD_USB_TEndpointFeatureRequest}}}
\par
{\bkmkstart AAAAAAABPO}
{\bkmkend AAAAAAABPO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clear/Set endpoint feature request structure \par
}}
{\xe \v LDD_USB_TEndpointStatusRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TEndpointStatusRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TEndpointStatusRequest_Struct}  {\b LDD_USB_TEndpointStatusRequest}}}
\par
{\bkmkstart AAAAAAABPP}
{\bkmkend AAAAAAABPP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Get endpoint status request structure \par
}}
{\xe \v LDD_USB_TEpDescriptor\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TEpDescriptor}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TEpDescriptor_Struct}  {\b LDD_USB_TEpDescriptor}}}
\par
{\bkmkstart AAAAAAABPQ}
{\bkmkend AAAAAAABPQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint descriptor structure, uint16_t items must be in little-endian format \par
}}
{\xe \v LDD_USB_TGetDecriptorRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TGetDecriptorRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TGetDecriptorRequest_Struct}  {\b LDD_USB_TGetDecriptorRequest}}}
\par
{\bkmkstart AAAAAAABPR}
{\bkmkend AAAAAAABPR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Get decriptor request structure \par
}}
{\xe \v LDD_USB_TGetInterfaceRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TGetInterfaceRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TGetInterfaceRequest_Struct}  {\b LDD_USB_TGetInterfaceRequest}}}
\par
{\bkmkstart AAAAAAABPS}
{\bkmkend AAAAAAABPS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Get interface request structure \par
}}
{\xe \v LDD_USB_TInterfaceFeatureRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TInterfaceFeatureRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TInterfaceFeatureRequest_Struct}  {\b LDD_USB_TInterfaceFeatureRequest}}}
\par
{\bkmkstart AAAAAAABPT}
{\bkmkend AAAAAAABPT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clear/Set interface request structure \par
}}
{\xe \v LDD_USB_TSDP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TSDP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TSDP_Struct}  {\b LDD_USB_TSDP}}}
\par
{\bkmkstart AAAAAAABPU}
{\bkmkend AAAAAAABPU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Setup data packet structure, uint16_t items must be in little-endian format \par
}}
{\xe \v LDD_USB_TSetAddressRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TSetAddressRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TSetAddressRequest_Struct}  {\b LDD_USB_TSetAddressRequest}}}
\par
{\bkmkstart AAAAAAABPV}
{\bkmkend AAAAAAABPV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set address request structure \par
}}
{\xe \v LDD_USB_TSetConfigRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TSetConfigRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TSetConfigRequest_Struct}  {\b LDD_USB_TSetConfigRequest}}}
\par
{\bkmkstart AAAAAAABPW}
{\bkmkend AAAAAAABPW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set address request structure \par
}}
{\xe \v LDD_USB_TSetInterfaceRequest\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TSetInterfaceRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b LDD_USB_TSetInterfaceRequest_Struct}  {\b LDD_USB_TSetInterfaceRequest}}}
\par
{\bkmkstart AAAAAAABPX}
{\bkmkend AAAAAAABPX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set interface request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumeration Type Documentation\par
\pard\plain 
{\xe \v LDD_ADC_TCompareMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_TCompareMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_ADC_TCompareMode}}}
\par
{\bkmkstart AAAAAAABPY}
{\bkmkend AAAAAAABPY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the ADC compare mode \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_ADC_LESS_THAN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_LESS_THAN}
{\b {\i LDD_ADC_LESS_THAN{\bkmkstart AAAAAAABPZ}
{\bkmkend AAAAAAABPZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Compare true if the result is less than the Low compare value \par
}{\xe \v LDD_ADC_GREATER_THAN_OR_EQUAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_GREATER_THAN_OR_EQUAL}
{\b {\i LDD_ADC_GREATER_THAN_OR_EQUAL{\bkmkstart AAAAAAABQA}
{\bkmkend AAAAAAABQA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Compare true if the result is greater than or equal to Low compare value \par
}{\xe \v LDD_ADC_INSIDE_RANGE_INCLUSIVE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_INSIDE_RANGE_INCLUSIVE}
{\b {\i LDD_ADC_INSIDE_RANGE_INCLUSIVE{\bkmkstart AAAAAAABQB}
{\bkmkend AAAAAAABQB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Compare true if the result is greater than or equal to Low compare value and the result is less than or equal to High compare value \par
}{\xe \v LDD_ADC_INSIDE_RANGE_NOT_INCLUSIVE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_INSIDE_RANGE_NOT_INCLUSIVE}
{\b {\i LDD_ADC_INSIDE_RANGE_NOT_INCLUSIVE{\bkmkstart AAAAAAABQC}
{\bkmkend AAAAAAABQC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Compare true if the result is greater than Low compare value and the result is less than High compare value \par
}{\xe \v LDD_ADC_OUTSIDE_RANGE_INCLUSIVE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_OUTSIDE_RANGE_INCLUSIVE}
{\b {\i LDD_ADC_OUTSIDE_RANGE_INCLUSIVE{\bkmkstart AAAAAAABQD}
{\bkmkend AAAAAAABQD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Compare true if the result is less than or equal to Low compare value or the result is greater than or equal to High compare value \par
}{\xe \v LDD_ADC_OUTSIDE_RANGE_NOT_INCLUSIVE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ADC_OUTSIDE_RANGE_NOT_INCLUSIVE}
{\b {\i LDD_ADC_OUTSIDE_RANGE_NOT_INCLUSIVE{\bkmkstart AAAAAAABQE}
{\bkmkend AAAAAAABQE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Compare true if the result is less than Low compare value or the result is greater than High compare value \par
}}}
{\xe \v LDD_AnalogComp_TComparatorInput\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_AnalogComp_TComparatorInput}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_AnalogComp_TComparatorInput}}}
\par
{\bkmkstart AAAAAAABQF}
{\bkmkend AAAAAAABQF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying comparator input number \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_ANALOGCOMP_INPUT_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_0}
{\b {\i LDD_ANALOGCOMP_INPUT_0{\bkmkstart AAAAAAABQG}
{\bkmkend AAAAAAABQG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 0 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_1}
{\b {\i LDD_ANALOGCOMP_INPUT_1{\bkmkstart AAAAAAABQH}
{\bkmkend AAAAAAABQH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 1 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_2}
{\b {\i LDD_ANALOGCOMP_INPUT_2{\bkmkstart AAAAAAABQI}
{\bkmkend AAAAAAABQI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 2 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_3\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_3}
{\b {\i LDD_ANALOGCOMP_INPUT_3{\bkmkstart AAAAAAABQJ}
{\bkmkend AAAAAAABQJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 3 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_4\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_4}
{\b {\i LDD_ANALOGCOMP_INPUT_4{\bkmkstart AAAAAAABQK}
{\bkmkend AAAAAAABQK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 4 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_5\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_5}
{\b {\i LDD_ANALOGCOMP_INPUT_5{\bkmkstart AAAAAAABQL}
{\bkmkend AAAAAAABQL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 5 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_6\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_6}
{\b {\i LDD_ANALOGCOMP_INPUT_6{\bkmkstart AAAAAAABQM}
{\bkmkend AAAAAAABQM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 6 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_7\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_7}
{\b {\i LDD_ANALOGCOMP_INPUT_7{\bkmkstart AAAAAAABQN}
{\bkmkend AAAAAAABQN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input 7 selected \par
}{\xe \v LDD_ANALOGCOMP_INPUT_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_INPUT_DISABLED}
{\b {\i LDD_ANALOGCOMP_INPUT_DISABLED{\bkmkstart AAAAAAABQO}
{\bkmkend AAAAAAABQO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog input disabled \par
}}}
{\xe \v LDD_AnalogComp_TComparatorMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_AnalogComp_TComparatorMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_AnalogComp_TComparatorMode}}}
\par
{\bkmkstart AAAAAAABQP}
{\bkmkend AAAAAAABQP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying requested comparator mode \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_ANALOGCOMP_RISING_EDGE_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_RISING_EDGE_MODE}
{\b {\i LDD_ANALOGCOMP_RISING_EDGE_MODE{\bkmkstart AAAAAAABQQ}
{\bkmkend AAAAAAABQQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Rising edge detection \par
}{\xe \v LDD_ANALOGCOMP_FALLING_EDGE_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_FALLING_EDGE_MODE}
{\b {\i LDD_ANALOGCOMP_FALLING_EDGE_MODE{\bkmkstart AAAAAAABQR}
{\bkmkend AAAAAAABQR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Falling edge detection \par
}{\xe \v LDD_ANALOGCOMP_BOTH_EDGES_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_BOTH_EDGES_MODE}
{\b {\i LDD_ANALOGCOMP_BOTH_EDGES_MODE{\bkmkstart AAAAAAABQS}
{\bkmkend AAAAAAABQS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Both edges detection \par
}}}
{\xe \v LDD_AnalogComp_TCompareStatus\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_AnalogComp_TCompareStatus}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_AnalogComp_TCompareStatus}}}
\par
{\bkmkstart AAAAAAABQT}
{\bkmkend AAAAAAABQT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying current comparator output status \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_ANALOGCOMP_NO_EDGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_NO_EDGE}
{\b {\i LDD_ANALOGCOMP_NO_EDGE{\bkmkstart AAAAAAABQU}
{\bkmkend AAAAAAABQU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No edge detected on output \par
}{\xe \v LDD_ANALOGCOMP_FALLING_EDGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_FALLING_EDGE}
{\b {\i LDD_ANALOGCOMP_FALLING_EDGE{\bkmkstart AAAAAAABQV}
{\bkmkend AAAAAAABQV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Falling edge detected on output \par
}{\xe \v LDD_ANALOGCOMP_RISING_EDGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_RISING_EDGE}
{\b {\i LDD_ANALOGCOMP_RISING_EDGE{\bkmkstart AAAAAAABQW}
{\bkmkend AAAAAAABQW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Rising edge detected on output \par
}{\xe \v LDD_ANALOGCOMP_BOTH_EDGES\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ANALOGCOMP_BOTH_EDGES}
{\b {\i LDD_ANALOGCOMP_BOTH_EDGES{\bkmkstart AAAAAAABQX}
{\bkmkend AAAAAAABQX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Both edges detected on output \par
}}}
{\xe \v LDD_CAN_TFrameType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TFrameType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_CAN_TFrameType}}}
\par
{\bkmkstart AAAAAAABQY}
{\bkmkend AAAAAAABQY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the CAN frame type. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_CAN_DATA_FRAME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_DATA_FRAME}
{\b {\i LDD_CAN_DATA_FRAME{\bkmkstart AAAAAAABQZ}
{\bkmkend AAAAAAABQZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data frame type received or transmitted \par
}{\xe \v LDD_CAN_REMOTE_FRAME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_REMOTE_FRAME}
{\b {\i LDD_CAN_REMOTE_FRAME{\bkmkstart AAAAAAABRA}
{\bkmkend AAAAAAABRA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Remote frame type \par
}{\xe \v LDD_CAN_RESPONSE_FRAME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_RESPONSE_FRAME}
{\b {\i LDD_CAN_RESPONSE_FRAME{\bkmkstart AAAAAAABRB}
{\bkmkend AAAAAAABRB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Response frame type - Tx buffer send data after receiving remote frame with the same ID \par
}}}
{\xe \v LDD_CAN_TRxBufferState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CAN_TRxBufferState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_CAN_TRxBufferState}}}
\par
{\bkmkstart AAAAAAABRC}
{\bkmkend AAAAAAABRC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the CAN frame type. \par
}}
{\xe \v LDD_CRC_TCRCStandard\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_TCRCStandard}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_CRC_TCRCStandard}}}
\par
{\bkmkstart AAAAAAABRD}
{\bkmkend AAAAAAABRD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC standard \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_CRC_16\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_16}
{\b {\i LDD_CRC_16{\bkmkstart AAAAAAABRE}
{\bkmkend AAAAAAABRE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC16 standard \par
}{\xe \v LDD_CRC_CCITT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_CCITT}
{\b {\i LDD_CRC_CCITT{\bkmkstart AAAAAAABRF}
{\bkmkend AAAAAAABRF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CCITT standard \par
}{\xe \v LDD_CRC_MODBUS_16\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_MODBUS_16}
{\b {\i LDD_CRC_MODBUS_16{\bkmkstart AAAAAAABRG}
{\bkmkend AAAAAAABRG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MODBUS16 standard \par
}{\xe \v LDD_CRC_KERMIT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_KERMIT}
{\b {\i LDD_CRC_KERMIT{\bkmkstart AAAAAAABRH}
{\bkmkend AAAAAAABRH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
KERMIT standard \par
}{\xe \v LDD_CRC_DNP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_DNP}
{\b {\i LDD_CRC_DNP{\bkmkstart AAAAAAABRI}
{\bkmkend AAAAAAABRI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DNP standard \par
}{\xe \v LDD_CRC_32\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_32}
{\b {\i LDD_CRC_32{\bkmkstart AAAAAAABRJ}
{\bkmkend AAAAAAABRJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC32 standard \par
}{\xe \v LDD_CRC_USER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_USER}
{\b {\i LDD_CRC_USER{\bkmkstart AAAAAAABRK}
{\bkmkend AAAAAAABRK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
User defined type \par
}}}
{\xe \v LDD_CRC_TTransposeType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_TTransposeType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_CRC_TTransposeType}}}
\par
{\bkmkstart AAAAAAABRL}
{\bkmkend AAAAAAABRL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transpose type \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_CRC_NO_TRANSPOSE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_NO_TRANSPOSE}
{\b {\i LDD_CRC_NO_TRANSPOSE{\bkmkstart AAAAAAABRM}
{\bkmkend AAAAAAABRM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No transposition \par
}{\xe \v LDD_CRC_BITS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_BITS}
{\b {\i LDD_CRC_BITS{\bkmkstart AAAAAAABRN}
{\bkmkend AAAAAAABRN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bits are transposed \par
}{\xe \v LDD_CRC_BITS_AND_BYTES\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_BITS_AND_BYTES}
{\b {\i LDD_CRC_BITS_AND_BYTES{\bkmkstart AAAAAAABRO}
{\bkmkend AAAAAAABRO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bits and bytes are transposed \par
}{\xe \v LDD_CRC_BYTES\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_CRC_BYTES}
{\b {\i LDD_CRC_BYTES{\bkmkstart AAAAAAABRP}
{\bkmkend AAAAAAABRP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bytes are transposed \par
}}}
{\xe \v LDD_DAC_TBufferMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_TBufferMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_DAC_TBufferMode}}}
\par
{\bkmkstart AAAAAAABRQ}
{\bkmkend AAAAAAABRQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DAC buffer work mode \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_DAC_BUFFER_NORMAL_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_BUFFER_NORMAL_MODE}
{\b {\i LDD_DAC_BUFFER_NORMAL_MODE{\bkmkstart AAAAAAABRR}
{\bkmkend AAAAAAABRR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Normal (cyclic) mode \par
}{\xe \v LDD_DAC_BUFFER_SWING_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_BUFFER_SWING_MODE}
{\b {\i LDD_DAC_BUFFER_SWING_MODE{\bkmkstart AAAAAAABRS}
{\bkmkend AAAAAAABRS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Swing mode \par
}{\xe \v LDD_DAC_BUFFER_SCAN_MODE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_BUFFER_SCAN_MODE}
{\b {\i LDD_DAC_BUFFER_SCAN_MODE{\bkmkstart AAAAAAABRT}
{\bkmkend AAAAAAABRT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
One-time scan mode \par
}}}
{\xe \v LDD_DAC_TBufferWatermark\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DAC_TBufferWatermark}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_DAC_TBufferWatermark}}}
\par
{\bkmkstart AAAAAAABRU}
{\bkmkend AAAAAAABRU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DAC buffer watermark levels \par
}}
{\xe \v LDD_DMA_TChannelStatus\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TChannelStatus}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_DMA_TChannelStatus}}}
\par
{\bkmkstart AAAAAAABRV}
{\bkmkend AAAAAAABRV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying a DMA channel status. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_DMA_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_IDLE}
{\b {\i LDD_DMA_IDLE{\bkmkstart AAAAAAABRW}
{\bkmkend AAAAAAABRW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel is idle, no request is serviced nor transfer completed. \par
}{\xe \v LDD_DMA_BUSY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_BUSY}
{\b {\i LDD_DMA_BUSY{\bkmkstart AAAAAAABRX}
{\bkmkend AAAAAAABRX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel is active, request is serviced. \par
}{\xe \v LDD_DMA_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_DONE}
{\b {\i LDD_DMA_DONE{\bkmkstart AAAAAAABRY}
{\bkmkend AAAAAAABRY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer is completed, waiting to start of next transfer. \par
}{\xe \v LDD_DMA_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_ERROR}
{\b {\i LDD_DMA_ERROR{\bkmkstart AAAAAAABRZ}
{\bkmkend AAAAAAABRZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Error detected. \par
}}}
{\xe \v LDD_DMA_TTransferMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TTransferMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_DMA_TTransferMode}}}
\par
{\bkmkstart AAAAAAABSA}
{\bkmkend AAAAAAABSA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA transfer mode. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_DMA_CYCLE_STEAL_TRANSFERS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_CYCLE_STEAL_TRANSFERS}
{\b {\i LDD_DMA_CYCLE_STEAL_TRANSFERS{\bkmkstart AAAAAAABSB}
{\bkmkend AAAAAAABSB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Only single read/write transfer is done per one service request. \par
}{\xe \v LDD_DMA_SINGLE_TRANSFER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SINGLE_TRANSFER}
{\b {\i LDD_DMA_SINGLE_TRANSFER{\bkmkstart AAAAAAABSC}
{\bkmkend AAAAAAABSC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer of all bytes defined by Data size is done after single service request. \par
}{\xe \v LDD_DMA_NESTED_TRANSFERS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_NESTED_TRANSFERS}
{\b {\i LDD_DMA_NESTED_TRANSFERS{\bkmkstart AAAAAAABSD}
{\bkmkend AAAAAAABSD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Sequence of transfers triggered by service requests. One request transfers number of bytes defined by Byte count value. \par
}}}
{\xe \v LDD_DMA_TTransferState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TTransferState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_DMA_TTransferState}}}
\par
{\bkmkstart AAAAAAABSE}
{\bkmkend AAAAAAABSE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying a DMA transfer state. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_DMA_TRANSFER_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TRANSFER_IDLE}
{\b {\i LDD_DMA_TRANSFER_IDLE{\bkmkstart AAAAAAABSF}
{\bkmkend AAAAAAABSF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel is idle, no request is serviced nor transfer completed. \par
}{\xe \v LDD_DMA_TRANSFER_BUSY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TRANSFER_BUSY}
{\b {\i LDD_DMA_TRANSFER_BUSY{\bkmkstart AAAAAAABSG}
{\bkmkend AAAAAAABSG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel is active, request is serviced. \par
}{\xe \v LDD_DMA_TRANSFER_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TRANSFER_ERROR}
{\b {\i LDD_DMA_TRANSFER_ERROR{\bkmkstart AAAAAAABSH}
{\bkmkend AAAAAAABSH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Error detected. \par
}}}
{\xe \v LDD_DMA_TTriggerType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_TTriggerType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_DMA_TTriggerType}}}
\par
{\bkmkstart AAAAAAABSI}
{\bkmkend AAAAAAABSI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA trigger source type. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_DMA_SW_TRIGGER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_SW_TRIGGER}
{\b {\i LDD_DMA_SW_TRIGGER{\bkmkstart AAAAAAABSJ}
{\bkmkend AAAAAAABSJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Explicit software trigger. \par
}{\xe \v LDD_DMA_HW_TRIGGER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_HW_TRIGGER}
{\b {\i LDD_DMA_HW_TRIGGER{\bkmkstart AAAAAAABSK}
{\bkmkend AAAAAAABSK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Peripheral device trigger. \par
}{\xe \v LDD_DMA_ALWAYS_ENABLED_TRIGGER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_DMA_ALWAYS_ENABLED_TRIGGER}
{\b {\i LDD_DMA_ALWAYS_ENABLED_TRIGGER{\bkmkstart AAAAAAABSL}
{\bkmkend AAAAAAABSL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Always enabled trigger. \par
}}}
{\xe \v LDD_ETH_TDuplexMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TDuplexMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_ETH_TDuplexMode}}}
\par
{\bkmkstart AAAAAAABSM}
{\bkmkend AAAAAAABSM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Ethernet duplex mode \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_ETH_FULL_DUPLEX\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_FULL_DUPLEX}
{\b {\i LDD_ETH_FULL_DUPLEX{\bkmkstart AAAAAAABSN}
{\bkmkend AAAAAAABSN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Full duplex mode \par
}{\xe \v LDD_ETH_HALF_DUPLEX\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_HALF_DUPLEX}
{\b {\i LDD_ETH_HALF_DUPLEX{\bkmkstart AAAAAAABSO}
{\bkmkend AAAAAAABSO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Half duplex mode \par
}}}
{\xe \v LDD_ETH_TFilterMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TFilterMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_ETH_TFilterMode}}}
\par
{\bkmkstart AAAAAAABSP}
{\bkmkend AAAAAAABSP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Ethernet address filter mode options \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_ETH_PROMISC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_PROMISC}
{\b {\i LDD_ETH_PROMISC{\bkmkstart AAAAAAABSQ}
{\bkmkend AAAAAAABSQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Promiscuous mode \par
}{\xe \v LDD_ETH_REJECT_BC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_REJECT_BC}
{\b {\i LDD_ETH_REJECT_BC{\bkmkstart AAAAAAABSR}
{\bkmkend AAAAAAABSR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reject broadcast frames \par
}{\xe \v LDD_ETH_ACCEPT_BC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ACCEPT_BC}
{\b {\i LDD_ETH_ACCEPT_BC{\bkmkstart AAAAAAABSS}
{\bkmkend AAAAAAABSS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Accept broadcast frames \par
}}}
{\xe \v LDD_ETH_TSleepMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_TSleepMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_ETH_TSleepMode}}}
\par
{\bkmkstart AAAAAAABST}
{\bkmkend AAAAAAABST}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Ethernet sleep mode options \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_ETH_ENABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ENABLED}
{\b {\i LDD_ETH_ENABLED{\bkmkstart AAAAAAABSU}
{\bkmkend AAAAAAABSU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Sleep mode enabled \par
}{\xe \v LDD_ETH_ENABLED_WITH_WAKEUP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_ENABLED_WITH_WAKEUP}
{\b {\i LDD_ETH_ENABLED_WITH_WAKEUP{\bkmkstart AAAAAAABSV}
{\bkmkend AAAAAAABSV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Sleep mode enabled, waiting for wake-up \par
}{\xe \v LDD_ETH_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_ETH_DISABLED}
{\b {\i LDD_ETH_DISABLED{\bkmkstart AAAAAAABSW}
{\bkmkend AAAAAAABSW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Sleep mode disabled \par
}}}
{\xe \v LDD_FLASH_TCommand\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_TCommand}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_FLASH_TCommand}}}
\par
{\bkmkstart AAAAAAABSX}
{\bkmkend AAAAAAABSX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying HW commands for a flash device \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_FLASH_READ_1S_BLOCK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_READ_1S_BLOCK}
{\b {\i LDD_FLASH_READ_1S_BLOCK{\bkmkstart AAAAAAABSY}
{\bkmkend AAAAAAABSY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Checks if an entire program flash or data flash logical block has been erased to the specified margin level \par
}{\xe \v LDD_FLASH_READ_1S_SECTION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_READ_1S_SECTION}
{\b {\i LDD_FLASH_READ_1S_SECTION{\bkmkstart AAAAAAABSZ}
{\bkmkend AAAAAAABSZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Checks if a section of program flash or data flash memory is erased to the specified read margin level \par
}{\xe \v LDD_FLASH_WRITE_BYTE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_WRITE_BYTE}
{\b {\i LDD_FLASH_WRITE_BYTE{\bkmkstart AAAAAAABTA}
{\bkmkend AAAAAAABTA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Program byte \par
}{\xe \v LDD_FLASH_WRITE_WORD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_WRITE_WORD}
{\b {\i LDD_FLASH_WRITE_WORD{\bkmkstart AAAAAAABTB}
{\bkmkend AAAAAAABTB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Program word \par
}{\xe \v LDD_FLASH_WRITE_LONG_WORD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_WRITE_LONG_WORD}
{\b {\i LDD_FLASH_WRITE_LONG_WORD{\bkmkstart AAAAAAABTC}
{\bkmkend AAAAAAABTC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Program long word \par
}{\xe \v LDD_FLASH_WRITE_PHRASE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_WRITE_PHRASE}
{\b {\i LDD_FLASH_WRITE_PHRASE{\bkmkstart AAAAAAABTD}
{\bkmkend AAAAAAABTD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Program phrase \par
}{\xe \v LDD_FLASH_ERASE_FLASH_BLOCK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ERASE_FLASH_BLOCK}
{\b {\i LDD_FLASH_ERASE_FLASH_BLOCK{\bkmkstart AAAAAAABTE}
{\bkmkend AAAAAAABTE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Erase flash memory block \par
}{\xe \v LDD_FLASH_ERASE_SECTOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ERASE_SECTOR}
{\b {\i LDD_FLASH_ERASE_SECTOR{\bkmkstart AAAAAAABTF}
{\bkmkend AAAAAAABTF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Erase sector \par
}{\xe \v LDD_FLASH_ERASE_ALL_FLASH_BLOCKS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ERASE_ALL_FLASH_BLOCKS}
{\b {\i LDD_FLASH_ERASE_ALL_FLASH_BLOCKS{\bkmkstart AAAAAAABTG}
{\bkmkend AAAAAAABTG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Erase all flash memory blocks \par
}}}
{\xe \v LDD_FLASH_TOperationStatus\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_TOperationStatus}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_FLASH_TOperationStatus}}}
\par
{\bkmkstart AAAAAAABTH}
{\bkmkend AAAAAAABTH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying possible FLASH component operation states \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_FLASH_FAILED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_FAILED}
{\b {\i LDD_FLASH_FAILED{\bkmkstart AAAAAAABTI}
{\bkmkend AAAAAAABTI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Operation has failed \par
}{\xe \v LDD_FLASH_STOP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_STOP}
{\b {\i LDD_FLASH_STOP{\bkmkstart AAAAAAABTJ}
{\bkmkend AAAAAAABTJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The operation has been stopped \par
}{\xe \v LDD_FLASH_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_IDLE}
{\b {\i LDD_FLASH_IDLE{\bkmkstart AAAAAAABTK}
{\bkmkend AAAAAAABTK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No operation in progress \par
}{\xe \v LDD_FLASH_STOP_REQ\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_STOP_REQ}
{\b {\i LDD_FLASH_STOP_REQ{\bkmkstart AAAAAAABTL}
{\bkmkend AAAAAAABTL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The operation is in the STOP request mode \par
}{\xe \v LDD_FLASH_START\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_START}
{\b {\i LDD_FLASH_START{\bkmkstart AAAAAAABTM}
{\bkmkend AAAAAAABTM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Start of the operation, no operation steps have been done yet \par
}{\xe \v LDD_FLASH_RUNNING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_RUNNING}
{\b {\i LDD_FLASH_RUNNING{\bkmkstart AAAAAAABTN}
{\bkmkend AAAAAAABTN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Operation is in progress \par
}}}
{\xe \v LDD_FLASH_TOperationType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_TOperationType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_FLASH_TOperationType}}}
\par
{\bkmkstart AAAAAAABTO}
{\bkmkend AAAAAAABTO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying possible FLASH component operation types \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_FLASH_NO_OPERATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_NO_OPERATION}
{\b {\i LDD_FLASH_NO_OPERATION{\bkmkstart AAAAAAABTP}
{\bkmkend AAAAAAABTP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No operation - initial state \par
}{\xe \v LDD_FLASH_READ\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_READ}
{\b {\i LDD_FLASH_READ{\bkmkstart AAAAAAABTQ}
{\bkmkend AAAAAAABTQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Read operation \par
}{\xe \v LDD_FLASH_WRITE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_WRITE}
{\b {\i LDD_FLASH_WRITE{\bkmkstart AAAAAAABTR}
{\bkmkend AAAAAAABTR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Write operation \par
}{\xe \v LDD_FLASH_ERASE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ERASE}
{\b {\i LDD_FLASH_ERASE{\bkmkstart AAAAAAABTS}
{\bkmkend AAAAAAABTS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Erase operation \par
}{\xe \v LDD_FLASH_ERASE_BLOCK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_ERASE_BLOCK}
{\b {\i LDD_FLASH_ERASE_BLOCK{\bkmkstart AAAAAAABTT}
{\bkmkend AAAAAAABTT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Erase block operation \par
}{\xe \v LDD_FLASH_VERIFY_ERASED_BLOCK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_FLASH_VERIFY_ERASED_BLOCK}
{\b {\i LDD_FLASH_VERIFY_ERASED_BLOCK{\bkmkstart AAAAAAABTU}
{\bkmkend AAAAAAABTU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Verify erased block operation \par
}}}
{\xe \v LDD_GPIO_TEventCondition\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_TEventCondition}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_GPIO_TEventCondition}}}
\par
{\bkmkstart AAAAAAABTV}
{\bkmkend AAAAAAABTV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines condition when event is invoked. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_GPIO_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_DISABLED}
{\b {\i LDD_GPIO_DISABLED{\bkmkstart AAAAAAABTW}
{\bkmkend AAAAAAABTW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Event doesn't invoke \par
}{\xe \v LDD_GPIO_LOW\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_LOW}
{\b {\i LDD_GPIO_LOW{\bkmkstart AAAAAAABTX}
{\bkmkend AAAAAAABTX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Event when logic zero \par
}{\xe \v LDD_GPIO_HIGH\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_HIGH}
{\b {\i LDD_GPIO_HIGH{\bkmkstart AAAAAAABTY}
{\bkmkend AAAAAAABTY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Event when logic one \par
}{\xe \v LDD_GPIO_RISING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_RISING}
{\b {\i LDD_GPIO_RISING{\bkmkstart AAAAAAABTZ}
{\bkmkend AAAAAAABTZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Event on rising edge \par
}{\xe \v LDD_GPIO_FALLING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_FALLING}
{\b {\i LDD_GPIO_FALLING{\bkmkstart AAAAAAABUA}
{\bkmkend AAAAAAABUA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Event on falling edge \par
}{\xe \v LDD_GPIO_BOTH\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_GPIO_BOTH}
{\b {\i LDD_GPIO_BOTH{\bkmkstart AAAAAAABUB}
{\bkmkend AAAAAAABUB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Event on rising and falling edge \par
}}}
{\xe \v LDD_I2C_TAckType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TAckType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_I2C_TAckType}}}
\par
{\bkmkstart AAAAAAABUC}
{\bkmkend AAAAAAABUC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the I2C byte acknowledge response. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_I2C_ACK_BYTE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ACK_BYTE}
{\b {\i LDD_I2C_ACK_BYTE{\bkmkstart AAAAAAABUD}
{\bkmkend AAAAAAABUD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Byte acknowledged \par
}{\xe \v LDD_I2C_NACK_BYTE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_NACK_BYTE}
{\b {\i LDD_I2C_NACK_BYTE{\bkmkstart AAAAAAABUE}
{\bkmkend AAAAAAABUE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Byte not acknowledged \par
}}}
{\xe \v LDD_I2C_TAddrType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TAddrType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_I2C_TAddrType}}}
\par
{\bkmkstart AAAAAAABUF}
{\bkmkend AAAAAAABUF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the address type \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_I2C_ADDRTYPE_7BITS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ADDRTYPE_7BITS}
{\b {\i LDD_I2C_ADDRTYPE_7BITS{\bkmkstart AAAAAAABUG}
{\bkmkend AAAAAAABUG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
7 bits address \par
}{\xe \v LDD_I2C_ADDRTYPE_10BITS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ADDRTYPE_10BITS}
{\b {\i LDD_I2C_ADDRTYPE_10BITS{\bkmkstart AAAAAAABUH}
{\bkmkend AAAAAAABUH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
10 bits address \par
}{\xe \v LDD_I2C_ADDRTYPE_GENERAL_CALL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_ADDRTYPE_GENERAL_CALL}
{\b {\i LDD_I2C_ADDRTYPE_GENERAL_CALL{\bkmkstart AAAAAAABUI}
{\bkmkend AAAAAAABUI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
General call address \par
}}}
{\xe \v LDD_I2C_TBusState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TBusState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_I2C_TBusState}}}
\par
{\bkmkstart AAAAAAABUJ}
{\bkmkend AAAAAAABUJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the I2C state of BUS. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_I2C_BUSY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_BUSY}
{\b {\i LDD_I2C_BUSY{\bkmkstart AAAAAAABUK}
{\bkmkend AAAAAAABUK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The bus is busy \par
}{\xe \v LDD_I2C_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_IDLE}
{\b {\i LDD_I2C_IDLE{\bkmkstart AAAAAAABUL}
{\bkmkend AAAAAAABUL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The bus is idle \par
}}}
{\xe \v LDD_I2C_TSendStop\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_TSendStop}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_I2C_TSendStop}}}
\par
{\bkmkstart AAAAAAABUM}
{\bkmkend AAAAAAABUM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying generate the stop condition \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_I2C_NO_SEND_STOP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_NO_SEND_STOP}
{\b {\i LDD_I2C_NO_SEND_STOP{\bkmkstart AAAAAAABUN}
{\bkmkend AAAAAAABUN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Do not send stop signal \par
}{\xe \v LDD_I2C_SEND_STOP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_I2C_SEND_STOP}
{\b {\i LDD_I2C_SEND_STOP{\bkmkstart AAAAAAABUO}
{\bkmkend AAAAAAABUO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Send stop signal \par
}}}
{\xe \v LDD_LCDC_CursorOperation\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_CursorOperation}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_LCDC_CursorOperation}}}
\par
{\bkmkstart AAAAAAABUP}
{\bkmkend AAAAAAABUP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Cursor type \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_LCDC_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_DISABLED}
{\b {\i LDD_LCDC_DISABLED{\bkmkstart AAAAAAABUQ}
{\bkmkend AAAAAAABUQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Cursor disabled \par
}{\xe \v LDD_LCDC_ALWAYS_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_ALWAYS_1}
{\b {\i LDD_LCDC_ALWAYS_1{\bkmkstart AAAAAAABUR}
{\bkmkend AAAAAAABUR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Cursor 1''s, monochrome display only. \par
}{\xe \v LDD_LCDC_ALWAYS_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_ALWAYS_0}
{\b {\i LDD_LCDC_ALWAYS_0{\bkmkstart AAAAAAABUS}
{\bkmkend AAAAAAABUS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Cursor 0''s, monochrome display only. \par
}{\xe \v LDD_LCDC_COLOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_COLOR}
{\b {\i LDD_LCDC_COLOR{\bkmkstart AAAAAAABUT}
{\bkmkend AAAAAAABUT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defined cursor color, color display only. \par
}{\xe \v LDD_LCDC_INVERTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_INVERTED}
{\b {\i LDD_LCDC_INVERTED{\bkmkstart AAAAAAABUU}
{\bkmkend AAAAAAABUU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Inverted background, monochrome display only. \par
}{\xe \v LDD_LCDC_INVERTED_COLOR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_INVERTED_COLOR}
{\b {\i LDD_LCDC_INVERTED_COLOR{\bkmkstart AAAAAAABUV}
{\bkmkend AAAAAAABUV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Inverted cursor color, color display only. \par
}{\xe \v LDD_LCDC_AND\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_AND}
{\b {\i LDD_LCDC_AND{\bkmkstart AAAAAAABUW}
{\bkmkend AAAAAAABUW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Cursor color AND backgroun, color display only. \par
}{\xe \v LDD_LCDC_OR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_OR}
{\b {\i LDD_LCDC_OR{\bkmkstart AAAAAAABUX}
{\bkmkend AAAAAAABUX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Cursor color OR backgroun, color display only. \par
}}}
{\xe \v LDD_LCDC_TPlaneID\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_TPlaneID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_LCDC_TPlaneID}}}
\par
{\bkmkstart AAAAAAABUY}
{\bkmkend AAAAAAABUY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Plane identification \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_LCDC_PLANE_COMMON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_PLANE_COMMON}
{\b {\i LDD_LCDC_PLANE_COMMON{\bkmkstart AAAAAAABUZ}
{\bkmkend AAAAAAABUZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Common for all planes \par
}{\xe \v LDD_LCDC_PLANE_0\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_PLANE_0}
{\b {\i LDD_LCDC_PLANE_0{\bkmkstart AAAAAAABVA}
{\bkmkend AAAAAAABVA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Plane (layer) 0 \par
}{\xe \v LDD_LCDC_PLANE_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_LCDC_PLANE_1}
{\b {\i LDD_LCDC_PLANE_1{\bkmkstart AAAAAAABVB}
{\bkmkend AAAAAAABVB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Plane (layer) 1 \par
}}}
{\xe \v LDD_NFC_TeCmd\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_NFC_TeCmd}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_NFC_TeCmd}}}
\par
{\bkmkstart AAAAAAABVC}
{\bkmkend AAAAAAABVC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NCF command codes \par
}}
{\xe \v LDD_RNG_TSleepMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_TSleepMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_RNG_TSleepMode}}}
\par
{\bkmkstart AAAAAAABVD}
{\bkmkend AAAAAAABVD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RNGA sleep mode \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_RNG_SLEEP_ENABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_SLEEP_ENABLED}
{\b {\i LDD_RNG_SLEEP_ENABLED{\bkmkstart AAAAAAABVE}
{\bkmkend AAAAAAABVE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RNGA is in sleep mode \par
}{\xe \v LDD_RNG_SLEEP_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_RNG_SLEEP_DISABLED}
{\b {\i LDD_RNG_SLEEP_DISABLED{\bkmkstart AAAAAAABVF}
{\bkmkend AAAAAAABVF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RNGA is running \par
}}}
{\xe \v LDD_SDHC_TCardType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_TCardType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SDHC_TCardType}}}
\par
{\bkmkstart AAAAAAABVG}
{\bkmkend AAAAAAABVG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card types \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SDHC_SD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_SD}
{\b {\i LDD_SDHC_SD{\bkmkstart AAAAAAABVH}
{\bkmkend AAAAAAABVH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure Digital memory card \par
}{\xe \v LDD_SDHC_SDIO\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_SDIO}
{\b {\i LDD_SDHC_SDIO{\bkmkstart AAAAAAABVI}
{\bkmkend AAAAAAABVI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Secure Digital IO card \par
}{\xe \v LDD_SDHC_SDCOMBO\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_SDCOMBO}
{\b {\i LDD_SDHC_SDCOMBO{\bkmkstart AAAAAAABVJ}
{\bkmkend AAAAAAABVJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Combined Secure Digital memory and IO card \par
}{\xe \v LDD_SDHC_MMC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_MMC}
{\b {\i LDD_SDHC_MMC{\bkmkstart AAAAAAABVK}
{\bkmkend AAAAAAABVK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MultiMediaCard memory card \par
}{\xe \v LDD_SDHC_CE_ATA\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CE_ATA}
{\b {\i LDD_SDHC_CE_ATA{\bkmkstart AAAAAAABVL}
{\bkmkend AAAAAAABVL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Consumer Electronics ATA card \par
}}}
{\xe \v LDD_SDHC_TError\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_TError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SDHC_TError}}}
\par
{\bkmkstart AAAAAAABVM}
{\bkmkend AAAAAAABVM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Operation completion error codes \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SDHC_ERR_OK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_OK}
{\b {\i LDD_SDHC_ERR_OK{\bkmkstart AAAAAAABVN}
{\bkmkend AAAAAAABVN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No error \par
}{\xe \v LDD_SDHC_ERR_DMA\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_DMA}
{\b {\i LDD_SDHC_ERR_DMA{\bkmkstart AAAAAAABVO}
{\bkmkend AAAAAAABVO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA or block size error \par
}{\xe \v LDD_SDHC_ERR_NOT_SUPPORTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_NOT_SUPPORTED}
{\b {\i LDD_SDHC_ERR_NOT_SUPPORTED{\bkmkstart AAAAAAABVP}
{\bkmkend AAAAAAABVP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Initiated operation is not supported by the card (supported operations are contained in the card information structure) \par
}{\xe \v LDD_SDHC_ERR_TIMEOUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_TIMEOUT}
{\b {\i LDD_SDHC_ERR_TIMEOUT{\bkmkstart AAAAAAABVQ}
{\bkmkend AAAAAAABVQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Command or data timeout \par
}{\xe \v LDD_SDHC_ERR_COMMAND_CRC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_COMMAND_CRC}
{\b {\i LDD_SDHC_ERR_COMMAND_CRC{\bkmkstart AAAAAAABVR}
{\bkmkend AAAAAAABVR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Command CRC check failed \par
}{\xe \v LDD_SDHC_ERR_DATA_CRC\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_DATA_CRC}
{\b {\i LDD_SDHC_ERR_DATA_CRC{\bkmkstart AAAAAAABVS}
{\bkmkend AAAAAAABVS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data CRC check failed \par
}{\xe \v LDD_SDHC_ERR_ADDRESS_OUT_OF_RANGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_ADDRESS_OUT_OF_RANGE}
{\b {\i LDD_SDHC_ERR_ADDRESS_OUT_OF_RANGE{\bkmkstart AAAAAAABVT}
{\bkmkend AAAAAAABVT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The card address is beyond the card capacity \par
}{\xe \v LDD_SDHC_ERR_ADDRESS_MISALIGN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_ADDRESS_MISALIGN}
{\b {\i LDD_SDHC_ERR_ADDRESS_MISALIGN{\bkmkstart AAAAAAABVU}
{\bkmkend AAAAAAABVU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The card address does not align with physical blocks of the card \par
}{\xe \v LDD_SDHC_ERR_BLOCK_LEN_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_BLOCK_LEN_ERROR}
{\b {\i LDD_SDHC_ERR_BLOCK_LEN_ERROR{\bkmkstart AAAAAAABVV}
{\bkmkend AAAAAAABVV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Block length exceeds the maximum value for the card \par
}{\xe \v LDD_SDHC_ERR_WP_VIOLATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_WP_VIOLATION}
{\b {\i LDD_SDHC_ERR_WP_VIOLATION{\bkmkstart AAAAAAABVW}
{\bkmkend AAAAAAABVW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Attempt to program a write protected block \par
}{\xe \v LDD_SDHC_ERR_CARD_IS_LOCKED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_CARD_IS_LOCKED}
{\b {\i LDD_SDHC_ERR_CARD_IS_LOCKED{\bkmkstart AAAAAAABVX}
{\bkmkend AAAAAAABVX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The card is locked by the host \par
}{\xe \v LDD_SDHC_ERR_WP_ERASE_SKIP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_WP_ERASE_SKIP}
{\b {\i LDD_SDHC_ERR_WP_ERASE_SKIP{\bkmkstart AAAAAAABVY}
{\bkmkend AAAAAAABVY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Only partial address space was erased due to existing write protected blocks \par
}{\xe \v LDD_SDHC_ERR_INTERNAL_FAILURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_INTERNAL_FAILURE}
{\b {\i LDD_SDHC_ERR_INTERNAL_FAILURE{\bkmkstart AAAAAAABVZ}
{\bkmkend AAAAAAABVZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Internal component error \par
}{\xe \v LDD_SDHC_ERR_CARD_FAILURE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERR_CARD_FAILURE}
{\b {\i LDD_SDHC_ERR_CARD_FAILURE{\bkmkstart AAAAAAABWA}
{\bkmkend AAAAAAABWA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The card was unable to complete the operation \par
}}}
{\xe \v LDD_SDHC_TStatus\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_TStatus}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SDHC_TStatus}}}
\par
{\bkmkstart AAAAAAABWB}
{\bkmkend AAAAAAABWB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Component states \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SDHC_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DISABLED}
{\b {\i LDD_SDHC_DISABLED{\bkmkstart AAAAAAABWC}
{\bkmkend AAAAAAABWC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Disabled \par
}{\xe \v LDD_SDHC_RESET\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_RESET}
{\b {\i LDD_SDHC_RESET{\bkmkstart AAAAAAABWD}
{\bkmkend AAAAAAABWD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Resetting card \par
}{\xe \v LDD_SDHC_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_IDLE}
{\b {\i LDD_SDHC_IDLE{\bkmkstart AAAAAAABWE}
{\bkmkend AAAAAAABWE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Idling \par
}{\xe \v LDD_SDHC_VOLTAGE_VALIDATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_VOLTAGE_VALIDATION}
{\b {\i LDD_SDHC_VOLTAGE_VALIDATION{\bkmkstart AAAAAAABWF}
{\bkmkend AAAAAAABWF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Validating voltage \par
}{\xe \v LDD_SDHC_CARD_REGISTRATION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_REGISTRATION}
{\b {\i LDD_SDHC_CARD_REGISTRATION{\bkmkstart AAAAAAABWG}
{\bkmkend AAAAAAABWG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Registrating card \par
}{\xe \v LDD_SDHC_CARD_SELECTION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_SELECTION}
{\b {\i LDD_SDHC_CARD_SELECTION{\bkmkstart AAAAAAABWH}
{\bkmkend AAAAAAABWH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Selecting card \par
}{\xe \v LDD_SDHC_CARD_INFO_RETRIEVAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD_INFO_RETRIEVAL}
{\b {\i LDD_SDHC_CARD_INFO_RETRIEVAL{\bkmkstart AAAAAAABWI}
{\bkmkend AAAAAAABWI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Retrieving card info \par
}{\xe \v LDD_SDHC_TRANSFER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_TRANSFER}
{\b {\i LDD_SDHC_TRANSFER{\bkmkstart AAAAAAABWJ}
{\bkmkend AAAAAAABWJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transferring data \par
}{\xe \v LDD_SDHC_ERASION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_ERASION}
{\b {\i LDD_SDHC_ERASION{\bkmkstart AAAAAAABWK}
{\bkmkend AAAAAAABWK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Erasing blocks \par
}{\xe \v LDD_SDHC_IO_REG_TRANSFER\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_IO_REG_TRANSFER}
{\b {\i LDD_SDHC_IO_REG_TRANSFER{\bkmkstart AAAAAAABWL}
{\bkmkend AAAAAAABWL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transferring IO registers \par
}{\xe \v LDD_SDHC_DATA_WIDTH_SELECTION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_DATA_WIDTH_SELECTION}
{\b {\i LDD_SDHC_DATA_WIDTH_SELECTION{\bkmkstart AAAAAAABWM}
{\bkmkend AAAAAAABWM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Selecting data width \par
}{\xe \v LDD_SDHC_BUS_CLOCK_SELECTION\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_BUS_CLOCK_SELECTION}
{\b {\i LDD_SDHC_BUS_CLOCK_SELECTION{\bkmkstart AAAAAAABWN}
{\bkmkend AAAAAAABWN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Selecting bus clock \par
}{\xe \v LDD_SDHC_WRITE_PROTECTION_SETUP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_WRITE_PROTECTION_SETUP}
{\b {\i LDD_SDHC_WRITE_PROTECTION_SETUP{\bkmkstart AAAAAAABWO}
{\bkmkend AAAAAAABWO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Setting up write protection \par
}{\xe \v LDD_SDHC_WRITE_PROTECTION_RETRIEVAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_WRITE_PROTECTION_RETRIEVAL}
{\b {\i LDD_SDHC_WRITE_PROTECTION_RETRIEVAL{\bkmkstart AAAAAAABWP}
{\bkmkend AAAAAAABWP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Retrieving write protection configuration \par
}}}
{\xe \v LDD_SDHC_TTransferOperation\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_TTransferOperation}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SDHC_TTransferOperation}}}
\par
{\bkmkstart AAAAAAABWQ}
{\bkmkend AAAAAAABWQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer operations \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SDHC_READ\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_READ}
{\b {\i LDD_SDHC_READ{\bkmkstart AAAAAAABWR}
{\bkmkend AAAAAAABWR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Read operation \par
}{\xe \v LDD_SDHC_WRITE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_WRITE}
{\b {\i LDD_SDHC_WRITE{\bkmkstart AAAAAAABWS}
{\bkmkend AAAAAAABWS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Write operation \par
}}}
{\xe \v LDD_SDHC_TVoltage\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_TVoltage}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SDHC_TVoltage}}}
\par
{\bkmkstart AAAAAAABWT}
{\bkmkend AAAAAAABWT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Voltage options \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SDHC_LOW_VOLTAGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_LOW_VOLTAGE}
{\b {\i LDD_SDHC_LOW_VOLTAGE{\bkmkstart AAAAAAABWU}
{\bkmkend AAAAAAABWU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low voltage \par
}{\xe \v LDD_SDHC_HIGH_VOLTAGE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_HIGH_VOLTAGE}
{\b {\i LDD_SDHC_HIGH_VOLTAGE{\bkmkstart AAAAAAABWV}
{\bkmkend AAAAAAABWV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
High voltage \par
}}}
{\xe \v LDD_SDHC_TWriteProtectType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_TWriteProtectType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SDHC_TWriteProtectType}}}
\par
{\bkmkstart AAAAAAABWW}
{\bkmkend AAAAAAABWW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Write protection types \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SDHC_GROUP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_GROUP}
{\b {\i LDD_SDHC_GROUP{\bkmkstart AAAAAAABWX}
{\bkmkend AAAAAAABWX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Write protection by groups \par
}{\xe \v LDD_SDHC_CARD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SDHC_CARD}
{\b {\i LDD_SDHC_CARD{\bkmkstart AAAAAAABWY}
{\bkmkend AAAAAAABWY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Whole card write protection \par
}}}
{\xe \v LDD_SegLCD_TBlinking\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SegLCD_TBlinking}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SegLCD_TBlinking}}}
\par
{\bkmkstart AAAAAAABWZ}
{\bkmkend AAAAAAABWZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Types specifying the segment LCD blinking. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SEGLCD_BLINK_OFF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_BLINK_OFF}
{\b {\i LDD_SEGLCD_BLINK_OFF{\bkmkstart AAAAAAABXA}
{\bkmkend AAAAAAABXA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Disables display blinking \par
}{\xe \v LDD_SEGLCD_BLINK_ALL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_BLINK_ALL}
{\b {\i LDD_SEGLCD_BLINK_ALL{\bkmkstart AAAAAAABXB}
{\bkmkend AAAAAAABXB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Display blank during the blink period \par
}{\xe \v LDD_SEGLCD_BLINK_ALL_ALTERNATE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_BLINK_ALL_ALTERNATE}
{\b {\i LDD_SEGLCD_BLINK_ALL_ALTERNATE{\bkmkstart AAAAAAABXC}
{\bkmkend AAAAAAABXC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Blinking between alternate backplane \par
}}}
{\xe \v LDD_SegLCD_TPinType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SegLCD_TPinType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SegLCD_TPinType}}}
\par
{\bkmkstart AAAAAAABXD}
{\bkmkend AAAAAAABXD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Segment LCD pin type (frontplane/backplane) \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SEGLCD_BACKPLANE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_BACKPLANE_PIN}
{\b {\i LDD_SEGLCD_BACKPLANE_PIN{\bkmkstart AAAAAAABXE}
{\bkmkend AAAAAAABXE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Backplane pin \par
}{\xe \v LDD_SEGLCD_FRONTPLANE_PIN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_FRONTPLANE_PIN}
{\b {\i LDD_SEGLCD_FRONTPLANE_PIN{\bkmkstart AAAAAAABXF}
{\bkmkend AAAAAAABXF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frontplane pin \par
}}}
{\xe \v LDD_SegLCD_TSetBlank\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SegLCD_TSetBlank}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SegLCD_TSetBlank}}}
\par
{\bkmkstart AAAAAAABXG}
{\bkmkend AAAAAAABXG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Segment LCD blank state type. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SEGLCD_BLANK_STATE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_BLANK_STATE}
{\b {\i LDD_SEGLCD_BLANK_STATE{\bkmkstart AAAAAAABXH}
{\bkmkend AAAAAAABXH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Blank display mode \par
}{\xe \v LDD_SEGLCD_NORMAL_STATE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_NORMAL_STATE}
{\b {\i LDD_SEGLCD_NORMAL_STATE{\bkmkstart AAAAAAABXI}
{\bkmkend AAAAAAABXI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Normal display mode \par
}{\xe \v LDD_SEGLCD_ALTERNATE_STATE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SEGLCD_ALTERNATE_STATE}
{\b {\i LDD_SEGLCD_ALTERNATE_STATE{\bkmkstart AAAAAAABXJ}
{\bkmkend AAAAAAABXJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate display mode \par
}}}
{\xe \v LDD_SERIAL_TLoopMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TLoopMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SERIAL_TLoopMode}}}
\par
{\bkmkstart AAAAAAABXK}
{\bkmkend AAAAAAABXK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the loop mode operation. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LOOPMODE_UNDEF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LOOPMODE_UNDEF}
{\b {\i LOOPMODE_UNDEF{\bkmkstart AAAAAAABXL}
{\bkmkend AAAAAAABXL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Undefined loop mode \par
}{\xe \v LOOPMODE_NORMAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LOOPMODE_NORMAL}
{\b {\i LOOPMODE_NORMAL{\bkmkstart AAAAAAABXM}
{\bkmkend AAAAAAABXM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Normal operation \par
}{\xe \v LOOPMODE_AUTO_ECHO\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LOOPMODE_AUTO_ECHO}
{\b {\i LOOPMODE_AUTO_ECHO{\bkmkstart AAAAAAABXN}
{\bkmkend AAAAAAABXN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Auto echo mode \par
}{\xe \v LOOPMODE_LOCAL_LOOPBACK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LOOPMODE_LOCAL_LOOPBACK}
{\b {\i LOOPMODE_LOCAL_LOOPBACK{\bkmkstart AAAAAAABXO}
{\bkmkend AAAAAAABXO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Local loopback mode \par
}{\xe \v LOOPMODE_REMOTE_LOOPBACK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LOOPMODE_REMOTE_LOOPBACK}
{\b {\i LOOPMODE_REMOTE_LOOPBACK{\bkmkstart AAAAAAABXP}
{\bkmkend AAAAAAABXP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Remote loopback mode \par
}}}
{\xe \v LDD_SERIAL_TParity\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TParity}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SERIAL_TParity}}}
\par
{\bkmkstart AAAAAAABXQ}
{\bkmkend AAAAAAABXQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the parity. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SERIAL_PARITY_UNDEF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_PARITY_UNDEF}
{\b {\i LDD_SERIAL_PARITY_UNDEF{\bkmkstart AAAAAAABXR}
{\bkmkend AAAAAAABXR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Undefined parity \par
}{\xe \v LDD_SERIAL_PARITY_NONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_PARITY_NONE}
{\b {\i LDD_SERIAL_PARITY_NONE{\bkmkstart AAAAAAABXS}
{\bkmkend AAAAAAABXS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity none \par
}{\xe \v LDD_SERIAL_PARITY_ODD\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_PARITY_ODD}
{\b {\i LDD_SERIAL_PARITY_ODD{\bkmkstart AAAAAAABXT}
{\bkmkend AAAAAAABXT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity odd \par
}{\xe \v LDD_SERIAL_PARITY_EVEN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_PARITY_EVEN}
{\b {\i LDD_SERIAL_PARITY_EVEN{\bkmkstart AAAAAAABXU}
{\bkmkend AAAAAAABXU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity even \par
}{\xe \v LDD_SERIAL_PARITY_MARK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_PARITY_MARK}
{\b {\i LDD_SERIAL_PARITY_MARK{\bkmkstart AAAAAAABXV}
{\bkmkend AAAAAAABXV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity mark \par
}{\xe \v LDD_SERIAL_PARITY_SPACE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_PARITY_SPACE}
{\b {\i LDD_SERIAL_PARITY_SPACE{\bkmkstart AAAAAAABXW}
{\bkmkend AAAAAAABXW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Parity space \par
}}}
{\xe \v LDD_SERIAL_TStopBitLen\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_TStopBitLen}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SERIAL_TStopBitLen}}}
\par
{\bkmkstart AAAAAAABXX}
{\bkmkend AAAAAAABXX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the stop bit length. \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_SERIAL_STOP_BIT_LEN_UNDEF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_STOP_BIT_LEN_UNDEF}
{\b {\i LDD_SERIAL_STOP_BIT_LEN_UNDEF{\bkmkstart AAAAAAABXY}
{\bkmkend AAAAAAABXY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Undefined bit length \par
}{\xe \v LDD_SERIAL_STOP_BIT_LEN_1\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_STOP_BIT_LEN_1}
{\b {\i LDD_SERIAL_STOP_BIT_LEN_1{\bkmkstart AAAAAAABXZ}
{\bkmkend AAAAAAABXZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1 bit length \par
}{\xe \v LDD_SERIAL_STOP_BIT_LEN_1_5\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_STOP_BIT_LEN_1_5}
{\b {\i LDD_SERIAL_STOP_BIT_LEN_1_5{\bkmkstart AAAAAAABYA}
{\bkmkend AAAAAAABYA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1.5 bit length \par
}{\xe \v LDD_SERIAL_STOP_BIT_LEN_2\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SERIAL_STOP_BIT_LEN_2}
{\b {\i LDD_SERIAL_STOP_BIT_LEN_2{\bkmkstart AAAAAAABYB}
{\bkmkend AAAAAAABYB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
2 bit length \par
}}}
{\xe \v LDD_SSI_TAC97CommandType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_SSI_TAC97CommandType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_SSI_TAC97CommandType}}}
\par
{\bkmkstart AAAAAAABYC}
{\bkmkend AAAAAAABYC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Command type \par
}}
{\xe \v LDD_TDriverOperationMode\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TDriverOperationMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_TDriverOperationMode}}}
\par
{\bkmkstart AAAAAAABYD}
{\bkmkend AAAAAAABYD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Driver operation mode type. \par
}}
{\xe \v LDD_TimerUnit_TCounterDirection\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TimerUnit_TCounterDirection}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_TimerUnit_TCounterDirection}}}
\par
{\bkmkstart AAAAAAABYE}
{\bkmkend AAAAAAABYE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Direction of counting \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v DIR_UP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:DIR_UP}
{\b {\i DIR_UP{\bkmkstart AAAAAAABYF}
{\bkmkend AAAAAAABYF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
UP \par
}{\xe \v DIR_DOWN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:DIR_DOWN}
{\b {\i DIR_DOWN{\bkmkstart AAAAAAABYG}
{\bkmkend AAAAAAABYG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DOWN \par
}}}
{\xe \v LDD_TimerUnit_TEdge\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TimerUnit_TEdge}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_TimerUnit_TEdge}}}
\par
{\bkmkstart AAAAAAABYH}
{\bkmkend AAAAAAABYH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input edge type \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v EDGE_NONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:EDGE_NONE}
{\b {\i EDGE_NONE{\bkmkstart AAAAAAABYI}
{\bkmkend AAAAAAABYI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NONE \par
}{\xe \v EDGE_RISING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:EDGE_RISING}
{\b {\i EDGE_RISING{\bkmkstart AAAAAAABYJ}
{\bkmkend AAAAAAABYJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RISING \par
}{\xe \v EDGE_FALLING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:EDGE_FALLING}
{\b {\i EDGE_FALLING{\bkmkstart AAAAAAABYK}
{\bkmkend AAAAAAABYK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
FALLING \par
}{\xe \v EDGE_BOTH\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:EDGE_BOTH}
{\b {\i EDGE_BOTH{\bkmkstart AAAAAAABYL}
{\bkmkend AAAAAAABYL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
BOTH \par
}}}
{\xe \v LDD_TimerUnit_TOutAction\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_TimerUnit_TOutAction}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_TimerUnit_TOutAction}}}
\par
{\bkmkstart AAAAAAABYM}
{\bkmkend AAAAAAABYM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Output action type (flip-flop action on overrun or compare match) \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v OUTPUT_NONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:OUTPUT_NONE}
{\b {\i OUTPUT_NONE{\bkmkstart AAAAAAABYN}
{\bkmkend AAAAAAABYN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NONE \par
}{\xe \v OUTPUT_TOGGLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:OUTPUT_TOGGLE}
{\b {\i OUTPUT_TOGGLE{\bkmkstart AAAAAAABYO}
{\bkmkend AAAAAAABYO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TOGGLE \par
}{\xe \v OUTPUT_CLEAR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:OUTPUT_CLEAR}
{\b {\i OUTPUT_CLEAR{\bkmkstart AAAAAAABYP}
{\bkmkend AAAAAAABYP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CLEAR \par
}{\xe \v OUTPUT_SET\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:OUTPUT_SET}
{\b {\i OUTPUT_SET{\bkmkstart AAAAAAABYQ}
{\bkmkend AAAAAAABYQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SET \par
}}}
{\xe \v LDD_USB_Device_TState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Device_TState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_Device_TState}}}
\par
{\bkmkstart AAAAAAABYR}
{\bkmkend AAAAAAABYR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB device states symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_DEVICE_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_DISABLED}
{\b {\i LDD_USB_DEVICE_DISABLED{\bkmkstart AAAAAAABYS}
{\bkmkend AAAAAAABYS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device mode is disabled (by the user or by the clock configuration) \par
}{\xe \v LDD_USB_DEVICE_DISABLED_BY_OTG\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_DISABLED_BY_OTG}
{\b {\i LDD_USB_DEVICE_DISABLED_BY_OTG{\bkmkstart AAAAAAABYT}
{\bkmkend AAAAAAABYT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device mode is disabled by the OTG driver \par
}{\xe \v LDD_USB_DEVICE_VBUS_OFF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_VBUS_OFF}
{\b {\i LDD_USB_DEVICE_VBUS_OFF{\bkmkstart AAAAAAABYU}
{\bkmkend AAAAAAABYU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No VBUS is detected \par
}{\xe \v LDD_USB_DEVICE_VBUS_ON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_VBUS_ON}
{\b {\i LDD_USB_DEVICE_VBUS_ON{\bkmkstart AAAAAAABYV}
{\bkmkend AAAAAAABYV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
VBUS is detected \par
}{\xe \v LDD_USB_DEVICE_ENABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_ENABLED}
{\b {\i LDD_USB_DEVICE_ENABLED{\bkmkstart AAAAAAABYW}
{\bkmkend AAAAAAABYW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is enabled - reset by the host \par
}{\xe \v LDD_USB_DEVICE_SUSPENDED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_SUSPENDED}
{\b {\i LDD_USB_DEVICE_SUSPENDED{\bkmkstart AAAAAAABYX}
{\bkmkend AAAAAAABYX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is suspended - Bus is idle more then 3 ms \par
}{\xe \v LDD_USB_DEVICE_SUSPENDED_RESUME_READY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_SUSPENDED_RESUME_READY}
{\b {\i LDD_USB_DEVICE_SUSPENDED_RESUME_READY{\bkmkstart AAAAAAABYY}
{\bkmkend AAAAAAABYY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device can generate resume signaling - Bus is idle more then 5 ms. \par
}{\xe \v LDD_USB_DEVICE_RESUME_PENDING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_DEVICE_RESUME_PENDING}
{\b {\i LDD_USB_DEVICE_RESUME_PENDING{\bkmkstart AAAAAAABYZ}
{\bkmkend AAAAAAABYZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device generates resume signaling \par
}}}
{\xe \v LDD_USB_Host_TPortControlCmd\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Host_TPortControlCmd}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_Host_TPortControlCmd}}}
\par
{\bkmkstart AAAAAAABZA}
{\bkmkend AAAAAAABZA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host port control commands symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_HOST_PORT_CMD_POWER_ON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_CMD_POWER_ON}
{\b {\i LDD_USB_HOST_PORT_CMD_POWER_ON{\bkmkstart AAAAAAABZB}
{\bkmkend AAAAAAABZB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Power-on the bus \par
}{\xe \v LDD_USB_HOST_PORT_CMD_POWER_OFF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_CMD_POWER_OFF}
{\b {\i LDD_USB_HOST_PORT_CMD_POWER_OFF{\bkmkstart AAAAAAABZC}
{\bkmkend AAAAAAABZC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Power-off the bus \par
}{\xe \v LDD_USB_HOST_PORT_CMD_RESET\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_CMD_RESET}
{\b {\i LDD_USB_HOST_PORT_CMD_RESET{\bkmkstart AAAAAAABZD}
{\bkmkend AAAAAAABZD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Perform the bus reset signaling and call event after the reset recovery interval elapse \par
}{\xe \v LDD_USB_HOST_PORT_CMD_RESUME\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_CMD_RESUME}
{\b {\i LDD_USB_HOST_PORT_CMD_RESUME{\bkmkstart AAAAAAABZE}
{\bkmkend AAAAAAABZE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Perform the bus resume signaling and call event after the resume recovery interval elapse \par
}{\xe \v LDD_USB_HOST_PORT_CMD_SUSPEND\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_CMD_SUSPEND}
{\b {\i LDD_USB_HOST_PORT_CMD_SUSPEND{\bkmkstart AAAAAAABZF}
{\bkmkend AAAAAAABZF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Suspend the bus and transceiver \par
}{\xe \v LDD_USB_HOST_PORT_CMD_DISABLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_CMD_DISABLE}
{\b {\i LDD_USB_HOST_PORT_CMD_DISABLE{\bkmkstart AAAAAAABZG}
{\bkmkend AAAAAAABZG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Disable the port \par
}}}
{\xe \v LDD_USB_Host_TState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Host_TState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_Host_TState}}}
\par
{\bkmkstart AAAAAAABZH}
{\bkmkend AAAAAAABZH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host mode states symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_HOST_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_DISABLED}
{\b {\i LDD_USB_HOST_DISABLED{\bkmkstart AAAAAAABZI}
{\bkmkend AAAAAAABZI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Host mode is disabled (by the user or by the clock configuration) \par
}{\xe \v LDD_USB_HOST_DISABLED_BY_OTG\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_DISABLED_BY_OTG}
{\b {\i LDD_USB_HOST_DISABLED_BY_OTG{\bkmkstart AAAAAAABZJ}
{\bkmkend AAAAAAABZJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Host mode is disabled by the OTG driver \par
}{\xe \v LDD_USB_HOST_PORT_POWERED_OFF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_POWERED_OFF}
{\b {\i LDD_USB_HOST_PORT_POWERED_OFF{\bkmkstart AAAAAAABZK}
{\bkmkend AAAAAAABZK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port is powered-off \par
}{\xe \v LDD_USB_HOST_PORT_DISCONNECTED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_DISCONNECTED}
{\b {\i LDD_USB_HOST_PORT_DISCONNECTED{\bkmkstart AAAAAAABZL}
{\bkmkend AAAAAAABZL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
No device is connected \par
}{\xe \v LDD_USB_HOST_PORT_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_DISABLED}
{\b {\i LDD_USB_HOST_PORT_DISABLED{\bkmkstart AAAAAAABZM}
{\bkmkend AAAAAAABZM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is connected to the port \par
}{\xe \v LDD_USB_HOST_PORT_RESETING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_RESETING}
{\b {\i LDD_USB_HOST_PORT_RESETING{\bkmkstart AAAAAAABZN}
{\bkmkend AAAAAAABZN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port generates reset signaling \par
}{\xe \v LDD_USB_HOST_PORT_RESET_RECOVERING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_RESET_RECOVERING}
{\b {\i LDD_USB_HOST_PORT_RESET_RECOVERING{\bkmkstart AAAAAAABZO}
{\bkmkend AAAAAAABZO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port waits 10 ms for reset recovery \par
}{\xe \v LDD_USB_HOST_PORT_ENABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_ENABLED}
{\b {\i LDD_USB_HOST_PORT_ENABLED{\bkmkstart AAAAAAABZP}
{\bkmkend AAAAAAABZP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device is connected, reset and ready to use \par
}{\xe \v LDD_USB_HOST_PORT_SUSPENDED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_SUSPENDED}
{\b {\i LDD_USB_HOST_PORT_SUSPENDED{\bkmkstart AAAAAAABZQ}
{\bkmkend AAAAAAABZQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port is suspended \par
}{\xe \v LDD_USB_HOST_PORT_RESUME_READY\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_RESUME_READY}
{\b {\i LDD_USB_HOST_PORT_RESUME_READY{\bkmkstart AAAAAAABZR}
{\bkmkend AAAAAAABZR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port is ready to generate resume signaling \par
}{\xe \v LDD_USB_HOST_PORT_RESUMING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_RESUMING}
{\b {\i LDD_USB_HOST_PORT_RESUMING{\bkmkstart AAAAAAABZS}
{\bkmkend AAAAAAABZS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port generates resume signaling \par
}{\xe \v LDD_USB_HOST_PORT_RESUME_RECOVERING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HOST_PORT_RESUME_RECOVERING}
{\b {\i LDD_USB_HOST_PORT_RESUME_RECOVERING{\bkmkstart AAAAAAABZT}
{\bkmkend AAAAAAABZT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port waits 10 ms for resume recovery \par
}}}
{\xe \v LDD_USB_Otg_TCmd\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Otg_TCmd}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_Otg_TCmd}}}
\par
{\bkmkstart AAAAAAABZU}
{\bkmkend AAAAAAABZU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB Otg commands symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_OTG_CMD_SET_A_BUS_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_SET_A_BUS_REQUEST}
{\b {\i LDD_USB_OTG_CMD_SET_A_BUS_REQUEST{\bkmkstart AAAAAAABZV}
{\bkmkend AAAAAAABZV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device application wants to use the bus \par
}{\xe \v LDD_USB_OTG_CMD_CLR_A_BUS_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_CLR_A_BUS_REQUEST}
{\b {\i LDD_USB_OTG_CMD_CLR_A_BUS_REQUEST{\bkmkstart AAAAAAABZW}
{\bkmkend AAAAAAABZW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device application doesn't want to use the bus \par
}{\xe \v LDD_USB_OTG_CMD_SET_B_BUS_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_SET_B_BUS_REQUEST}
{\b {\i LDD_USB_OTG_CMD_SET_B_BUS_REQUEST{\bkmkstart AAAAAAABZX}
{\bkmkend AAAAAAABZX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
B-device application wants to use the bus \par
}{\xe \v LDD_USB_OTG_CMD_CLR_B_BUS_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_CLR_B_BUS_REQUEST}
{\b {\i LDD_USB_OTG_CMD_CLR_B_BUS_REQUEST{\bkmkstart AAAAAAABZY}
{\bkmkend AAAAAAABZY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
B-device application doesn't want to use the bus \par
}{\xe \v LDD_USB_OTG_CMD_SET_A_BUS_DROP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_SET_A_BUS_DROP}
{\b {\i LDD_USB_OTG_CMD_SET_A_BUS_DROP{\bkmkstart AAAAAAABZZ}
{\bkmkend AAAAAAABZZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device application needs to power down the bus \par
}{\xe \v LDD_USB_OTG_CMD_CLR_A_BUS_DROP\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_CLR_A_BUS_DROP}
{\b {\i LDD_USB_OTG_CMD_CLR_A_BUS_DROP{\bkmkstart AAAAAAACAA}
{\bkmkend AAAAAAACAA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device application doesn't need to power down the bus \par
}{\xe \v LDD_USB_OTG_CMD_SET_A_SUSPEND_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_SET_A_SUSPEND_REQUEST}
{\b {\i LDD_USB_OTG_CMD_SET_A_SUSPEND_REQUEST{\bkmkstart AAAAAAACAB}
{\bkmkend AAAAAAACAB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device application wants to suspend the bus \par
}{\xe \v LDD_USB_OTG_CMD_CLR_A_SUSPEND_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_CLR_A_SUSPEND_REQUEST}
{\b {\i LDD_USB_OTG_CMD_CLR_A_SUSPEND_REQUEST{\bkmkstart AAAAAAACAC}
{\bkmkend AAAAAAACAC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device application doesn't want to suspend the bus \par
}{\xe \v LDD_USB_OTG_CMD_SET_A_SET_B_HNP_EN_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_SET_A_SET_B_HNP_EN_REQUEST}
{\b {\i LDD_USB_OTG_CMD_SET_A_SET_B_HNP_EN_REQUEST{\bkmkstart AAAAAAACAD}
{\bkmkend AAAAAAACAD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device sets HNP enabled feature on B-device \par
}{\xe \v LDD_USB_OTG_CMD_CLR_A_SET_B_HNP_EN_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_CLR_A_SET_B_HNP_EN_REQUEST}
{\b {\i LDD_USB_OTG_CMD_CLR_A_SET_B_HNP_EN_REQUEST{\bkmkstart AAAAAAACAE}
{\bkmkend AAAAAAACAE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
A-device clears HNP enabled feature on B-device \par
}{\xe \v LDD_USB_OTG_CMD_SET_B_HNP_EN_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_SET_B_HNP_EN_REQUEST}
{\b {\i LDD_USB_OTG_CMD_SET_B_HNP_EN_REQUEST{\bkmkstart AAAAAAACAF}
{\bkmkend AAAAAAACAF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enable B-device HNP \par
}{\xe \v LDD_USB_OTG_CMD_CLR_B_HNP_EN_REQUEST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_CMD_CLR_B_HNP_EN_REQUEST}
{\b {\i LDD_USB_OTG_CMD_CLR_B_HNP_EN_REQUEST{\bkmkstart AAAAAAACAG}
{\bkmkend AAAAAAACAG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Disable B-device HNP \par
}}}
{\xe \v LDD_USB_Otg_TState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_Otg_TState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_Otg_TState}}}
\par
{\bkmkstart AAAAAAACAH}
{\bkmkend AAAAAAACAH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB otg mode states symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_OTG_DISABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_DISABLED}
{\b {\i LDD_USB_OTG_DISABLED{\bkmkstart AAAAAAACAI}
{\bkmkend AAAAAAACAI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in DISABLED state \par
}{\xe \v LDD_USB_OTG_ENABLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_ENABLED}
{\b {\i LDD_USB_OTG_ENABLED{\bkmkstart AAAAAAACAJ}
{\bkmkend AAAAAAACAJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in ENABLED_PENDING state \par
}{\xe \v LDD_USB_OTG_A_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_IDLE}
{\b {\i LDD_USB_OTG_A_IDLE{\bkmkstart AAAAAAACAK}
{\bkmkend AAAAAAACAK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_IDLE state \par
}{\xe \v LDD_USB_OTG_A_WAIT_VRISE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_WAIT_VRISE}
{\b {\i LDD_USB_OTG_A_WAIT_VRISE{\bkmkstart AAAAAAACAL}
{\bkmkend AAAAAAACAL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_WAIT_VRISE state \par
}{\xe \v LDD_USB_OTG_A_WAIT_VFALL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_WAIT_VFALL}
{\b {\i LDD_USB_OTG_A_WAIT_VFALL{\bkmkstart AAAAAAACAM}
{\bkmkend AAAAAAACAM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_WAIT_VFALL state \par
}{\xe \v LDD_USB_OTG_A_WAIT_BCON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_WAIT_BCON}
{\b {\i LDD_USB_OTG_A_WAIT_BCON{\bkmkstart AAAAAAACAN}
{\bkmkend AAAAAAACAN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_WAIT_BCON state \par
}{\xe \v LDD_USB_OTG_A_VBUS_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_VBUS_ERROR}
{\b {\i LDD_USB_OTG_A_VBUS_ERROR{\bkmkstart AAAAAAACAO}
{\bkmkend AAAAAAACAO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_VBUS_ERROR state \par
}{\xe \v LDD_USB_OTG_A_SUSPEND\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_SUSPEND}
{\b {\i LDD_USB_OTG_A_SUSPEND{\bkmkstart AAAAAAACAP}
{\bkmkend AAAAAAACAP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_SUSPEND state \par
}{\xe \v LDD_USB_OTG_B_IDLE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_B_IDLE}
{\b {\i LDD_USB_OTG_B_IDLE{\bkmkstart AAAAAAACAQ}
{\bkmkend AAAAAAACAQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_IDLE state \par
}{\xe \v LDD_USB_OTG_B_SRP_INIT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_B_SRP_INIT}
{\b {\i LDD_USB_OTG_B_SRP_INIT{\bkmkstart AAAAAAACAR}
{\bkmkend AAAAAAACAR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_SRP_INIT state \par
}{\xe \v LDD_USB_OTG_B_WAIT_ACON\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_B_WAIT_ACON}
{\b {\i LDD_USB_OTG_B_WAIT_ACON{\bkmkstart AAAAAAACAS}
{\bkmkend AAAAAAACAS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_WAIT_ACON state \par
}{\xe \v LDD_USB_OTG_A_HOST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_HOST}
{\b {\i LDD_USB_OTG_A_HOST{\bkmkstart AAAAAAACAT}
{\bkmkend AAAAAAACAT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_HOST state \par
}{\xe \v LDD_USB_OTG_A_PERIPHERAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_A_PERIPHERAL}
{\b {\i LDD_USB_OTG_A_PERIPHERAL{\bkmkstart AAAAAAACAU}
{\bkmkend AAAAAAACAU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in A_PERIPHERAL state \par
}{\xe \v LDD_USB_OTG_B_HOST\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_B_HOST}
{\b {\i LDD_USB_OTG_B_HOST{\bkmkstart AAAAAAACAV}
{\bkmkend AAAAAAACAV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_HOST state \par
}{\xe \v LDD_USB_OTG_B_PERIPHERAL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_OTG_B_PERIPHERAL}
{\b {\i LDD_USB_OTG_B_PERIPHERAL{\bkmkstart AAAAAAACAW}
{\bkmkend AAAAAAACAW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
OTG device is in B_PERIPHERAL state \par
}}}
{\xe \v LDD_USB_TBusSpeed\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TBusSpeed}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_TBusSpeed}}}
\par
{\bkmkstart AAAAAAACAX}
{\bkmkend AAAAAAACAX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device speed symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_LOW_SPEED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_LOW_SPEED}
{\b {\i LDD_USB_LOW_SPEED{\bkmkstart AAAAAAACAY}
{\bkmkend AAAAAAACAY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low-speed - 6 Mb/s mode \par
}{\xe \v LDD_USB_FULL_SPEED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_FULL_SPEED}
{\b {\i LDD_USB_FULL_SPEED{\bkmkstart AAAAAAACAZ}
{\bkmkend AAAAAAACAZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Full-speed - 12 Mb/s mode \par
}{\xe \v LDD_USB_HIGH_SPEED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_HIGH_SPEED}
{\b {\i LDD_USB_HIGH_SPEED{\bkmkstart AAAAAAACBA}
{\bkmkend AAAAAAACBA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
High-speed - 480 Mb/s mode \par
}{\xe \v LDD_USB_SPEED_UNKNOWN\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_SPEED_UNKNOWN}
{\b {\i LDD_USB_SPEED_UNKNOWN{\bkmkstart AAAAAAACBB}
{\bkmkend AAAAAAACBB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Unkown speed mode \par
}}}
{\xe \v LDD_USB_TTransferState\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TTransferState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_TTransferState}}}
\par
{\bkmkstart AAAAAAACBC}
{\bkmkend AAAAAAACBC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer state symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_TRANSFER_NONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_NONE}
{\b {\i LDD_USB_TRANSFER_NONE{\bkmkstart AAAAAAACBD}
{\bkmkend AAAAAAACBD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Default valeu for new TD \par
}{\xe \v LDD_USB_TRANSFER_DONE\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_DONE}
{\b {\i LDD_USB_TRANSFER_DONE{\bkmkstart AAAAAAACBE}
{\bkmkend AAAAAAACBE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer done \par
}{\xe \v LDD_USB_TRANSFER_ERROR_CANCELLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_CANCELLED}
{\b {\i LDD_USB_TRANSFER_ERROR_CANCELLED{\bkmkstart AAAAAAACBF}
{\bkmkend AAAAAAACBF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer cancelled by the user \par
}{\xe \v LDD_USB_TRANSFER_ERROR_STALLED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_STALLED}
{\b {\i LDD_USB_TRANSFER_ERROR_STALLED{\bkmkstart AAAAAAACBG}
{\bkmkend AAAAAAACBG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer stalled \par
}{\xe \v LDD_USB_TRANSFER_ERROR_BUS_TIMEOUT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_BUS_TIMEOUT}
{\b {\i LDD_USB_TRANSFER_ERROR_BUS_TIMEOUT{\bkmkstart AAAAAAACBH}
{\bkmkend AAAAAAACBH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bus timeute detected \par
}{\xe \v LDD_USB_TRANSFER_ERROR_DATA\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_DATA}
{\b {\i LDD_USB_TRANSFER_ERROR_DATA{\bkmkstart AAAAAAACBI}
{\bkmkend AAAAAAACBI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Data error deteceted \par
}{\xe \v LDD_USB_TRANSFER_ERROR_PID\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_PID}
{\b {\i LDD_USB_TRANSFER_ERROR_PID{\bkmkstart AAAAAAACBJ}
{\bkmkend AAAAAAACBJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PID error deteceted \par
}{\xe \v LDD_USB_TRANSFER_ERROR_EOF\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_EOF}
{\b {\i LDD_USB_TRANSFER_ERROR_EOF{\bkmkstart AAAAAAACBK}
{\bkmkend AAAAAAACBK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EOF error deteceted \par
}{\xe \v LDD_USB_TRANSFER_ERROR_CRC16\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_CRC16}
{\b {\i LDD_USB_TRANSFER_ERROR_CRC16{\bkmkstart AAAAAAACBL}
{\bkmkend AAAAAAACBL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC16 error deteceted \par
}{\xe \v LDD_USB_TRANSFER_ERROR_DFN8\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_DFN8}
{\b {\i LDD_USB_TRANSFER_ERROR_DFN8{\bkmkstart AAAAAAACBM}
{\bkmkend AAAAAAACBM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DFN8 error deteceted \par
}{\xe \v LDD_USB_TRANSFER_ERROR_DMA\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_DMA}
{\b {\i LDD_USB_TRANSFER_ERROR_DMA{\bkmkstart AAAAAAACBN}
{\bkmkend AAAAAAACBN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA error deteceted \par
}{\xe \v LDD_USB_TRANSFER_ERROR_BTS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR_BTS}
{\b {\i LDD_USB_TRANSFER_ERROR_BTS{\bkmkstart AAAAAAACBO}
{\bkmkend AAAAAAACBO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
BTS error deteceted \par
}{\xe \v LDD_USB_TRANSFER_ERROR\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_ERROR}
{\b {\i LDD_USB_TRANSFER_ERROR{\bkmkstart AAAAAAACBP}
{\bkmkend AAAAAAACBP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer error deteceted \par
}{\xe \v LDD_USB_TRANSFER_QUEUED\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_QUEUED}
{\b {\i LDD_USB_TRANSFER_QUEUED{\bkmkstart AAAAAAACBQ}
{\bkmkend AAAAAAACBQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer queued \par
}{\xe \v LDD_USB_TRANSFER_PENDING\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TRANSFER_PENDING}
{\b {\i LDD_USB_TRANSFER_PENDING{\bkmkstart AAAAAAACBR}
{\bkmkend AAAAAAACBR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer in proggress \par
}}}
{\xe \v LDD_USB_TTransferType\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_TTransferType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b LDD_USB_TTransferType}}}
\par
{\bkmkstart AAAAAAACBS}
{\bkmkend AAAAAAACBS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer type symbolic names \par
}{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v LDD_USB_CONTROL\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_CONTROL}
{\b {\i LDD_USB_CONTROL{\bkmkstart AAAAAAACBT}
{\bkmkend AAAAAAACBT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Conrol transfer type \par
}{\xe \v LDD_USB_ISOCHRONOUS\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_ISOCHRONOUS}
{\b {\i LDD_USB_ISOCHRONOUS{\bkmkstart AAAAAAACBU}
{\bkmkend AAAAAAACBU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Isochronous transfer type \par
}{\xe \v LDD_USB_BULK\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_BULK}
{\b {\i LDD_USB_BULK{\bkmkstart AAAAAAACBV}
{\bkmkend AAAAAAACBV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bulk transfer type \par
}{\xe \v LDD_USB_INTERRUPT\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:LDD_USB_INTERRUPT}
{\b {\i LDD_USB_INTERRUPT{\bkmkstart AAAAAAACBW}
{\bkmkend AAAAAAACBW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interrupt transfer type \par
}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v PE_FillMemory\:PE_Types module documentation}
{\xe \v PE_Types module documentation\:PE_FillMemory}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void PE_FillMemory (register void *  {\i SourceAddressPtr}, register uint8_t  {\i c}, register uint32_t  {\i len})}}
\par
{\bkmkstart AAAAAAACBX}
{\bkmkend AAAAAAACBX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fills a memory area block by a specified value. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i SourceAddressPtr} \cell }{- Source address pointer. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i c} \cell }{- A value used to fill a memory block. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i len} \cell }{- Length of a memory block to fill. \cell }
{\row }
}
}}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Vectors module documentation\par \pard\plain 
{\tc\tcl2 \v Vectors module documentation}
{\xe \v Vectors module documentation}
{\bkmkstart AAAAAAACBY}
{\bkmkend AAAAAAACBY}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b __thumb_startup} (void){\bkmkstart AAAAAAAAGO}
{\bkmkend AAAAAAAAGO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b __attribute__} ((section(".vectortable"))) const{\bkmkstart AAAAAAAAGP}
{\bkmkend AAAAAAAAGP}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b __SP_INIT}{\bkmkstart AAAAAAAAGQ}
{\bkmkend AAAAAAAAGQ}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Data Structure Documentation{\tc \v Data Structure Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_ADC_TPinMask Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_ADC_TPinMask}
{\xe \v LDD_ADC_TPinMask}
{\bkmkstart AAAAAAACBZ}
{\bkmkend AAAAAAACBZ}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Channel0_31PinMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Channel32_63PinMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b TriggerPinMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b VoltRefPinMask}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Structure pins for pin connection method \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Channel0_31PinMask\:LDD_ADC_TPinMask}
{\xe \v LDD_ADC_TPinMask\:Channel0_31PinMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ADC_TPinMask::Channel0_31PinMask}}
\par
{\bkmkstart AAAAAAACCA}
{\bkmkend AAAAAAACCA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel pin mask for channels 0 through 31 \par
}}
{\xe \v Channel32_63PinMask\:LDD_ADC_TPinMask}
{\xe \v LDD_ADC_TPinMask\:Channel32_63PinMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ADC_TPinMask::Channel32_63PinMask}}
\par
{\bkmkstart AAAAAAACCB}
{\bkmkend AAAAAAACCB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel pin mask for channels 32 through 63 \par
}}
{\xe \v TriggerPinMask\:LDD_ADC_TPinMask}
{\xe \v LDD_ADC_TPinMask\:TriggerPinMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_ADC_TPinMask::TriggerPinMask}}
\par
{\bkmkstart AAAAAAACCC}
{\bkmkend AAAAAAACCC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Trigger pin mask \par
}}
{\xe \v VoltRefPinMask\:LDD_ADC_TPinMask}
{\xe \v LDD_ADC_TPinMask\:VoltRefPinMask}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_ADC_TPinMask::VoltRefPinMask}}
\par
{\bkmkstart AAAAAAACCD}
{\bkmkend AAAAAAACCD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Voltage reference pin mask \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_ADC_TSample Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_ADC_TSample}
{\xe \v LDD_ADC_TSample}
{\bkmkstart AAAAAAACCE}
{\bkmkend AAAAAAACCE}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b ChannelIdx}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Structure used to describing one sample \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v ChannelIdx\:LDD_ADC_TSample}
{\xe \v LDD_ADC_TSample\:ChannelIdx}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_ADC_TSample::ChannelIdx}}
\par
{\bkmkstart AAAAAAACCF}
{\bkmkend AAAAAAACCF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel index \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_CAN_TFrame Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_CAN_TFrame}
{\xe \v LDD_CAN_TFrame}
{\bkmkstart AAAAAAACCG}
{\bkmkend AAAAAAACCG}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_CAN_TMessageID} {\b MessageID}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_CAN_TFrameType} {\b FrameType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b Data}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Length}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b TimeStamp}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b LocPriority}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the CAN frame features. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Data\:LDD_CAN_TFrame}
{\xe \v LDD_CAN_TFrame\:Data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* LDD_CAN_TFrame::Data}}
\par
{\bkmkstart AAAAAAACCH}
{\bkmkend AAAAAAACCH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Message data buffer \par
}}
{\xe \v FrameType\:LDD_CAN_TFrame}
{\xe \v LDD_CAN_TFrame\:FrameType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_CAN_TFrameType} LDD_CAN_TFrame::FrameType}}
\par
{\bkmkstart AAAAAAACCI}
{\bkmkend AAAAAAACCI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type of the frame DATA/REMOTE \par
}}
{\xe \v Length\:LDD_CAN_TFrame}
{\xe \v LDD_CAN_TFrame\:Length}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_CAN_TFrame::Length}}
\par
{\bkmkstart AAAAAAACCJ}
{\bkmkend AAAAAAACCJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Message length \par
}}
{\xe \v LocPriority\:LDD_CAN_TFrame}
{\xe \v LDD_CAN_TFrame\:LocPriority}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_CAN_TFrame::LocPriority}}
\par
{\bkmkstart AAAAAAACCK}
{\bkmkend AAAAAAACCK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Local Priority Tx Buffers \par
}}
{\xe \v MessageID\:LDD_CAN_TFrame}
{\xe \v LDD_CAN_TFrame\:MessageID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_CAN_TMessageID} LDD_CAN_TFrame::MessageID}}
\par
{\bkmkstart AAAAAAACCL}
{\bkmkend AAAAAAACCL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Message ID \par
}}
{\xe \v TimeStamp\:LDD_CAN_TFrame}
{\xe \v LDD_CAN_TFrame\:TimeStamp}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_CAN_TFrame::TimeStamp}}
\par
{\bkmkstart AAAAAAACCM}
{\bkmkend AAAAAAACCM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Message time stamp \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_CAN_TStats Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats}
{\bkmkstart AAAAAAACCN}
{\bkmkend AAAAAAACCN}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxFrames}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxWarnings}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxFrames}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxWarnings}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b BusOffs}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Wakeups}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Bit0Errors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Bit1Errors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b AckErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b CrcErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b FormErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b BitStuffErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Errors}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the CAN communication statistics. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v AckErrors\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:AckErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::AckErrors}}
\par
{\bkmkstart AAAAAAACCO}
{\bkmkend AAAAAAACCO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ACK error counter \par
}}
{\xe \v Bit0Errors\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:Bit0Errors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::Bit0Errors}}
\par
{\bkmkstart AAAAAAACCP}
{\bkmkend AAAAAAACCP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit0 error counter \par
}}
{\xe \v Bit1Errors\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:Bit1Errors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::Bit1Errors}}
\par
{\bkmkstart AAAAAAACCQ}
{\bkmkend AAAAAAACCQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit1 error counter \par
}}
{\xe \v BitStuffErrors\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:BitStuffErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::BitStuffErrors}}
\par
{\bkmkstart AAAAAAACCR}
{\bkmkend AAAAAAACCR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit stuff error counter \par
}}
{\xe \v BusOffs\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:BusOffs}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::BusOffs}}
\par
{\bkmkstart AAAAAAACCS}
{\bkmkend AAAAAAACCS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bus off counter \par
}}
{\xe \v CrcErrors\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:CrcErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::CrcErrors}}
\par
{\bkmkstart AAAAAAACCT}
{\bkmkend AAAAAAACCT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CRC error counter \par
}}
{\xe \v Errors\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:Errors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::Errors}}
\par
{\bkmkstart AAAAAAACCU}
{\bkmkend AAAAAAACCU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Error counter \par
}}
{\xe \v FormErrors\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:FormErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::FormErrors}}
\par
{\bkmkstart AAAAAAACCV}
{\bkmkend AAAAAAACCV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Message form error counter \par
}}
{\xe \v RxFrames\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:RxFrames}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::RxFrames}}
\par
{\bkmkstart AAAAAAACCW}
{\bkmkend AAAAAAACCW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received frame counter \par
}}
{\xe \v RxWarnings\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:RxWarnings}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::RxWarnings}}
\par
{\bkmkstart AAAAAAACCX}
{\bkmkend AAAAAAACCX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reception warning counter \par
}}
{\xe \v TxFrames\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:TxFrames}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::TxFrames}}
\par
{\bkmkstart AAAAAAACCY}
{\bkmkend AAAAAAACCY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted frame counter \par
}}
{\xe \v TxWarnings\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:TxWarnings}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::TxWarnings}}
\par
{\bkmkstart AAAAAAACCZ}
{\bkmkend AAAAAAACCZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmission warning counter \par
}}
{\xe \v Wakeups\:LDD_CAN_TStats}
{\xe \v LDD_CAN_TStats\:Wakeups}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_CAN_TStats::Wakeups}}
\par
{\bkmkstart AAAAAAACDA}
{\bkmkend AAAAAAACDA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Wakeup counter \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_CRC_TUserCRCStandard Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard}
{\bkmkstart AAAAAAACDB}
{\bkmkend AAAAAAACDB}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b Width32bit}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b ResultXORed}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b SeedLow}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b SeedHigh}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b PolyLow}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b PolyHigh}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_CRC_TTransposeType} {\b InputTransposeMode}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_CRC_TTransposeType} {\b OutputTransposeMode}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
User CRC standard \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v InputTransposeMode\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:InputTransposeMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_CRC_TTransposeType} LDD_CRC_TUserCRCStandard::InputTransposeMode}}
\par
{\bkmkstart AAAAAAACDC}
{\bkmkend AAAAAAACDC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input transpose type \par
}}
{\xe \v OutputTransposeMode\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:OutputTransposeMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_CRC_TTransposeType} LDD_CRC_TUserCRCStandard::OutputTransposeMode}}
\par
{\bkmkstart AAAAAAACDD}
{\bkmkend AAAAAAACDD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Output transpose type \par
}}
{\xe \v PolyHigh\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:PolyHigh}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_CRC_TUserCRCStandard::PolyHigh}}
\par
{\bkmkstart AAAAAAACDE}
{\bkmkend AAAAAAACDE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Poly high value \par
}}
{\xe \v PolyLow\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:PolyLow}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_CRC_TUserCRCStandard::PolyLow}}
\par
{\bkmkstart AAAAAAACDF}
{\bkmkend AAAAAAACDF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Poly low value \par
}}
{\xe \v ResultXORed\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:ResultXORed}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_CRC_TUserCRCStandard::ResultXORed}}
\par
{\bkmkstart AAAAAAACDG}
{\bkmkend AAAAAAACDG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Result XORed? \par
}}
{\xe \v SeedHigh\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:SeedHigh}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_CRC_TUserCRCStandard::SeedHigh}}
\par
{\bkmkstart AAAAAAACDH}
{\bkmkend AAAAAAACDH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Seed high value \par
}}
{\xe \v SeedLow\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:SeedLow}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_CRC_TUserCRCStandard::SeedLow}}
\par
{\bkmkstart AAAAAAACDI}
{\bkmkend AAAAAAACDI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Seed low value \par
}}
{\xe \v Width32bit\:LDD_CRC_TUserCRCStandard}
{\xe \v LDD_CRC_TUserCRCStandard\:Width32bit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_CRC_TUserCRCStandard::Width32bit}}
\par
{\bkmkstart AAAAAAACDJ}
{\bkmkend AAAAAAACDJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
32bit CRC? \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_DMA_TError Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_DMA_TError}
{\xe \v LDD_DMA_TError}
{\bkmkstart AAAAAAACDK}
{\bkmkend AAAAAAACDK}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TChannelNumber} {\b ChannelNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TErrorFlags} {\b ErrorFlags}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA error information structure. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v ChannelNumber\:LDD_DMA_TError}
{\xe \v LDD_DMA_TError\:ChannelNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TChannelNumber} LDD_DMA_TError::ChannelNumber}}
\par
{\bkmkstart AAAAAAACDL}
{\bkmkend AAAAAAACDL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Last error recorded channel number. \par
}}
{\xe \v ErrorFlags\:LDD_DMA_TError}
{\xe \v LDD_DMA_TError\:ErrorFlags}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TErrorFlags} LDD_DMA_TError::ErrorFlags}}
\par
{\bkmkstart AAAAAAACDM}
{\bkmkend AAAAAAACDM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Channel error flags. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_DMA_TTransferDescriptor Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor}
{\bkmkstart AAAAAAACDN}
{\bkmkend AAAAAAACDN}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_TUserData} * {\b UserDataPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddress} {\b SourceAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddressOffset} {\b SourceAddressOffset}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TTransferSize} {\b SourceTransferSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TModuloSize} {\b SourceModuloSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddress} {\b DestinationAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddressOffset} {\b DestinationAddressOffset}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TTransferSize} {\b DestinationTransferSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TModuloSize} {\b DestinationModuloSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TTransferMode} {\b TransferMode}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TByteCount} {\b ByteCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TOuterLoopCount} {\b OuterLoopCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b InnerLoopChannelLink}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TChannelNumber} {\b InnerLoopLinkedChannel}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b OuterLoopChannelLink}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TChannelNumber} {\b OuterLoopLinkedChannel}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAfterRequest} {\b AfterRequestComplete}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddressOffset} {\b AddressOffset}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAfterTransfer} {\b AfterTransferComplete}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddressOffset} {\b SourceAddressAdjustment}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddressOffset} {\b DestinationAddressAdjustment}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TAddress} {\b ScatterGatherAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TBandwidthControl} {\b BandwidthControl}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b ChannelAutoSelection}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TChannelNumber} {\b ChannelNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TTriggerType} {\b TriggerType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_DMA_TTriggerSource} {\b TriggerSource}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b PeriodicTrigger}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b DisableAfterRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b Interrupts}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b OnComplete}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b OnHalfComplete}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b OnError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void(* {\b OnCompleteEventPtr} )({\b LDD_TUserData} *{\b UserDataPtr})\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void(* {\b OnErrorEventPtr} )({\b LDD_TUserData} *{\b UserDataPtr})\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b ChannelEnabled}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the DMA Transfer descriptor information structure. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v AddressOffset\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:AddressOffset}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddressOffset} LDD_DMA_TTransferDescriptor::AddressOffset}}
\par
{\bkmkstart AAAAAAACDO}
{\bkmkend AAAAAAACDO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address offset value. Address specified in AfterRequestComplete item is adjusted by stored value. See the LDD_DMA_TAfterRequest type declaration. \par
}}
{\xe \v AfterRequestComplete\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:AfterRequestComplete}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAfterRequest} LDD_DMA_TTransferDescriptor::AfterRequestComplete}}
\par
{\bkmkstart AAAAAAACDP}
{\bkmkend AAAAAAACDP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type of an action after the elemental read/write operation is done. For the description of allowed values see the LDD_DMA_TAfterRequest type declaration. \par
}}
{\xe \v AfterTransferComplete\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:AfterTransferComplete}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAfterTransfer} LDD_DMA_TTransferDescriptor::AfterTransferComplete}}
\par
{\bkmkstart AAAAAAACDQ}
{\bkmkend AAAAAAACDQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type of an action executed after the last transfer operation is done. For the description of allowed values see the LDD_DMA_TAfterTransfer type declaration. \par
}}
{\xe \v BandwidthControl\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:BandwidthControl}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TBandwidthControl} LDD_DMA_TTransferDescriptor::BandwidthControl}}
\par
{\bkmkstart AAAAAAACDR}
{\bkmkend AAAAAAACDR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA channel bandwidth control. See the DMA_PDD header file for detail description of allowed values. \par
}}
{\xe \v ByteCount\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:ByteCount}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TByteCount} LDD_DMA_TTransferDescriptor::ByteCount}}
\par
{\bkmkstart AAAAAAACDS}
{\bkmkend AAAAAAACDS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Size of data in bytes to be transferred in single transfer. \par
}}
{\xe \v ChannelAutoSelection\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:ChannelAutoSelection}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::ChannelAutoSelection}}
\par
{\bkmkstart AAAAAAACDT}
{\bkmkend AAAAAAACDT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - DMA channel autoselection engine is used. FALSE - DMA fixed channel is used. \par
}}
{\xe \v ChannelEnabled\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:ChannelEnabled}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::ChannelEnabled}}
\par
{\bkmkstart AAAAAAACDU}
{\bkmkend AAAAAAACDU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - DMA channel is allocated and used by DMATransfer component. \par
}}
{\xe \v ChannelNumber\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:ChannelNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TChannelNumber} LDD_DMA_TTransferDescriptor::ChannelNumber}}
\par
{\bkmkstart AAAAAAACDV}
{\bkmkend AAAAAAACDV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
If ChannelAutoSelection is FALSE this item contains fixed channel number. If ChannelAutoSelection is TRUE then after allocation this item is filled by autoselected channel number. \par
}}
{\xe \v DestinationAddress\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:DestinationAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddress} LDD_DMA_TTransferDescriptor::DestinationAddress}}
\par
{\bkmkstart AAAAAAACDW}
{\bkmkend AAAAAAACDW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address of a DMA transfer destination. \par
}}
{\xe \v DestinationAddressAdjustment\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:DestinationAddressAdjustment}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddressOffset} LDD_DMA_TTransferDescriptor::DestinationAddressAdjustment}}
\par
{\bkmkstart AAAAAAACDX}
{\bkmkend AAAAAAACDX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Destination address adjustment value. Used only if the AfterTransferComplete item is set to LDD_DMA_ADDRESS_ADJUSTMENT. \par
}}
{\xe \v DestinationAddressOffset\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:DestinationAddressOffset}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddressOffset} LDD_DMA_TTransferDescriptor::DestinationAddressOffset}}
\par
{\bkmkstart AAAAAAACDY}
{\bkmkend AAAAAAACDY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Offset to be added to the destination address after each elemental write operation. \par
}}
{\xe \v DestinationModuloSize\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:DestinationModuloSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TModuloSize} LDD_DMA_TTransferDescriptor::DestinationModuloSize}}
\par
{\bkmkstart AAAAAAACDZ}
{\bkmkend AAAAAAACDZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Destination address modulo size. For the description of allowed values see the LDD_DMA_TModuloSize type declaration. \par
}}
{\xe \v DestinationTransferSize\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:DestinationTransferSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TTransferSize} LDD_DMA_TTransferDescriptor::DestinationTransferSize}}
\par
{\bkmkstart AAAAAAACEA}
{\bkmkend AAAAAAACEA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Destination data transfer size (size of a elemental write operation). See the DMA_PDD header file for detail description of allowed values. \par
}}
{\xe \v DisableAfterRequest\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:DisableAfterRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::DisableAfterRequest}}
\par
{\bkmkstart AAAAAAACEB}
{\bkmkend AAAAAAACEB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - DMA transfer request is automatically disabled after transfer complete. \par
}}
{\xe \v InnerLoopChannelLink\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:InnerLoopChannelLink}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::InnerLoopChannelLink}}
\par
{\bkmkstart AAAAAAACEC}
{\bkmkend AAAAAAACEC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - Inner loop channel linking enabled (if the nested operation is used, then this item enables the minor (inner) loop channel linking). \par
}}
{\xe \v InnerLoopLinkedChannel\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:InnerLoopLinkedChannel}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TChannelNumber} LDD_DMA_TTransferDescriptor::InnerLoopLinkedChannel}}
\par
{\bkmkstart AAAAAAACED}
{\bkmkend AAAAAAACED}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Linked DMA channel number (used only if the InnerLoopChannelLink item is set TRUE) \par
}}
{\xe \v Interrupts\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:Interrupts}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::Interrupts}}
\par
{\bkmkstart AAAAAAACEE}
{\bkmkend AAAAAAACEE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - interrupts are requested. \par
}}
{\xe \v OnComplete\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OnComplete}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::OnComplete}}
\par
{\bkmkstart AAAAAAACEF}
{\bkmkend AAAAAAACEF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - event is enabled during initialization. \par
}}
{\xe \v OnCompleteEventPtr\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OnCompleteEventPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void(* LDD_DMA_TTransferDescriptor::OnCompleteEventPtr) ({\b LDD_TUserData} *{\b UserDataPtr})}}
\par
{\bkmkstart AAAAAAACEG}
{\bkmkend AAAAAAACEG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to the OnComplete event, NULL if event is not used. \par
}}
{\xe \v OnError\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OnError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::OnError}}
\par
{\bkmkstart AAAAAAACEH}
{\bkmkend AAAAAAACEH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - event is enabled during initialization. \par
}}
{\xe \v OnErrorEventPtr\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OnErrorEventPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void(* LDD_DMA_TTransferDescriptor::OnErrorEventPtr) ({\b LDD_TUserData} *{\b UserDataPtr})}}
\par
{\bkmkstart AAAAAAACEI}
{\bkmkend AAAAAAACEI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to the OnError event, NULL if event is not used. \par
}}
{\xe \v OnHalfComplete\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OnHalfComplete}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::OnHalfComplete}}
\par
{\bkmkstart AAAAAAACEJ}
{\bkmkend AAAAAAACEJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - event is enabled during initialization. \par
}}
{\xe \v OuterLoopChannelLink\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OuterLoopChannelLink}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::OuterLoopChannelLink}}
\par
{\bkmkstart AAAAAAACEK}
{\bkmkend AAAAAAACEK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - Outer (major) loop channel linking is enabled. Enables channel linking after transfer completes. \par
}}
{\xe \v OuterLoopCount\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OuterLoopCount}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TOuterLoopCount} LDD_DMA_TTransferDescriptor::OuterLoopCount}}
\par
{\bkmkstart AAAAAAACEL}
{\bkmkend AAAAAAACEL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of the outer loop iteration in the Nested operation mode, otherwise should have value of one. \par
}}
{\xe \v OuterLoopLinkedChannel\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:OuterLoopLinkedChannel}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TChannelNumber} LDD_DMA_TTransferDescriptor::OuterLoopLinkedChannel}}
\par
{\bkmkstart AAAAAAACEM}
{\bkmkend AAAAAAACEM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Outer (major) loop linked DMA channel number (used only if the OuterLoopChannelLink item is set TRUE). \par
}}
{\xe \v PeriodicTrigger\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:PeriodicTrigger}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_DMA_TTransferDescriptor::PeriodicTrigger}}
\par
{\bkmkstart AAAAAAACEN}
{\bkmkend AAAAAAACEN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TRUE - periodic trigger is required, FALSE - periodic trigger is not required. \par
}}
{\xe \v ScatterGatherAddress\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:ScatterGatherAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddress} LDD_DMA_TTransferDescriptor::ScatterGatherAddress}}
\par
{\bkmkstart AAAAAAACEO}
{\bkmkend AAAAAAACEO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Scatter / gather address. Used only if the AfterTransferComplete item is set to LDD_DMA_SCATTER_GATHER. \par
}}
{\xe \v SourceAddress\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:SourceAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddress} LDD_DMA_TTransferDescriptor::SourceAddress}}
\par
{\bkmkstart AAAAAAACEP}
{\bkmkend AAAAAAACEP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address of a DMA transfer source data. \par
}}
{\xe \v SourceAddressAdjustment\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:SourceAddressAdjustment}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddressOffset} LDD_DMA_TTransferDescriptor::SourceAddressAdjustment}}
\par
{\bkmkstart AAAAAAACEQ}
{\bkmkend AAAAAAACEQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Source address adjustment value. Used only if the AfterTransferComplete item is set to LDD_DMA_ADDRESS_ADJUSTMENT. \par
}}
{\xe \v SourceAddressOffset\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:SourceAddressOffset}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TAddressOffset} LDD_DMA_TTransferDescriptor::SourceAddressOffset}}
\par
{\bkmkstart AAAAAAACER}
{\bkmkend AAAAAAACER}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Offset to be added to the source address after each elemental read operation. \par
}}
{\xe \v SourceModuloSize\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:SourceModuloSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TModuloSize} LDD_DMA_TTransferDescriptor::SourceModuloSize}}
\par
{\bkmkstart AAAAAAACES}
{\bkmkend AAAAAAACES}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Source address modulo size. For the description of allowed values see the LDD_DMA_TModuloSize type declaration. \par
}}
{\xe \v SourceTransferSize\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:SourceTransferSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TTransferSize} LDD_DMA_TTransferDescriptor::SourceTransferSize}}
\par
{\bkmkstart AAAAAAACET}
{\bkmkend AAAAAAACET}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Source data transfer size (size of a elemental read operation). See the DMA_PDD header file for detail description of allowed values. \par
}}
{\xe \v TransferMode\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:TransferMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TTransferMode} LDD_DMA_TTransferDescriptor::TransferMode}}
\par
{\bkmkstart AAAAAAACEU}
{\bkmkend AAAAAAACEU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Selects DMA transfer mode. For the description of allowed values see the LDD_DMA_TTransferMode type declaration. \par
}}
{\xe \v TriggerSource\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:TriggerSource}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TTriggerSource} LDD_DMA_TTransferDescriptor::TriggerSource}}
\par
{\bkmkstart AAAAAAACEV}
{\bkmkend AAAAAAACEV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Trigger source number. For the description of allowed values see the LDD_DMA_TBTriggerType declaration. \par
}}
{\xe \v TriggerType\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:TriggerType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_DMA_TTriggerType} LDD_DMA_TTransferDescriptor::TriggerType}}
\par
{\bkmkstart AAAAAAACEW}
{\bkmkend AAAAAAACEW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
DMA transfer trigger type. For the description of allowed values see the LDD_DMA_TBTriggerType declaration. \par
}}
{\xe \v UserDataPtr\:LDD_DMA_TTransferDescriptor}
{\xe \v LDD_DMA_TTransferDescriptor\:UserDataPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_TUserData}* LDD_DMA_TTransferDescriptor::UserDataPtr}}
\par
{\bkmkstart AAAAAAACEX}
{\bkmkend AAAAAAACEX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
User device data structure pointer to be returned by the DMA_LDD component's ISR to the dynamic callback of this transfer descriptor. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_ETH_TBufferDesc Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_ETH_TBufferDesc}
{\xe \v LDD_ETH_TBufferDesc}
{\bkmkstart AAAAAAACEY}
{\bkmkend AAAAAAACEY}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b DataPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Size}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Ethernet frame buffer (fragment) descriptor \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v DataPtr\:LDD_ETH_TBufferDesc}
{\xe \v LDD_ETH_TBufferDesc\:DataPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* LDD_ETH_TBufferDesc::DataPtr}}
\par
{\bkmkstart AAAAAAACEZ}
{\bkmkend AAAAAAACEZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to buffer data \par
}}
{\xe \v Size\:LDD_ETH_TBufferDesc}
{\xe \v LDD_ETH_TBufferDesc\:Size}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_ETH_TBufferDesc::Size}}
\par
{\bkmkstart AAAAAAACFA}
{\bkmkend AAAAAAACFA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Buffer data size \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_ETH_TStats Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats}
{\bkmkstart AAAAAAACFB}
{\bkmkend AAAAAAACFB}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONDropEvents}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONOctets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONBroadcastPackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONMulticastPackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONCRCAlignErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONUndersizePackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONOversizePackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONFragments}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONJabbers}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONCollisions}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPackets64Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPackets65To127Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPackets128To255Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPackets256To511Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPackets512To1023Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPackets1024To2047Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxRMONPacketsGreaterThan2048Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEDrop}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEFrameOK}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEESingleCollision}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEMultipleCollisions}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEDeferralDelay}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEELateCollision}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEExcessiveCollision}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEFIFOUnderrun}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEECarrierSenseError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEESQEError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEPauseFrame}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxIEEEOctetsOK}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONDropEvents}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONOctets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONBroadcastPackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONMulticastPackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONCRCAlignErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONUndersizePackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONOversizePackets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONFragments}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONJabbers}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPackets64Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPackets65To127Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPackets128To255Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPackets256To511Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPackets512To1023Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPackets1024To2047Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxRMONPacketsGreaterThan2048Octets}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxIEEEDrop}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxIEEEFrameOK}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxIEEECRCError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxIEEEAlignmentError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxIEEEFIFOOverflow}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxIEEEPauseFrame}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxIEEEOctetsOK}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Ethernet communication statistics \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v RxIEEEAlignmentError\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxIEEEAlignmentError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxIEEEAlignmentError}}
\par
{\bkmkstart AAAAAAACFC}
{\bkmkend AAAAAAACFC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames received with alignment error \par
}}
{\xe \v RxIEEECRCError\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxIEEECRCError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxIEEECRCError}}
\par
{\bkmkstart AAAAAAACFD}
{\bkmkend AAAAAAACFD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames received with CRC error \par
}}
{\xe \v RxIEEEDrop\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxIEEEDrop}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxIEEEDrop}}
\par
{\bkmkstart AAAAAAACFE}
{\bkmkend AAAAAAACFE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Count of frames not counted correctly \par
}}
{\xe \v RxIEEEFIFOOverflow\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxIEEEFIFOOverflow}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxIEEEFIFOOverflow}}
\par
{\bkmkstart AAAAAAACFF}
{\bkmkend AAAAAAACFF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Receive FIFO overflow count \par
}}
{\xe \v RxIEEEFrameOK\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxIEEEFrameOK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxIEEEFrameOK}}
\par
{\bkmkstart AAAAAAACFG}
{\bkmkend AAAAAAACFG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames received OK \par
}}
{\xe \v RxIEEEOctetsOK\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxIEEEOctetsOK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxIEEEOctetsOK}}
\par
{\bkmkstart AAAAAAACFH}
{\bkmkend AAAAAAACFH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Octet count for frames received without error \par
}}
{\xe \v RxIEEEPauseFrame\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxIEEEPauseFrame}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxIEEEPauseFrame}}
\par
{\bkmkstart AAAAAAACFI}
{\bkmkend AAAAAAACFI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Flow control pause frames received \par
}}
{\xe \v RxRMONBroadcastPackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONBroadcastPackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONBroadcastPackets}}
\par
{\bkmkstart AAAAAAACFJ}
{\bkmkend AAAAAAACFJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received broadcast packets \par
}}
{\xe \v RxRMONCRCAlignErrors\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONCRCAlignErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONCRCAlignErrors}}
\par
{\bkmkstart AAAAAAACFK}
{\bkmkend AAAAAAACFK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received packets with CRC or alignment error \par
}}
{\xe \v RxRMONDropEvents\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONDropEvents}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONDropEvents}}
\par
{\bkmkstart AAAAAAACFL}
{\bkmkend AAAAAAACFL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Count of frames not counted correctly \par
}}
{\xe \v RxRMONFragments\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONFragments}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONFragments}}
\par
{\bkmkstart AAAAAAACFM}
{\bkmkend AAAAAAACFM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received packets smaller than 64 bytes with bad CRC \par
}}
{\xe \v RxRMONJabbers\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONJabbers}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONJabbers}}
\par
{\bkmkstart AAAAAAACFN}
{\bkmkend AAAAAAACFN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received packets greater than max. frame length with bad CRC \par
}}
{\xe \v RxRMONMulticastPackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONMulticastPackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONMulticastPackets}}
\par
{\bkmkstart AAAAAAACFO}
{\bkmkend AAAAAAACFO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received multicast packets \par
}}
{\xe \v RxRMONOctets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONOctets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONOctets}}
\par
{\bkmkstart AAAAAAACFP}
{\bkmkend AAAAAAACFP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Octet count for frames recieved without error \par
}}
{\xe \v RxRMONOversizePackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONOversizePackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONOversizePackets}}
\par
{\bkmkstart AAAAAAACFQ}
{\bkmkend AAAAAAACFQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received packets greater than max. frame length with good CRC \par
}}
{\xe \v RxRMONPackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPackets}}
\par
{\bkmkstart AAAAAAACFR}
{\bkmkend AAAAAAACFR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received packet count \par
}}
{\xe \v RxRMONPackets1024To2047Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPackets1024To2047Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPackets1024To2047Octets}}
\par
{\bkmkstart AAAAAAACFS}
{\bkmkend AAAAAAACFS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received 1024 to 2047 byte packets \par
}}
{\xe \v RxRMONPackets128To255Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPackets128To255Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPackets128To255Octets}}
\par
{\bkmkstart AAAAAAACFT}
{\bkmkend AAAAAAACFT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received 128 to 255 byte packets \par
}}
{\xe \v RxRMONPackets256To511Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPackets256To511Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPackets256To511Octets}}
\par
{\bkmkstart AAAAAAACFU}
{\bkmkend AAAAAAACFU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received 256 to 511 byte packets \par
}}
{\xe \v RxRMONPackets512To1023Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPackets512To1023Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPackets512To1023Octets}}
\par
{\bkmkstart AAAAAAACFV}
{\bkmkend AAAAAAACFV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received 512 to 1023 byte packets \par
}}
{\xe \v RxRMONPackets64Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPackets64Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPackets64Octets}}
\par
{\bkmkstart AAAAAAACFW}
{\bkmkend AAAAAAACFW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received 64 byte packets \par
}}
{\xe \v RxRMONPackets65To127Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPackets65To127Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPackets65To127Octets}}
\par
{\bkmkstart AAAAAAACFX}
{\bkmkend AAAAAAACFX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received 65 to 127 byte packets \par
}}
{\xe \v RxRMONPacketsGreaterThan2048Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONPacketsGreaterThan2048Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONPacketsGreaterThan2048Octets}}
\par
{\bkmkstart AAAAAAACFY}
{\bkmkend AAAAAAACFY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received packets greater than 2048 byte \par
}}
{\xe \v RxRMONUndersizePackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:RxRMONUndersizePackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::RxRMONUndersizePackets}}
\par
{\bkmkstart AAAAAAACFZ}
{\bkmkend AAAAAAACFZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Received packets smaller than 64 bytes with good CRC \par
}}
{\xe \v TxIEEECarrierSenseError\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEECarrierSenseError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEECarrierSenseError}}
\par
{\bkmkstart AAAAAAACGA}
{\bkmkend AAAAAAACGA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted with carrier sense error \par
}}
{\xe \v TxIEEEDeferralDelay\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEDeferralDelay}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEDeferralDelay}}
\par
{\bkmkstart AAAAAAACGB}
{\bkmkend AAAAAAACGB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted after deferral delay \par
}}
{\xe \v TxIEEEDrop\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEDrop}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEDrop}}
\par
{\bkmkstart AAAAAAACGC}
{\bkmkend AAAAAAACGC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Count of frames not counted correctly \par
}}
{\xe \v TxIEEEExcessiveCollision\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEExcessiveCollision}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEExcessiveCollision}}
\par
{\bkmkstart AAAAAAACGD}
{\bkmkend AAAAAAACGD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted with excessive collisions \par
}}
{\xe \v TxIEEEFIFOUnderrun\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEFIFOUnderrun}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEFIFOUnderrun}}
\par
{\bkmkstart AAAAAAACGE}
{\bkmkend AAAAAAACGE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted with transmit FIFO underrun \par
}}
{\xe \v TxIEEEFrameOK\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEFrameOK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEFrameOK}}
\par
{\bkmkstart AAAAAAACGF}
{\bkmkend AAAAAAACGF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted OK \par
}}
{\xe \v TxIEEELateCollision\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEELateCollision}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEELateCollision}}
\par
{\bkmkstart AAAAAAACGG}
{\bkmkend AAAAAAACGG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted with late collision \par
}}
{\xe \v TxIEEEMultipleCollisions\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEMultipleCollisions}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEMultipleCollisions}}
\par
{\bkmkstart AAAAAAACGH}
{\bkmkend AAAAAAACGH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted with multiple collisions \par
}}
{\xe \v TxIEEEOctetsOK\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEOctetsOK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEOctetsOK}}
\par
{\bkmkstart AAAAAAACGI}
{\bkmkend AAAAAAACGI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Octet count for frames transmitted without error \par
}}
{\xe \v TxIEEEPauseFrame\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEEPauseFrame}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEEPauseFrame}}
\par
{\bkmkstart AAAAAAACGJ}
{\bkmkend AAAAAAACGJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Flow control pause frames transmitted \par
}}
{\xe \v TxIEEESingleCollision\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEESingleCollision}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEESingleCollision}}
\par
{\bkmkstart AAAAAAACGK}
{\bkmkend AAAAAAACGK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted with single collision \par
}}
{\xe \v TxIEEESQEError\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxIEEESQEError}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxIEEESQEError}}
\par
{\bkmkstart AAAAAAACGL}
{\bkmkend AAAAAAACGL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Frames transmitted with SQE error \par
}}
{\xe \v TxRMONBroadcastPackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONBroadcastPackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONBroadcastPackets}}
\par
{\bkmkstart AAAAAAACGM}
{\bkmkend AAAAAAACGM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted broadcast packets \par
}}
{\xe \v TxRMONCollisions\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONCollisions}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONCollisions}}
\par
{\bkmkstart AAAAAAACGN}
{\bkmkend AAAAAAACGN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmit collision count \par
}}
{\xe \v TxRMONCRCAlignErrors\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONCRCAlignErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONCRCAlignErrors}}
\par
{\bkmkstart AAAAAAACGO}
{\bkmkend AAAAAAACGO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted packets with CRC or alignment error \par
}}
{\xe \v TxRMONDropEvents\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONDropEvents}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONDropEvents}}
\par
{\bkmkstart AAAAAAACGP}
{\bkmkend AAAAAAACGP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Count of frames not counted correctly \par
}}
{\xe \v TxRMONFragments\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONFragments}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONFragments}}
\par
{\bkmkstart AAAAAAACGQ}
{\bkmkend AAAAAAACGQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted packets smaller than 64 bytes with bad CRC \par
}}
{\xe \v TxRMONJabbers\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONJabbers}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONJabbers}}
\par
{\bkmkstart AAAAAAACGR}
{\bkmkend AAAAAAACGR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted packets greater than max. frame length with bad CRC \par
}}
{\xe \v TxRMONMulticastPackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONMulticastPackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONMulticastPackets}}
\par
{\bkmkstart AAAAAAACGS}
{\bkmkend AAAAAAACGS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted multicast packets \par
}}
{\xe \v TxRMONOctets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONOctets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONOctets}}
\par
{\bkmkstart AAAAAAACGT}
{\bkmkend AAAAAAACGT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Octet count for frames transmitted without error \par
}}
{\xe \v TxRMONOversizePackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONOversizePackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONOversizePackets}}
\par
{\bkmkstart AAAAAAACGU}
{\bkmkend AAAAAAACGU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted packets greater than max. frame length with good CRC \par
}}
{\xe \v TxRMONPackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPackets}}
\par
{\bkmkstart AAAAAAACGV}
{\bkmkend AAAAAAACGV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted packet count \par
}}
{\xe \v TxRMONPackets1024To2047Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPackets1024To2047Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPackets1024To2047Octets}}
\par
{\bkmkstart AAAAAAACGW}
{\bkmkend AAAAAAACGW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted 1024 to 2047 byte packets \par
}}
{\xe \v TxRMONPackets128To255Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPackets128To255Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPackets128To255Octets}}
\par
{\bkmkstart AAAAAAACGX}
{\bkmkend AAAAAAACGX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted 128 to 255 byte packets \par
}}
{\xe \v TxRMONPackets256To511Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPackets256To511Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPackets256To511Octets}}
\par
{\bkmkstart AAAAAAACGY}
{\bkmkend AAAAAAACGY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted 256 to 511 byte packets \par
}}
{\xe \v TxRMONPackets512To1023Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPackets512To1023Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPackets512To1023Octets}}
\par
{\bkmkstart AAAAAAACGZ}
{\bkmkend AAAAAAACGZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted 512 to 1023 byte packets \par
}}
{\xe \v TxRMONPackets64Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPackets64Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPackets64Octets}}
\par
{\bkmkstart AAAAAAACHA}
{\bkmkend AAAAAAACHA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted 64 byte packets \par
}}
{\xe \v TxRMONPackets65To127Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPackets65To127Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPackets65To127Octets}}
\par
{\bkmkstart AAAAAAACHB}
{\bkmkend AAAAAAACHB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted 65 to 127 byte packets \par
}}
{\xe \v TxRMONPacketsGreaterThan2048Octets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONPacketsGreaterThan2048Octets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONPacketsGreaterThan2048Octets}}
\par
{\bkmkstart AAAAAAACHC}
{\bkmkend AAAAAAACHC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted packets greater than 2048 byte \par
}}
{\xe \v TxRMONUndersizePackets\:LDD_ETH_TStats}
{\xe \v LDD_ETH_TStats\:TxRMONUndersizePackets}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_ETH_TStats::TxRMONUndersizePackets}}
\par
{\bkmkstart AAAAAAACHD}
{\bkmkend AAAAAAACHD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted packets smaller than 64 bytes with good CRC \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_FLASH_TErrorStatus Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_FLASH_TErrorStatus}
{\xe \v LDD_FLASH_TErrorStatus}
{\bkmkstart AAAAAAACHE}
{\bkmkend AAAAAAACHE}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_FLASH_TOperationType} {\b CurrentOperation}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_FLASH_TCommand} {\b CurrentCommand}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_FLASH_TErrorFlags} {\b CurrentErrorFlags}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_FLASH_TAddress} {\b CurrentAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_TData} * {\b CurrentDataPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_FLASH_TDataSize} {\b CurrentDataSize}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Type specifying the FLASH component's rrror status information \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v CurrentAddress\:LDD_FLASH_TErrorStatus}
{\xe \v LDD_FLASH_TErrorStatus\:CurrentAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_FLASH_TAddress} LDD_FLASH_TErrorStatus::CurrentAddress}}
\par
{\bkmkstart AAAAAAACHF}
{\bkmkend AAAAAAACHF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address of the flash memory location the error status is related to \par
}}
{\xe \v CurrentCommand\:LDD_FLASH_TErrorStatus}
{\xe \v LDD_FLASH_TErrorStatus\:CurrentCommand}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_FLASH_TCommand} LDD_FLASH_TErrorStatus::CurrentCommand}}
\par
{\bkmkstart AAAAAAACHG}
{\bkmkend AAAAAAACHG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Last flash controller command \par
}}
{\xe \v CurrentDataPtr\:LDD_FLASH_TErrorStatus}
{\xe \v LDD_FLASH_TErrorStatus\:CurrentDataPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_TData}* LDD_FLASH_TErrorStatus::CurrentDataPtr}}
\par
{\bkmkstart AAAAAAACHH}
{\bkmkend AAAAAAACHH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to current input data the error status is related to \par
}}
{\xe \v CurrentDataSize\:LDD_FLASH_TErrorStatus}
{\xe \v LDD_FLASH_TErrorStatus\:CurrentDataSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_FLASH_TDataSize} LDD_FLASH_TErrorStatus::CurrentDataSize}}
\par
{\bkmkstart AAAAAAACHI}
{\bkmkend AAAAAAACHI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Size of the current input data to be programmed or erased in bytes \par
}}
{\xe \v CurrentErrorFlags\:LDD_FLASH_TErrorStatus}
{\xe \v LDD_FLASH_TErrorStatus\:CurrentErrorFlags}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_FLASH_TErrorFlags} LDD_FLASH_TErrorStatus::CurrentErrorFlags}}
\par
{\bkmkstart AAAAAAACHJ}
{\bkmkend AAAAAAACHJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bitfield with error flags. See FLASH2.h for details \par
}}
{\xe \v CurrentOperation\:LDD_FLASH_TErrorStatus}
{\xe \v LDD_FLASH_TErrorStatus\:CurrentOperation}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_FLASH_TOperationType} LDD_FLASH_TErrorStatus::CurrentOperation}}
\par
{\bkmkstart AAAAAAACHK}
{\bkmkend AAAAAAACHK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Current operation \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_I2C_TStats Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats}
{\bkmkstart AAAAAAACHL}
{\bkmkend AAAAAAACHL}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b MasterSentChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b MasterReceivedChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b MasterNacks}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b ArbitLost}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SlaveSentChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SlaveReceivedChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SlaveTxUnderrun}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SlaveRxOverrun}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SlaveGeneralCallAddr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SlaveSmBusCallAddr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SlaveSmBusAlertResponse}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SCLLowTimeout}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SDALowTimeout}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication statistics \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v ArbitLost\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:ArbitLost}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::ArbitLost}}
\par
{\bkmkstart AAAAAAACHM}
{\bkmkend AAAAAAACHM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of lost the bus arbitration. \par
}}
{\xe \v MasterNacks\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:MasterNacks}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::MasterNacks}}
\par
{\bkmkstart AAAAAAACHN}
{\bkmkend AAAAAAACHN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of no acknowledges. \par
}}
{\xe \v MasterReceivedChars\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:MasterReceivedChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::MasterReceivedChars}}
\par
{\bkmkstart AAAAAAACHO}
{\bkmkend AAAAAAACHO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of master received characters. \par
}}
{\xe \v MasterSentChars\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:MasterSentChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::MasterSentChars}}
\par
{\bkmkstart AAAAAAACHP}
{\bkmkend AAAAAAACHP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of master transmitted characters. \par
}}
{\xe \v SCLLowTimeout\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SCLLowTimeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SCLLowTimeout}}
\par
{\bkmkstart AAAAAAACHQ}
{\bkmkend AAAAAAACHQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of SCL low timeout occur. \par
}}
{\xe \v SDALowTimeout\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SDALowTimeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SDALowTimeout}}
\par
{\bkmkstart AAAAAAACHR}
{\bkmkend AAAAAAACHR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of SCL low timeout occur. \par
}}
{\xe \v SlaveGeneralCallAddr\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SlaveGeneralCallAddr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SlaveGeneralCallAddr}}
\par
{\bkmkstart AAAAAAACHS}
{\bkmkend AAAAAAACHS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of a general call address. \par
}}
{\xe \v SlaveReceivedChars\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SlaveReceivedChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SlaveReceivedChars}}
\par
{\bkmkstart AAAAAAACHT}
{\bkmkend AAAAAAACHT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of slave received characters. \par
}}
{\xe \v SlaveRxOverrun\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SlaveRxOverrun}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SlaveRxOverrun}}
\par
{\bkmkstart AAAAAAACHU}
{\bkmkend AAAAAAACHU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of slave overrun. \par
}}
{\xe \v SlaveSentChars\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SlaveSentChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SlaveSentChars}}
\par
{\bkmkstart AAAAAAACHV}
{\bkmkend AAAAAAACHV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of slave transmitted characters. \par
}}
{\xe \v SlaveSmBusAlertResponse\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SlaveSmBusAlertResponse}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SlaveSmBusAlertResponse}}
\par
{\bkmkstart AAAAAAACHW}
{\bkmkend AAAAAAACHW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of slave SMBus alert response received. \par
}}
{\xe \v SlaveSmBusCallAddr\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SlaveSmBusCallAddr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SlaveSmBusCallAddr}}
\par
{\bkmkstart AAAAAAACHX}
{\bkmkend AAAAAAACHX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of a SMBus call address. \par
}}
{\xe \v SlaveTxUnderrun\:LDD_I2C_TStats}
{\xe \v LDD_I2C_TStats\:SlaveTxUnderrun}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_I2C_TStats::SlaveTxUnderrun}}
\par
{\bkmkstart AAAAAAACHY}
{\bkmkend AAAAAAACHY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of slave underrun. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_LCDC_TBitmap Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_LCDC_TBitmap}
{\xe \v LDD_LCDC_TBitmap}
{\bkmkstart AAAAAAACHZ}
{\bkmkend AAAAAAACHZ}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_TData} * {\b Address}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Width}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Height}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Format}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bitmap description \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Address\:LDD_LCDC_TBitmap}
{\xe \v LDD_LCDC_TBitmap\:Address}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_TData}* LDD_LCDC_TBitmap::Address}}
\par
{\bkmkstart AAAAAAACIA}
{\bkmkend AAAAAAACIA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bitmap starting address \par
}}
{\xe \v Format\:LDD_LCDC_TBitmap}
{\xe \v LDD_LCDC_TBitmap\:Format}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_LCDC_TBitmap::Format}}
\par
{\bkmkstart AAAAAAACIB}
{\bkmkend AAAAAAACIB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bitmap format \par
}}
{\xe \v Height\:LDD_LCDC_TBitmap}
{\xe \v LDD_LCDC_TBitmap\:Height}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_LCDC_TBitmap::Height}}
\par
{\bkmkstart AAAAAAACIC}
{\bkmkend AAAAAAACIC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bitmap height \par
}}
{\xe \v Width\:LDD_LCDC_TBitmap}
{\xe \v LDD_LCDC_TBitmap\:Width}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_LCDC_TBitmap::Width}}
\par
{\bkmkstart AAAAAAACID}
{\bkmkend AAAAAAACID}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bitmap width \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_LCDC_TWindow Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_LCDC_TWindow}
{\xe \v LDD_LCDC_TWindow}
{\bkmkstart AAAAAAACIE}
{\bkmkend AAAAAAACIE}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b X}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Y}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Width}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Height}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Window description \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Height\:LDD_LCDC_TWindow}
{\xe \v LDD_LCDC_TWindow\:Height}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_LCDC_TWindow::Height}}
\par
{\bkmkstart AAAAAAACIF}
{\bkmkend AAAAAAACIF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Window height \par
}}
{\xe \v Width\:LDD_LCDC_TWindow}
{\xe \v LDD_LCDC_TWindow\:Width}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_LCDC_TWindow::Width}}
\par
{\bkmkstart AAAAAAACIG}
{\bkmkend AAAAAAACIG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Window width \par
}}
{\xe \v X\:LDD_LCDC_TWindow}
{\xe \v LDD_LCDC_TWindow\:X}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_LCDC_TWindow::X}}
\par
{\bkmkstart AAAAAAACIH}
{\bkmkend AAAAAAACIH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Window position in bitmap - X \par
}}
{\xe \v Y\:LDD_LCDC_TWindow}
{\xe \v LDD_LCDC_TWindow\:Y}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_LCDC_TWindow::Y}}
\par
{\bkmkstart AAAAAAACII}
{\bkmkend AAAAAAACII}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Window position in bitmap - Y \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_RTC_TTime Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime}
{\bkmkstart AAAAAAACIJ}
{\bkmkend AAAAAAACIJ}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Second}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Minute}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Hour}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b DayOfWeek}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Day}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Month}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Year}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Structure used for time operation \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Day\:LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime\:Day}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_RTC_TTime::Day}}
\par
{\bkmkstart AAAAAAACIK}
{\bkmkend AAAAAAACIK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
day (1 - 31) \par
}}
{\xe \v DayOfWeek\:LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime\:DayOfWeek}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_RTC_TTime::DayOfWeek}}
\par
{\bkmkstart AAAAAAACIL}
{\bkmkend AAAAAAACIL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
day of week (0-Sunday, .. 6-Saturday) \par
}}
{\xe \v Hour\:LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime\:Hour}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_RTC_TTime::Hour}}
\par
{\bkmkstart AAAAAAACIM}
{\bkmkend AAAAAAACIM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
hours (0 - 23) \par
}}
{\xe \v Minute\:LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime\:Minute}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_RTC_TTime::Minute}}
\par
{\bkmkstart AAAAAAACIN}
{\bkmkend AAAAAAACIN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
minutes (0 - 59) \par
}}
{\xe \v Month\:LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime\:Month}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_RTC_TTime::Month}}
\par
{\bkmkstart AAAAAAACIO}
{\bkmkend AAAAAAACIO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
month (1 - 12) \par
}}
{\xe \v Second\:LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime\:Second}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_RTC_TTime::Second}}
\par
{\bkmkstart AAAAAAACIP}
{\bkmkend AAAAAAACIP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
seconds (0 - 59) \par
}}
{\xe \v Year\:LDD_RTC_TTime}
{\xe \v LDD_RTC_TTime\:Year}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_RTC_TTime::Year}}
\par
{\bkmkstart AAAAAAACIQ}
{\bkmkend AAAAAAACIQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
year \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SDHC_TBufferDesc Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SDHC_TBufferDesc}
{\xe \v LDD_SDHC_TBufferDesc}
{\bkmkstart AAAAAAACIR}
{\bkmkend AAAAAAACIR}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Size}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b DataPtr}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer buffer descriptor \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v DataPtr\:LDD_SDHC_TBufferDesc}
{\xe \v LDD_SDHC_TBufferDesc\:DataPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* LDD_SDHC_TBufferDesc::DataPtr}}
\par
{\bkmkstart AAAAAAACIS}
{\bkmkend AAAAAAACIS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to buffer data \par
}}
{\xe \v Size\:LDD_SDHC_TBufferDesc}
{\xe \v LDD_SDHC_TBufferDesc\:Size}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_SDHC_TBufferDesc::Size}}
\par
{\bkmkstart AAAAAAACIT}
{\bkmkend AAAAAAACIT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Buffer data size \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SDHC_TCardAccess Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SDHC_TCardAccess}
{\xe \v LDD_SDHC_TCardAccess}
{\bkmkstart AAAAAAACIU}
{\bkmkend AAAAAAACIU}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b MaxBlockLength}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b MisalignBlock}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b PartialBlock}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card access properties \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v MaxBlockLength\:LDD_SDHC_TCardAccess}
{\xe \v LDD_SDHC_TCardAccess\:MaxBlockLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_SDHC_TCardAccess::MaxBlockLength}}
\par
{\bkmkstart AAAAAAACIV}
{\bkmkend AAAAAAACIV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Max. transferable block length \par
}}
{\xe \v MisalignBlock\:LDD_SDHC_TCardAccess}
{\xe \v LDD_SDHC_TCardAccess\:MisalignBlock}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_SDHC_TCardAccess::MisalignBlock}}
\par
{\bkmkstart AAAAAAACIW}
{\bkmkend AAAAAAACIW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Indicates if the data block can be spread over more than one physical block of the memory device \par
}}
{\xe \v PartialBlock\:LDD_SDHC_TCardAccess}
{\xe \v LDD_SDHC_TCardAccess\:PartialBlock}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_SDHC_TCardAccess::PartialBlock}}
\par
{\bkmkstart AAAAAAACIX}
{\bkmkend AAAAAAACIX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Indicates whether partial block sizes can be used in block access \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SDHC_TCardCaps Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps}
{\bkmkstart AAAAAAACIY}
{\bkmkend AAAAAAACIY}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b DataWidths}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Operations}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b HighSpeed}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b HighCapacity}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b LowVoltage}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_SDHC_TCardAccess} {\b Read}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_SDHC_TCardAccess} {\b Write}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_SDHC_TCardErase} {\b Erase}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_SDHC_TCardWriteProtect} {\b WriteProtect}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card capabilities \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v DataWidths\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:DataWidths}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_SDHC_TCardCaps::DataWidths}}
\par
{\bkmkstart AAAAAAACIZ}
{\bkmkend AAAAAAACIZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit mask of supported data bus widths \par
}}
{\xe \v Erase\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:Erase}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_SDHC_TCardErase} LDD_SDHC_TCardCaps::Erase}}
\par
{\bkmkstart AAAAAAACJA}
{\bkmkend AAAAAAACJA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card data erasion capabilities \par
}}
{\xe \v HighCapacity\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:HighCapacity}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_SDHC_TCardCaps::HighCapacity}}
\par
{\bkmkstart AAAAAAACJB}
{\bkmkend AAAAAAACJB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Indicates whether the card requires block addressing instead of byte addressing \par
}}
{\xe \v HighSpeed\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:HighSpeed}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_SDHC_TCardCaps::HighSpeed}}
\par
{\bkmkstart AAAAAAACJC}
{\bkmkend AAAAAAACJC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Indicates whether the card supports high clock configuration (SD bus clock frequency higher than about 25MHz) \par
}}
{\xe \v LowVoltage\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:LowVoltage}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_SDHC_TCardCaps::LowVoltage}}
\par
{\bkmkstart AAAAAAACJD}
{\bkmkend AAAAAAACJD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Indicates whether the card supports the host's low voltage range \par
}}
{\xe \v Operations\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:Operations}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_SDHC_TCardCaps::Operations}}
\par
{\bkmkstart AAAAAAACJE}
{\bkmkend AAAAAAACJE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bit mask of supported operations \par
}}
{\xe \v Read\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:Read}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_SDHC_TCardAccess} LDD_SDHC_TCardCaps::Read}}
\par
{\bkmkstart AAAAAAACJF}
{\bkmkend AAAAAAACJF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card data read access capabilities \par
}}
{\xe \v Write\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:Write}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_SDHC_TCardAccess} LDD_SDHC_TCardCaps::Write}}
\par
{\bkmkstart AAAAAAACJG}
{\bkmkend AAAAAAACJG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card data write access capabilities \par
}}
{\xe \v WriteProtect\:LDD_SDHC_TCardCaps}
{\xe \v LDD_SDHC_TCardCaps\:WriteProtect}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_SDHC_TCardWriteProtect} LDD_SDHC_TCardCaps::WriteProtect}}
\par
{\bkmkstart AAAAAAACJH}
{\bkmkend AAAAAAACJH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Write protection properties \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SDHC_TCardErase Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SDHC_TCardErase}
{\xe \v LDD_SDHC_TCardErase}
{\bkmkstart AAAAAAACJI}
{\bkmkend AAAAAAACJI}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b SectorSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Pattern}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card erasion properties \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Pattern\:LDD_SDHC_TCardErase}
{\xe \v LDD_SDHC_TCardErase\:Pattern}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_SDHC_TCardErase::Pattern}}
\par
{\bkmkstart AAAAAAACJJ}
{\bkmkend AAAAAAACJJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Memory content after erase \par
}}
{\xe \v SectorSize\:LDD_SDHC_TCardErase}
{\xe \v LDD_SDHC_TCardErase\:SectorSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_SDHC_TCardErase::SectorSize}}
\par
{\bkmkstart AAAAAAACJK}
{\bkmkend AAAAAAACJK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The size of an erasable unit \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SDHC_TCardInfo Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SDHC_TCardInfo}
{\xe \v LDD_SDHC_TCardInfo}
{\bkmkstart AAAAAAACJL}
{\bkmkend AAAAAAACJL}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_SDHC_TCardType} {\b Type}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b BlockLength}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b BlockCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_SDHC_TCardCaps} {\b Caps}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card features description \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v BlockCount\:LDD_SDHC_TCardInfo}
{\xe \v LDD_SDHC_TCardInfo\:BlockCount}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SDHC_TCardInfo::BlockCount}}
\par
{\bkmkstart AAAAAAACJM}
{\bkmkend AAAAAAACJM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of physical memory blocks \par
}}
{\xe \v BlockLength\:LDD_SDHC_TCardInfo}
{\xe \v LDD_SDHC_TCardInfo\:BlockLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_SDHC_TCardInfo::BlockLength}}
\par
{\bkmkstart AAAAAAACJN}
{\bkmkend AAAAAAACJN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Physical memory block length \par
}}
{\xe \v Caps\:LDD_SDHC_TCardInfo}
{\xe \v LDD_SDHC_TCardInfo\:Caps}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_SDHC_TCardCaps} LDD_SDHC_TCardInfo::Caps}}
\par
{\bkmkstart AAAAAAACJO}
{\bkmkend AAAAAAACJO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card capabilities \par
}}
{\xe \v Type\:LDD_SDHC_TCardInfo}
{\xe \v LDD_SDHC_TCardInfo\:Type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_SDHC_TCardType} LDD_SDHC_TCardInfo::Type}}
\par
{\bkmkstart AAAAAAACJP}
{\bkmkend AAAAAAACJP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card type \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SDHC_TCardWriteProtect Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SDHC_TCardWriteProtect}
{\xe \v LDD_SDHC_TCardWriteProtect}
{\bkmkstart AAAAAAACJQ}
{\bkmkend AAAAAAACJQ}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b GroupSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b Permanent}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Card write protection properties \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v GroupSize\:LDD_SDHC_TCardWriteProtect}
{\xe \v LDD_SDHC_TCardWriteProtect\:GroupSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_SDHC_TCardWriteProtect::GroupSize}}
\par
{\bkmkstart AAAAAAACJR}
{\bkmkend AAAAAAACJR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The size of write protected group in number of erase groups \par
}}
{\xe \v Permanent\:LDD_SDHC_TCardWriteProtect}
{\xe \v LDD_SDHC_TCardWriteProtect\:Permanent}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool LDD_SDHC_TCardWriteProtect::Permanent}}
\par
{\bkmkstart AAAAAAACJS}
{\bkmkend AAAAAAACJS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Indicates whether card is permanently write protected (read-only) \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SERIAL_TStats Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats}
{\bkmkstart AAAAAAACJT}
{\bkmkend AAAAAAACJT}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b ReceivedChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b SentChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b ReceivedBreaks}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b ParityErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b FramingErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b OverrunErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b NoiseErrors}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication statistics \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v FramingErrors\:LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats\:FramingErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SERIAL_TStats::FramingErrors}}
\par
{\bkmkstart AAAAAAACJU}
{\bkmkend AAAAAAACJU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver framing errors \par
}}
{\xe \v NoiseErrors\:LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats\:NoiseErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SERIAL_TStats::NoiseErrors}}
\par
{\bkmkstart AAAAAAACJV}
{\bkmkend AAAAAAACJV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver noise errors \par
}}
{\xe \v OverrunErrors\:LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats\:OverrunErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SERIAL_TStats::OverrunErrors}}
\par
{\bkmkstart AAAAAAACJW}
{\bkmkend AAAAAAACJW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver overrun errors \par
}}
{\xe \v ParityErrors\:LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats\:ParityErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SERIAL_TStats::ParityErrors}}
\par
{\bkmkstart AAAAAAACJX}
{\bkmkend AAAAAAACJX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver parity errors \par
}}
{\xe \v ReceivedBreaks\:LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats\:ReceivedBreaks}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SERIAL_TStats::ReceivedBreaks}}
\par
{\bkmkstart AAAAAAACJY}
{\bkmkend AAAAAAACJY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of received break characters \par
}}
{\xe \v ReceivedChars\:LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats\:ReceivedChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SERIAL_TStats::ReceivedChars}}
\par
{\bkmkstart AAAAAAACJZ}
{\bkmkend AAAAAAACJZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of received characters \par
}}
{\xe \v SentChars\:LDD_SERIAL_TStats}
{\xe \v LDD_SERIAL_TStats\:SentChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SERIAL_TStats::SentChars}}
\par
{\bkmkstart AAAAAAACKA}
{\bkmkend AAAAAAACKA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitted characters \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SPIMASTER_TStats Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SPIMASTER_TStats}
{\xe \v LDD_SPIMASTER_TStats}
{\bkmkstart AAAAAAACKB}
{\bkmkend AAAAAAACKB}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxParityErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxOverruns}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication statistics \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v RxChars\:LDD_SPIMASTER_TStats}
{\xe \v LDD_SPIMASTER_TStats\:RxChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPIMASTER_TStats::RxChars}}
\par
{\bkmkstart AAAAAAACKC}
{\bkmkend AAAAAAACKC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of received characters \par
}}
{\xe \v RxOverruns\:LDD_SPIMASTER_TStats}
{\xe \v LDD_SPIMASTER_TStats\:RxOverruns}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPIMASTER_TStats::RxOverruns}}
\par
{\bkmkstart AAAAAAACKD}
{\bkmkend AAAAAAACKD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver overruns, which have occured \par
}}
{\xe \v RxParityErrors\:LDD_SPIMASTER_TStats}
{\xe \v LDD_SPIMASTER_TStats\:RxParityErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPIMASTER_TStats::RxParityErrors}}
\par
{\bkmkstart AAAAAAACKE}
{\bkmkend AAAAAAACKE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver parity errors, which have occured \par
}}
{\xe \v TxChars\:LDD_SPIMASTER_TStats}
{\xe \v LDD_SPIMASTER_TStats\:TxChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPIMASTER_TStats::TxChars}}
\par
{\bkmkstart AAAAAAACKF}
{\bkmkend AAAAAAACKF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitted characters \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SPISLAVE_TStats Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SPISLAVE_TStats}
{\xe \v LDD_SPISLAVE_TStats}
{\bkmkstart AAAAAAACKG}
{\bkmkend AAAAAAACKG}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxParityErrors}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxOverruns}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxUnderruns}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication statistics \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v RxChars\:LDD_SPISLAVE_TStats}
{\xe \v LDD_SPISLAVE_TStats\:RxChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPISLAVE_TStats::RxChars}}
\par
{\bkmkstart AAAAAAACKH}
{\bkmkend AAAAAAACKH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of received characters \par
}}
{\xe \v RxOverruns\:LDD_SPISLAVE_TStats}
{\xe \v LDD_SPISLAVE_TStats\:RxOverruns}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPISLAVE_TStats::RxOverruns}}
\par
{\bkmkstart AAAAAAACKI}
{\bkmkend AAAAAAACKI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver overruns, which have occured \par
}}
{\xe \v RxParityErrors\:LDD_SPISLAVE_TStats}
{\xe \v LDD_SPISLAVE_TStats\:RxParityErrors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPISLAVE_TStats::RxParityErrors}}
\par
{\bkmkstart AAAAAAACKJ}
{\bkmkend AAAAAAACKJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver parity errors, which have occured \par
}}
{\xe \v TxChars\:LDD_SPISLAVE_TStats}
{\xe \v LDD_SPISLAVE_TStats\:TxChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPISLAVE_TStats::TxChars}}
\par
{\bkmkstart AAAAAAACKK}
{\bkmkend AAAAAAACKK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitted characters \par
}}
{\xe \v TxUnderruns\:LDD_SPISLAVE_TStats}
{\xe \v LDD_SPISLAVE_TStats\:TxUnderruns}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SPISLAVE_TStats::TxUnderruns}}
\par
{\bkmkstart AAAAAAACKL}
{\bkmkend AAAAAAACKL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitter underruns, which have occured \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SSI_TAC97Command Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SSI_TAC97Command}
{\xe \v LDD_SSI_TAC97Command}
{\bkmkstart AAAAAAACKM}
{\bkmkend AAAAAAACKM}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_SSI_TAC97CommandType} {\b Type}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Address}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Data}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
AC97 command \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Address\:LDD_SSI_TAC97Command}
{\xe \v LDD_SSI_TAC97Command\:Address}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TAC97Command::Address}}
\par
{\bkmkstart AAAAAAACKN}
{\bkmkend AAAAAAACKN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Command address \par
}}
{\xe \v Data\:LDD_SSI_TAC97Command}
{\xe \v LDD_SSI_TAC97Command\:Data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TAC97Command::Data}}
\par
{\bkmkstart AAAAAAACKO}
{\bkmkend AAAAAAACKO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Command data \par
}}
{\xe \v Type\:LDD_SSI_TAC97Command}
{\xe \v LDD_SSI_TAC97Command\:Type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_SSI_TAC97CommandType} LDD_SSI_TAC97Command::Type}}
\par
{\bkmkstart AAAAAAACKP}
{\bkmkend AAAAAAACKP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Command type \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SSI_TDataBlocks Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SSI_TDataBlocks}
{\xe \v LDD_SSI_TDataBlocks}
{\bkmkstart AAAAAAACKQ}
{\bkmkend AAAAAAACKQ}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_TData} * {\b Channel0Ptr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_TData} * {\b Channel1Ptr}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Group of pointers to data blocks. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Channel0Ptr\:LDD_SSI_TDataBlocks}
{\xe \v LDD_SSI_TDataBlocks\:Channel0Ptr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_TData}* LDD_SSI_TDataBlocks::Channel0Ptr}}
\par
{\bkmkstart AAAAAAACKR}
{\bkmkend AAAAAAACKR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to data block to send/received via data channel 0 \par
}}
{\xe \v Channel1Ptr\:LDD_SSI_TDataBlocks}
{\xe \v LDD_SSI_TDataBlocks\:Channel1Ptr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_TData}* LDD_SSI_TDataBlocks::Channel1Ptr}}
\par
{\bkmkstart AAAAAAACKS}
{\bkmkend AAAAAAACKS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Pointer to data block to send/received via data channel 1 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_SSI_TStats Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats}
{\bkmkstart AAAAAAACKT}
{\bkmkend AAAAAAACKT}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxChars}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxOverruns}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxUnderruns}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxChars1}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxChars1}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RxOverruns1}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b TxUnderruns1}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Communication statistics \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v RxChars\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:RxChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::RxChars}}
\par
{\bkmkstart AAAAAAACKU}
{\bkmkend AAAAAAACKU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of received characters \par
}}
{\xe \v RxChars1\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:RxChars1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::RxChars1}}
\par
{\bkmkstart AAAAAAACKV}
{\bkmkend AAAAAAACKV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of received characters for second channel \par
}}
{\xe \v RxOverruns\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:RxOverruns}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::RxOverruns}}
\par
{\bkmkstart AAAAAAACKW}
{\bkmkend AAAAAAACKW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver overruns, which have occured \par
}}
{\xe \v RxOverruns1\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:RxOverruns1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::RxOverruns1}}
\par
{\bkmkstart AAAAAAACKX}
{\bkmkend AAAAAAACKX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of receiver overruns, which have occured for second channel \par
}}
{\xe \v TxChars\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:TxChars}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::TxChars}}
\par
{\bkmkstart AAAAAAACKY}
{\bkmkend AAAAAAACKY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitted characters \par
}}
{\xe \v TxChars1\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:TxChars1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::TxChars1}}
\par
{\bkmkstart AAAAAAACKZ}
{\bkmkend AAAAAAACKZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitted characters for second channel \par
}}
{\xe \v TxUnderruns\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:TxUnderruns}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::TxUnderruns}}
\par
{\bkmkstart AAAAAAACLA}
{\bkmkend AAAAAAACLA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitter underruns, which have occured \par
}}
{\xe \v TxUnderruns1\:LDD_SSI_TStats}
{\xe \v LDD_SSI_TStats\:TxUnderruns1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_SSI_TStats::TxUnderruns1}}
\par
{\bkmkstart AAAAAAACLB}
{\bkmkend AAAAAAACLB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of transmitter underruns, which have occured for second channel \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_TimeDate_TDateRec Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_TimeDate_TDateRec}
{\xe \v LDD_TimeDate_TDateRec}
{\bkmkstart AAAAAAACLC}
{\bkmkend AAAAAAACLC}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Year}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Month}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Day}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b DayOfWeek}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Day\:LDD_TimeDate_TDateRec}
{\xe \v LDD_TimeDate_TDateRec\:Day}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TDateRec::Day}}
\par
{\bkmkstart AAAAAAACLD}
{\bkmkend AAAAAAACLD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Days (1 - 31) \par
}}
{\xe \v DayOfWeek\:LDD_TimeDate_TDateRec}
{\xe \v LDD_TimeDate_TDateRec\:DayOfWeek}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TDateRec::DayOfWeek}}
\par
{\bkmkstart AAAAAAACLE}
{\bkmkend AAAAAAACLE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Day of week (0-Sunday, .. 6-Saturday) \par
}}
{\xe \v Month\:LDD_TimeDate_TDateRec}
{\xe \v LDD_TimeDate_TDateRec\:Month}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TDateRec::Month}}
\par
{\bkmkstart AAAAAAACLF}
{\bkmkend AAAAAAACLF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Months (1 - 12) \par
}}
{\xe \v Year\:LDD_TimeDate_TDateRec}
{\xe \v LDD_TimeDate_TDateRec\:Year}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TDateRec::Year}}
\par
{\bkmkstart AAAAAAACLG}
{\bkmkend AAAAAAACLG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Years (1998 - 2099) \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_TimeDate_TTimeRec Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_TimeDate_TTimeRec}
{\xe \v LDD_TimeDate_TTimeRec}
{\bkmkstart AAAAAAACLH}
{\bkmkend AAAAAAACLH}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Hour}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Min}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Sec}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b Sec100}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Hour\:LDD_TimeDate_TTimeRec}
{\xe \v LDD_TimeDate_TTimeRec\:Hour}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TTimeRec::Hour}}
\par
{\bkmkstart AAAAAAACLI}
{\bkmkend AAAAAAACLI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Hours (0 - 23) \par
}}
{\xe \v Min\:LDD_TimeDate_TTimeRec}
{\xe \v LDD_TimeDate_TTimeRec\:Min}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TTimeRec::Min}}
\par
{\bkmkstart AAAAAAACLJ}
{\bkmkend AAAAAAACLJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Minutes (0 - 59) \par
}}
{\xe \v Sec\:LDD_TimeDate_TTimeRec}
{\xe \v LDD_TimeDate_TTimeRec\:Sec}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TTimeRec::Sec}}
\par
{\bkmkstart AAAAAAACLK}
{\bkmkend AAAAAAACLK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Seconds (0 - 59) \par
}}
{\xe \v Sec100\:LDD_TimeDate_TTimeRec}
{\xe \v LDD_TimeDate_TTimeRec\:Sec100}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_TimeDate_TTimeRec::Sec100}}
\par
{\bkmkstart AAAAAAACLL}
{\bkmkend AAAAAAACLL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Hundredths of seconds (0 - 99) \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_Device_TTD_Head_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_Device_TTD_Head_Struct}
{\xe \v LDD_USB_Device_TTD_Head_Struct}
{\bkmkstart AAAAAAACLM}
{\bkmkend AAAAAAACLM}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b EpNum}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_TData} * {\b BufferPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b BufferSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Flags}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device transfer descriptor structure - head part \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v BufferPtr\:LDD_USB_Device_TTD_Head_Struct}
{\xe \v LDD_USB_Device_TTD_Head_Struct\:BufferPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_TData}* LDD_USB_Device_TTD_Head_Struct::BufferPtr}}
\par
{\bkmkstart AAAAAAACLN}
{\bkmkend AAAAAAACLN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Buffer address \par
}}
{\xe \v BufferSize\:LDD_USB_Device_TTD_Head_Struct}
{\xe \v LDD_USB_Device_TTD_Head_Struct\:BufferSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_Device_TTD_Head_Struct::BufferSize}}
\par
{\bkmkstart AAAAAAACLO}
{\bkmkend AAAAAAACLO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Buffer size \par
}}
{\xe \v EpNum\:LDD_USB_Device_TTD_Head_Struct}
{\xe \v LDD_USB_Device_TTD_Head_Struct\:EpNum}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Device_TTD_Head_Struct::EpNum}}
\par
{\bkmkstart AAAAAAACLP}
{\bkmkend AAAAAAACLP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint number \par
}}
{\xe \v Flags\:LDD_USB_Device_TTD_Head_Struct}
{\xe \v LDD_USB_Device_TTD_Head_Struct\:Flags}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Device_TTD_Head_Struct::Flags}}
\par
{\bkmkstart AAAAAAACLQ}
{\bkmkend AAAAAAACLQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer flags - see constants definition \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_Device_TTD_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_Device_TTD_Struct}
{\xe \v LDD_USB_Device_TTD_Struct}
{\bkmkstart AAAAAAACLR}
{\bkmkend AAAAAAACLR}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_USB_Device_TTD_Head} {\b Head}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_USB_TTransferState} {\b TransferState}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b TransmittedDataSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_USB_Device_TTransferDoneCalback} * {\b CallbackFnPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b ParamPtr}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device transfer descriptor structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v CallbackFnPtr\:LDD_USB_Device_TTD_Struct}
{\xe \v LDD_USB_Device_TTD_Struct\:CallbackFnPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_USB_Device_TTransferDoneCalback}* LDD_USB_Device_TTD_Struct::CallbackFnPtr}}
\par
{\bkmkstart AAAAAAACLS}
{\bkmkend AAAAAAACLS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address of the callback function. Must be set by the caller \par
}}
{\xe \v Head\:LDD_USB_Device_TTD_Struct}
{\xe \v LDD_USB_Device_TTD_Struct\:Head}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_USB_Device_TTD_Head} LDD_USB_Device_TTD_Struct::Head}}
\par
{\bkmkstart AAAAAAACLT}
{\bkmkend AAAAAAACLT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Td head data, not changed by the driver \par
}}
{\xe \v ParamPtr\:LDD_USB_Device_TTD_Struct}
{\xe \v LDD_USB_Device_TTD_Struct\:ParamPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* LDD_USB_Device_TTD_Struct::ParamPtr}}
\par
{\bkmkstart AAAAAAACLU}
{\bkmkend AAAAAAACLU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
User parameter. Not changed by the driver \par
}}
{\xe \v TransferState\:LDD_USB_Device_TTD_Struct}
{\xe \v LDD_USB_Device_TTD_Struct\:TransferState}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_USB_TTransferState} LDD_USB_Device_TTD_Struct::TransferState}}
\par
{\bkmkstart AAAAAAACLV}
{\bkmkend AAAAAAACLV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer state. Set by the driver \par
}}
{\xe \v TransmittedDataSize\:LDD_USB_Device_TTD_Struct}
{\xe \v LDD_USB_Device_TTD_Struct\:TransmittedDataSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_Device_TTD_Struct::TransmittedDataSize}}
\par
{\bkmkstart AAAAAAACLW}
{\bkmkend AAAAAAACLW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transmitted data size. Set by the driver \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_Host_TPipeDescr_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct}
{\bkmkstart AAAAAAACLX}
{\bkmkend AAAAAAACLX}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b DevAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_USB_TBusSpeed} {\b DevSpeed}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b EpNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b EpDir}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_USB_TTransferType} {\b TransferType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b MaxPacketSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b TrPerUFrame}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b Interval}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b NAKCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Flags}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host pipe descriptor structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v DevAddress\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:DevAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Host_TPipeDescr_Struct::DevAddress}}
\par
{\bkmkstart AAAAAAACLY}
{\bkmkend AAAAAAACLY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device address \par
}}
{\xe \v DevSpeed\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:DevSpeed}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_USB_TBusSpeed} LDD_USB_Host_TPipeDescr_Struct::DevSpeed}}
\par
{\bkmkstart AAAAAAACLZ}
{\bkmkend AAAAAAACLZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device speed \par
}}
{\xe \v EpDir\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:EpDir}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Host_TPipeDescr_Struct::EpDir}}
\par
{\bkmkstart AAAAAAACMA}
{\bkmkend AAAAAAACMA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP direction \par
}}
{\xe \v EpNumber\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:EpNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Host_TPipeDescr_Struct::EpNumber}}
\par
{\bkmkstart AAAAAAACMB}
{\bkmkend AAAAAAACMB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP number \par
}}
{\xe \v Flags\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:Flags}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Host_TPipeDescr_Struct::Flags}}
\par
{\bkmkstart AAAAAAACMC}
{\bkmkend AAAAAAACMC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1 = ZLT \par
}}
{\xe \v Interval\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:Interval}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_USB_Host_TPipeDescr_Struct::Interval}}
\par
{\bkmkstart AAAAAAACMD}
{\bkmkend AAAAAAACMD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interval for polling endpoint for data transfers \par
}}
{\xe \v MaxPacketSize\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:MaxPacketSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_Host_TPipeDescr_Struct::MaxPacketSize}}
\par
{\bkmkstart AAAAAAACME}
{\bkmkend AAAAAAACME}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP max. packet size \par
}}
{\xe \v NAKCount\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:NAKCount}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t LDD_USB_Host_TPipeDescr_Struct::NAKCount}}
\par
{\bkmkstart AAAAAAACMF}
{\bkmkend AAAAAAACMF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NAK count \par
}}
{\xe \v TransferType\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:TransferType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_USB_TTransferType} LDD_USB_Host_TPipeDescr_Struct::TransferType}}
\par
{\bkmkstart AAAAAAACMG}
{\bkmkend AAAAAAACMG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
EP Transfer type \par
}}
{\xe \v TrPerUFrame\:LDD_USB_Host_TPipeDescr_Struct}
{\xe \v LDD_USB_Host_TPipeDescr_Struct\:TrPerUFrame}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Host_TPipeDescr_Struct::TrPerUFrame}}
\par
{\bkmkstart AAAAAAACMH}
{\bkmkend AAAAAAACMH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transaction pre microframe \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_Host_TTD_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_Host_TTD_Struct}
{\xe \v LDD_USB_Host_TTD_Struct}
{\bkmkstart AAAAAAACMI}
{\bkmkend AAAAAAACMI}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_TData} * {\b BufferPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b BufferSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Flags}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_USB_Host_TTransferDoneCalback} * {\b CallbackFnPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b ParamPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b LDD_USB_TSDP} * {\b SDPPrt}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB host transfer descriptor structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v BufferPtr\:LDD_USB_Host_TTD_Struct}
{\xe \v LDD_USB_Host_TTD_Struct\:BufferPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_TData}* LDD_USB_Host_TTD_Struct::BufferPtr}}
\par
{\bkmkstart AAAAAAACMJ}
{\bkmkend AAAAAAACMJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Buffer address \par
}}
{\xe \v BufferSize\:LDD_USB_Host_TTD_Struct}
{\xe \v LDD_USB_Host_TTD_Struct\:BufferSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_Host_TTD_Struct::BufferSize}}
\par
{\bkmkstart AAAAAAACMK}
{\bkmkend AAAAAAACMK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Buffer size \par
}}
{\xe \v CallbackFnPtr\:LDD_USB_Host_TTD_Struct}
{\xe \v LDD_USB_Host_TTD_Struct\:CallbackFnPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_USB_Host_TTransferDoneCalback}* LDD_USB_Host_TTD_Struct::CallbackFnPtr}}
\par
{\bkmkstart AAAAAAACML}
{\bkmkend AAAAAAACML}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Address of the callback function. Must be set by the caller \par
}}
{\xe \v Flags\:LDD_USB_Host_TTD_Struct}
{\xe \v LDD_USB_Host_TTD_Struct\:Flags}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_Host_TTD_Struct::Flags}}
\par
{\bkmkstart AAAAAAACMM}
{\bkmkend AAAAAAACMM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transfer flags \par
}}
{\xe \v ParamPtr\:LDD_USB_Host_TTD_Struct}
{\xe \v LDD_USB_Host_TTD_Struct\:ParamPtr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* LDD_USB_Host_TTD_Struct::ParamPtr}}
\par
{\bkmkstart AAAAAAACMN}
{\bkmkend AAAAAAACMN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
User parameter. Not changed by the driver \par
}}
{\xe \v SDPPrt\:LDD_USB_Host_TTD_Struct}
{\xe \v LDD_USB_Host_TTD_Struct\:SDPPrt}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b LDD_USB_TSDP}* LDD_USB_Host_TTD_Struct::SDPPrt}}
\par
{\bkmkstart AAAAAAACMO}
{\bkmkend AAAAAAACMO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Setup data buffer pointer \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TDevDescriptor_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct}
{\bkmkstart AAAAAAACMP}
{\bkmkend AAAAAAACMP}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bLength}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bDescriptorType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b bcdUSB}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bDeviceClass}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bDeviceSubClass}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bDeviceProtocol}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bMaxPacketSize0}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b idVendor}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b idProduct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b bcdDevice}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b iManufacturer}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b iProduct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b iSerialNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bNumConfigurations}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Standard device descriptor structure, uint16_t items must be in little-endian format \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bcdDevice\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bcdDevice}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TDevDescriptor_Struct::bcdDevice}}
\par
{\bkmkstart AAAAAAACMQ}
{\bkmkend AAAAAAACMQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device release number in binary-coded decimal \par
}}
{\xe \v bcdUSB\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bcdUSB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TDevDescriptor_Struct::bcdUSB}}
\par
{\bkmkstart AAAAAAACMR}
{\bkmkend AAAAAAACMR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
USB specification release number in binary-coded Decimal \par
}}
{\xe \v bDescriptorType\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bDescriptorType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::bDescriptorType}}
\par
{\bkmkstart AAAAAAACMS}
{\bkmkend AAAAAAACMS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Descriptor type \par
}}
{\xe \v bDeviceClass\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bDeviceClass}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::bDeviceClass}}
\par
{\bkmkstart AAAAAAACMT}
{\bkmkend AAAAAAACMT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Class code (assigned by the USB-IF) \par
}}
{\xe \v bDeviceProtocol\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bDeviceProtocol}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::bDeviceProtocol}}
\par
{\bkmkstart AAAAAAACMU}
{\bkmkend AAAAAAACMU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Protocol code (assigned by the USB-IF) \par
}}
{\xe \v bDeviceSubClass\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bDeviceSubClass}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::bDeviceSubClass}}
\par
{\bkmkstart AAAAAAACMV}
{\bkmkend AAAAAAACMV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Subclass code (assigned by the USB-IF) \par
}}
{\xe \v bLength\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::bLength}}
\par
{\bkmkstart AAAAAAACMW}
{\bkmkend AAAAAAACMW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Size of this descriptor in bytes \par
}}
{\xe \v bMaxPacketSize0\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bMaxPacketSize0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::bMaxPacketSize0}}
\par
{\bkmkstart AAAAAAACMX}
{\bkmkend AAAAAAACMX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum packet size for endpoint zero \par
}}
{\xe \v bNumConfigurations\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:bNumConfigurations}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::bNumConfigurations}}
\par
{\bkmkstart AAAAAAACMY}
{\bkmkend AAAAAAACMY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of possible configurations \par
}}
{\xe \v idProduct\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:idProduct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TDevDescriptor_Struct::idProduct}}
\par
{\bkmkstart AAAAAAACMZ}
{\bkmkend AAAAAAACMZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Product ID (assigned by the manufacturer) \par
}}
{\xe \v idVendor\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:idVendor}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TDevDescriptor_Struct::idVendor}}
\par
{\bkmkstart AAAAAAACNA}
{\bkmkend AAAAAAACNA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Vendor ID (assigned by the USB-IF) \par
}}
{\xe \v iManufacturer\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:iManufacturer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::iManufacturer}}
\par
{\bkmkstart AAAAAAACNB}
{\bkmkend AAAAAAACNB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Index of string descriptor describing manufacturer \par
}}
{\xe \v iProduct\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:iProduct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::iProduct}}
\par
{\bkmkstart AAAAAAACNC}
{\bkmkend AAAAAAACNC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Index of string descriptor describing product \par
}}
{\xe \v iSerialNumber\:LDD_USB_TDevDescriptor_Struct}
{\xe \v LDD_USB_TDevDescriptor_Struct\:iSerialNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDevDescriptor_Struct::iSerialNumber}}
\par
{\bkmkstart AAAAAAACND}
{\bkmkend AAAAAAACND}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Index of string descriptor describing the device\'92s serial number \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TDeviceFeatureRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TDeviceFeatureRequest_Struct}
{\xe \v LDD_USB_TDeviceFeatureRequest_Struct}
{\bkmkstart AAAAAAACNE}
{\bkmkend AAAAAAACNE}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wFeatureSelector}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clear/Set device request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bmRequestType\:LDD_USB_TDeviceFeatureRequest_Struct}
{\xe \v LDD_USB_TDeviceFeatureRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDeviceFeatureRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACNF}
{\bkmkend AAAAAAACNF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TDeviceFeatureRequest_Struct}
{\xe \v LDD_USB_TDeviceFeatureRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TDeviceFeatureRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACNG}
{\bkmkend AAAAAAACNG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v wFeatureSelector\:LDD_USB_TDeviceFeatureRequest_Struct}
{\xe \v LDD_USB_TDeviceFeatureRequest_Struct\:wFeatureSelector}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TDeviceFeatureRequest_Struct::wFeatureSelector}}
\par
{\bkmkstart AAAAAAACNH}
{\bkmkend AAAAAAACNH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Feature selector \par
}}
{\xe \v wIndex\:LDD_USB_TDeviceFeatureRequest_Struct}
{\xe \v LDD_USB_TDeviceFeatureRequest_Struct\:wIndex}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TDeviceFeatureRequest_Struct::wIndex}}
\par
{\bkmkstart AAAAAAACNI}
{\bkmkend AAAAAAACNI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\xe \v wLength\:LDD_USB_TDeviceFeatureRequest_Struct}
{\xe \v LDD_USB_TDeviceFeatureRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TDeviceFeatureRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACNJ}
{\bkmkend AAAAAAACNJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TEndpointFeatureRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TEndpointFeatureRequest_Struct}
{\xe \v LDD_USB_TEndpointFeatureRequest_Struct}
{\bkmkstart AAAAAAACNK}
{\bkmkend AAAAAAACNK}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wFeatureSelector}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bEndpoint}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bIndexHigh}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clear/Set endpoint feature request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bEndpoint\:LDD_USB_TEndpointFeatureRequest_Struct}
{\xe \v LDD_USB_TEndpointFeatureRequest_Struct\:bEndpoint}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointFeatureRequest_Struct::bEndpoint}}
\par
{\bkmkstart AAAAAAACNL}
{\bkmkend AAAAAAACNL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint address \par
}}
{\xe \v bIndexHigh\:LDD_USB_TEndpointFeatureRequest_Struct}
{\xe \v LDD_USB_TEndpointFeatureRequest_Struct\:bIndexHigh}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointFeatureRequest_Struct::bIndexHigh}}
\par
{\bkmkstart AAAAAAACNM}
{\bkmkend AAAAAAACNM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\xe \v bmRequestType\:LDD_USB_TEndpointFeatureRequest_Struct}
{\xe \v LDD_USB_TEndpointFeatureRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointFeatureRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACNN}
{\bkmkend AAAAAAACNN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TEndpointFeatureRequest_Struct}
{\xe \v LDD_USB_TEndpointFeatureRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointFeatureRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACNO}
{\bkmkend AAAAAAACNO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v wFeatureSelector\:LDD_USB_TEndpointFeatureRequest_Struct}
{\xe \v LDD_USB_TEndpointFeatureRequest_Struct\:wFeatureSelector}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TEndpointFeatureRequest_Struct::wFeatureSelector}}
\par
{\bkmkstart AAAAAAACNP}
{\bkmkend AAAAAAACNP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Feature selector \par
}}
{\xe \v wLength\:LDD_USB_TEndpointFeatureRequest_Struct}
{\xe \v LDD_USB_TEndpointFeatureRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TEndpointFeatureRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACNQ}
{\bkmkend AAAAAAACNQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TEndpointStatusRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TEndpointStatusRequest_Struct}
{\xe \v LDD_USB_TEndpointStatusRequest_Struct}
{\bkmkstart AAAAAAACNR}
{\bkmkend AAAAAAACNR}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wValue}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bEndpoint}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bIndexHigh}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Get endpoint status request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bEndpoint\:LDD_USB_TEndpointStatusRequest_Struct}
{\xe \v LDD_USB_TEndpointStatusRequest_Struct\:bEndpoint}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointStatusRequest_Struct::bEndpoint}}
\par
{\bkmkstart AAAAAAACNS}
{\bkmkend AAAAAAACNS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint address \par
}}
{\xe \v bIndexHigh\:LDD_USB_TEndpointStatusRequest_Struct}
{\xe \v LDD_USB_TEndpointStatusRequest_Struct\:bIndexHigh}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointStatusRequest_Struct::bIndexHigh}}
\par
{\bkmkstart AAAAAAACNT}
{\bkmkend AAAAAAACNT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\xe \v bmRequestType\:LDD_USB_TEndpointStatusRequest_Struct}
{\xe \v LDD_USB_TEndpointStatusRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointStatusRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACNU}
{\bkmkend AAAAAAACNU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TEndpointStatusRequest_Struct}
{\xe \v LDD_USB_TEndpointStatusRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEndpointStatusRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACNV}
{\bkmkend AAAAAAACNV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v wLength\:LDD_USB_TEndpointStatusRequest_Struct}
{\xe \v LDD_USB_TEndpointStatusRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TEndpointStatusRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACNW}
{\bkmkend AAAAAAACNW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reqested data size, should be set to 2 \par
}}
{\xe \v wValue\:LDD_USB_TEndpointStatusRequest_Struct}
{\xe \v LDD_USB_TEndpointStatusRequest_Struct\:wValue}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TEndpointStatusRequest_Struct::wValue}}
\par
{\bkmkstart AAAAAAACNX}
{\bkmkend AAAAAAACNX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TEpDescriptor_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TEpDescriptor_Struct}
{\xe \v LDD_USB_TEpDescriptor_Struct}
{\bkmkstart AAAAAAACNY}
{\bkmkend AAAAAAACNY}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bLength}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bDescriptorType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bEndpointAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmAttributes}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wMaxPacketSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bInterval}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint descriptor structure, uint16_t items must be in little-endian format \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bDescriptorType\:LDD_USB_TEpDescriptor_Struct}
{\xe \v LDD_USB_TEpDescriptor_Struct\:bDescriptorType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEpDescriptor_Struct::bDescriptorType}}
\par
{\bkmkstart AAAAAAACNZ}
{\bkmkend AAAAAAACNZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Descriptor type \par
}}
{\xe \v bEndpointAddress\:LDD_USB_TEpDescriptor_Struct}
{\xe \v LDD_USB_TEpDescriptor_Struct\:bEndpointAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEpDescriptor_Struct::bEndpointAddress}}
\par
{\bkmkstart AAAAAAACOA}
{\bkmkend AAAAAAACOA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint address \par
}}
{\xe \v bInterval\:LDD_USB_TEpDescriptor_Struct}
{\xe \v LDD_USB_TEpDescriptor_Struct\:bInterval}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEpDescriptor_Struct::bInterval}}
\par
{\bkmkstart AAAAAAACOB}
{\bkmkend AAAAAAACOB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interval for polling endpoint for data transfers \par
}}
{\xe \v bLength\:LDD_USB_TEpDescriptor_Struct}
{\xe \v LDD_USB_TEpDescriptor_Struct\:bLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEpDescriptor_Struct::bLength}}
\par
{\bkmkstart AAAAAAACOC}
{\bkmkend AAAAAAACOC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Size of this descriptor in bytes \par
}}
{\xe \v bmAttributes\:LDD_USB_TEpDescriptor_Struct}
{\xe \v LDD_USB_TEpDescriptor_Struct\:bmAttributes}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TEpDescriptor_Struct::bmAttributes}}
\par
{\bkmkstart AAAAAAACOD}
{\bkmkend AAAAAAACOD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Endpoint attributes \par
}}
{\xe \v wMaxPacketSize\:LDD_USB_TEpDescriptor_Struct}
{\xe \v LDD_USB_TEpDescriptor_Struct\:wMaxPacketSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TEpDescriptor_Struct::wMaxPacketSize}}
\par
{\bkmkstart AAAAAAACOE}
{\bkmkend AAAAAAACOE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum packet size the endpoint is capable of sending or receiving \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TGetDecriptorRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TGetDecriptorRequest_Struct}
{\xe \v LDD_USB_TGetDecriptorRequest_Struct}
{\bkmkstart AAAAAAACOF}
{\bkmkend AAAAAAACOF}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bDescriptorIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bDescriptorType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLanguageID}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Get decriptor request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bDescriptorIndex\:LDD_USB_TGetDecriptorRequest_Struct}
{\xe \v LDD_USB_TGetDecriptorRequest_Struct\:bDescriptorIndex}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TGetDecriptorRequest_Struct::bDescriptorIndex}}
\par
{\bkmkstart AAAAAAACOG}
{\bkmkend AAAAAAACOG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Descriptor index \par
}}
{\xe \v bDescriptorType\:LDD_USB_TGetDecriptorRequest_Struct}
{\xe \v LDD_USB_TGetDecriptorRequest_Struct\:bDescriptorType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TGetDecriptorRequest_Struct::bDescriptorType}}
\par
{\bkmkstart AAAAAAACOH}
{\bkmkend AAAAAAACOH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Descriptor type \par
}}
{\xe \v bmRequestType\:LDD_USB_TGetDecriptorRequest_Struct}
{\xe \v LDD_USB_TGetDecriptorRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TGetDecriptorRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACOI}
{\bkmkend AAAAAAACOI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TGetDecriptorRequest_Struct}
{\xe \v LDD_USB_TGetDecriptorRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TGetDecriptorRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACOJ}
{\bkmkend AAAAAAACOJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v wLanguageID\:LDD_USB_TGetDecriptorRequest_Struct}
{\xe \v LDD_USB_TGetDecriptorRequest_Struct\:wLanguageID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TGetDecriptorRequest_Struct::wLanguageID}}
\par
{\bkmkstart AAAAAAACOK}
{\bkmkend AAAAAAACOK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Language ID \par
}}
{\xe \v wLength\:LDD_USB_TGetDecriptorRequest_Struct}
{\xe \v LDD_USB_TGetDecriptorRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TGetDecriptorRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACOL}
{\bkmkend AAAAAAACOL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Requested data size \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TGetInterfaceRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TGetInterfaceRequest_Struct}
{\xe \v LDD_USB_TGetInterfaceRequest_Struct}
{\bkmkstart AAAAAAACOM}
{\bkmkend AAAAAAACOM}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wWalue}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wInterface}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Get interface request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bmRequestType\:LDD_USB_TGetInterfaceRequest_Struct}
{\xe \v LDD_USB_TGetInterfaceRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TGetInterfaceRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACON}
{\bkmkend AAAAAAACON}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TGetInterfaceRequest_Struct}
{\xe \v LDD_USB_TGetInterfaceRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TGetInterfaceRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACOO}
{\bkmkend AAAAAAACOO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v wInterface\:LDD_USB_TGetInterfaceRequest_Struct}
{\xe \v LDD_USB_TGetInterfaceRequest_Struct\:wInterface}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TGetInterfaceRequest_Struct::wInterface}}
\par
{\bkmkstart AAAAAAACOP}
{\bkmkend AAAAAAACOP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interface index \par
}}
{\xe \v wLength\:LDD_USB_TGetInterfaceRequest_Struct}
{\xe \v LDD_USB_TGetInterfaceRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TGetInterfaceRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACOQ}
{\bkmkend AAAAAAACOQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reqested data size, should be set to 1 \par
}}
{\xe \v wWalue\:LDD_USB_TGetInterfaceRequest_Struct}
{\xe \v LDD_USB_TGetInterfaceRequest_Struct\:wWalue}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TGetInterfaceRequest_Struct::wWalue}}
\par
{\bkmkstart AAAAAAACOR}
{\bkmkend AAAAAAACOR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TInterfaceFeatureRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TInterfaceFeatureRequest_Struct}
{\xe \v LDD_USB_TInterfaceFeatureRequest_Struct}
{\bkmkstart AAAAAAACOS}
{\bkmkend AAAAAAACOS}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wFeatureSelector}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wInterface}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Clear/Set interface request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bmRequestType\:LDD_USB_TInterfaceFeatureRequest_Struct}
{\xe \v LDD_USB_TInterfaceFeatureRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TInterfaceFeatureRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACOT}
{\bkmkend AAAAAAACOT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TInterfaceFeatureRequest_Struct}
{\xe \v LDD_USB_TInterfaceFeatureRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TInterfaceFeatureRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACOU}
{\bkmkend AAAAAAACOU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v wFeatureSelector\:LDD_USB_TInterfaceFeatureRequest_Struct}
{\xe \v LDD_USB_TInterfaceFeatureRequest_Struct\:wFeatureSelector}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TInterfaceFeatureRequest_Struct::wFeatureSelector}}
\par
{\bkmkstart AAAAAAACOV}
{\bkmkend AAAAAAACOV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Feature selector \par
}}
{\xe \v wInterface\:LDD_USB_TInterfaceFeatureRequest_Struct}
{\xe \v LDD_USB_TInterfaceFeatureRequest_Struct\:wInterface}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TInterfaceFeatureRequest_Struct::wInterface}}
\par
{\bkmkstart AAAAAAACOW}
{\bkmkend AAAAAAACOW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interface index \par
}}
{\xe \v wLength\:LDD_USB_TInterfaceFeatureRequest_Struct}
{\xe \v LDD_USB_TInterfaceFeatureRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TInterfaceFeatureRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACOX}
{\bkmkend AAAAAAACOX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TSDP_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TSDP_Struct}
{\xe \v LDD_USB_TSDP_Struct}
{\bkmkstart AAAAAAACOY}
{\bkmkend AAAAAAACOY}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wValue}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Setup data packet structure, uint16_t items must be in little-endian format \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bmRequestType\:LDD_USB_TSDP_Struct}
{\xe \v LDD_USB_TSDP_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSDP_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACOZ}
{\bkmkend AAAAAAACOZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TSDP_Struct}
{\xe \v LDD_USB_TSDP_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSDP_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACPA}
{\bkmkend AAAAAAACPA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request code \par
}}
{\xe \v wIndex\:LDD_USB_TSDP_Struct}
{\xe \v LDD_USB_TSDP_Struct\:wIndex}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSDP_Struct::wIndex}}
\par
{\bkmkstart AAAAAAACPB}
{\bkmkend AAAAAAACPB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Word-sized field that varies according to request, typically used to pass an index or offset \par
}}
{\xe \v wLength\:LDD_USB_TSDP_Struct}
{\xe \v LDD_USB_TSDP_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSDP_Struct::wLength}}
\par
{\bkmkstart AAAAAAACPC}
{\bkmkend AAAAAAACPC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Number of bytes to transfer if there is a data stage \par
}}
{\xe \v wValue\:LDD_USB_TSDP_Struct}
{\xe \v LDD_USB_TSDP_Struct\:wValue}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSDP_Struct::wValue}}
\par
{\bkmkstart AAAAAAACPD}
{\bkmkend AAAAAAACPD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Word-sized field that varies according to request \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TSetAddressRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TSetAddressRequest_Struct}
{\xe \v LDD_USB_TSetAddressRequest_Struct}
{\bkmkstart AAAAAAACPE}
{\bkmkend AAAAAAACPE}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b DeviceAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bValueHigh}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set address request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bmRequestType\:LDD_USB_TSetAddressRequest_Struct}
{\xe \v LDD_USB_TSetAddressRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetAddressRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACPF}
{\bkmkend AAAAAAACPF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TSetAddressRequest_Struct}
{\xe \v LDD_USB_TSetAddressRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetAddressRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACPG}
{\bkmkend AAAAAAACPG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v bValueHigh\:LDD_USB_TSetAddressRequest_Struct}
{\xe \v LDD_USB_TSetAddressRequest_Struct\:bValueHigh}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetAddressRequest_Struct::bValueHigh}}
\par
{\bkmkstart AAAAAAACPH}
{\bkmkend AAAAAAACPH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\xe \v DeviceAddress\:LDD_USB_TSetAddressRequest_Struct}
{\xe \v LDD_USB_TSetAddressRequest_Struct\:DeviceAddress}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetAddressRequest_Struct::DeviceAddress}}
\par
{\bkmkstart AAAAAAACPI}
{\bkmkend AAAAAAACPI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Device address \par
}}
{\xe \v wIndex\:LDD_USB_TSetAddressRequest_Struct}
{\xe \v LDD_USB_TSetAddressRequest_Struct\:wIndex}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSetAddressRequest_Struct::wIndex}}
\par
{\bkmkstart AAAAAAACPJ}
{\bkmkend AAAAAAACPJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\xe \v wLength\:LDD_USB_TSetAddressRequest_Struct}
{\xe \v LDD_USB_TSetAddressRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSetAddressRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACPK}
{\bkmkend AAAAAAACPK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TSetConfigRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TSetConfigRequest_Struct}
{\xe \v LDD_USB_TSetConfigRequest_Struct}
{\bkmkstart AAAAAAACPL}
{\bkmkend AAAAAAACPL}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bValueHigh}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b ConfigNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set address request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bmRequestType\:LDD_USB_TSetConfigRequest_Struct}
{\xe \v LDD_USB_TSetConfigRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetConfigRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACPM}
{\bkmkend AAAAAAACPM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TSetConfigRequest_Struct}
{\xe \v LDD_USB_TSetConfigRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetConfigRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACPN}
{\bkmkend AAAAAAACPN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v bValueHigh\:LDD_USB_TSetConfigRequest_Struct}
{\xe \v LDD_USB_TSetConfigRequest_Struct\:bValueHigh}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetConfigRequest_Struct::bValueHigh}}
\par
{\bkmkstart AAAAAAACPO}
{\bkmkend AAAAAAACPO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\xe \v ConfigNumber\:LDD_USB_TSetConfigRequest_Struct}
{\xe \v LDD_USB_TSetConfigRequest_Struct\:ConfigNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetConfigRequest_Struct::ConfigNumber}}
\par
{\bkmkstart AAAAAAACPP}
{\bkmkend AAAAAAACPP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Configuration number \par
}}
{\xe \v wIndex\:LDD_USB_TSetConfigRequest_Struct}
{\xe \v LDD_USB_TSetConfigRequest_Struct\:wIndex}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSetConfigRequest_Struct::wIndex}}
\par
{\bkmkstart AAAAAAACPQ}
{\bkmkend AAAAAAACPQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\xe \v wLength\:LDD_USB_TSetConfigRequest_Struct}
{\xe \v LDD_USB_TSetConfigRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSetConfigRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACPR}
{\bkmkend AAAAAAACPR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
LDD_USB_TSetInterfaceRequest_Struct Struct Reference\par \pard\plain 
{\tc\tcl2 \v LDD_USB_TSetInterfaceRequest_Struct}
{\xe \v LDD_USB_TSetInterfaceRequest_Struct}
{\bkmkstart AAAAAAACPS}
{\bkmkend AAAAAAACPS}
\par
{
{\f2 #include <PE_Types.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bmRequestType}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b bRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wAltSet}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wInterface}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b wLength}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set interface request structure \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v bmRequestType\:LDD_USB_TSetInterfaceRequest_Struct}
{\xe \v LDD_USB_TSetInterfaceRequest_Struct\:bmRequestType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetInterfaceRequest_Struct::bmRequestType}}
\par
{\bkmkstart AAAAAAACPT}
{\bkmkend AAAAAAACPT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Characteristics of request \par
}}
{\xe \v bRequest\:LDD_USB_TSetInterfaceRequest_Struct}
{\xe \v LDD_USB_TSetInterfaceRequest_Struct\:bRequest}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t LDD_USB_TSetInterfaceRequest_Struct::bRequest}}
\par
{\bkmkstart AAAAAAACPU}
{\bkmkend AAAAAAACPU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Request ID \par
}}
{\xe \v wAltSet\:LDD_USB_TSetInterfaceRequest_Struct}
{\xe \v LDD_USB_TSetInterfaceRequest_Struct\:wAltSet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSetInterfaceRequest_Struct::wAltSet}}
\par
{\bkmkstart AAAAAAACPV}
{\bkmkend AAAAAAACPV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate setting \par
}}
{\xe \v wInterface\:LDD_USB_TSetInterfaceRequest_Struct}
{\xe \v LDD_USB_TSetInterfaceRequest_Struct\:wInterface}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSetInterfaceRequest_Struct::wInterface}}
\par
{\bkmkstart AAAAAAACPW}
{\bkmkend AAAAAAACPW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interface index \par
}}
{\xe \v wLength\:LDD_USB_TSetInterfaceRequest_Struct}
{\xe \v LDD_USB_TSetInterfaceRequest_Struct\:wLength}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t LDD_USB_TSetInterfaceRequest_Struct::wLength}}
\par
{\bkmkstart AAAAAAACPX}
{\bkmkend AAAAAAACPX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Not used, should be set to zero \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b PE_Types.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
TCpuClockConfiguration Struct Reference\par \pard\plain 
{\tc\tcl2 \v TCpuClockConfiguration}
{\xe \v TCpuClockConfiguration}
{\bkmkstart AAAAAAACPY}
{\bkmkend AAAAAAACPY}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_core_clk_hz}{\bkmkstart AAAAAAACPZ}
{\bkmkend AAAAAAACPZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_bus_clk_hz}{\bkmkstart AAAAAAACQA}
{\bkmkend AAAAAAACQA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_flexbus_clk_hz}{\bkmkstart AAAAAAACQB}
{\bkmkend AAAAAAACQB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_flash_clk_hz}{\bkmkstart AAAAAAACQC}
{\bkmkend AAAAAAACQC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_usb_clk_hz}{\bkmkstart AAAAAAACQD}
{\bkmkend AAAAAAACQD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_pll_fll_clk_hz}{\bkmkstart AAAAAAACQE}
{\bkmkend AAAAAAACQE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_mcgir_clk_hz}{\bkmkstart AAAAAAACQF}
{\bkmkend AAAAAAACQF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_oscer_clk_hz}{\bkmkstart AAAAAAACQG}
{\bkmkend AAAAAAACQG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_erclk32k_clk_hz}{\bkmkstart AAAAAAACQH}
{\bkmkend AAAAAAACQH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b cpu_mcgff_clk_hz}{\bkmkstart AAAAAAACQI}
{\bkmkend AAAAAAACQI}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b Cpu.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
tVectorTable Struct Reference\par \pard\plain 
{\tc\tcl2 \v tVectorTable}
{\xe \v tVectorTable}
{\bkmkstart AAAAAAACQJ}
{\bkmkend AAAAAAACQJ}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void * {\b __ptr}{\bkmkstart AAAAAAACQK}
{\bkmkend AAAAAAACQK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

tIsrFunc {\b __fun} [0x61]{\bkmkstart AAAAAAACQL}
{\bkmkend AAAAAAACQL}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/{\b Cpu.h}\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Documentation{\tc \v File Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Cpu.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Cpu.c}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Cpu.c}
{\bkmkstart AAAAAAAAAA}
{\bkmkend AAAAAAAAAA}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "PE_Types.h"}\par
{\f2 #include "PE_Error.h"}\par
{\f2 #include "PE_Const.h"}\par
{\f2 #include "IO_Map.h"}\par
{\f2 #include "Events.h"}\par
{\f2 #include "Cpu.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b Cpu_SetBASEPRI} (uint32_t Level){\bkmkstart AAAAAAAAAB}
{\bkmkend AAAAAAAAAB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b PE_ISR} (Cpu_INT_NMIInterrupt){\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b PE_ISR} (Cpu_Interrupt){\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b __init_hardware} (void){\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b PE_low_level_init} (void){\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b __attribute__} ((section(".cfmconfig"))) const{\bkmkstart AAAAAAAAAG}
{\bkmkend AAAAAAAAAG}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_reg}{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_lock} = 0x00U{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.04 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Cpu.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Cpu.h}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Cpu.h}
{\bkmkstart AAAAAAAAAJ}
{\bkmkend AAAAAAAAAJ}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "PE_Types.h"}\par
{\f2 #include "PE_Error.h"}\par
{\f2 #include "PE_Const.h"}\par
{\f2 #include "IO_Map.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b TCpuClockConfiguration}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b tVectorTable}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PEcfg_FLASH}\~ 1U{\bkmkstart AAAAAAAAAK}
{\bkmkend AAAAAAAAAK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b Cpu_OnNMIINT_EVENT_ENABLED}{\bkmkstart AAAAAAAAAL}
{\bkmkend AAAAAAAAAL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_BUS_CLK_HZ}\~ 20971520U /* Initial value of the bus clock frequency in Hz */{\bkmkstart AAAAAAAAAM}
{\bkmkend AAAAAAAAAM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CORE_CLK_HZ}\~ 20971520U /* Initial value of the core/system clock frequency in Hz.  */{\bkmkstart AAAAAAAAAN}
{\bkmkend AAAAAAAAAN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CLOCK_CONFIG_NUMBER}\~ 0x01U /* Specifies number of defined clock configurations. */{\bkmkstart AAAAAAAAAO}
{\bkmkend AAAAAAAAAO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_BUS_CLK_HZ_CLOCK_CONFIG0}\~ 20971520U /* Value of the bus clock frequency in the clock configuration 0 in Hz. */{\bkmkstart AAAAAAAAAP}
{\bkmkend AAAAAAAAAP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CORE_CLK_HZ_CLOCK_CONFIG0}\~ 20971520U /* Value of the core/system clock frequency in the clock configuration 0 in Hz. */{\bkmkstart AAAAAAAAAQ}
{\bkmkend AAAAAAAAAQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_INT_SLOW_CLK_HZ}\~ 32768U /* Value of the slow internal oscillator clock frequency in Hz  */{\bkmkstart AAAAAAAAAR}
{\bkmkend AAAAAAAAAR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_INT_FAST_CLK_HZ}\~ 4000000U /* Value of the fast internal oscillator clock frequency in Hz  */{\bkmkstart AAAAAAAAAS}
{\bkmkend AAAAAAAAAS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_FAMILY_Kinetis}\~ /* Specification of the core type of the selected cpu */{\bkmkstart AAAAAAAAAT}
{\bkmkend AAAAAAAAAT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_DERIVATIVE_MK22FN1M0LQ12}\~ /* Name of the selected cpu derivative */{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_PARTNUM_MK22FX512VLQ12}\~ /* Part number of the selected cpu */{\bkmkstart AAAAAAAAAV}
{\bkmkend AAAAAAAAAV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_LITTLE_ENDIAN}\~ /* The selected cpu uses little endian */{\bkmkstart AAAAAAAAAW}
{\bkmkend AAAAAAAAAW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CLOCK_CONFIG_0}\~ 0x00U /* Clock configuration 0 identifier */{\bkmkstart AAAAAAAAAX}
{\bkmkend AAAAAAAAAX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_CORE_CLK_HZ_CONFIG_0}\~ 20971520UL /* Core clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAAAY}
{\bkmkend AAAAAAAAAY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_BUS_CLK_HZ_CONFIG_0}\~ 20971520UL /* Bus clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAAAZ}
{\bkmkend AAAAAAAAAZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_FLEXBUS_CLK_HZ_CONFIG_0}\~ 10485760UL /* Flexbus clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABA}
{\bkmkend AAAAAAAABA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_FLASH_CLK_HZ_CONFIG_0}\~ 10485760UL /* FLASH clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABB}
{\bkmkend AAAAAAAABB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_USB_CLK_HZ_CONFIG_0}\~ 0UL /* USB clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABC}
{\bkmkend AAAAAAAABC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_PLL_FLL_CLK_HZ_CONFIG_0}\~ 20971520UL /* PLL/FLL clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABD}
{\bkmkend AAAAAAAABD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_MCGIR_CLK_HZ_CONFIG_0}\~ 32768UL /* MCG internal reference clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABE}
{\bkmkend AAAAAAAABE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_OSCER_CLK_HZ_CONFIG_0}\~ 0UL /* System OSC external reference clock frequency in clock configuration 0 */{\bkmkstart AAAAAAAABF}
{\bkmkend AAAAAAAABF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_ERCLK32K_CLK_HZ_CONFIG_0}\~ 1000UL /* External reference clock 32k frequency in clock configuration 0 */{\bkmkstart AAAAAAAABG}
{\bkmkend AAAAAAAABG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CPU_MCGFF_CLK_HZ_CONFIG_0}\~ 32768UL /* MCG fixed frequency clock */{\bkmkstart AAAAAAAABH}
{\bkmkend AAAAAAAABH}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Typedefs\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef void(*const {\b tIsrFunc}) (void){\bkmkstart AAAAAAAABI}
{\bkmkend AAAAAAAABI}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b PE_low_level_init} (void){\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b PE_ISR} (Cpu_INT_NMIInterrupt){\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b PE_ISR} (Cpu_Interrupt){\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b __init_hardware} (void){\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b TCpuClockConfiguration} {\b PE_CpuClockConfigurations} [CPU_CLOCK_CONFIG_NUMBER]\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

const {\b tVectorTable} {\b __vect_table}{\bkmkstart AAAAAAAABJ}
{\bkmkend AAAAAAAABJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_reg}{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

volatile uint8_t {\b SR_lock}{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.04 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Const.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Const.h}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Const.h}
{\bkmkstart AAAAAAAABK}
{\bkmkend AAAAAAAABK}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This component "PE_Const" contains internal definitions of the constants. }}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_WAKEUP}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LVD}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LOC}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LOL}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_COP}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_WDOG}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_POR}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_JTAG}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_LOCKUP}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_SW}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_MDM_AP}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_EZPT}\~ 0x1000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RSTSRC_SACKERR}\~ 0x2000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LVDSRC_LVD}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LVDSRC_LVW}\~ 0x02U\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This component "PE_Const" contains internal definitions of the constants. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.00 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Error.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Error.h}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Error.h}
{\bkmkstart AAAAAAAABL}
{\bkmkend AAAAAAAABL}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This component "PE_Error" contains internal definitions of the error constants. }}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_OK}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_SPEED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_RANGE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_VALUE}\~ 0x03U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_OVERFLOW}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_MATH}\~ 0x05U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_ENABLED}\~ 0x06U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_DISABLED}\~ 0x07U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_BUSY}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_NOTAVAIL}\~ 0x09U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_RXEMPTY}\~ 0x0AU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_TXFULL}\~ 0x0BU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_BUSOFF}\~ 0x0CU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_OVERRUN}\~ 0x0DU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_FRAMING}\~ 0x0EU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARITY}\~ 0x0FU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_NOISE}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_IDLE}\~ 0x11U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_FAULT}\~ 0x12U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_BREAK}\~ 0x13U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_CRC}\~ 0x14U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_ARBITR}\~ 0x15U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PROTECT}\~ 0x16U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_UNDERFLOW}\~ 0x17U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_UNDERRUN}\~ 0x18U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_COMMON}\~ 0x19U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_LINSYNC}\~ 0x1AU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_FAILED}\~ 0x1BU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_QFULL}\~ 0x1CU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_MASK}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_MODE}\~ 0x81U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_INDEX}\~ 0x82U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_DATA}\~ 0x83U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_SIZE}\~ 0x84U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_VALUE}\~ 0x85U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_RANGE}\~ 0x86U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_LOW_VALUE}\~ 0x87U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_HIGH_VALUE}\~ 0x88U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ADDRESS}\~ 0x89U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_PARITY}\~ 0x8AU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_WIDTH}\~ 0x8BU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_LENGTH}\~ 0x8CU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ADDRESS_TYPE}\~ 0x8DU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_COMMAND_TYPE}\~ 0x8EU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_COMMAND}\~ 0x8FU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_RECIPIENT}\~ 0x90U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_BUFFER_COUNT}\~ 0x91U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ID}\~ 0x92U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_GROUP}\~ 0x93U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_CHIP_SELECT}\~ 0x94U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_ATTRIBUTE_SET}\~ 0x95U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_SAMPLE_COUNT}\~ 0x96U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_CONDITION}\~ 0x97U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_PARAM_TICKS}\~ 0x98U\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This component "PE_Error" contains internal definitions of the error constants. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.00 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_LDD.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_LDD.c}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_LDD.c}
{\bkmkstart AAAAAAAABM}
{\bkmkend AAAAAAAABM}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "PE_LDD.h"}\par
{\f2 #include "Cpu.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b PE_FillMemory} (register void *SourceAddressPtr, register uint8_t c, register uint32_t len)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fills a memory area block by a specified value. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b PE_PeripheralUsed} (uint32_t PrphBaseAddress)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Returns information whether a peripheral is allocated by PEx or not. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b LDD_SetClockConfiguration} ({\b LDD_TClockConfiguration} ClockConfiguration)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Changes the clock configuration of all LDD components in a project. }{
}\par
}}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b TCpuClockConfiguration} {\b PE_CpuClockConfigurations} [CPU_CLOCK_CONFIG_NUMBER]\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {\tc\tcl \v 4}\par}
THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT. Filename : {\b PE_LDD.c} Project : ROBO Processor : MK22FX512VLQ12 Version : Component 01.014, Driver 01.04, CPU db: 3.00.000 Compiler : GNU C Compiler Date/Time : 2015-04-07, 03:50, # CodeGen: 0 Abstract :\par
Settings :\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid Copyright : 1997 - 2014 Freescale Semiconductor, Inc. \par
All Rights Reserved.\par
\par
Redistribution and use in source and binary forms, with or without modification,\par
are permitted provided that the following conditions are met:\par
\par
o Redistributions of source code must retain the above copyright notice, this list\par
  of conditions and the following disclaimer.\par
\par
o Redistributions in binary form must reproduce the above copyright notice, this\par
  list of conditions and the following disclaimer in the documentation and/or\par
  other materials provided with the distribution.\par
\par
o Neither the name of Freescale Semiconductor, Inc. nor the names of its\par
  contributors may be used to endorse or promote products derived from this\par
  software without specific prior written permission.\par
\par
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND\par
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\par
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\par
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\par
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\par
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\par
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\par
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\par
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\par
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\par
\par
http: www.freescale.com\par
mail: support@freescale.com\par
}
 {\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {\tc\tcl \v 4}\par}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.04 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_LDD.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_LDD.h}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_LDD.h}
{\bkmkstart AAAAAAAABN}
{\bkmkend AAAAAAAABN}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "PE_Types.h"}\par
{\f2 #include "PE_Error.h"}\par
{\f2 #include "PE_Const.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b PE_FillMemory} (register void *SourceAddressPtr, register uint8_t c, register uint32_t len)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fills a memory area block by a specified value. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b PE_PeripheralUsed} (uint32_t PrphBaseAddress)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Returns information whether a peripheral is allocated by PEx or not. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b LDD_SetClockConfiguration} ({\b LDD_TClockConfiguration} ClockConfiguration)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Changes the clock configuration of all LDD components in a project. }{
}\par
}}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {\tc\tcl \v 4}\par}
THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT. Filename : {\b PE_LDD.h} Project : ROBO Processor : MK22FX512VLQ12 Version : Component 01.014, Driver 01.04, CPU db: 3.00.000 Compiler : GNU C Compiler Date/Time : 2015-04-07, 03:50, # CodeGen: 0 Abstract :\par
Settings :\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid Copyright : 1997 - 2014 Freescale Semiconductor, Inc. \par
All Rights Reserved.\par
\par
Redistribution and use in source and binary forms, with or without modification,\par
are permitted provided that the following conditions are met:\par
\par
o Redistributions of source code must retain the above copyright notice, this list\par
  of conditions and the following disclaimer.\par
\par
o Redistributions in binary form must reproduce the above copyright notice, this\par
  list of conditions and the following disclaimer in the documentation and/or\par
  other materials provided with the distribution.\par
\par
o Neither the name of Freescale Semiconductor, Inc. nor the names of its\par
  contributors may be used to endorse or promote products derived from this\par
  software without specific prior written permission.\par
\par
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND\par
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\par
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\par
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\par
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\par
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\par
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\par
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\par
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\par
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\par
\par
http: www.freescale.com\par
mail: support@freescale.com\par
}
 {\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {\tc\tcl \v 4}\par}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.04 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Types.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Types.h}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/PE_Types.h}
{\bkmkstart AAAAAAAABO}
{\bkmkend AAAAAAAABO}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b PE_Types.h} - contains definitions of basic types, register access macros and hardware specific macros which can be used in user application. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdint.h>}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_TimeDate_TTimeRec}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_TimeDate_TDateRec}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SERIAL_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ADC_TPinMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ADC_TSample}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_I2C_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ETH_TBufferDesc}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_ETH_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_CAN_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_CAN_TFrame}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSDP_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TEpDescriptor_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TDevDescriptor_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Device_TTD_Head_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Device_TTD_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Host_TPipeDescr_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_Host_TTD_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TGetDecriptorRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TEndpointStatusRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TEndpointFeatureRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TInterfaceFeatureRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TDeviceFeatureRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TGetInterfaceRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSetInterfaceRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSetAddressRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_USB_TSetConfigRequest_Struct}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_FLASH_TErrorStatus}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardAccess}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardErase}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardWriteProtect}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardCaps}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TCardInfo}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SDHC_TBufferDesc}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_DMA_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_DMA_TTransferDescriptor}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SPIMASTER_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SPISLAVE_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SSI_TDataBlocks}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SSI_TAC97Command}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_SSI_TStats}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_RTC_TTime}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_CRC_TUserCRCStandard}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_LCDC_TBitmap}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b LDD_LCDC_TWindow}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b FALSE}\~ 0x00u                /* Boolean value FALSE. FALSE is defined always as a zero value. */{\bkmkstart AAAAAAAABP}
{\bkmkend AAAAAAAABP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b TRUE}\~ 0x01u                /* Boolean value TRUE. TRUE is defined always as a non zero value. */{\bkmkstart AAAAAAAABQ}
{\bkmkend AAAAAAAABQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b NULL}\~ 0x00u{\bkmkstart AAAAAAAABR}
{\bkmkend AAAAAAAABR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __EI}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __DI}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b EnterCritical}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ExitCritical}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_DEBUGHALT}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_NOP}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_WFI}()\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PE_ISR}(ISR_name)\~ void __attribute__ ((interrupt)) ISR_name(void){\bkmkstart AAAAAAAABS}
{\bkmkend AAAAAAAABS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_VERSION}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_DRIVER_DISABLED_IN_CLOCK_CONFIGURATION}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_DRIVER_DISABLED_BY_USER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_DRIVER_BUSY}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_RegisterDeviceStructure}(ComponentIndex,  DeviceStructure)\~ (PE_LDD_DeviceDataList[ComponentIndex] = DeviceStructure)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_UnregisterDeviceStructure}(ComponentIndex)\~ (PE_LDD_DeviceDataList[ComponentIndex] = NULL)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PE_LDD_GetDeviceStructure}(ComponentIndex)\~ (PE_LDD_DeviceDataList[ComponentIndex])\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_0}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_1}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_2}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_3}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_4}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_5}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_6}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_CHANNEL_7}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERUNIT_ON_COUNTER_RESTART}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CMT_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_PPG_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_PWM_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAPTURE_ON_CAPTURE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAPTURE_ON_OVERRUN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMERINT_ON_INTERRUPT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMEROUT_ON_INTERRUPT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_EVENTCNTR_ON_END}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FREECNTR_ON_INTERRUPT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMEDATE_ON_ALARM}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_TIMEDATE_ON_SECOND}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_RX_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_TX_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_CTS_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_RTS_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_BLOCK_RECEIVED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_BLOCK_SENT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_BREAK}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_TXCOMPLETE}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_ON_ERROR}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_RX_OVERRUN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_PARITY_ERROR}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_FRAMING_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SERIAL_NOISE_ERROR}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_0_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_1_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_2_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_3_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_4_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_5_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_6_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_7_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_8_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_9_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_10_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_11_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_12_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_13_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_14_PIN}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_15_PIN}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_16_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_17_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_18_PIN}\~ 0x00040000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_19_PIN}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_20_PIN}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_21_PIN}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_22_PIN}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_23_PIN}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_24_PIN}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_25_PIN}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_26_PIN}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_27_PIN}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_28_PIN}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_29_PIN}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_30_PIN}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_31_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_32_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_33_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_34_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_35_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_36_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_37_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_38_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_39_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_40_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_41_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_42_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_43_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_44_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_45_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_46_PIN}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_47_PIN}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_48_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_49_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_50_PIN}\~ 0x00040000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_51_PIN}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_52_PIN}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_53_PIN}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_54_PIN}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_55_PIN}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_56_PIN}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_57_PIN}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_58_PIN}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_59_PIN}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_60_PIN}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_61_PIN}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_62_PIN}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_CHANNEL_63_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_TRIGGER_0_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_TRIGGER_1_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_LOW_VOLT_REF_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_HIGH_VOLT_REF_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_ON_MEASUREMENT_COMPLETE}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_ON_ERROR}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ADC_DMA_ERROR}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SDA_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SCL_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_MASTER_BLOCK_SENT}\~ 0x0001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_MASTER_BLOCK_RECEIVED}\~ 0x0002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_BLOCK_SENT}\~ 0x0004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_BLOCK_RECEIVED}\~ 0x0008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_TX_REQUEST}\~ 0x0010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_RX_REQUEST}\~ 0x0020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_ERROR}\~ 0x0040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_SM_BUS_CALL_ADDR}\~ 0x0080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_SM_BUS_ALERT_RESPONSE}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_GENERAL_CALL_ADDR}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_MASTER_BYTE_RECEIVED}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_SLAVE_BYTE_RECEIVED}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_BUS_START_DETECTED}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ON_BUS_STOP_DETECTED}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SLAVE_TX_UNDERRUN}\~ 0x0001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SLAVE_RX_OVERRUN}\~ 0x0002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_ARBIT_LOST}\~ 0x0004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_MASTER_NACK}\~ 0x0008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SCL_LOW_TIMEOUT}\~ 0x0010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SDA_LOW_TIMEOUT}\~ 0x0020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_I2C_SLAVE_NACK}\~ 0x0040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SEGLCD_ON_FRAME_FREQUENCY}\~ 0x0001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SEGLCD_ON_FAULT_DETECT_COMPLETE}\~ 0x0002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_0}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_1}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_2}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_3}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_4}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_5}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_6}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_7}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_8}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_9}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_10}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_11}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_12}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_13}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_14}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_15}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_16}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_17}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_18}\~ 0x00040000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_19}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_20}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_21}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_22}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_23}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_24}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_25}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_26}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_27}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_28}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_29}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_30}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_PIN_31}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_GPIO_ON_PORT_EVENT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_GPIO_EVENT_CONDITIONS_MASK}\~ 0x000F0000u{\bkmkstart AAAAAAAABT}
{\bkmkend AAAAAAAABT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_0}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_1}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_2}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_3}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_4}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_5}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_6}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_7}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_8}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_9}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_10}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_11}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_12}\~ 0x1000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_13}\~ 0x2000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_14}\~ 0x4000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_15}\~ 0x8000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_16}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_17}\~ 0x00020000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_18}\~ 0x00040000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_19}\~ 0x00080000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_20}\~ 0x00100000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_21}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_22}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_23}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_24}\~ 0x01000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_25}\~ 0x02000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_26}\~ 0x04000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_27}\~ 0x08000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_28}\~ 0x10000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_29}\~ 0x20000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_30}\~ 0x40000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_BITSIO_PIN_31}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_MDC_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_MDIO_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_COL_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_CRS_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXCLK_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD0_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD1_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD2_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXD3_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXEN_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_TXER_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXCLK_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXDV_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD0_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD1_PIN}\~ 0x4000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD2_PIN}\~ 0x8000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXD3_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_RXER_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_TRANSMITTED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_TRANSMITTED_TIMESTAMPED}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_RECEIVED}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FRAME_RECEIVED_TIMESTAMPED}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_MII_FINISHED}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_FATAL_ERROR}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ETH_ON_WAKE_UP}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_RX_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_TX_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_FULL_RXBUFFER}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_FREE_TXBUFFER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_BUSOFF}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_TXWARNING}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_RXWARNING}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_ERROR}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ON_WAKEUP}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_BIT0_ERROR}\~ 0x4000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_BIT1_ERROR}\~ 0x8000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_ACK_ERROR}\~ 0x2000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_CRC_ERROR}\~ 0x1000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_FORM_ERROR}\~ 0x0800UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_STUFFING_ERROR}\~ 0x0400UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CAN_MESSAGE_ID_EXT}\~ 0x80000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_RESET}\~ 0x00000001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SPEED_DETECT}\~ 0x00000002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SUSPEND}\~ 0x00000004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_RESUME}\~ 0x00000008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SETUP_PACKET}\~ 0x00000010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_SOF}\~ 0x00000020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_1MS_TIMER}\~ 0x00000040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_1_MS_TIMER}\~ 0x00000040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_DEVICE_ERROR}\~ 0x00000080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_DEVICE_DEATTACH}\~ 0x00000100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_RESET_RECOVERY}\~ 0x00000200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_RESUME_RECOVERY}\~ 0x00000400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_1MS_TIMER}\~ 0x00000800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_1_MS_TIMER}\~ 0x00000800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_HOST_ERROR}\~ 0x00001000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_OTG_DEVICE}\~ 0x00002000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_OTG_HOST}\~ 0x00004000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_OTG_STATE_CHANGE}\~ 0x00008000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ON_SIGNAL_CHANGE}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DP_PIN}\~ 0x00000001u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DM_PIN}\~ 0x00000002u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DP_PU_PIN}\~ 0x00000004u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DM_PU_PIN}\~ 0x00000008u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DP_PD_PIN}\~ 0x00000010u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DM_PD_PIN}\~ 0x00000020u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DEVICE_VBUS_DETECT_PIN}\~ 0x00000040u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_HOST_VBUS_ENABLE_PIN}\~ 0x00000080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_HOST_VBUS_OVERCURRENT_PIN}\~ 0x00000100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_ID_PIN}\~ 0x00000200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_VALID_PIN}\~ 0x00000400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_SESSION_VALID_PIN}\~ 0x00000800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_B_SESSION_END_PIN}\~ 0x00004000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_ENABLE_PIN}\~ 0x00008000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_CHARGE_PIN}\~ 0x00010000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_OTG_VBUS_DISCHARGE_PIN}\~ 0x00020000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_CLK_PIN}\~ 0x00080000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DIR_PIN}\~ 0x00100000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_NXT_PIN}\~ 0x00200000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_STP_PIN}\~ 0x00400000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_0_PIN}\~ 0x00800000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_1_PIN}\~ 0x01000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_2_PIN}\~ 0x02000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_3_PIN}\~ 0x04000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_4_PIN}\~ 0x08000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_5_PIN}\~ 0x10000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_6_PIN}\~ 0x20000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ULPI_DATA_7_PIN}\~ 0x40000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CLKIN_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ALT_CLK_PIN}\~ 0x80000000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_GET_EP_STATUS}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_SET_EP_HALT_FATURE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_CLR_EP_HALT_FATURE}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_CMD_EP_STATUS_HALT_MASK}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP0_OUT}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP0_IN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP1_OUT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP1_IN}\~ 0x81u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP2_OUT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP2_IN}\~ 0x82u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP3_OUT}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP3_IN}\~ 0x83u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP4_OUT}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP4_IN}\~ 0x84u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP5_OUT}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP5_IN}\~ 0x85u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP6_OUT}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP6_IN}\~ 0x86u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP7_OUT}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP7_IN}\~ 0x87u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP8_OUT}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP8_IN}\~ 0x88u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP9_OUT}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP9_IN}\~ 0x89u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP10_OUT}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP10_IN}\~ 0x8Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP11_OUT}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP11_IN}\~ 0x8Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP12_OUT}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP12_IN}\~ 0x8Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP13_OUT}\~ 0x0Du\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP13_IN}\~ 0x8Du\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP14_OUT}\~ 0x0Eu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP14_IN}\~ 0x8Eu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP15_OUT}\~ 0x0Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP15_IN}\~ 0x8Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_ID_EP_MASK}\~ 0x8Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_OUT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_IN}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_SOF}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_SETUP}\~ 0x0Du\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_DATA0}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_DATA1}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_DATA2}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_MDATA}\~ 0x0Fu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_ACK}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_NACK}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_STALL}\~ 0x0Eu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_NYET}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_PRE}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_ERR}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_SPLIT}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_PID_PING}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DIR_OUT}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DIR_IN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DIR_MASK}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_DEVICE_TRANSFER_FLAG_ZLT}\~ 0x01u{\bkmkstart AAAAAAAABU}
{\bkmkend AAAAAAAABU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_DEVICE_TRANSFER_FLAG_EXT_PARAM}\~ 0x02u{\bkmkstart AAAAAAAABV}
{\bkmkend AAAAAAAABV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ERR_COMPONET_SPECIFIC}\~ 0x100u{\bkmkstart AAAAAAAABW}
{\bkmkend AAAAAAAABW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x00u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_DISABLED_BY_OTG}\~ (ERR_COMPONET_SPECIFIC + 0x01u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_VBUS_OFF}\~ (ERR_COMPONET_SPECIFIC + 0x02u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_VBUS_ON}\~ (ERR_COMPONET_SPECIFIC + 0x03u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_ENABLED}\~ (ERR_COMPONET_SPECIFIC + 0x04u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_SUSPENDED}\~ (ERR_COMPONET_SPECIFIC + 0x05u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_SUSPENDED_RESUME_READY}\~ (ERR_COMPONET_SPECIFIC + 0x06u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_DEVICE_RESUME_PENDING}\~ (ERR_COMPONET_SPECIFIC + 0x07u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x00u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_DISABLED_BY_OTG}\~ (ERR_COMPONET_SPECIFIC + 0x01u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_POWERED_OFF}\~ (ERR_COMPONET_SPECIFIC + 0x02u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_DISCONNECTED}\~ (ERR_COMPONET_SPECIFIC + 0x03u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x04u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESETING}\~ (ERR_COMPONET_SPECIFIC + 0x05u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESET_RECOVERING}\~ (ERR_COMPONET_SPECIFIC + 0x06u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_ENABLED}\~ (ERR_COMPONET_SPECIFIC + 0x07u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_SUSPENDED}\~ (ERR_COMPONET_SPECIFIC + 0x08u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESUME_READY}\~ (ERR_COMPONET_SPECIFIC + 0x09u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESUMING}\~ (ERR_COMPONET_SPECIFIC + 0x0Au)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_HOST_PORT_RESUME_RECOVERING}\~ (ERR_COMPONET_SPECIFIC + 0x0Bu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_DISABLED}\~ (ERR_COMPONET_SPECIFIC + 0x00u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_ENABLED_PENDING}\~ (ERR_COMPONET_SPECIFIC + 0x01u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_IDLE}\~ (ERR_COMPONET_SPECIFIC + 0x02u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_WAIT_VRISE}\~ (ERR_COMPONET_SPECIFIC + 0x03u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_WAIT_VFALL}\~ (ERR_COMPONET_SPECIFIC + 0x05u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_WAIT_BCON}\~ (ERR_COMPONET_SPECIFIC + 0x07u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_VBUS_ERROR}\~ (ERR_COMPONET_SPECIFIC + 0x09u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_SUSPEND}\~ (ERR_COMPONET_SPECIFIC + 0x0Au)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_IDLE}\~ (ERR_COMPONET_SPECIFIC + 0x0Cu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_SRP_INIT}\~ (ERR_COMPONET_SPECIFIC + 0x0Eu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_WAIT_ACON}\~ (ERR_COMPONET_SPECIFIC + 0x0Fu)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_HOST}\~ (ERR_COMPONET_SPECIFIC + 0x10u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_A_PERIPHERAL}\~ (ERR_COMPONET_SPECIFIC + 0x11u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_HOST}\~ (ERR_COMPONET_SPECIFIC + 0x12u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ERR_USB_OTG_B_PERIPHERAL}\~ (ERR_COMPONET_SPECIFIC + 0x13u)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_STANDARD}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_CLASS}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_VENDOR}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_TYPE_MASK}\~ 0x60u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_DEVICE}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_INTERFACE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_ENDPOINT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_OTHER}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_RECP_MASK}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_STATUS}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_CLEAR_FEATURE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_FEATURE}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_STATE}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_ADDRESS}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_DESCRIPTOR}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_DESCRIPTOR}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_CONFIGURATION}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_CONFIGURATION}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_GET_INTERFACE}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SET_INTERFACE}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_REQ_SYNCH_FRAME}\~ 0x0Cu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_DEV_STATUS}\~ 0x0080u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_CLR_DEV_FEATURE}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_DEV_FEATURE}\~ 0x0300u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_ADDRESS}\~ 0x0500u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_DESCRIPTOR}\~ 0x0680u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_DESCRIPTOR}\~ 0x0700u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_CONFIGURATION}\~ 0x0880u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_CONFIGURATION}\~ 0x0900u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_INT_STATUS}\~ 0x0081u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_CLR_INT_FEATURE}\~ 0x0101u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_INT_FEATURE}\~ 0x0301u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_INTERFACE}\~ 0x0A81u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_INTERFACE}\~ 0x0B01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_GET_EP_STATUS}\~ 0x0082u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_CLR_EP_FEATURE}\~ 0x0102u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SET_EP_FEATURE}\~ 0x0302u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_STD_REQ_SYNCH_FRAME}\~ 0x0C12u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_STATUS_DEVICE_SELF_POWERED_MASK}\~ 0x01u{\bkmkstart AAAAAAAABX}
{\bkmkend AAAAAAAABX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_USB_STATUS_DEVICE_REMOTE_WAKEUP_MASK}\~ 0x02u{\bkmkstart AAAAAAAABY}
{\bkmkend AAAAAAAABY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_DEVICE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_CONFIGURATION}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_STRING}\~ 0x03u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_INTERFACE}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_ENDPOINT}\~ 0x05u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_DEVICE_QUALIFIER}\~ 0x06u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_OTHER_SPEED_CONFIGURATION}\~ 0x07u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_INTERFACE_POWER}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_OTG}\~ 0x09u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_DEBUG}\~ 0x0Au\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_DT_INTERFACE_ASSOCIATION}\~ 0x0Bu\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_FEATURE_EP_HALT}\~ 0x00u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_FEATURE_DEV_REMOTE_WAKEUP}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_USB_FEATURE_DEV_TEST_MODE}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_OUTPUT_PIN_0}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_BUFFER_END}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_BUFFER_START}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_BUFFER_WATERMARK}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_COMPLETE}\~ {\b LDD_DMA_ON_COMPLETE}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_ON_ERROR}\~ {\b LDD_DMA_ON_ERROR}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DAC_DMA_ERROR}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ON_OPERATION_COMPLETE}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ON_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_READ_COLLISION_ERROR}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ACCESS_ERROR}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_PROTECTION_VIOLATION}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_ERASE_VERIFICATION_ERROR}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_FLASH_MULTIPLE_WRITE_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_ON_COMPARE}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_0_MASK}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_1_MASK}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_2_MASK}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_3_MASK}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_4_MASK}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_5_MASK}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_6_MASK}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_POSITIVE_INPUT_7_MASK}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_0_MASK}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_1_MASK}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_2_MASK}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_3_MASK}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_4_MASK}\~ 0x1000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_5_MASK}\~ 0x2000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_6_MASK}\~ 0x4000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_NEGATIVE_INPUT_7_MASK}\~ 0x8000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_ANALOGCOMP_OUTPUT_PIN_MASK}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ANALOGCOMP_WINDOWSAMPLE_PIN_MASK}\~ 0x00020000UL{\bkmkstart AAAAAAAABZ}
{\bkmkend AAAAAAAABZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_DATA_WIDTH_1_BIT}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_DATA_WIDTH_4_BIT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_DATA_WIDTH_8_BIT}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_BLOCK_READ}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_BLOCK_WRITE}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_ERASE}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_WRITE_PROTECTION}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CARD_IO}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CLK_PIN}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CMD_PIN}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT0_PIN}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT1_PIN}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT2_PIN}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT3_PIN}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT4_PIN}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT5_PIN}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT6_PIN}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_DAT7_PIN}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_CD_PIN}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_WP_PIN}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_LCTL_PIN}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_VS_PIN}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_ON_CARD_INSERTED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_ON_CARD_REMOVED}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SDHC_ON_FINISHED}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_ON_COMPLETE}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_ON_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_UNKNOWN_ERROR}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_PRIORITY_ERROR}\~ 0x4000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_ADDRESS_ERROR}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_OFFSET_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_ADDRESS_ERROR}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_OFFSET_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_COUNT_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SCATTER_GATHER_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_BUS_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_BUS_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_0_MASK}\~ 0x01UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_1_MASK}\~ 0x02UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_2_MASK}\~ 0x04UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_3_MASK}\~ 0x08UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_4_MASK}\~ 0x10UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_5_MASK}\~ 0x20UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_6_MASK}\~ 0x40UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_7_MASK}\~ 0x80UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_8_MASK}\~ 0x0100UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_9_MASK}\~ 0x0200UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_10_MASK}\~ 0x0400UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_11_MASK}\~ 0x0800UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_12_MASK}\~ 0x1000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_13_MASK}\~ 0x2000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_14_MASK}\~ 0x4000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_15_MASK}\~ 0x8000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_16_MASK}\~ 0x00010000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_17_MASK}\~ 0x00020000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_18_MASK}\~ 0x00040000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_19_MASK}\~ 0x00080000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_20_MASK}\~ 0x00100000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_21_MASK}\~ 0x00200000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_22_MASK}\~ 0x00400000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_23_MASK}\~ 0x00800000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_24_MASK}\~ 0x01000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_25_MASK}\~ 0x02000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_26_MASK}\~ 0x04000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_27_MASK}\~ 0x08000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_28_MASK}\~ 0x10000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_29_MASK}\~ 0x20000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_30_MASK}\~ 0x40000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_CHANNEL_31_MASK}\~ 0x80000000UL\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_NO_ACTION}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_DESTINATION_ADDRESS_ADJUSTMENT}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SOURCE_ADDRESS_ADJUSTMENT}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_ADDRESS_ADJUSTMENT}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DMA_SCATTER_GATHER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_INPUT_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_OUTPUT_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CLK_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_0_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_1_PIN}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_2_PIN}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_3_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_4_PIN}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_5_PIN}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_6_PIN}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CS_7_PIN}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_CSS_PIN}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_ON_BLOCK_RECEIVED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_ON_BLOCK_SENT}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_ON_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_RX_OVERFLOW}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_PARITY_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_RX_DMA_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPIMASTER_TX_DMA_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_INPUT_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_OUTPUT_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_CLK_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_SS_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_ON_BLOCK_RECEIVED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_ON_BLOCK_SENT}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_ON_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_RX_OVERFLOW}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_TX_UNDERFLOW}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_PARITY_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_RX_DMA_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SPISLAVE_TX_DMA_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_INPUT_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_OUTPUT_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_CLK_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_CLK_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_FS_PIN}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_FS_PIN}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_MCLK_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_INPUT_PIN_CHANNEL_0}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_INPUT_PIN_CHANNEL_1}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_OUTPUT_PIN_CHANNEL_0}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_OUTPUT_PIN_CHANNEL_1}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_RECEIVED}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_SENT}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_ERROR}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_RECEIVED_1}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_BLOCK_SENT_1}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_RECEIVE_FRAME_SYNC}\~ 0x20u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_TRANSMIT_FRAME_SYNC}\~ 0x40u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_RECEIVE_LAST_SLOT}\~ 0x80u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_TRANSMIT_LAST_SLOT}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_RECEIVE_COMPLETE}\~ 0x0200u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_TRANSMIT_COMPLETE}\~ 0x0400u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_A_C_9_7_TAG_UPDATED}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_AC_97_TAG_UPDATED}\~ 0x0800u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_A_C_9_7_COMMAND_ADDRESS_UPDATED}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_AC_97_COMMAND_ADDRESS_UPDATED}\~ 0x1000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_A_C_9_7_COMMAND_DATA_UPDATED}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_ON_AC_97_COMMAND_DATA_UPDATED}\~ 0x2000u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RECEIVER}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TRANSMITTER}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_OVERFLOW}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_OVERFLOW_1}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_SYNC_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_DMA_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_UNDERFLOW}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_UNDERFLOW_1}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_SYNC_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_DMA_ERROR}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_FRAME_COMPLETE}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_FRAME_COMPLETE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_FRAME_SYNC}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_FRAME_SYNC}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_RX_LAST_SLOT}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_TX_LAST_SLOT}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_AC97_TAG}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_AC97_COMMAND_ADDRESS}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_SSI_AC97_COMMAND_DATA}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_SECOND}\~ 0x10u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_MONOTONIC_OVERFLOW}\~ 0x08u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_ALARM}\~ 0x04u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_TIME_OVERFLOW}\~ 0x02u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_TIME_INVALID}\~ 0x01u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RTC_ON_STOPWATCH}\~ 0x0100u\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_16_SEED_LOW}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_16_POLY_LOW}\~ 0x8005U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_SEED_LOW}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_SEED_HIGH}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_POLY_LOW}\~ 0x1DB7U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_32_POLY_HIGH}\~ 0x04C1U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_CCITT_SEED_LOW}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_CCITT_POLY_LOW}\~ 0x1021U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_MODBUS_16_SEED_LOW}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_MODBUS_16_POLY_LOW}\~ 0x8005U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_KERMIT_SEED_LOW}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_KERMIT_POLY_LOW}\~ 0x1021U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_DNP_SEED_LOW}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_CRC_DNP_POLY_LOW}\~ 0x3D65U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LFSR_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_OSCILLATOR_ERROR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TEST_ERROR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATISTICAL_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_FIFO_UNDERFLOW_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TETS_RESEED_ERROR}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TEST_PRNG_ERROR}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_SELF_TEST_TRNG_ERROR}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_MONOBIT_TEST_ERROR}\~ 0x01000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_1_RUN_TEST_ERROR}\~ 0x02000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_2_RUN_TEST_ERROR}\~ 0x04000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_3_RUN_TEST_ERROR}\~ 0x08000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_4_RUN_TEST_ERROR}\~ 0x10000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_5_RUN_TEST_ERROR}\~ 0x20000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LENGTH_6_RUN_TEST_ERROR}\~ 0x40000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_LONG_RUN_TEST_ERROR}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_SEED_GENERATION_DONE}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_SELF_TEST_DONE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_ERROR_LFSR}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_OSC_ERROR}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_SELF_TEST_ERROR}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_STATISTICAL_ERROR}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_FIFO_UNDER_FLOW_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_FIFOUNDER_FLOW_ERROR}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_ERROR}\~ 0xFFFFU\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_NEW_SEED_DONE}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SEED_DONE}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SELF_TEST_DONE}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_RESEED_NEEDED}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SLEEP}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_BUSY}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_ON_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SECURITY_VIOLATION}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_LAST_READ_UNDERFLOW}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_OUT_REG_UNDERFLOW}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_ERR_INT_PENDING}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_RNG_STATUS_SLEEP_MODE}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_ON_TAMPER_DETECTED}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TIME_OVERFLOW}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_MONOTONIC_OVERFLOW}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_VOLTAGE_TAMPER}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_CLOCK_TAMPER}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TEMPERATURE_TAMPER}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURITY_TAMPER}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_FLASH_SECURITY}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TEST_MODE}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_0}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_1}\~ 0x00020000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_2}\~ 0x00040000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_3}\~ 0x00080000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_4}\~ 0x00100000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_5}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_6}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_TAMPER_PIN_7}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_0}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_1}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_2}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_3}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_4}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_5}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_6}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_DRY_SECURE_KEY_WORD_7}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_ON_CMD_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_ON_CMD_DONE}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE0_PIN}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB0_PIN}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE1_PIN}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB1_PIN}\~ 0x08U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE2_PIN}\~ 0x10U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB2_PIN}\~ 0x20U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CE3_PIN}\~ 0x40U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RB3_PIN}\~ 0x80U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_ALE_PIN}\~ 0x0100U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_CLE_PIN}\~ 0x0200U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_RE_PIN}\~ 0x0400U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_WE_PIN}\~ 0x0800U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D0_PIN}\~ 0x00010000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D1_PIN}\~ 0x00020000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D2_PIN}\~ 0x00040000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D3_PIN}\~ 0x00080000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D4_PIN}\~ 0x00100000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D5_PIN}\~ 0x00200000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D6_PIN}\~ 0x00400000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D7_PIN}\~ 0x00800000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D8_PIN}\~ 0x01000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D9_PIN}\~ 0x02000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D10_PIN}\~ 0x04000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D11_PIN}\~ 0x08000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D12_PIN}\~ 0x10000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D13_PIN}\~ 0x20000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D14_PIN}\~ 0x40000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_NFC_D15_PIN}\~ 0x80000000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_ON_ERROR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_ON_START_OF_FRAME}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_ON_END_OF_FRAME}\~ 0x04U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_NO_ERR}\~ 0x00U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_PLANE_0_UNDERRUN_ERR}\~ 0x01U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_PLANE_1_UNDERRUN_ERR}\~ 0x02U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LDD_LCDC_REVERSED_VERTICAL_SCAN}\~ 0x8000U\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Initial_Stack_Pointer}\~ 0x00u{\bkmkstart AAAAAAAACA}
{\bkmkend AAAAAAAACA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Initial_Program_Counter}\~ 0x01u{\bkmkstart AAAAAAAACB}
{\bkmkend AAAAAAAACB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_NMI}\~ 0x02u{\bkmkstart AAAAAAAACC}
{\bkmkend AAAAAAAACC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Hard_Fault}\~ 0x03u{\bkmkstart AAAAAAAACD}
{\bkmkend AAAAAAAACD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Mem_Manage_Fault}\~ 0x04u{\bkmkstart AAAAAAAACE}
{\bkmkend AAAAAAAACE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Bus_Fault}\~ 0x05u{\bkmkstart AAAAAAAACF}
{\bkmkend AAAAAAAACF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Usage_Fault}\~ 0x06u{\bkmkstart AAAAAAAACG}
{\bkmkend AAAAAAAACG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved7}\~ 0x07u{\bkmkstart AAAAAAAACH}
{\bkmkend AAAAAAAACH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved8}\~ 0x08u{\bkmkstart AAAAAAAACI}
{\bkmkend AAAAAAAACI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved9}\~ 0x09u{\bkmkstart AAAAAAAACJ}
{\bkmkend AAAAAAAACJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved10}\~ 0x0Au{\bkmkstart AAAAAAAACK}
{\bkmkend AAAAAAAACK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SVCall}\~ 0x0Bu{\bkmkstart AAAAAAAACL}
{\bkmkend AAAAAAAACL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DebugMonitor}\~ 0x0Cu{\bkmkstart AAAAAAAACM}
{\bkmkend AAAAAAAACM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved13}\~ 0x0Du{\bkmkstart AAAAAAAACN}
{\bkmkend AAAAAAAACN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PendableSrvReq}\~ 0x0Eu{\bkmkstart AAAAAAAACO}
{\bkmkend AAAAAAAACO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SysTick}\~ 0x0Fu{\bkmkstart AAAAAAAACP}
{\bkmkend AAAAAAAACP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA0}\~ 0x10u{\bkmkstart AAAAAAAACQ}
{\bkmkend AAAAAAAACQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA1}\~ 0x11u{\bkmkstart AAAAAAAACR}
{\bkmkend AAAAAAAACR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA2}\~ 0x12u{\bkmkstart AAAAAAAACS}
{\bkmkend AAAAAAAACS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA3}\~ 0x13u{\bkmkstart AAAAAAAACT}
{\bkmkend AAAAAAAACT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA4}\~ 0x14u{\bkmkstart AAAAAAAACU}
{\bkmkend AAAAAAAACU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA5}\~ 0x15u{\bkmkstart AAAAAAAACV}
{\bkmkend AAAAAAAACV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA6}\~ 0x16u{\bkmkstart AAAAAAAACW}
{\bkmkend AAAAAAAACW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA7}\~ 0x17u{\bkmkstart AAAAAAAACX}
{\bkmkend AAAAAAAACX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA8}\~ 0x18u{\bkmkstart AAAAAAAACY}
{\bkmkend AAAAAAAACY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA9}\~ 0x19u{\bkmkstart AAAAAAAACZ}
{\bkmkend AAAAAAAACZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA10}\~ 0x1Au{\bkmkstart AAAAAAAADA}
{\bkmkend AAAAAAAADA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA11}\~ 0x1Bu{\bkmkstart AAAAAAAADB}
{\bkmkend AAAAAAAADB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA12}\~ 0x1Cu{\bkmkstart AAAAAAAADC}
{\bkmkend AAAAAAAADC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA13}\~ 0x1Du{\bkmkstart AAAAAAAADD}
{\bkmkend AAAAAAAADD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA14}\~ 0x1Eu{\bkmkstart AAAAAAAADE}
{\bkmkend AAAAAAAADE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA15}\~ 0x1Fu{\bkmkstart AAAAAAAADF}
{\bkmkend AAAAAAAADF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DMA_Error}\~ 0x20u{\bkmkstart AAAAAAAADG}
{\bkmkend AAAAAAAADG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_MCM}\~ 0x21u{\bkmkstart AAAAAAAADH}
{\bkmkend AAAAAAAADH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTFE}\~ 0x22u{\bkmkstart AAAAAAAADI}
{\bkmkend AAAAAAAADI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Read_Collision}\~ 0x23u{\bkmkstart AAAAAAAADJ}
{\bkmkend AAAAAAAADJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_LVD_LVW}\~ 0x24u{\bkmkstart AAAAAAAADK}
{\bkmkend AAAAAAAADK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_LLW}\~ 0x25u{\bkmkstart AAAAAAAADL}
{\bkmkend AAAAAAAADL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Watchdog}\~ 0x26u{\bkmkstart AAAAAAAADM}
{\bkmkend AAAAAAAADM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved39}\~ 0x27u{\bkmkstart AAAAAAAADN}
{\bkmkend AAAAAAAADN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2C0}\~ 0x28u{\bkmkstart AAAAAAAADO}
{\bkmkend AAAAAAAADO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2C1}\~ 0x29u{\bkmkstart AAAAAAAADP}
{\bkmkend AAAAAAAADP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SPI0}\~ 0x2Au{\bkmkstart AAAAAAAADQ}
{\bkmkend AAAAAAAADQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SPI1}\~ 0x2Bu{\bkmkstart AAAAAAAADR}
{\bkmkend AAAAAAAADR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2S0_Tx}\~ 0x2Cu{\bkmkstart AAAAAAAADS}
{\bkmkend AAAAAAAADS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2S0_Rx}\~ 0x2Du{\bkmkstart AAAAAAAADT}
{\bkmkend AAAAAAAADT}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved46}\~ 0x2Eu{\bkmkstart AAAAAAAADU}
{\bkmkend AAAAAAAADU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART0_RX_TX}\~ 0x2Fu{\bkmkstart AAAAAAAADV}
{\bkmkend AAAAAAAADV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART0_ERR}\~ 0x30u{\bkmkstart AAAAAAAADW}
{\bkmkend AAAAAAAADW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART1_RX_TX}\~ 0x31u{\bkmkstart AAAAAAAADX}
{\bkmkend AAAAAAAADX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART1_ERR}\~ 0x32u{\bkmkstart AAAAAAAADY}
{\bkmkend AAAAAAAADY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART2_RX_TX}\~ 0x33u{\bkmkstart AAAAAAAADZ}
{\bkmkend AAAAAAAADZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART2_ERR}\~ 0x34u{\bkmkstart AAAAAAAAEA}
{\bkmkend AAAAAAAAEA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART3_RX_TX}\~ 0x35u{\bkmkstart AAAAAAAAEB}
{\bkmkend AAAAAAAAEB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART3_ERR}\~ 0x36u{\bkmkstart AAAAAAAAEC}
{\bkmkend AAAAAAAAEC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_ADC0}\~ 0x37u{\bkmkstart AAAAAAAAED}
{\bkmkend AAAAAAAAED}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMP0}\~ 0x38u{\bkmkstart AAAAAAAAEE}
{\bkmkend AAAAAAAAEE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMP1}\~ 0x39u{\bkmkstart AAAAAAAAEF}
{\bkmkend AAAAAAAAEF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM0}\~ 0x3Au{\bkmkstart AAAAAAAAEG}
{\bkmkend AAAAAAAAEG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM1}\~ 0x3Bu{\bkmkstart AAAAAAAAEH}
{\bkmkend AAAAAAAAEH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM2}\~ 0x3Cu{\bkmkstart AAAAAAAAEI}
{\bkmkend AAAAAAAAEI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMT}\~ 0x3Du{\bkmkstart AAAAAAAAEJ}
{\bkmkend AAAAAAAAEJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_RTC}\~ 0x3Eu{\bkmkstart AAAAAAAAEK}
{\bkmkend AAAAAAAAEK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_RTC_Seconds}\~ 0x3Fu{\bkmkstart AAAAAAAAEL}
{\bkmkend AAAAAAAAEL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT0}\~ 0x40u{\bkmkstart AAAAAAAAEM}
{\bkmkend AAAAAAAAEM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT1}\~ 0x41u{\bkmkstart AAAAAAAAEN}
{\bkmkend AAAAAAAAEN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT2}\~ 0x42u{\bkmkstart AAAAAAAAEO}
{\bkmkend AAAAAAAAEO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PIT3}\~ 0x43u{\bkmkstart AAAAAAAAEP}
{\bkmkend AAAAAAAAEP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PDB0}\~ 0x44u{\bkmkstart AAAAAAAAEQ}
{\bkmkend AAAAAAAAEQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_USB0}\~ 0x45u{\bkmkstart AAAAAAAAER}
{\bkmkend AAAAAAAAER}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_USBDCD}\~ 0x46u{\bkmkstart AAAAAAAAES}
{\bkmkend AAAAAAAAES}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_Reserved71}\~ 0x47u{\bkmkstart AAAAAAAAET}
{\bkmkend AAAAAAAAET}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DAC0}\~ 0x48u{\bkmkstart AAAAAAAAEU}
{\bkmkend AAAAAAAAEU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_MCG}\~ 0x49u{\bkmkstart AAAAAAAAEV}
{\bkmkend AAAAAAAAEV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_LPTimer}\~ 0x4Au{\bkmkstart AAAAAAAAEW}
{\bkmkend AAAAAAAAEW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTA}\~ 0x4Bu{\bkmkstart AAAAAAAAEX}
{\bkmkend AAAAAAAAEX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTB}\~ 0x4Cu{\bkmkstart AAAAAAAAEY}
{\bkmkend AAAAAAAAEY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTC}\~ 0x4Du{\bkmkstart AAAAAAAAEZ}
{\bkmkend AAAAAAAAEZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTD}\~ 0x4Eu{\bkmkstart AAAAAAAAFA}
{\bkmkend AAAAAAAAFA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_PORTE}\~ 0x4Fu{\bkmkstart AAAAAAAAFB}
{\bkmkend AAAAAAAAFB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SWI}\~ 0x50u{\bkmkstart AAAAAAAAFC}
{\bkmkend AAAAAAAAFC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SPI2}\~ 0x51u{\bkmkstart AAAAAAAAFD}
{\bkmkend AAAAAAAAFD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART4_RX_TX}\~ 0x52u{\bkmkstart AAAAAAAAFE}
{\bkmkend AAAAAAAAFE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART4_ERR}\~ 0x53u{\bkmkstart AAAAAAAAFF}
{\bkmkend AAAAAAAAFF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART5_RX_TX}\~ 0x54u{\bkmkstart AAAAAAAAFG}
{\bkmkend AAAAAAAAFG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_UART5_ERR}\~ 0x55u{\bkmkstart AAAAAAAAFH}
{\bkmkend AAAAAAAAFH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CMP2}\~ 0x56u{\bkmkstart AAAAAAAAFI}
{\bkmkend AAAAAAAAFI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_FTM3}\~ 0x57u{\bkmkstart AAAAAAAAFJ}
{\bkmkend AAAAAAAAFJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_DAC1}\~ 0x58u{\bkmkstart AAAAAAAAFK}
{\bkmkend AAAAAAAAFK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_ADC1}\~ 0x59u{\bkmkstart AAAAAAAAFL}
{\bkmkend AAAAAAAAFL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_I2C2}\~ 0x5Au{\bkmkstart AAAAAAAAFM}
{\bkmkend AAAAAAAAFM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_ORed_Message_buffer}\~ 0x5Bu{\bkmkstart AAAAAAAAFN}
{\bkmkend AAAAAAAAFN}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Bus_Off}\~ 0x5Cu{\bkmkstart AAAAAAAAFO}
{\bkmkend AAAAAAAAFO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Error}\~ 0x5Du{\bkmkstart AAAAAAAAFP}
{\bkmkend AAAAAAAAFP}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Tx_Warning}\~ 0x5Eu{\bkmkstart AAAAAAAAFQ}
{\bkmkend AAAAAAAAFQ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Rx_Warning}\~ 0x5Fu{\bkmkstart AAAAAAAAFR}
{\bkmkend AAAAAAAAFR}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_CAN0_Wake_Up}\~ 0x60u{\bkmkstart AAAAAAAAFS}
{\bkmkend AAAAAAAAFS}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b LDD_ivIndex_INT_SDHC}\~ 0x61u{\bkmkstart AAAAAAAAFT}
{\bkmkend AAAAAAAAFT}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Typedefs\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b bool}{\bkmkstart AAAAAAAAFU}
{\bkmkend AAAAAAAAFU}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b byte}{\bkmkstart AAAAAAAAFV}
{\bkmkend AAAAAAAAFV}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned short {\b word}{\bkmkstart AAAAAAAAFW}
{\bkmkend AAAAAAAAFW}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned long {\b dword}{\bkmkstart AAAAAAAAFX}
{\bkmkend AAAAAAAAFX}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned long long {\b dlong}{\bkmkstart AAAAAAAAFY}
{\bkmkend AAAAAAAAFY}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b TPE_ErrCode}{\bkmkstart AAAAAAAAFZ}
{\bkmkend AAAAAAAAFZ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef float {\b TPE_Float}{\bkmkstart AAAAAAAAGA}
{\bkmkend AAAAAAAAGA}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef char {\b char_t}{\bkmkstart AAAAAAAAGB}
{\bkmkend AAAAAAAAGB}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef signed char {\b int8}{\bkmkstart AAAAAAAAGC}
{\bkmkend AAAAAAAAGC}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef signed short int {\b int16}{\bkmkstart AAAAAAAAGD}
{\bkmkend AAAAAAAAGD}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef signed long int {\b int32}{\bkmkstart AAAAAAAAGE}
{\bkmkend AAAAAAAAGE}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned char {\b uint8}{\bkmkstart AAAAAAAAGF}
{\bkmkend AAAAAAAAGF}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned short int {\b uint16}{\bkmkstart AAAAAAAAGG}
{\bkmkend AAAAAAAAGG}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef unsigned long int {\b uint32}{\bkmkstart AAAAAAAAGH}
{\bkmkend AAAAAAAAGH}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_TPinMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_TEventMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_TClockConfiguration}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TDeviceData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void * {\b LDD_TDeviceDataPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TUserData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_TDriverState}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_TCallbackParam}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void(* {\b LDD_TCallback}) ({\b LDD_TCallbackParam} *CallbackParam)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef float {\b LDD_TimerUnit_Tfloat}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef float {\b LDD_PPG_Tfloat}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef float {\b LDD_RealTime_Tfloat}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SERIAL_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SERIAL_TDataWidth}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_SERIAL_TSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SERIAL_TBaudMode}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_ADC_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_I2C_TSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_I2C_TAddr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_I2C_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef bool {\b LDD_I2C_TMode}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SegLCD_TPinIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SegLCD_TFrontplaneData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SegLCD_TFaultValue}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_GPIO_TBitField}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_ETH_TMACAddress}[6]\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef {\b LDD_ETH_TBufferDesc} * {\b LDD_ETH_TBufferDescPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_CAN_TMBIndex}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_CAN_TAccMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_CAN_TMessageID}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_CAN_TErrorCounter}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_CAN_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_CAN_TBufferMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSDP_Struct} {\b LDD_USB_TSDP}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TEpDescriptor_Struct} {\b LDD_USB_TEpDescriptor}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TDevDescriptor_Struct} {\b LDD_USB_TDevDescriptor}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void( {\b LDD_USB_Device_TTransferDoneCalback}) ({\b LDD_TDeviceData} *DevDataPtr, struct {\b LDD_USB_Device_TTD_Struct} *TrParamPtr)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Device_TTD_Head_Struct} {\b LDD_USB_Device_TTD_Head}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Device_TTD_Struct} {\b LDD_USB_Device_TTD}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_USB_Host_TPipeHandle}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void {\b LDD_USB_Host_TTransferHandle}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Host_TPipeDescr_Struct} {\b LDD_USB_Host_TPipeDescr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void( {\b LDD_USB_Host_TTransferDoneCalback}) ({\b LDD_TDeviceData} *DevDataPtr, {\b LDD_TData} *BufferPtr, uint16_t BufferSize, uint8_t *ParamPtr, {\b LDD_USB_TTransferState} Status)\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_Host_TTD_Struct} {\b LDD_USB_Host_TTD}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TGetDecriptorRequest_Struct} {\b LDD_USB_TGetDecriptorRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TEndpointStatusRequest_Struct} {\b LDD_USB_TEndpointStatusRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TEndpointFeatureRequest_Struct} {\b LDD_USB_TEndpointFeatureRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TInterfaceFeatureRequest_Struct} {\b LDD_USB_TInterfaceFeatureRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TDeviceFeatureRequest_Struct} {\b LDD_USB_TDeviceFeatureRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TGetInterfaceRequest_Struct} {\b LDD_USB_TGetInterfaceRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSetInterfaceRequest_Struct} {\b LDD_USB_TSetInterfaceRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSetAddressRequest_Struct} {\b LDD_USB_TSetAddressRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b LDD_USB_TSetConfigRequest_Struct} {\b LDD_USB_TSetConfigRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef void * {\b LDD_DAC_TDataPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DAC_TData}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DAC_TErrorMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DAC_TArrayLength}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_FLASH_TErrorFlags}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_FLASH_TAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_FLASH_TDataSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_FLASH_TErasableUnitSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_AnalogComp_TOutputValue}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef void {\b LDD_DMA_TData}{\bkmkstart AAAAAAAAGI}
{\bkmkend AAAAAAAAGI}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint8_t {\b LDD_DMA_TTransactionSize}{\bkmkstart AAAAAAAAGJ}
{\bkmkend AAAAAAAAGJ}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint32_t {\b LDD_DMA_TTransactionCount}{\bkmkstart AAAAAAAAGK}
{\bkmkend AAAAAAAAGK}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint32_t {\b LDD_DMA_TRequestCount}{\bkmkstart AAAAAAAAGL}
{\bkmkend AAAAAAAAGL}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

typedef uint32_t {\b LDD_DMA_TTransferDataSize}{\bkmkstart AAAAAAAAGM}
{\bkmkend AAAAAAAAGM}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TAddress}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef int32_t {\b LDD_DMA_TAddressOffset}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TByteCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TTransferSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TModuloSize}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TTriggerSource}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TChannelNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TRecordNumber}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TChannelMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TChannelPriority}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint16_t {\b LDD_DMA_TOuterLoopCount}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TAfterRequest}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TAfterTransfer}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_DMA_TBandwidthControl}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_DMA_TErrorFlags}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef {\b LDD_DMA_TTransferDescriptor} * {\b LDD_DMA_TTransferDescriptorPtr}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SPIMASTER_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SPISLAVE_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint8_t {\b LDD_SSI_TSectionMask}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SSI_TError}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_SSI_TComStatus}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef uint32_t {\b LDD_NFC_TTargetID}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumerations\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TDriverOperationMode} \{ {\b DOM_NONE}, 
{\b DOM_RUN}, 
{\b DOM_WAIT}, 
{\b DOM_SLEEP}, 
{\b DOM_STOP}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TimerUnit_TCounterDirection} \{ {\b DIR_UP}, 
{\b DIR_DOWN}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TimerUnit_TOutAction} \{ {\b OUTPUT_NONE}, 
{\b OUTPUT_TOGGLE}, 
{\b OUTPUT_CLEAR}, 
{\b OUTPUT_SET}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_TimerUnit_TEdge} \{ {\b EDGE_NONE}, 
{\b EDGE_RISING}, 
{\b EDGE_FALLING}, 
{\b EDGE_BOTH}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SERIAL_TParity} \{ {\b LDD_SERIAL_PARITY_UNDEF}, 
{\b LDD_SERIAL_PARITY_NONE}, 
{\b LDD_SERIAL_PARITY_ODD}, 
{\b LDD_SERIAL_PARITY_EVEN}, 
{\b LDD_SERIAL_PARITY_MARK}, 
{\b LDD_SERIAL_PARITY_SPACE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SERIAL_TStopBitLen} \{ {\b LDD_SERIAL_STOP_BIT_LEN_UNDEF}, 
{\b LDD_SERIAL_STOP_BIT_LEN_1}, 
{\b LDD_SERIAL_STOP_BIT_LEN_1_5}, 
{\b LDD_SERIAL_STOP_BIT_LEN_2}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SERIAL_TLoopMode} \{ {\b LOOPMODE_UNDEF}, 
{\b LOOPMODE_NORMAL}, 
{\b LOOPMODE_AUTO_ECHO}, 
{\b LOOPMODE_LOCAL_LOOPBACK}, 
{\b LOOPMODE_REMOTE_LOOPBACK}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ADC_TCompareMode} \{ {\b LDD_ADC_LESS_THAN} = 0x00u, 
{\b LDD_ADC_GREATER_THAN_OR_EQUAL} = 0x01u, 
{\b LDD_ADC_INSIDE_RANGE_INCLUSIVE} = 0x02u, 
{\b LDD_ADC_INSIDE_RANGE_NOT_INCLUSIVE} = 0x03u, 
{\b LDD_ADC_OUTSIDE_RANGE_INCLUSIVE} = 0x04u, 
{\b LDD_ADC_OUTSIDE_RANGE_NOT_INCLUSIVE} = 0x05u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TAddrType} \{ {\b LDD_I2C_ADDRTYPE_7BITS}, 
{\b LDD_I2C_ADDRTYPE_10BITS}, 
{\b LDD_I2C_ADDRTYPE_GENERAL_CALL}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TSendStop} \{ {\b LDD_I2C_NO_SEND_STOP}, 
{\b LDD_I2C_SEND_STOP}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TBusState} \{ {\b LDD_I2C_BUSY}, 
{\b LDD_I2C_IDLE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_I2C_TAckType} \{ {\b LDD_I2C_ACK_BYTE}, 
{\b LDD_I2C_NACK_BYTE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SegLCD_TBlinking} \{ {\b LDD_SEGLCD_BLINK_OFF}, 
{\b LDD_SEGLCD_BLINK_ALL}, 
{\b LDD_SEGLCD_BLINK_ALL_ALTERNATE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SegLCD_TSetBlank} \{ {\b LDD_SEGLCD_BLANK_STATE}, 
{\b LDD_SEGLCD_NORMAL_STATE}, 
{\b LDD_SEGLCD_ALTERNATE_STATE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SegLCD_TPinType} \{ {\b LDD_SEGLCD_BACKPLANE_PIN}, 
{\b LDD_SEGLCD_FRONTPLANE_PIN}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_GPIO_TEventCondition} \{ {\b LDD_GPIO_DISABLED} = 0x00u, 
{\b LDD_GPIO_LOW} = 0x00080000u, 
{\b LDD_GPIO_HIGH} = 0x000C0000u, 
{\b LDD_GPIO_RISING} = 0x00090000u, 
{\b LDD_GPIO_FALLING} = 0x000A0000u, 
{\b LDD_GPIO_BOTH} = 0x000B0000u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ETH_TDuplexMode} \{ {\b LDD_ETH_FULL_DUPLEX}, 
{\b LDD_ETH_HALF_DUPLEX}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ETH_TFilterMode} \{ {\b LDD_ETH_PROMISC}, 
{\b LDD_ETH_REJECT_BC}, 
{\b LDD_ETH_ACCEPT_BC}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_ETH_TSleepMode} \{ {\b LDD_ETH_ENABLED}, 
{\b LDD_ETH_ENABLED_WITH_WAKEUP}, 
{\b LDD_ETH_DISABLED}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CAN_TRxBufferState} \{ {\b LDD_CAN_MB_RX_NOT_ACTIVE} = 0x00U, 
{\b LDD_CAN_MB_RX_FULL} = 0x02U, 
{\b LDD_CAN_MB_RX_EMPTY} = 0x04U, 
{\b LDD_CAN_MB_RX_OVERRUN} = 0x06U, 
{\b LDD_CAN_MB_RX_BUSY} = 0x01U, 
{\b LDD_CAN_MB_RX_RANSWER} = 0x0AU
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CAN_TFrameType} \{ {\b LDD_CAN_DATA_FRAME}, 
{\b LDD_CAN_REMOTE_FRAME}, 
{\b LDD_CAN_RESPONSE_FRAME}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_TBusSpeed} \{ {\b LDD_USB_LOW_SPEED} = 0x00u, 
{\b LDD_USB_FULL_SPEED} = 0x01u, 
{\b LDD_USB_HIGH_SPEED} = 0x02u, 
{\b LDD_USB_SPEED_UNKNOWN} = 0xFFu
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_TTransferType} \{ {\b LDD_USB_CONTROL} = 0x00u, 
{\b LDD_USB_ISOCHRONOUS} = 0x01u, 
{\b LDD_USB_BULK} = 0x02u, 
{\b LDD_USB_INTERRUPT} = 0x03u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_TTransferState} \{ {\b LDD_USB_TRANSFER_NONE} = 0x00u, 
{\b LDD_USB_TRANSFER_DONE} = 0x01u, 
{\b LDD_USB_TRANSFER_ERROR_CANCELLED} = 0x02u, 
{\b LDD_USB_TRANSFER_ERROR_STALLED} = 0x03u, 
{\b LDD_USB_TRANSFER_ERROR_BUS_TIMEOUT} = 0x04u, 
{\b LDD_USB_TRANSFER_ERROR_DATA} = 0x05u, 
{\b LDD_USB_TRANSFER_ERROR_PID} = 0x06u, 
{\b LDD_USB_TRANSFER_ERROR_EOF} = 0x07u, 
{\b LDD_USB_TRANSFER_ERROR_CRC16} = 0x08u, 
{\b LDD_USB_TRANSFER_ERROR_DFN8} = 0x09u, 
{\b LDD_USB_TRANSFER_ERROR_DMA} = 0x0Au, 
{\b LDD_USB_TRANSFER_ERROR_BTS} = 0x0Bu, 
{\b LDD_USB_TRANSFER_ERROR} = 0x0Fu, 
{\b LDD_USB_TRANSFER_QUEUED} = 0x10u, 
{\b LDD_USB_TRANSFER_PENDING} = 0x30u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Device_TState} \{ {\b LDD_USB_DEVICE_DISABLED} = ERR_USB_DEVICE_DISABLED, 
{\b LDD_USB_DEVICE_DISABLED_BY_OTG} = ERR_USB_DEVICE_DISABLED_BY_OTG, 
{\b LDD_USB_DEVICE_VBUS_OFF} = ERR_USB_DEVICE_VBUS_OFF, 
{\b LDD_USB_DEVICE_VBUS_ON} = ERR_USB_DEVICE_VBUS_ON, 
{\b LDD_USB_DEVICE_ENABLED} = ERR_USB_DEVICE_ENABLED, 
{\b LDD_USB_DEVICE_SUSPENDED} = ERR_USB_DEVICE_SUSPENDED, 
{\b LDD_USB_DEVICE_SUSPENDED_RESUME_READY} = ERR_USB_DEVICE_SUSPENDED_RESUME_READY, 
{\b LDD_USB_DEVICE_RESUME_PENDING} = ERR_USB_DEVICE_RESUME_PENDING
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Host_TState} \{ {\b LDD_USB_HOST_DISABLED} = ERR_USB_HOST_DISABLED, 
{\b LDD_USB_HOST_DISABLED_BY_OTG} = ERR_USB_HOST_DISABLED_BY_OTG, 
{\b LDD_USB_HOST_PORT_POWERED_OFF} = ERR_USB_HOST_PORT_POWERED_OFF, 
{\b LDD_USB_HOST_PORT_DISCONNECTED} = ERR_USB_HOST_PORT_DISCONNECTED, 
{\b LDD_USB_HOST_PORT_DISABLED} = ERR_USB_HOST_PORT_DISABLED, 
{\b LDD_USB_HOST_PORT_RESETING} = ERR_USB_HOST_PORT_RESETING, 
{\b LDD_USB_HOST_PORT_RESET_RECOVERING} = ERR_USB_HOST_PORT_RESET_RECOVERING, 
{\b LDD_USB_HOST_PORT_ENABLED} = ERR_USB_HOST_PORT_ENABLED, 
{\b LDD_USB_HOST_PORT_SUSPENDED} = ERR_USB_HOST_PORT_SUSPENDED, 
{\b LDD_USB_HOST_PORT_RESUME_READY} = ERR_USB_HOST_PORT_RESUME_READY, 
{\b LDD_USB_HOST_PORT_RESUMING} = ERR_USB_HOST_PORT_RESUMING, 
{\b LDD_USB_HOST_PORT_RESUME_RECOVERING} = ERR_USB_HOST_PORT_RESUME_RECOVERING
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Otg_TState} \{ {\b LDD_USB_OTG_DISABLED} = ERR_USB_OTG_DISABLED, 
{\b LDD_USB_OTG_ENABLED} = ERR_USB_OTG_ENABLED_PENDING, 
{\b LDD_USB_OTG_A_IDLE} = ERR_USB_OTG_A_IDLE, 
{\b LDD_USB_OTG_A_WAIT_VRISE} = ERR_USB_OTG_A_WAIT_VRISE, 
{\b LDD_USB_OTG_A_WAIT_VFALL} = ERR_USB_OTG_A_WAIT_VFALL, 
{\b LDD_USB_OTG_A_WAIT_BCON} = ERR_USB_OTG_A_WAIT_BCON, 
{\b LDD_USB_OTG_A_VBUS_ERROR} = ERR_USB_OTG_A_VBUS_ERROR, 
{\b LDD_USB_OTG_A_SUSPEND} = ERR_USB_OTG_A_SUSPEND, 
{\b LDD_USB_OTG_B_IDLE} = ERR_USB_OTG_B_IDLE, 
{\b LDD_USB_OTG_B_SRP_INIT} = ERR_USB_OTG_B_SRP_INIT, 
{\b LDD_USB_OTG_B_WAIT_ACON} = ERR_USB_OTG_B_WAIT_ACON, 
{\b LDD_USB_OTG_A_HOST} = ERR_USB_OTG_A_HOST, 
{\b LDD_USB_OTG_A_PERIPHERAL} = ERR_USB_OTG_A_PERIPHERAL, 
{\b LDD_USB_OTG_B_HOST} = ERR_USB_OTG_B_HOST, 
{\b LDD_USB_OTG_B_PERIPHERAL} = ERR_USB_OTG_B_PERIPHERAL
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Otg_TCmd} \{ {\b LDD_USB_OTG_CMD_SET_A_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_A_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_B_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_B_BUS_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_A_BUS_DROP}, 
{\b LDD_USB_OTG_CMD_CLR_A_BUS_DROP}, 
{\b LDD_USB_OTG_CMD_SET_A_SUSPEND_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_A_SUSPEND_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_A_SET_B_HNP_EN_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_A_SET_B_HNP_EN_REQUEST}, 
{\b LDD_USB_OTG_CMD_SET_B_HNP_EN_REQUEST}, 
{\b LDD_USB_OTG_CMD_CLR_B_HNP_EN_REQUEST}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_USB_Host_TPortControlCmd} \{ {\b LDD_USB_HOST_PORT_CMD_POWER_ON}, 
{\b LDD_USB_HOST_PORT_CMD_POWER_OFF}, 
{\b LDD_USB_HOST_PORT_CMD_RESET}, 
{\b LDD_USB_HOST_PORT_CMD_RESUME}, 
{\b LDD_USB_HOST_PORT_CMD_SUSPEND}, 
{\b LDD_USB_HOST_PORT_CMD_DISABLE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DAC_TBufferMode} \{ {\b LDD_DAC_BUFFER_NORMAL_MODE} = 0x00U, 
{\b LDD_DAC_BUFFER_SWING_MODE} = 0x01U, 
{\b LDD_DAC_BUFFER_SCAN_MODE} = 0x02U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DAC_TBufferWatermark} \{ {\b LDD_DAC_BUFFER_WATERMARK_L1} = 0x00U, 
{\b LDD_DAC_BUFFER_WATERMARK_L2} = 0x01U, 
{\b LDD_DAC_BUFFER_WATERMARK_L3} = 0x02U, 
{\b LDD_DAC_BUFFER_WATERMARK_L4} = 0x03U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_FLASH_TCommand} \{ {\b LDD_FLASH_READ_1S_BLOCK} = 0x00u, 
{\b LDD_FLASH_READ_1S_SECTION} = 0x01u, 
{\b LDD_FLASH_WRITE_BYTE} = 0x04u, 
{\b LDD_FLASH_WRITE_WORD} = 0x05u, 
{\b LDD_FLASH_WRITE_LONG_WORD} = 0x06u, 
{\b LDD_FLASH_WRITE_PHRASE} = 0x07u, 
{\b LDD_FLASH_ERASE_FLASH_BLOCK} = 0x08u, 
{\b LDD_FLASH_ERASE_SECTOR} = 0x09u, 
{\b LDD_FLASH_ERASE_ALL_FLASH_BLOCKS} = 0x44u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_FLASH_TOperationType} \{ {\b LDD_FLASH_NO_OPERATION}, 
{\b LDD_FLASH_READ}, 
{\b LDD_FLASH_WRITE}, 
{\b LDD_FLASH_ERASE}, 
{\b LDD_FLASH_ERASE_BLOCK}, 
{\b LDD_FLASH_VERIFY_ERASED_BLOCK}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_FLASH_TOperationStatus} \{ {\b LDD_FLASH_FAILED} = 0x00u, 
{\b LDD_FLASH_STOP} = 0x01u, 
{\b LDD_FLASH_IDLE} = 0x02u, 
{\b LDD_FLASH_STOP_REQ} = 0x03u, 
{\b LDD_FLASH_START} = 0x04u, 
{\b LDD_FLASH_RUNNING} = 0x05u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_AnalogComp_TComparatorInput} \{ {\b LDD_ANALOGCOMP_INPUT_0} = 0x00U, 
{\b LDD_ANALOGCOMP_INPUT_1} = 0x01U, 
{\b LDD_ANALOGCOMP_INPUT_2} = 0x02U, 
{\b LDD_ANALOGCOMP_INPUT_3} = 0x03U, 
{\b LDD_ANALOGCOMP_INPUT_4} = 0x04U, 
{\b LDD_ANALOGCOMP_INPUT_5} = 0x05U, 
{\b LDD_ANALOGCOMP_INPUT_6} = 0x06U, 
{\b LDD_ANALOGCOMP_INPUT_7} = 0x07U, 
{\b LDD_ANALOGCOMP_INPUT_DISABLED} = 0x08U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_AnalogComp_TCompareStatus} \{ {\b LDD_ANALOGCOMP_NO_EDGE} = 0x00U, 
{\b LDD_ANALOGCOMP_FALLING_EDGE} = 0x02U, 
{\b LDD_ANALOGCOMP_RISING_EDGE} = 0x04U, 
{\b LDD_ANALOGCOMP_BOTH_EDGES} = 0x06U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_AnalogComp_TComparatorMode} \{ {\b LDD_ANALOGCOMP_RISING_EDGE_MODE} = 0x10U, 
{\b LDD_ANALOGCOMP_FALLING_EDGE_MODE} = 0x08U, 
{\b LDD_ANALOGCOMP_BOTH_EDGES_MODE} = 0x18U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TCardType} \{ {\b LDD_SDHC_SD}, 
{\b LDD_SDHC_SDIO}, 
{\b LDD_SDHC_SDCOMBO}, 
{\b LDD_SDHC_MMC}, 
{\b LDD_SDHC_CE_ATA}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TTransferOperation} \{ {\b LDD_SDHC_READ}, 
{\b LDD_SDHC_WRITE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TVoltage} \{ {\b LDD_SDHC_LOW_VOLTAGE}, 
{\b LDD_SDHC_HIGH_VOLTAGE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TWriteProtectType} \{ {\b LDD_SDHC_GROUP}, 
{\b LDD_SDHC_CARD}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TStatus} \{ {\b LDD_SDHC_DISABLED}, 
{\b LDD_SDHC_RESET}, 
{\b LDD_SDHC_IDLE}, 
{\b LDD_SDHC_VOLTAGE_VALIDATION}, 
{\b LDD_SDHC_CARD_REGISTRATION}, 
{\b LDD_SDHC_CARD_SELECTION}, 
{\b LDD_SDHC_CARD_INFO_RETRIEVAL}, 
{\b LDD_SDHC_TRANSFER}, 
{\b LDD_SDHC_ERASION}, 
{\b LDD_SDHC_IO_REG_TRANSFER}, 
{\b LDD_SDHC_DATA_WIDTH_SELECTION}, 
{\b LDD_SDHC_BUS_CLOCK_SELECTION}, 
{\b LDD_SDHC_WRITE_PROTECTION_SETUP}, 
{\b LDD_SDHC_WRITE_PROTECTION_RETRIEVAL}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SDHC_TError} \{ {\b LDD_SDHC_ERR_OK}, 
{\b LDD_SDHC_ERR_DMA}, 
{\b LDD_SDHC_ERR_NOT_SUPPORTED}, 
{\b LDD_SDHC_ERR_TIMEOUT}, 
{\b LDD_SDHC_ERR_COMMAND_CRC}, 
{\b LDD_SDHC_ERR_DATA_CRC}, 
{\b LDD_SDHC_ERR_ADDRESS_OUT_OF_RANGE}, 
{\b LDD_SDHC_ERR_ADDRESS_MISALIGN}, 
{\b LDD_SDHC_ERR_BLOCK_LEN_ERROR}, 
{\b LDD_SDHC_ERR_WP_VIOLATION}, 
{\b LDD_SDHC_ERR_CARD_IS_LOCKED}, 
{\b LDD_SDHC_ERR_WP_ERASE_SKIP}, 
{\b LDD_SDHC_ERR_INTERNAL_FAILURE}, 
{\b LDD_SDHC_ERR_CARD_FAILURE}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TChannelStatus} \{ {\b LDD_DMA_IDLE}, 
{\b LDD_DMA_BUSY}, 
{\b LDD_DMA_DONE}, 
{\b LDD_DMA_ERROR}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TTransferState} \{ {\b LDD_DMA_TRANSFER_IDLE}, 
{\b LDD_DMA_TRANSFER_BUSY}, 
{\b LDD_DMA_TRANSFER_ERROR}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TTransferMode} \{ {\b LDD_DMA_CYCLE_STEAL_TRANSFERS}, 
{\b LDD_DMA_SINGLE_TRANSFER}, 
{\b LDD_DMA_NESTED_TRANSFERS}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_DMA_TTriggerType} \{ {\b LDD_DMA_SW_TRIGGER}, 
{\b LDD_DMA_HW_TRIGGER}, 
{\b LDD_DMA_ALWAYS_ENABLED_TRIGGER}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_SSI_TAC97CommandType} \{ {\b LDD_SSI_READ_COMMAND} = 0x08u, 
{\b LDD_SSI_WRITE_COMMAND} = 0x10u
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CRC_TTransposeType} \{ {\b LDD_CRC_NO_TRANSPOSE} = 0, 
{\b LDD_CRC_BITS} = 1, 
{\b LDD_CRC_BITS_AND_BYTES} = 2, 
{\b LDD_CRC_BYTES} = 3
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_CRC_TCRCStandard} \{ {\b LDD_CRC_16}, 
{\b LDD_CRC_CCITT}, 
{\b LDD_CRC_MODBUS_16}, 
{\b LDD_CRC_KERMIT}, 
{\b LDD_CRC_DNP}, 
{\b LDD_CRC_32}, 
{\b LDD_CRC_USER}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_RNG_TSleepMode} \{ {\b LDD_RNG_SLEEP_ENABLED}, 
{\b LDD_RNG_SLEEP_DISABLED}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_NFC_TeCmd} \{ {\b LDD_NFC_CMD_NONE} = 0x00U, 
{\b LDD_NFC_CMD_RESET} = 0x01U, 
{\b LDD_NFC_CMD_ERASE} = 0x02U, 
{\b LDD_NFC_CMD_READ_ID} = 0x03U, 
{\b LDD_NFC_CMD_READ_PAGES} = 0x04U, 
{\b LDD_NFC_CMD_WRITE_PAGES} = 0x05U, 
{\b LDD_NFC_CMD_ERASE_BLOCKS} = 0x06U, 
{\b LDD_NFC_CMD_READ_RAW_PAGE} = 0x07U, 
{\b LDD_NFC_CMD_WRITE_RAW_PAGE} = 0x08U
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_LCDC_CursorOperation} \{ {\b LDD_LCDC_DISABLED} = 0, 
{\b LDD_LCDC_ALWAYS_1}, 
{\b LDD_LCDC_ALWAYS_0}, 
{\b LDD_LCDC_COLOR}, 
{\b LDD_LCDC_INVERTED}, 
{\b LDD_LCDC_INVERTED_COLOR}, 
{\b LDD_LCDC_AND}, 
{\b LDD_LCDC_OR}, 
{\b LDD_LCDC_XOR}
 \}\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b LDD_LCDC_TPlaneID} \{ {\b LDD_LCDC_PLANE_COMMON}, 
{\b LDD_LCDC_PLANE_0}, 
{\b LDD_LCDC_PLANE_1}
 \}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b PE_FillMemory} (register void *SourceAddressPtr, register uint8_t c, register uint32_t len)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Fills a memory area block by a specified value. }{
}\par
}}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b PE_Types.h} - contains definitions of basic types, register access macros and hardware specific macros which can be used in user application. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.01 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Vectors.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Vectors.c}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/Generated_Code/Vectors.c}
{\bkmkstart AAAAAAAAGN}
{\bkmkend AAAAAAAAGN}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "Cpu.h"}\par
{\f2 #include "Events.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b __thumb_startup} (void){\bkmkstart AAAAAAAAGO}
{\bkmkend AAAAAAAAGO}
\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

{\b __attribute__} ((section(".vectortable"))) const{\bkmkstart AAAAAAAAGP}
{\bkmkend AAAAAAAAGP}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b __SP_INIT}{\bkmkstart AAAAAAAAGQ}
{\bkmkend AAAAAAAAGQ}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {\tc\tcl \v 4}\par}
THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT. Filename : {\b Vectors.c} Project : ROBO Processor : MK22FX512VLQ12 Version : Component 01.014, Driver 01.04, CPU db: 3.00.000 Compiler : GNU C Compiler Date/Time : 2015-04-07, 03:50, # CodeGen: 0 Abstract :\par
Settings :\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid Copyright : 1997 - 2014 Freescale Semiconductor, Inc. \par
All Rights Reserved.\par
\par
Redistribution and use in source and binary forms, with or without modification,\par
are permitted provided that the following conditions are met:\par
\par
o Redistributions of source code must retain the above copyright notice, this list\par
  of conditions and the following disclaimer.\par
\par
o Redistributions in binary form must reproduce the above copyright notice, this\par
  list of conditions and the following disclaimer in the documentation and/or\par
  other materials provided with the distribution.\par
\par
o Neither the name of Freescale Semiconductor, Inc. nor the names of its\par
  contributors may be used to endorse or promote products derived from this\par
  software without specific prior written permission.\par
\par
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND\par
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\par
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\par
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\par
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\par
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\par
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\par
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\par
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\par
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\par
\par
http: www.freescale.com\par
mail: support@freescale.com\par
}
 {\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {\tc\tcl \v 4}\par}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.04 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/sources/Events.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/sources/Events.c}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/sources/Events.c}
{\bkmkstart AAAAAAAAGR}
{\bkmkend AAAAAAAAGR}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is user's event module. Put your event handler code here. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "Cpu.h"}\par
{\f2 #include "Events.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b Cpu_OnNMIINT} (void){\bkmkstart AAAAAAAAGS}
{\bkmkend AAAAAAAAGS}
\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This event is called when the Non maskable interrupt had occurred. This event is automatically enabled when the [NMI interrupt] property is set to 'Enabled'. }{
}\par
}}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is user's event module. Put your event handler code here. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.00 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/sources/Events.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/sources/Events.h}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/sources/Events.h}
{\bkmkstart AAAAAAAAGT}
{\bkmkend AAAAAAAAGT}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is user's event module. Put your event handler code here. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "PE_Types.h"}\par
{\f2 #include "PE_Error.h"}\par
{\f2 #include "PE_Const.h"}\par
{\f2 #include "IO_Map.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b Cpu_OnNMIINT} (void){\bkmkstart AAAAAAAAGS}
{\bkmkend AAAAAAAAGS}
\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This event is called when the Non maskable interrupt had occurred. This event is automatically enabled when the [NMI interrupt] property is set to 'Enabled'. }{
}\par
}}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is user's event module. Put your event handler code here. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.00 \par
}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/MiklPikl/workspace.kds/ROBO/sources/main.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/MiklPikl/workspace.kds/ROBO/sources/main.c}
{\xe \v C:/Users/MiklPikl/workspace.kds/ROBO/sources/main.c}
{\bkmkstart AAAAAAAAGU}
{\bkmkend AAAAAAAAGU}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Main module. This module contains user's application code. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "Cpu.h"}\par
{\f2 #include "Events.h"}\par
{\f2 #include "PE_Types.h"}\par
{\f2 #include "PE_Error.h"}\par
{\f2 #include "PE_Const.h"}\par
{\f2 #include "IO_Map.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

int {\b main} (void){\bkmkstart AAAAAAAAGV}
{\bkmkend AAAAAAAAGV}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Main module. This module contains user's application code. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Version:\par}\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid 01.01 \par
}}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Index\par 
\pard\plain 
{\tc \v Index}
{\field\fldedit {\*\fldinst INDEX \\c2 \\*MERGEFORMAT}{\fldrslt INDEX}}
}