{
    "CompileStrategy": "fullobj",
    "MlibObjs": {},
    "LVLData": [
        "SIM"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90841
    },
    "PrevCompiledModules": {
        "dual_trig_sync": {
            "VI9mg_d": {
                "archive": "archive.2/_15448_archive_1.a",
                "mode": 4,
                "bytes": 11335,
                "mod": "dual_trig_sync",
                "checksum": 0,
                "out": "VI9mg_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "bytes": 7909,
                "mod": "...MASTER...",
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "archive": "archive.2/_prev_archive_1.a",
                "mode": 4,
                "bytes": 39895,
                "mod": "std",
                "checksum": 0,
                "out": "reYIK_d.o"
            }
        }
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "dual_trig_sync",
        "dual_trig_sync"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "dual_trig_sync": [
            "dual_trig_sync",
            "VI9mg",
            "module"
        ]
    },
    "stat": {
        "totalObjSize": 102176,
        "outputSizePerQuad": 214.0,
        "ru_self_cgstart": {
            "ru_stime_sec": 0.0081080000000000006,
            "ru_utime_sec": 0.041445999999999997,
            "ru_majflt": 0,
            "ru_maxrss_kb": 91724,
            "ru_nvcsw": 21,
            "ru_minflt": 5853,
            "ru_nivcsw": 4
        },
        "nQuads": 476,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "ru_self_end": {
            "ru_stime_sec": 0.011252,
            "ru_utime_sec": 0.045010000000000001,
            "ru_majflt": 0,
            "ru_maxrss_kb": 98104,
            "ru_nvcsw": 22,
            "ru_minflt": 7563,
            "ru_nivcsw": 5
        },
        "Frontend(%)": 92.081759608975773,
        "nMops": 831,
        "ru_childs_end": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0024849999999999998,
            "ru_majflt": 0,
            "ru_maxrss_kb": 19460,
            "ru_nvcsw": 1,
            "ru_minflt": 226,
            "ru_nivcsw": 0
        },
        "CodeGen(%)": 7.9182403910242272
    },
    "CurCompileUdps": {},
    "PEModules": [],
    "Misc": {
        "csrc_abs": "/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/sim_build/csrc",
        "cwd": "/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/sim_build",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/sim_build/simv.daidir",
        "archive_dir": "archive.2"
    },
    "CompileProcesses": [
        "cgproc.15448.json"
    ],
    "CompileStatus": "Successful"
}