// Seed: 1646702754
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
  assign id_1 = id_2;
endmodule
module module_0 (
    input tri module_1,
    output supply0 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output logic id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri0 id_11
);
  always @(posedge id_4) begin : LABEL_0
    id_8 <= id_4;
  end
  wire  id_13;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
