==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'correlation.cpp' ... 
WARNING: [HLS 200-40] In file included from correlation.cpp:1:
correlation.cpp:256:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else {
   ^
correlation.cpp:264:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
2 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2180 ; free virtual = 11930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2180 ; free virtual = 11930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 501.418 ; gain = 128.816 ; free physical = 2164 ; free virtual = 11919
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (correlation.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (correlation.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (correlation.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (correlation.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_mul3' into 'operator_int_56_mul6' (correlation.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_mul6' (correlation.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_mul6' (correlation.cpp:267) automatically.
WARNING: [SYNCHK 200-23] correlation.cpp:90: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 501.418 ; gain = 128.816 ; free physical = 2154 ; free virtual = 11910
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (correlation.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (correlation.cpp:98) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (correlation.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (correlation.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (correlation.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_mul3' into 'operator_int_56_mul6' (correlation.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_mul6' (correlation.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_mul6' into 'operator_double_mul6' (correlation.cpp:245) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_mul6' (correlation.cpp:267) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (correlation.cpp:208:29) to (correlation.cpp:252:2) in function 'operator_double_mul6'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (correlation.cpp:123:36) to (correlation.cpp:89:6) in function 'operator_double_div5'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'operator_double_mul6' (correlation.cpp:225)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 501.418 ; gain = 128.816 ; free physical = 2121 ; free virtual = 11880
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'lut_mul3_chunk' (correlation.cpp:217:31) in function 'operator_double_mul6' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 2092 ; free virtual = 11851
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_correlation_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', correlation.cpp:160) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.67 seconds; current allocated memory: 142.234 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 142.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_mul3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 143.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 143.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_mul6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.66ns) of 'cttz' operation ('tmp_1', correlation.cpp:246) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (2.664ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'cttz' operation ('tmp_1', correlation.cpp:246) (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 143.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 144.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_correlation_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.4ns) of 'dsqrt' operation ('tmp_23', correlation.cpp:402) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (3.404ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'dsqrt' operation ('tmp_23', correlation.cpp:402) (3.4 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 146.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 148.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_lshr_52ns_11ns_52_7_1' to 'kernel_correlatiohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_shl_56ns_11ns_56_7_1' to 'kernel_correlatioibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_lshr_56ns_6ns_56_7_1' to 'kernel_correlatiojbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatiohbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatioibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatiojbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 149.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_mul3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_mul3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 152.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_mul6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_shl_56ns_32ns_56_7_1' to 'kernel_correlatiokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_lshr_56ns_32ns_56_7_1' to 'kernel_correlatiolbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatiokbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatiolbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_mul6'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 153.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_correlation_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation_optimized/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation_optimized/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation_optimized/float_n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation_optimized/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation_optimized/symmat' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation_optimized/mean' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_correlation_optimized/stddev' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_correlation_optimized' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_dadddsub_64ns_64ns_64_14_no_dsp_1' to 'kernel_correlatiomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_dmul_64ns_64ns_64_18_max_dsp_1' to 'kernel_correlationcg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_ddiv_64ns_64ns_64_59_1' to 'kernel_correlatioocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_dcmp_64ns_64ns_1_4_1' to 'kernel_correlatiopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_dsqrt_64ns_64ns_64_59_1' to 'kernel_correlatioqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_correlation_optimized_mac_muladd_11ns_21s_10ns_21_4_1' to 'kernel_correlatiorcU' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_correlation_optimized/m' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_correlation_optimized/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_correlation_optimized/float_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatiomb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlationcg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatioocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatiopcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatioqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_correlatiorcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_correlation_optimized'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 159.993 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_correlatiohbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_correlatioibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_correlatiojbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul3_chunk_q01_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul3_chunk_q12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul3_chunk_q23_rom' using distributed ROMs.
