[board]
type=System
children=cache_hierarchy clk_domain dvfs_handler memory processor workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=0:1073741824
memories=board.memory.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]

[board.cache_hierarchy]
type=SubSystem
children=ruby_system
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.ruby_system]
type=RubySystem
children=directory_controllers l1_controllers00 l1_controllers01 l1_controllers02 l1_controllers03 l1_controllers04 l1_controllers05 l1_controllers06 l1_controllers07 l1_controllers08 l1_controllers09 l1_controllers10 l1_controllers11 l1_controllers12 l1_controllers13 l1_controllers14 l1_controllers15 l1_controllers16 l2_controllers00 l2_controllers01 l2_controllers02 l2_controllers03 l2_controllers04 l2_controllers05 l2_controllers06 l2_controllers07 l2_controllers08 l2_controllers09 l2_controllers10 l2_controllers11 l2_controllers12 l2_controllers13 l2_controllers14 l2_controllers15 network power_state sys_port_proxy
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=board.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=64
num_of_sequencers=17
number_of_virtual_networks=5
phys_mem=Null
power_model=
power_state=board.cache_hierarchy.ruby_system.power_state
randomization=false
system=board

[board.cache_hierarchy.ruby_system.directory_controllers]
type=Directory_Controller
children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
addr_ranges=0:1073741824
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
directory=board.cache_hierarchy.ruby_system.directory_controllers.directory
directory_latency=6
downstream_destinations=
eventq_index=0
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.directory_controllers.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.directory_controllers.requestToDir
requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory
responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir
responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory
responseToDir=board.cache_hierarchy.ruby_system.directory_controllers.responseToDir
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_mem_ctrl_latency=1
transitions_per_cycle=32
upstream_destinations=
version=0
memory_out_port=board.memory.mem_ctrl.port

[board.cache_hierarchy.ruby_system.directory_controllers.directory]
type=RubyDirectoryMemory
addr_ranges=0:1073741824
eventq_index=0

[board.cache_hierarchy.ruby_system.directory_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.directory_controllers.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[82]

[board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[99]

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers.responseToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[83]

[board.cache_hierarchy.ruby_system.l1_controllers00]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers00.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers00.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers00.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers00.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers00.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers00.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers00.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers00.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers00.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers00.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers00.unblockFromL1Cache
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.l1_controllers00.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers00.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers00.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers00.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers00.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers00.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers00.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers00.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers00.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers00.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers00.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers00.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers00.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers00.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers00.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.processor.cores00.core.icache_port board.processor.cores00.core.dcache_port board.processor.cores00.core.mmu.itb.walker.port board.processor.cores00.core.mmu.dtb.walker.port board.processor.cores00.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores00.core.interrupts.pio board.processor.cores00.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers00.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[2]

[board.cache_hierarchy.ruby_system.l1_controllers01]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers01.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers01.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers01.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers01.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers01.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers01.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers01.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers01.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers01.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers01.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers01.unblockFromL1Cache
upstream_destinations=
version=1

[board.cache_hierarchy.ruby_system.l1_controllers01.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers01.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers01.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers01.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers01.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers01.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers01.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers01.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers01.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers01.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[3]

[board.cache_hierarchy.ruby_system.l1_controllers01.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[2]

[board.cache_hierarchy.ruby_system.l1_controllers01.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[4]

[board.cache_hierarchy.ruby_system.l1_controllers01.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[3]

[board.cache_hierarchy.ruby_system.l1_controllers01.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers01.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=1
in_ports=board.processor.cores01.core.icache_port board.processor.cores01.core.dcache_port board.processor.cores01.core.mmu.itb.walker.port board.processor.cores01.core.mmu.dtb.walker.port board.processor.cores01.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores01.core.interrupts.pio board.processor.cores01.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers01.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[5]

[board.cache_hierarchy.ruby_system.l1_controllers02]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers02.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers02.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers02.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers02.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers02.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers02.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers02.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers02.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers02.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers02.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers02.unblockFromL1Cache
upstream_destinations=
version=2

[board.cache_hierarchy.ruby_system.l1_controllers02.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers02.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers02.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers02.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers02.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers02.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers02.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers02.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers02.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers02.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[6]

[board.cache_hierarchy.ruby_system.l1_controllers02.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[4]

[board.cache_hierarchy.ruby_system.l1_controllers02.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[7]

[board.cache_hierarchy.ruby_system.l1_controllers02.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[5]

[board.cache_hierarchy.ruby_system.l1_controllers02.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers02.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=2
in_ports=board.processor.cores02.core.icache_port board.processor.cores02.core.dcache_port board.processor.cores02.core.mmu.itb.walker.port board.processor.cores02.core.mmu.dtb.walker.port board.processor.cores02.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores02.core.interrupts.pio board.processor.cores02.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers02.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[8]

[board.cache_hierarchy.ruby_system.l1_controllers03]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers03.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers03.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers03.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers03.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers03.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers03.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers03.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers03.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers03.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers03.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers03.unblockFromL1Cache
upstream_destinations=
version=3

[board.cache_hierarchy.ruby_system.l1_controllers03.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers03.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers03.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers03.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers03.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers03.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers03.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers03.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers03.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers03.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[9]

[board.cache_hierarchy.ruby_system.l1_controllers03.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[6]

[board.cache_hierarchy.ruby_system.l1_controllers03.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[10]

[board.cache_hierarchy.ruby_system.l1_controllers03.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[7]

[board.cache_hierarchy.ruby_system.l1_controllers03.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers03.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=3
in_ports=board.processor.cores03.core.icache_port board.processor.cores03.core.dcache_port board.processor.cores03.core.mmu.itb.walker.port board.processor.cores03.core.mmu.dtb.walker.port board.processor.cores03.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores03.core.interrupts.pio board.processor.cores03.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers03.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[11]

[board.cache_hierarchy.ruby_system.l1_controllers04]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers04.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers04.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers04.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers04.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers04.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers04.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers04.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers04.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers04.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers04.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers04.unblockFromL1Cache
upstream_destinations=
version=4

[board.cache_hierarchy.ruby_system.l1_controllers04.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers04.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers04.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers04.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers04.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers04.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers04.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers04.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers04.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers04.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[12]

[board.cache_hierarchy.ruby_system.l1_controllers04.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[8]

[board.cache_hierarchy.ruby_system.l1_controllers04.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[13]

[board.cache_hierarchy.ruby_system.l1_controllers04.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[9]

[board.cache_hierarchy.ruby_system.l1_controllers04.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers04.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=4
in_ports=board.processor.cores04.core.icache_port board.processor.cores04.core.dcache_port board.processor.cores04.core.mmu.itb.walker.port board.processor.cores04.core.mmu.dtb.walker.port board.processor.cores04.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores04.core.interrupts.pio board.processor.cores04.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers04.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[14]

[board.cache_hierarchy.ruby_system.l1_controllers05]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers05.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers05.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers05.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers05.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers05.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers05.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers05.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers05.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers05.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers05.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers05.unblockFromL1Cache
upstream_destinations=
version=5

[board.cache_hierarchy.ruby_system.l1_controllers05.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers05.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers05.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers05.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers05.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers05.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers05.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers05.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers05.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers05.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[15]

[board.cache_hierarchy.ruby_system.l1_controllers05.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[10]

[board.cache_hierarchy.ruby_system.l1_controllers05.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[16]

[board.cache_hierarchy.ruby_system.l1_controllers05.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[11]

[board.cache_hierarchy.ruby_system.l1_controllers05.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers05.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=5
in_ports=board.processor.cores05.core.icache_port board.processor.cores05.core.dcache_port board.processor.cores05.core.mmu.itb.walker.port board.processor.cores05.core.mmu.dtb.walker.port board.processor.cores05.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores05.core.interrupts.pio board.processor.cores05.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers05.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[17]

[board.cache_hierarchy.ruby_system.l1_controllers06]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers06.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers06.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers06.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers06.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers06.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers06.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers06.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers06.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers06.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers06.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers06.unblockFromL1Cache
upstream_destinations=
version=6

[board.cache_hierarchy.ruby_system.l1_controllers06.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers06.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers06.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers06.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers06.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers06.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers06.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers06.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers06.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers06.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[18]

[board.cache_hierarchy.ruby_system.l1_controllers06.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[12]

[board.cache_hierarchy.ruby_system.l1_controllers06.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[19]

[board.cache_hierarchy.ruby_system.l1_controllers06.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[13]

[board.cache_hierarchy.ruby_system.l1_controllers06.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers06.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=6
in_ports=board.processor.cores06.core.icache_port board.processor.cores06.core.dcache_port board.processor.cores06.core.mmu.itb.walker.port board.processor.cores06.core.mmu.dtb.walker.port board.processor.cores06.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores06.core.interrupts.pio board.processor.cores06.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers06.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[20]

[board.cache_hierarchy.ruby_system.l1_controllers07]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers07.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers07.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers07.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers07.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers07.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers07.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers07.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers07.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers07.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers07.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers07.unblockFromL1Cache
upstream_destinations=
version=7

[board.cache_hierarchy.ruby_system.l1_controllers07.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers07.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers07.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers07.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers07.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers07.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers07.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers07.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers07.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers07.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[21]

[board.cache_hierarchy.ruby_system.l1_controllers07.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[14]

[board.cache_hierarchy.ruby_system.l1_controllers07.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[22]

[board.cache_hierarchy.ruby_system.l1_controllers07.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[15]

[board.cache_hierarchy.ruby_system.l1_controllers07.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers07.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=7
in_ports=board.processor.cores07.core.icache_port board.processor.cores07.core.dcache_port board.processor.cores07.core.mmu.itb.walker.port board.processor.cores07.core.mmu.dtb.walker.port board.processor.cores07.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores07.core.interrupts.pio board.processor.cores07.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers07.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[23]

[board.cache_hierarchy.ruby_system.l1_controllers08]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers08.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers08.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers08.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers08.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers08.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers08.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers08.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers08.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers08.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers08.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers08.unblockFromL1Cache
upstream_destinations=
version=8

[board.cache_hierarchy.ruby_system.l1_controllers08.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers08.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers08.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers08.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers08.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers08.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers08.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers08.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers08.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers08.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[24]

[board.cache_hierarchy.ruby_system.l1_controllers08.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[16]

[board.cache_hierarchy.ruby_system.l1_controllers08.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[25]

[board.cache_hierarchy.ruby_system.l1_controllers08.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[17]

[board.cache_hierarchy.ruby_system.l1_controllers08.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers08.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=8
in_ports=board.processor.cores08.core.icache_port board.processor.cores08.core.dcache_port board.processor.cores08.core.mmu.itb.walker.port board.processor.cores08.core.mmu.dtb.walker.port board.processor.cores08.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores08.core.interrupts.pio board.processor.cores08.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers08.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[26]

[board.cache_hierarchy.ruby_system.l1_controllers09]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers09.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers09.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers09.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers09.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers09.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers09.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers09.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers09.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers09.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers09.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers09.unblockFromL1Cache
upstream_destinations=
version=9

[board.cache_hierarchy.ruby_system.l1_controllers09.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers09.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers09.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers09.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers09.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers09.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers09.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers09.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers09.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers09.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[27]

[board.cache_hierarchy.ruby_system.l1_controllers09.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[18]

[board.cache_hierarchy.ruby_system.l1_controllers09.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[28]

[board.cache_hierarchy.ruby_system.l1_controllers09.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[19]

[board.cache_hierarchy.ruby_system.l1_controllers09.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers09.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=9
in_ports=board.processor.cores09.core.icache_port board.processor.cores09.core.dcache_port board.processor.cores09.core.mmu.itb.walker.port board.processor.cores09.core.mmu.dtb.walker.port board.processor.cores09.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores09.core.interrupts.pio board.processor.cores09.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers09.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[29]

[board.cache_hierarchy.ruby_system.l1_controllers10]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers10.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers10.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache
upstream_destinations=
version=10

[board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers10.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[30]

[board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[20]

[board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[31]

[board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[21]

[board.cache_hierarchy.ruby_system.l1_controllers10.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=10
in_ports=board.processor.cores10.core.icache_port board.processor.cores10.core.dcache_port board.processor.cores10.core.mmu.itb.walker.port board.processor.cores10.core.mmu.dtb.walker.port board.processor.cores10.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores10.core.interrupts.pio board.processor.cores10.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[32]

[board.cache_hierarchy.ruby_system.l1_controllers11]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers11.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers11.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache
upstream_destinations=
version=11

[board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers11.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[33]

[board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[22]

[board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[34]

[board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[23]

[board.cache_hierarchy.ruby_system.l1_controllers11.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=11
in_ports=board.processor.cores11.core.icache_port board.processor.cores11.core.dcache_port board.processor.cores11.core.mmu.itb.walker.port board.processor.cores11.core.mmu.dtb.walker.port board.processor.cores11.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores11.core.interrupts.pio board.processor.cores11.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[35]

[board.cache_hierarchy.ruby_system.l1_controllers12]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers12.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers12.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache
upstream_destinations=
version=12

[board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers12.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[36]

[board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[24]

[board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[37]

[board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[25]

[board.cache_hierarchy.ruby_system.l1_controllers12.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=12
in_ports=board.processor.cores12.core.icache_port board.processor.cores12.core.dcache_port board.processor.cores12.core.mmu.itb.walker.port board.processor.cores12.core.mmu.dtb.walker.port board.processor.cores12.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores12.core.interrupts.pio board.processor.cores12.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[38]

[board.cache_hierarchy.ruby_system.l1_controllers13]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers13.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers13.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache
upstream_destinations=
version=13

[board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers13.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[39]

[board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[26]

[board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[40]

[board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[27]

[board.cache_hierarchy.ruby_system.l1_controllers13.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=13
in_ports=board.processor.cores13.core.icache_port board.processor.cores13.core.dcache_port board.processor.cores13.core.mmu.itb.walker.port board.processor.cores13.core.mmu.dtb.walker.port board.processor.cores13.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores13.core.interrupts.pio board.processor.cores13.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[41]

[board.cache_hierarchy.ruby_system.l1_controllers14]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers14.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers14.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache
upstream_destinations=
version=14

[board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers14.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[42]

[board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[28]

[board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[43]

[board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[29]

[board.cache_hierarchy.ruby_system.l1_controllers14.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=14
in_ports=board.processor.cores14.core.icache_port board.processor.cores14.core.dcache_port board.processor.cores14.core.mmu.itb.walker.port board.processor.cores14.core.mmu.dtb.walker.port board.processor.cores14.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores14.core.interrupts.pio board.processor.cores14.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[44]

[board.cache_hierarchy.ruby_system.l1_controllers15]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers15.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers15.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache
upstream_destinations=
version=15

[board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers15.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[45]

[board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[30]

[board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[46]

[board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[31]

[board.cache_hierarchy.ruby_system.l1_controllers15.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=15
in_ports=board.processor.cores15.core.icache_port board.processor.cores15.core.dcache_port board.processor.cores15.core.mmu.itb.walker.port board.processor.cores15.core.mmu.dtb.walker.port board.processor.cores15.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores15.core.interrupts.pio board.processor.cores15.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[47]

[board.cache_hierarchy.ruby_system.l1_controllers16]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=4
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers16.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers16.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache
upstream_destinations=
version=16

[board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers16.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers16.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[48]

[board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[32]

[board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[49]

[board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[33]

[board.cache_hierarchy.ruby_system.l1_controllers16.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=16
in_ports=board.processor.cores16.core.icache_port board.processor.cores16.core.dcache_port board.processor.cores16.core.mmu.itb.walker.port board.processor.cores16.core.mmu.dtb.walker.port board.processor.cores16.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores16.core.interrupts.pio board.processor.cores16.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[50]

[board.cache_hierarchy.ruby_system.l2_controllers00]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers00.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers00.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers00.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers00.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers00.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers00.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers00.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers00.unblockToL2Cache
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.l2_controllers00.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[51]

[board.cache_hierarchy.ruby_system.l2_controllers00.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[52]

[board.cache_hierarchy.ruby_system.l2_controllers00.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[35]

[board.cache_hierarchy.ruby_system.l2_controllers00.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers00.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers00.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers00.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[53]

[board.cache_hierarchy.ruby_system.l2_controllers00.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[36]

[board.cache_hierarchy.ruby_system.l2_controllers00.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[34]

[board.cache_hierarchy.ruby_system.l2_controllers01]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers01.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers01.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers01.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers01.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers01.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers01.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers01.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers01.unblockToL2Cache
upstream_destinations=
version=1

[board.cache_hierarchy.ruby_system.l2_controllers01.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[54]

[board.cache_hierarchy.ruby_system.l2_controllers01.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[55]

[board.cache_hierarchy.ruby_system.l2_controllers01.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[38]

[board.cache_hierarchy.ruby_system.l2_controllers01.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers01.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers01.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers01.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[56]

[board.cache_hierarchy.ruby_system.l2_controllers01.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[39]

[board.cache_hierarchy.ruby_system.l2_controllers01.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[37]

[board.cache_hierarchy.ruby_system.l2_controllers02]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers02.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers02.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers02.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers02.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers02.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers02.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers02.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers02.unblockToL2Cache
upstream_destinations=
version=2

[board.cache_hierarchy.ruby_system.l2_controllers02.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[57]

[board.cache_hierarchy.ruby_system.l2_controllers02.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[58]

[board.cache_hierarchy.ruby_system.l2_controllers02.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[41]

[board.cache_hierarchy.ruby_system.l2_controllers02.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers02.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers02.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers02.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[59]

[board.cache_hierarchy.ruby_system.l2_controllers02.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[42]

[board.cache_hierarchy.ruby_system.l2_controllers02.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[40]

[board.cache_hierarchy.ruby_system.l2_controllers03]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers03.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers03.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers03.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers03.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers03.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers03.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers03.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers03.unblockToL2Cache
upstream_destinations=
version=3

[board.cache_hierarchy.ruby_system.l2_controllers03.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[60]

[board.cache_hierarchy.ruby_system.l2_controllers03.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[61]

[board.cache_hierarchy.ruby_system.l2_controllers03.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[44]

[board.cache_hierarchy.ruby_system.l2_controllers03.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers03.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers03.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers03.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[62]

[board.cache_hierarchy.ruby_system.l2_controllers03.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[45]

[board.cache_hierarchy.ruby_system.l2_controllers03.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[43]

[board.cache_hierarchy.ruby_system.l2_controllers04]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers04.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers04.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers04.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers04.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers04.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers04.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers04.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers04.unblockToL2Cache
upstream_destinations=
version=4

[board.cache_hierarchy.ruby_system.l2_controllers04.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[63]

[board.cache_hierarchy.ruby_system.l2_controllers04.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[64]

[board.cache_hierarchy.ruby_system.l2_controllers04.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[47]

[board.cache_hierarchy.ruby_system.l2_controllers04.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers04.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers04.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers04.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[65]

[board.cache_hierarchy.ruby_system.l2_controllers04.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[48]

[board.cache_hierarchy.ruby_system.l2_controllers04.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[46]

[board.cache_hierarchy.ruby_system.l2_controllers05]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers05.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers05.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers05.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers05.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers05.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers05.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers05.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers05.unblockToL2Cache
upstream_destinations=
version=5

[board.cache_hierarchy.ruby_system.l2_controllers05.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[66]

[board.cache_hierarchy.ruby_system.l2_controllers05.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[67]

[board.cache_hierarchy.ruby_system.l2_controllers05.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[50]

[board.cache_hierarchy.ruby_system.l2_controllers05.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers05.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers05.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers05.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[68]

[board.cache_hierarchy.ruby_system.l2_controllers05.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[51]

[board.cache_hierarchy.ruby_system.l2_controllers05.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[49]

[board.cache_hierarchy.ruby_system.l2_controllers06]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers06.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers06.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers06.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers06.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers06.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers06.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers06.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers06.unblockToL2Cache
upstream_destinations=
version=6

[board.cache_hierarchy.ruby_system.l2_controllers06.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[69]

[board.cache_hierarchy.ruby_system.l2_controllers06.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[70]

[board.cache_hierarchy.ruby_system.l2_controllers06.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[53]

[board.cache_hierarchy.ruby_system.l2_controllers06.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers06.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers06.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers06.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[71]

[board.cache_hierarchy.ruby_system.l2_controllers06.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[54]

[board.cache_hierarchy.ruby_system.l2_controllers06.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[52]

[board.cache_hierarchy.ruby_system.l2_controllers07]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers07.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers07.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers07.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers07.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers07.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers07.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers07.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers07.unblockToL2Cache
upstream_destinations=
version=7

[board.cache_hierarchy.ruby_system.l2_controllers07.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[72]

[board.cache_hierarchy.ruby_system.l2_controllers07.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[73]

[board.cache_hierarchy.ruby_system.l2_controllers07.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[56]

[board.cache_hierarchy.ruby_system.l2_controllers07.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers07.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers07.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers07.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[74]

[board.cache_hierarchy.ruby_system.l2_controllers07.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[57]

[board.cache_hierarchy.ruby_system.l2_controllers07.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[55]

[board.cache_hierarchy.ruby_system.l2_controllers08]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers08.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers08.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers08.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers08.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers08.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers08.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers08.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers08.unblockToL2Cache
upstream_destinations=
version=8

[board.cache_hierarchy.ruby_system.l2_controllers08.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[75]

[board.cache_hierarchy.ruby_system.l2_controllers08.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[76]

[board.cache_hierarchy.ruby_system.l2_controllers08.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[59]

[board.cache_hierarchy.ruby_system.l2_controllers08.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers08.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers08.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers08.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[77]

[board.cache_hierarchy.ruby_system.l2_controllers08.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[60]

[board.cache_hierarchy.ruby_system.l2_controllers08.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[58]

[board.cache_hierarchy.ruby_system.l2_controllers09]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers09.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers09.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers09.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers09.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers09.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers09.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers09.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers09.unblockToL2Cache
upstream_destinations=
version=9

[board.cache_hierarchy.ruby_system.l2_controllers09.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[78]

[board.cache_hierarchy.ruby_system.l2_controllers09.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[79]

[board.cache_hierarchy.ruby_system.l2_controllers09.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[62]

[board.cache_hierarchy.ruby_system.l2_controllers09.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers09.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers09.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers09.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[80]

[board.cache_hierarchy.ruby_system.l2_controllers09.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[63]

[board.cache_hierarchy.ruby_system.l2_controllers09.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[61]

[board.cache_hierarchy.ruby_system.l2_controllers10]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers10.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers10.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache
upstream_destinations=
version=10

[board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[81]

[board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[82]

[board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[65]

[board.cache_hierarchy.ruby_system.l2_controllers10.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[83]

[board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[66]

[board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[64]

[board.cache_hierarchy.ruby_system.l2_controllers11]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers11.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers11.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache
upstream_destinations=
version=11

[board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[84]

[board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[85]

[board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[68]

[board.cache_hierarchy.ruby_system.l2_controllers11.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[86]

[board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[69]

[board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[67]

[board.cache_hierarchy.ruby_system.l2_controllers12]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers12.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers12.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache
upstream_destinations=
version=12

[board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[87]

[board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[88]

[board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[71]

[board.cache_hierarchy.ruby_system.l2_controllers12.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[89]

[board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[72]

[board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[70]

[board.cache_hierarchy.ruby_system.l2_controllers13]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers13.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers13.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache
upstream_destinations=
version=13

[board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[90]

[board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[91]

[board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[74]

[board.cache_hierarchy.ruby_system.l2_controllers13.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[92]

[board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[75]

[board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[73]

[board.cache_hierarchy.ruby_system.l2_controllers14]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers14.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers14.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache
upstream_destinations=
version=14

[board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[93]

[board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[94]

[board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[77]

[board.cache_hierarchy.ruby_system.l2_controllers14.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[95]

[board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[78]

[board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[76]

[board.cache_hierarchy.ruby_system.l2_controllers15]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers15.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers15.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache
upstream_destinations=
version=15

[board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[96]

[board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[97]

[board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[80]

[board.cache_hierarchy.ruby_system.l2_controllers15.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=10
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[98]

[board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[81]

[board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[79]

[board.cache_hierarchy.ruby_system.network]
type=SimpleNetwork
children=dir_ext_link hack_ext_link l1_l2_link0 l1_l2_link1 l1_l2_link10 l1_l2_link11 l1_l2_link12 l1_l2_link13 l1_l2_link14 l1_l2_link15 l1_l2_link2 l1_l2_link3 l1_l2_link4 l1_l2_link5 l1_l2_link6 l1_l2_link7 l1_l2_link8 l1_l2_link9 l1_link_0 l1_link_1 l1_link_10 l1_link_11 l1_link_12 l1_link_13 l1_link_14 l1_link_15 l1_link_2 l1_link_3 l1_link_4 l1_link_5 l1_link_6 l1_link_7 l1_link_8 l1_link_9 l1_switch_0 l1_switch_1 l1_switch_10 l1_switch_11 l1_switch_12 l1_switch_13 l1_switch_14 l1_switch_15 l1_switch_2 l1_switch_3 l1_switch_4 l1_switch_5 l1_switch_6 l1_switch_7 l1_switch_8 l1_switch_9 l2_l1_link0 l2_l1_link1 l2_l1_link10 l2_l1_link11 l2_l1_link12 l2_l1_link13 l2_l1_link14 l2_l1_link15 l2_l1_link2 l2_l1_link3 l2_l1_link4 l2_l1_link5 l2_l1_link6 l2_l1_link7 l2_l1_link8 l2_l1_link9 l2_link_0 l2_link_1 l2_link_10 l2_link_11 l2_link_12 l2_link_13 l2_link_14 l2_link_15 l2_link_2 l2_link_3 l2_link_4 l2_link_5 l2_link_6 l2_link_7 l2_link_8 l2_link_9 l2_switch_0 l2_switch_1 l2_switch_10 l2_switch_11 l2_switch_12 l2_switch_13 l2_switch_14 l2_switch_15 l2_switch_2 l2_switch_3 l2_switch_4 l2_switch_5 l2_switch_6 l2_switch_7 l2_switch_8 l2_switch_9 l2_xbar_link0 l2_xbar_link1 l2_xbar_link10 l2_xbar_link11 l2_xbar_link12 l2_xbar_link13 l2_xbar_link14 l2_xbar_link15 l2_xbar_link2 l2_xbar_link3 l2_xbar_link4 l2_xbar_link5 l2_xbar_link6 l2_xbar_link7 l2_xbar_link8 l2_xbar_link9 power_state xbar xbar_l2_link0 xbar_l2_link1 xbar_l2_link10 xbar_l2_link11 xbar_l2_link12 xbar_l2_link13 xbar_l2_link14 xbar_l2_link15 xbar_l2_link2 xbar_l2_link3 xbar_l2_link4 xbar_l2_link5 xbar_l2_link6 xbar_l2_link7 xbar_l2_link8 xbar_l2_link9
buffer_size=0
clk_domain=board.clk_domain
control_msg_size=8
data_msg_size=64
endpoint_bandwidth=1000
eventq_index=0
ext_links=board.cache_hierarchy.ruby_system.network.l1_link_0 board.cache_hierarchy.ruby_system.network.l2_link_0 board.cache_hierarchy.ruby_system.network.l1_link_1 board.cache_hierarchy.ruby_system.network.l2_link_1 board.cache_hierarchy.ruby_system.network.l1_link_2 board.cache_hierarchy.ruby_system.network.l2_link_2 board.cache_hierarchy.ruby_system.network.l1_link_3 board.cache_hierarchy.ruby_system.network.l2_link_3 board.cache_hierarchy.ruby_system.network.l1_link_4 board.cache_hierarchy.ruby_system.network.l2_link_4 board.cache_hierarchy.ruby_system.network.l1_link_5 board.cache_hierarchy.ruby_system.network.l2_link_5 board.cache_hierarchy.ruby_system.network.l1_link_6 board.cache_hierarchy.ruby_system.network.l2_link_6 board.cache_hierarchy.ruby_system.network.l1_link_7 board.cache_hierarchy.ruby_system.network.l2_link_7 board.cache_hierarchy.ruby_system.network.l1_link_8 board.cache_hierarchy.ruby_system.network.l2_link_8 board.cache_hierarchy.ruby_system.network.l1_link_9 board.cache_hierarchy.ruby_system.network.l2_link_9 board.cache_hierarchy.ruby_system.network.l1_link_10 board.cache_hierarchy.ruby_system.network.l2_link_10 board.cache_hierarchy.ruby_system.network.l1_link_11 board.cache_hierarchy.ruby_system.network.l2_link_11 board.cache_hierarchy.ruby_system.network.l1_link_12 board.cache_hierarchy.ruby_system.network.l2_link_12 board.cache_hierarchy.ruby_system.network.l1_link_13 board.cache_hierarchy.ruby_system.network.l2_link_13 board.cache_hierarchy.ruby_system.network.l1_link_14 board.cache_hierarchy.ruby_system.network.l2_link_14 board.cache_hierarchy.ruby_system.network.l1_link_15 board.cache_hierarchy.ruby_system.network.l2_link_15 board.cache_hierarchy.ruby_system.network.dir_ext_link board.cache_hierarchy.ruby_system.network.hack_ext_link
int_links=board.cache_hierarchy.ruby_system.network.l1_l2_link0 board.cache_hierarchy.ruby_system.network.l2_l1_link0 board.cache_hierarchy.ruby_system.network.l2_xbar_link0 board.cache_hierarchy.ruby_system.network.xbar_l2_link0 board.cache_hierarchy.ruby_system.network.l1_l2_link1 board.cache_hierarchy.ruby_system.network.l2_l1_link1 board.cache_hierarchy.ruby_system.network.l2_xbar_link1 board.cache_hierarchy.ruby_system.network.xbar_l2_link1 board.cache_hierarchy.ruby_system.network.l1_l2_link2 board.cache_hierarchy.ruby_system.network.l2_l1_link2 board.cache_hierarchy.ruby_system.network.l2_xbar_link2 board.cache_hierarchy.ruby_system.network.xbar_l2_link2 board.cache_hierarchy.ruby_system.network.l1_l2_link3 board.cache_hierarchy.ruby_system.network.l2_l1_link3 board.cache_hierarchy.ruby_system.network.l2_xbar_link3 board.cache_hierarchy.ruby_system.network.xbar_l2_link3 board.cache_hierarchy.ruby_system.network.l1_l2_link4 board.cache_hierarchy.ruby_system.network.l2_l1_link4 board.cache_hierarchy.ruby_system.network.l2_xbar_link4 board.cache_hierarchy.ruby_system.network.xbar_l2_link4 board.cache_hierarchy.ruby_system.network.l1_l2_link5 board.cache_hierarchy.ruby_system.network.l2_l1_link5 board.cache_hierarchy.ruby_system.network.l2_xbar_link5 board.cache_hierarchy.ruby_system.network.xbar_l2_link5 board.cache_hierarchy.ruby_system.network.l1_l2_link6 board.cache_hierarchy.ruby_system.network.l2_l1_link6 board.cache_hierarchy.ruby_system.network.l2_xbar_link6 board.cache_hierarchy.ruby_system.network.xbar_l2_link6 board.cache_hierarchy.ruby_system.network.l1_l2_link7 board.cache_hierarchy.ruby_system.network.l2_l1_link7 board.cache_hierarchy.ruby_system.network.l2_xbar_link7 board.cache_hierarchy.ruby_system.network.xbar_l2_link7 board.cache_hierarchy.ruby_system.network.l1_l2_link8 board.cache_hierarchy.ruby_system.network.l2_l1_link8 board.cache_hierarchy.ruby_system.network.l2_xbar_link8 board.cache_hierarchy.ruby_system.network.xbar_l2_link8 board.cache_hierarchy.ruby_system.network.l1_l2_link9 board.cache_hierarchy.ruby_system.network.l2_l1_link9 board.cache_hierarchy.ruby_system.network.l2_xbar_link9 board.cache_hierarchy.ruby_system.network.xbar_l2_link9 board.cache_hierarchy.ruby_system.network.l1_l2_link10 board.cache_hierarchy.ruby_system.network.l2_l1_link10 board.cache_hierarchy.ruby_system.network.l2_xbar_link10 board.cache_hierarchy.ruby_system.network.xbar_l2_link10 board.cache_hierarchy.ruby_system.network.l1_l2_link11 board.cache_hierarchy.ruby_system.network.l2_l1_link11 board.cache_hierarchy.ruby_system.network.l2_xbar_link11 board.cache_hierarchy.ruby_system.network.xbar_l2_link11 board.cache_hierarchy.ruby_system.network.l1_l2_link12 board.cache_hierarchy.ruby_system.network.l2_l1_link12 board.cache_hierarchy.ruby_system.network.l2_xbar_link12 board.cache_hierarchy.ruby_system.network.xbar_l2_link12 board.cache_hierarchy.ruby_system.network.l1_l2_link13 board.cache_hierarchy.ruby_system.network.l2_l1_link13 board.cache_hierarchy.ruby_system.network.l2_xbar_link13 board.cache_hierarchy.ruby_system.network.xbar_l2_link13 board.cache_hierarchy.ruby_system.network.l1_l2_link14 board.cache_hierarchy.ruby_system.network.l2_l1_link14 board.cache_hierarchy.ruby_system.network.l2_xbar_link14 board.cache_hierarchy.ruby_system.network.xbar_l2_link14 board.cache_hierarchy.ruby_system.network.l1_l2_link15 board.cache_hierarchy.ruby_system.network.l2_l1_link15 board.cache_hierarchy.ruby_system.network.l2_xbar_link15 board.cache_hierarchy.ruby_system.network.xbar_l2_link15
netifs=
number_of_virtual_networks=5
physical_vnets_bandwidth=
physical_vnets_channels=
power_model=
power_state=board.cache_hierarchy.ruby_system.network.power_state
routers=board.cache_hierarchy.ruby_system.network.xbar board.cache_hierarchy.ruby_system.network.l1_switch_0 board.cache_hierarchy.ruby_system.network.l2_switch_0 board.cache_hierarchy.ruby_system.network.l1_switch_1 board.cache_hierarchy.ruby_system.network.l2_switch_1 board.cache_hierarchy.ruby_system.network.l1_switch_2 board.cache_hierarchy.ruby_system.network.l2_switch_2 board.cache_hierarchy.ruby_system.network.l1_switch_3 board.cache_hierarchy.ruby_system.network.l2_switch_3 board.cache_hierarchy.ruby_system.network.l1_switch_4 board.cache_hierarchy.ruby_system.network.l2_switch_4 board.cache_hierarchy.ruby_system.network.l1_switch_5 board.cache_hierarchy.ruby_system.network.l2_switch_5 board.cache_hierarchy.ruby_system.network.l1_switch_6 board.cache_hierarchy.ruby_system.network.l2_switch_6 board.cache_hierarchy.ruby_system.network.l1_switch_7 board.cache_hierarchy.ruby_system.network.l2_switch_7 board.cache_hierarchy.ruby_system.network.l1_switch_8 board.cache_hierarchy.ruby_system.network.l2_switch_8 board.cache_hierarchy.ruby_system.network.l1_switch_9 board.cache_hierarchy.ruby_system.network.l2_switch_9 board.cache_hierarchy.ruby_system.network.l1_switch_10 board.cache_hierarchy.ruby_system.network.l2_switch_10 board.cache_hierarchy.ruby_system.network.l1_switch_11 board.cache_hierarchy.ruby_system.network.l2_switch_11 board.cache_hierarchy.ruby_system.network.l1_switch_12 board.cache_hierarchy.ruby_system.network.l2_switch_12 board.cache_hierarchy.ruby_system.network.l1_switch_13 board.cache_hierarchy.ruby_system.network.l2_switch_13 board.cache_hierarchy.ruby_system.network.l1_switch_14 board.cache_hierarchy.ruby_system.network.l2_switch_14 board.cache_hierarchy.ruby_system.network.l1_switch_15 board.cache_hierarchy.ruby_system.network.l2_switch_15
ruby_system=board.cache_hierarchy.ruby_system
topology=Not Specified
in_port=board.cache_hierarchy.ruby_system.l1_controllers00.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers00.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers00.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers01.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers01.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers01.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers02.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers02.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers02.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers03.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers03.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers03.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers04.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers04.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers04.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers05.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers05.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers05.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers06.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers06.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers06.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers07.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers07.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers07.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers08.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers08.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers08.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers09.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers09.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers09.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers00.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers00.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers00.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers01.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers01.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers01.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers02.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers02.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers02.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers03.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers03.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers03.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers04.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers04.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers04.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers05.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers05.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers05.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers06.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers06.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers06.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers07.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers07.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers07.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers08.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers08.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers08.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers09.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers09.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers09.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.out_port
out_port=board.cache_hierarchy.ruby_system.l1_controllers00.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers00.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers01.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers01.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers02.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers02.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers03.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers03.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers04.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers04.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers05.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers05.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers06.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers06.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers07.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers07.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers08.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers08.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers09.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers09.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers00.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers00.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers00.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers01.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers01.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers01.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers02.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers02.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers02.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers03.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers03.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers03.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers04.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers04.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers04.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers05.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers05.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers05.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers06.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers06.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers06.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers07.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers07.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers07.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers08.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers08.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers08.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers09.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers09.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers09.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.in_port

[board.cache_hierarchy.ruby_system.network.dir_ext_link]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.directory_controllers
int_node=board.cache_hierarchy.ruby_system.network.xbar
latency=1
link_id=32
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.hack_ext_link]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers00
int_node=board.cache_hierarchy.ruby_system.network.xbar
latency=1
link_id=33
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
eventq_index=0
latency=1
link_id=0
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link1]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_1
eventq_index=0
latency=1
link_id=4
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link10]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_10
eventq_index=0
latency=1
link_id=40
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_10
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link11]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_11
eventq_index=0
latency=1
link_id=44
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_11
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link12]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_12
eventq_index=0
latency=1
link_id=48
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_12
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link13]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_13
eventq_index=0
latency=1
link_id=52
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_13
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link14]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_14
eventq_index=0
latency=1
link_id=56
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_14
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link15]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_15
eventq_index=0
latency=1
link_id=60
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_15
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link2]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_2
eventq_index=0
latency=1
link_id=8
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link3]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_3
eventq_index=0
latency=1
link_id=12
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link4]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_4
eventq_index=0
latency=1
link_id=16
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link5]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_5
eventq_index=0
latency=1
link_id=20
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link6]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_6
eventq_index=0
latency=1
link_id=24
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link7]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_7
eventq_index=0
latency=1
link_id=28
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_7
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link8]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_8
eventq_index=0
latency=1
link_id=32
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_8
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link9]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_9
eventq_index=0
latency=1
link_id=36
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_9
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_link_0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers01
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_0
latency=1
link_id=0
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers02
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_1
latency=1
link_id=2
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_10]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers11
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_10
latency=1
link_id=20
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_11]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers12
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_11
latency=1
link_id=22
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_12]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers13
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_12
latency=1
link_id=24
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_13]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers14
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_13
latency=1
link_id=26
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_14]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers15
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_14
latency=1
link_id=28
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_15]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers16
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_15
latency=1
link_id=30
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers03
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_2
latency=1
link_id=4
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_3]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers04
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_3
latency=1
link_id=6
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_4]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers05
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_4
latency=1
link_id=8
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_5]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers06
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_5
latency=1
link_id=10
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_6]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers07
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_6
latency=1
link_id=12
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_7]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers08
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_7
latency=1
link_id=14
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_8]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers09
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_8
latency=1
link_id=16
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_link_9]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers10
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_9
latency=1
link_id=18
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_switch_0]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state
router_id=1
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_0.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state
router_id=3
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_1.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_1.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_10.power_state
router_id=21
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_10.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_10.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_11.power_state
router_id=23
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_11.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_11.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_12.power_state
router_id=25
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_12.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_12.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_13.power_state
router_id=27
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_13.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_13.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_14.power_state
router_id=29
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_14.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_14.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_15.power_state
router_id=31
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_15.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_15.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state
router_id=5
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_2.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_2.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state
router_id=7
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_3.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_3.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state
router_id=9
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_4.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_4.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state
router_id=11
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_5.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_5.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state
router_id=13
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_6.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_6.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state
router_id=15
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_7.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_7.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_8.power_state
router_id=17
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_8.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_8.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_8.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_9.power_state
router_id=19
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_9.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_9.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_9.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_0
eventq_index=0
latency=1
link_id=1
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link1]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_1
eventq_index=0
latency=1
link_id=5
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link10]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_10
eventq_index=0
latency=1
link_id=41
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_10
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link11]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_11
eventq_index=0
latency=1
link_id=45
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_11
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link12]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_12
eventq_index=0
latency=1
link_id=49
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_12
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link13]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_13
eventq_index=0
latency=1
link_id=53
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_13
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link14]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_14
eventq_index=0
latency=1
link_id=57
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_14
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link15]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_15
eventq_index=0
latency=1
link_id=61
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_15
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link2]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_2
eventq_index=0
latency=1
link_id=9
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link3]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_3
eventq_index=0
latency=1
link_id=13
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link4]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_4
eventq_index=0
latency=1
link_id=17
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link5]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_5
eventq_index=0
latency=1
link_id=21
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link6]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_6
eventq_index=0
latency=1
link_id=25
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link7]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_7
eventq_index=0
latency=1
link_id=29
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_7
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link8]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_8
eventq_index=0
latency=1
link_id=33
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_8
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link9]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_9
eventq_index=0
latency=1
link_id=37
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_9
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_link_0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers00
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
latency=1
link_id=1
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers01
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_1
latency=1
link_id=3
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_10]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers10
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_10
latency=1
link_id=21
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_11]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers11
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_11
latency=1
link_id=23
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_12]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers12
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_12
latency=1
link_id=25
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_13]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers13
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_13
latency=1
link_id=27
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_14]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers14
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_14
latency=1
link_id=29
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_15]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers15
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_15
latency=1
link_id=31
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers02
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_2
latency=1
link_id=5
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_3]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers03
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_3
latency=1
link_id=7
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_4]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers04
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_4
latency=1
link_id=9
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_5]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers05
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_5
latency=1
link_id=11
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_6]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers06
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_6
latency=1
link_id=13
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_7]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers07
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_7
latency=1
link_id=15
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_8]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers08
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_8
latency=1
link_id=17
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_link_9]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers09
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_9
latency=1
link_id=19
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_switch_0]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state
router_id=2
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_0.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state
router_id=4
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_1.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_1.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_10.power_state
router_id=22
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_10.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_10.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_11.power_state
router_id=24
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_11.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_11.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_12.power_state
router_id=26
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_12.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_12.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_13.power_state
router_id=28
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_13.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_13.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_14.power_state
router_id=30
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_14.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_14.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_15.power_state
router_id=32
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_15.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_15.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state
router_id=6
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_2.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_2.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state
router_id=8
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_3.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_3.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state
router_id=10
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_4.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_4.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state
router_id=12
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_5.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_5.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state
router_id=14
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_6.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_6.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state
router_id=16
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_7.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_7.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_8.power_state
router_id=18
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_8.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_8.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_8.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_9.power_state
router_id=20
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_9.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_9.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_9.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=2
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link1]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=6
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link10]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=42
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_10
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link11]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=46
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_11
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link12]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=50
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_12
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link13]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=54
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_13
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link14]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=58
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_14
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link15]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=62
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_15
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link2]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=10
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_2
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link3]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=14
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_3
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link4]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=18
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_4
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link5]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=22
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_5
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link6]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=26
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_6
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link7]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=30
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_7
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link8]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=34
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_8
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link9]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=10
link_id=38
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_9
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.xbar]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 port_buffers24 port_buffers25 port_buffers26 port_buffers27 port_buffers28 port_buffers29 port_buffers30 port_buffers31 port_buffers32 port_buffers33 port_buffers34 port_buffers35 port_buffers36 port_buffers37 port_buffers38 port_buffers39 port_buffers40 port_buffers41 port_buffers42 port_buffers43 port_buffers44 port_buffers45 port_buffers46 port_buffers47 port_buffers48 port_buffers49 port_buffers50 port_buffers51 port_buffers52 port_buffers53 port_buffers54 port_buffers55 port_buffers56 port_buffers57 port_buffers58 port_buffers59 port_buffers60 port_buffers61 port_buffers62 port_buffers63 port_buffers64 port_buffers65 port_buffers66 port_buffers67 port_buffers68 port_buffers69 port_buffers70 port_buffers71 port_buffers72 port_buffers73 port_buffers74 port_buffers75 port_buffers76 port_buffers77 port_buffers78 port_buffers79 port_buffers80 port_buffers81 port_buffers82 port_buffers83 port_buffers84 port_buffers85 port_buffers86 port_buffers87 port_buffers88 port_buffers89 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.xbar.port_buffers00 board.cache_hierarchy.ruby_system.network.xbar.port_buffers01 board.cache_hierarchy.ruby_system.network.xbar.port_buffers02 board.cache_hierarchy.ruby_system.network.xbar.port_buffers03 board.cache_hierarchy.ruby_system.network.xbar.port_buffers04 board.cache_hierarchy.ruby_system.network.xbar.port_buffers05 board.cache_hierarchy.ruby_system.network.xbar.port_buffers06 board.cache_hierarchy.ruby_system.network.xbar.port_buffers07 board.cache_hierarchy.ruby_system.network.xbar.port_buffers08 board.cache_hierarchy.ruby_system.network.xbar.port_buffers09 board.cache_hierarchy.ruby_system.network.xbar.port_buffers10 board.cache_hierarchy.ruby_system.network.xbar.port_buffers11 board.cache_hierarchy.ruby_system.network.xbar.port_buffers12 board.cache_hierarchy.ruby_system.network.xbar.port_buffers13 board.cache_hierarchy.ruby_system.network.xbar.port_buffers14 board.cache_hierarchy.ruby_system.network.xbar.port_buffers15 board.cache_hierarchy.ruby_system.network.xbar.port_buffers16 board.cache_hierarchy.ruby_system.network.xbar.port_buffers17 board.cache_hierarchy.ruby_system.network.xbar.port_buffers18 board.cache_hierarchy.ruby_system.network.xbar.port_buffers19 board.cache_hierarchy.ruby_system.network.xbar.port_buffers20 board.cache_hierarchy.ruby_system.network.xbar.port_buffers21 board.cache_hierarchy.ruby_system.network.xbar.port_buffers22 board.cache_hierarchy.ruby_system.network.xbar.port_buffers23 board.cache_hierarchy.ruby_system.network.xbar.port_buffers24 board.cache_hierarchy.ruby_system.network.xbar.port_buffers25 board.cache_hierarchy.ruby_system.network.xbar.port_buffers26 board.cache_hierarchy.ruby_system.network.xbar.port_buffers27 board.cache_hierarchy.ruby_system.network.xbar.port_buffers28 board.cache_hierarchy.ruby_system.network.xbar.port_buffers29 board.cache_hierarchy.ruby_system.network.xbar.port_buffers30 board.cache_hierarchy.ruby_system.network.xbar.port_buffers31 board.cache_hierarchy.ruby_system.network.xbar.port_buffers32 board.cache_hierarchy.ruby_system.network.xbar.port_buffers33 board.cache_hierarchy.ruby_system.network.xbar.port_buffers34 board.cache_hierarchy.ruby_system.network.xbar.port_buffers35 board.cache_hierarchy.ruby_system.network.xbar.port_buffers36 board.cache_hierarchy.ruby_system.network.xbar.port_buffers37 board.cache_hierarchy.ruby_system.network.xbar.port_buffers38 board.cache_hierarchy.ruby_system.network.xbar.port_buffers39 board.cache_hierarchy.ruby_system.network.xbar.port_buffers40 board.cache_hierarchy.ruby_system.network.xbar.port_buffers41 board.cache_hierarchy.ruby_system.network.xbar.port_buffers42 board.cache_hierarchy.ruby_system.network.xbar.port_buffers43 board.cache_hierarchy.ruby_system.network.xbar.port_buffers44 board.cache_hierarchy.ruby_system.network.xbar.port_buffers45 board.cache_hierarchy.ruby_system.network.xbar.port_buffers46 board.cache_hierarchy.ruby_system.network.xbar.port_buffers47 board.cache_hierarchy.ruby_system.network.xbar.port_buffers48 board.cache_hierarchy.ruby_system.network.xbar.port_buffers49 board.cache_hierarchy.ruby_system.network.xbar.port_buffers50 board.cache_hierarchy.ruby_system.network.xbar.port_buffers51 board.cache_hierarchy.ruby_system.network.xbar.port_buffers52 board.cache_hierarchy.ruby_system.network.xbar.port_buffers53 board.cache_hierarchy.ruby_system.network.xbar.port_buffers54 board.cache_hierarchy.ruby_system.network.xbar.port_buffers55 board.cache_hierarchy.ruby_system.network.xbar.port_buffers56 board.cache_hierarchy.ruby_system.network.xbar.port_buffers57 board.cache_hierarchy.ruby_system.network.xbar.port_buffers58 board.cache_hierarchy.ruby_system.network.xbar.port_buffers59 board.cache_hierarchy.ruby_system.network.xbar.port_buffers60 board.cache_hierarchy.ruby_system.network.xbar.port_buffers61 board.cache_hierarchy.ruby_system.network.xbar.port_buffers62 board.cache_hierarchy.ruby_system.network.xbar.port_buffers63 board.cache_hierarchy.ruby_system.network.xbar.port_buffers64 board.cache_hierarchy.ruby_system.network.xbar.port_buffers65 board.cache_hierarchy.ruby_system.network.xbar.port_buffers66 board.cache_hierarchy.ruby_system.network.xbar.port_buffers67 board.cache_hierarchy.ruby_system.network.xbar.port_buffers68 board.cache_hierarchy.ruby_system.network.xbar.port_buffers69 board.cache_hierarchy.ruby_system.network.xbar.port_buffers70 board.cache_hierarchy.ruby_system.network.xbar.port_buffers71 board.cache_hierarchy.ruby_system.network.xbar.port_buffers72 board.cache_hierarchy.ruby_system.network.xbar.port_buffers73 board.cache_hierarchy.ruby_system.network.xbar.port_buffers74 board.cache_hierarchy.ruby_system.network.xbar.port_buffers75 board.cache_hierarchy.ruby_system.network.xbar.port_buffers76 board.cache_hierarchy.ruby_system.network.xbar.port_buffers77 board.cache_hierarchy.ruby_system.network.xbar.port_buffers78 board.cache_hierarchy.ruby_system.network.xbar.port_buffers79 board.cache_hierarchy.ruby_system.network.xbar.port_buffers80 board.cache_hierarchy.ruby_system.network.xbar.port_buffers81 board.cache_hierarchy.ruby_system.network.xbar.port_buffers82 board.cache_hierarchy.ruby_system.network.xbar.port_buffers83 board.cache_hierarchy.ruby_system.network.xbar.port_buffers84 board.cache_hierarchy.ruby_system.network.xbar.port_buffers85 board.cache_hierarchy.ruby_system.network.xbar.port_buffers86 board.cache_hierarchy.ruby_system.network.xbar.port_buffers87 board.cache_hierarchy.ruby_system.network.xbar.port_buffers88 board.cache_hierarchy.ruby_system.network.xbar.port_buffers89
power_model=
power_state=board.cache_hierarchy.ruby_system.network.xbar.power_state
router_id=0
routing_unit=board.cache_hierarchy.ruby_system.network.xbar.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers21]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers22]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers23]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers24]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers25]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers26]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers27]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers28]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers29]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers30]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers31]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers32]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers33]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers34]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers35]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers36]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers37]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers38]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers39]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers40]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers41]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers42]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers43]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers44]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers45]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers46]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers47]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers48]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers49]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers50]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers51]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers52]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers53]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers54]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers55]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers56]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers57]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers58]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers59]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers60]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers61]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers62]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers63]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers64]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers65]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers66]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers67]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers68]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers69]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers70]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers71]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers72]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers73]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers74]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers75]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers76]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers77]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers78]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers79]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers80]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers81]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers82]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers83]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers84]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers85]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers86]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers87]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers88]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers89]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.xbar.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
eventq_index=0
latency=10
link_id=3
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link1]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_1
eventq_index=0
latency=10
link_id=7
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link10]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_10
eventq_index=0
latency=10
link_id=43
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link11]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_11
eventq_index=0
latency=10
link_id=47
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link12]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_12
eventq_index=0
latency=10
link_id=51
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link13]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_13
eventq_index=0
latency=10
link_id=55
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link14]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_14
eventq_index=0
latency=10
link_id=59
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link15]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_15
eventq_index=0
latency=10
link_id=63
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link2]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_2
eventq_index=0
latency=10
link_id=11
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link3]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_3
eventq_index=0
latency=10
link_id=15
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link4]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_4
eventq_index=0
latency=10
link_id=19
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link5]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_5
eventq_index=0
latency=10
link_id=23
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link6]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_6
eventq_index=0
latency=10
link_id=27
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link7]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_7
eventq_index=0
latency=10
link_id=31
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link8]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_8
eventq_index=0
latency=10
link_id=35
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link9]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_9
eventq_index=0
latency=10
link_id=39
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.sys_port_proxy]
type=RubyPortProxy
children=power_state
clk_domain=board.clk_domain
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.system_port

[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=333
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.memory]
type=SubSystem
children=mem_ctrl
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.ruby_system.directory_controllers.memory_out_port

[board.memory.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.048
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.043000000000000003
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.037
IDD3P12=0.0
IDD4R=0.135
IDD4R2=0.0
IDD4W=0.123
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=1073741824
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl.dram.power_state
range=0:1073741824
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tCWL=14160
tPPD=0
tRAS=32000
tRCD=14160
tRCD_WR=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=21000
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128
writeable=true

[board.memory.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=cores00 cores01 cores02 cores03 cores04 cores05 cores06 cores07 cores08 cores09 cores10 cores11 cores12 cores13 cores14 cores15 cores16
eventq_index=0
thermal_domain=Null

[board.processor.cores00]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores00.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer workload
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores00.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores00.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores00.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores00.core.interrupts
isa=board.processor.cores00.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores00.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores00.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores00.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.in_ports[0]

[board.processor.cores00.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores00.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores00.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores00.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores00.core.isa

[board.processor.cores00.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores00.core.fuPool.FUList0 board.processor.cores00.core.fuPool.FUList1 board.processor.cores00.core.fuPool.FUList2 board.processor.cores00.core.fuPool.FUList3 board.processor.cores00.core.fuPool.FUList4 board.processor.cores00.core.fuPool.FUList5 board.processor.cores00.core.fuPool.FUList6 board.processor.cores00.core.fuPool.FUList7 board.processor.cores00.core.fuPool.FUList8 board.processor.cores00.core.fuPool.FUList9
eventq_index=0

[board.processor.cores00.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList0.opList

[board.processor.cores00.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList1.opList0 board.processor.cores00.core.fuPool.FUList1.opList1

[board.processor.cores00.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores00.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores00.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList2.opList0 board.processor.cores00.core.fuPool.FUList2.opList1 board.processor.cores00.core.fuPool.FUList2.opList2

[board.processor.cores00.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores00.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores00.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores00.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList3.opList0 board.processor.cores00.core.fuPool.FUList3.opList1 board.processor.cores00.core.fuPool.FUList3.opList2 board.processor.cores00.core.fuPool.FUList3.opList3 board.processor.cores00.core.fuPool.FUList3.opList4

[board.processor.cores00.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores00.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores00.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores00.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores00.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores00.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList4.opList0 board.processor.cores00.core.fuPool.FUList4.opList1

[board.processor.cores00.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList5.opList00 board.processor.cores00.core.fuPool.FUList5.opList01 board.processor.cores00.core.fuPool.FUList5.opList02 board.processor.cores00.core.fuPool.FUList5.opList03 board.processor.cores00.core.fuPool.FUList5.opList04 board.processor.cores00.core.fuPool.FUList5.opList05 board.processor.cores00.core.fuPool.FUList5.opList06 board.processor.cores00.core.fuPool.FUList5.opList07 board.processor.cores00.core.fuPool.FUList5.opList08 board.processor.cores00.core.fuPool.FUList5.opList09 board.processor.cores00.core.fuPool.FUList5.opList10 board.processor.cores00.core.fuPool.FUList5.opList11 board.processor.cores00.core.fuPool.FUList5.opList12 board.processor.cores00.core.fuPool.FUList5.opList13 board.processor.cores00.core.fuPool.FUList5.opList14 board.processor.cores00.core.fuPool.FUList5.opList15 board.processor.cores00.core.fuPool.FUList5.opList16 board.processor.cores00.core.fuPool.FUList5.opList17 board.processor.cores00.core.fuPool.FUList5.opList18 board.processor.cores00.core.fuPool.FUList5.opList19 board.processor.cores00.core.fuPool.FUList5.opList20 board.processor.cores00.core.fuPool.FUList5.opList21 board.processor.cores00.core.fuPool.FUList5.opList22 board.processor.cores00.core.fuPool.FUList5.opList23 board.processor.cores00.core.fuPool.FUList5.opList24 board.processor.cores00.core.fuPool.FUList5.opList25 board.processor.cores00.core.fuPool.FUList5.opList26 board.processor.cores00.core.fuPool.FUList5.opList27

[board.processor.cores00.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList6.opList

[board.processor.cores00.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList7.opList0 board.processor.cores00.core.fuPool.FUList7.opList1

[board.processor.cores00.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList8.opList0 board.processor.cores00.core.fuPool.FUList8.opList1 board.processor.cores00.core.fuPool.FUList8.opList2 board.processor.cores00.core.fuPool.FUList8.opList3

[board.processor.cores00.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores00.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores00.core.fuPool.FUList9.opList

[board.processor.cores00.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores00.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores00.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.interrupt_out_port[0]

[board.processor.cores00.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores00.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores00.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores00.core.mmu.dtb
eventq_index=0
itb=board.processor.cores00.core.mmu.itb

[board.processor.cores00.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores00.core.mmu.dtb.walker

[board.processor.cores00.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores00.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.in_ports[3]

[board.processor.cores00.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores00.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores00.core.mmu.itb.walker

[board.processor.cores00.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores00.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.in_ports[2]

[board.processor.cores00.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores00.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores00.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores00.core.workload]
type=Process
cmd=/home/quzi/school/computer_system/gem5-assignment-template/workloads/array_sum/all-opt-gem5 32768 16
cwd=/home/quzi/school/computer_system/gem5-assignment-template
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=/home/quzi/school/computer_system/gem5-assignment-template/workloads/array_sum/all-opt-gem5
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=board
uid=100
useArchPT=false

[board.processor.cores01]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores01.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores01.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores01.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores01.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores01.core.interrupts
isa=board.processor.cores01.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores01.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores01.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores01.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.in_ports[0]

[board.processor.cores01.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores01.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores01.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores01.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores01.core.isa

[board.processor.cores01.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores01.core.fuPool.FUList0 board.processor.cores01.core.fuPool.FUList1 board.processor.cores01.core.fuPool.FUList2 board.processor.cores01.core.fuPool.FUList3 board.processor.cores01.core.fuPool.FUList4 board.processor.cores01.core.fuPool.FUList5 board.processor.cores01.core.fuPool.FUList6 board.processor.cores01.core.fuPool.FUList7 board.processor.cores01.core.fuPool.FUList8 board.processor.cores01.core.fuPool.FUList9
eventq_index=0

[board.processor.cores01.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList0.opList

[board.processor.cores01.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList1.opList0 board.processor.cores01.core.fuPool.FUList1.opList1

[board.processor.cores01.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores01.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores01.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList2.opList0 board.processor.cores01.core.fuPool.FUList2.opList1 board.processor.cores01.core.fuPool.FUList2.opList2

[board.processor.cores01.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores01.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores01.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores01.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList3.opList0 board.processor.cores01.core.fuPool.FUList3.opList1 board.processor.cores01.core.fuPool.FUList3.opList2 board.processor.cores01.core.fuPool.FUList3.opList3 board.processor.cores01.core.fuPool.FUList3.opList4

[board.processor.cores01.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores01.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores01.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores01.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores01.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores01.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList4.opList0 board.processor.cores01.core.fuPool.FUList4.opList1

[board.processor.cores01.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList5.opList00 board.processor.cores01.core.fuPool.FUList5.opList01 board.processor.cores01.core.fuPool.FUList5.opList02 board.processor.cores01.core.fuPool.FUList5.opList03 board.processor.cores01.core.fuPool.FUList5.opList04 board.processor.cores01.core.fuPool.FUList5.opList05 board.processor.cores01.core.fuPool.FUList5.opList06 board.processor.cores01.core.fuPool.FUList5.opList07 board.processor.cores01.core.fuPool.FUList5.opList08 board.processor.cores01.core.fuPool.FUList5.opList09 board.processor.cores01.core.fuPool.FUList5.opList10 board.processor.cores01.core.fuPool.FUList5.opList11 board.processor.cores01.core.fuPool.FUList5.opList12 board.processor.cores01.core.fuPool.FUList5.opList13 board.processor.cores01.core.fuPool.FUList5.opList14 board.processor.cores01.core.fuPool.FUList5.opList15 board.processor.cores01.core.fuPool.FUList5.opList16 board.processor.cores01.core.fuPool.FUList5.opList17 board.processor.cores01.core.fuPool.FUList5.opList18 board.processor.cores01.core.fuPool.FUList5.opList19 board.processor.cores01.core.fuPool.FUList5.opList20 board.processor.cores01.core.fuPool.FUList5.opList21 board.processor.cores01.core.fuPool.FUList5.opList22 board.processor.cores01.core.fuPool.FUList5.opList23 board.processor.cores01.core.fuPool.FUList5.opList24 board.processor.cores01.core.fuPool.FUList5.opList25 board.processor.cores01.core.fuPool.FUList5.opList26 board.processor.cores01.core.fuPool.FUList5.opList27

[board.processor.cores01.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList6.opList

[board.processor.cores01.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList7.opList0 board.processor.cores01.core.fuPool.FUList7.opList1

[board.processor.cores01.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList8.opList0 board.processor.cores01.core.fuPool.FUList8.opList1 board.processor.cores01.core.fuPool.FUList8.opList2 board.processor.cores01.core.fuPool.FUList8.opList3

[board.processor.cores01.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores01.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores01.core.fuPool.FUList9.opList

[board.processor.cores01.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores01.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores01.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.interrupt_out_port[0]

[board.processor.cores01.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores01.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores01.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores01.core.mmu.dtb
eventq_index=0
itb=board.processor.cores01.core.mmu.itb

[board.processor.cores01.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores01.core.mmu.dtb.walker

[board.processor.cores01.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores01.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.in_ports[3]

[board.processor.cores01.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores01.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores01.core.mmu.itb.walker

[board.processor.cores01.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores01.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.in_ports[2]

[board.processor.cores01.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores01.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores01.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores02]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores02.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores02.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores02.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores02.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores02.core.interrupts
isa=board.processor.cores02.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores02.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores02.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores02.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.in_ports[0]

[board.processor.cores02.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores02.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores02.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores02.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores02.core.isa

[board.processor.cores02.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores02.core.fuPool.FUList0 board.processor.cores02.core.fuPool.FUList1 board.processor.cores02.core.fuPool.FUList2 board.processor.cores02.core.fuPool.FUList3 board.processor.cores02.core.fuPool.FUList4 board.processor.cores02.core.fuPool.FUList5 board.processor.cores02.core.fuPool.FUList6 board.processor.cores02.core.fuPool.FUList7 board.processor.cores02.core.fuPool.FUList8 board.processor.cores02.core.fuPool.FUList9
eventq_index=0

[board.processor.cores02.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList0.opList

[board.processor.cores02.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList1.opList0 board.processor.cores02.core.fuPool.FUList1.opList1

[board.processor.cores02.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores02.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores02.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList2.opList0 board.processor.cores02.core.fuPool.FUList2.opList1 board.processor.cores02.core.fuPool.FUList2.opList2

[board.processor.cores02.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores02.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores02.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores02.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList3.opList0 board.processor.cores02.core.fuPool.FUList3.opList1 board.processor.cores02.core.fuPool.FUList3.opList2 board.processor.cores02.core.fuPool.FUList3.opList3 board.processor.cores02.core.fuPool.FUList3.opList4

[board.processor.cores02.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores02.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores02.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores02.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores02.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores02.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList4.opList0 board.processor.cores02.core.fuPool.FUList4.opList1

[board.processor.cores02.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList5.opList00 board.processor.cores02.core.fuPool.FUList5.opList01 board.processor.cores02.core.fuPool.FUList5.opList02 board.processor.cores02.core.fuPool.FUList5.opList03 board.processor.cores02.core.fuPool.FUList5.opList04 board.processor.cores02.core.fuPool.FUList5.opList05 board.processor.cores02.core.fuPool.FUList5.opList06 board.processor.cores02.core.fuPool.FUList5.opList07 board.processor.cores02.core.fuPool.FUList5.opList08 board.processor.cores02.core.fuPool.FUList5.opList09 board.processor.cores02.core.fuPool.FUList5.opList10 board.processor.cores02.core.fuPool.FUList5.opList11 board.processor.cores02.core.fuPool.FUList5.opList12 board.processor.cores02.core.fuPool.FUList5.opList13 board.processor.cores02.core.fuPool.FUList5.opList14 board.processor.cores02.core.fuPool.FUList5.opList15 board.processor.cores02.core.fuPool.FUList5.opList16 board.processor.cores02.core.fuPool.FUList5.opList17 board.processor.cores02.core.fuPool.FUList5.opList18 board.processor.cores02.core.fuPool.FUList5.opList19 board.processor.cores02.core.fuPool.FUList5.opList20 board.processor.cores02.core.fuPool.FUList5.opList21 board.processor.cores02.core.fuPool.FUList5.opList22 board.processor.cores02.core.fuPool.FUList5.opList23 board.processor.cores02.core.fuPool.FUList5.opList24 board.processor.cores02.core.fuPool.FUList5.opList25 board.processor.cores02.core.fuPool.FUList5.opList26 board.processor.cores02.core.fuPool.FUList5.opList27

[board.processor.cores02.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList6.opList

[board.processor.cores02.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList7.opList0 board.processor.cores02.core.fuPool.FUList7.opList1

[board.processor.cores02.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList8.opList0 board.processor.cores02.core.fuPool.FUList8.opList1 board.processor.cores02.core.fuPool.FUList8.opList2 board.processor.cores02.core.fuPool.FUList8.opList3

[board.processor.cores02.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores02.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores02.core.fuPool.FUList9.opList

[board.processor.cores02.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores02.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores02.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.interrupt_out_port[0]

[board.processor.cores02.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores02.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores02.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores02.core.mmu.dtb
eventq_index=0
itb=board.processor.cores02.core.mmu.itb

[board.processor.cores02.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores02.core.mmu.dtb.walker

[board.processor.cores02.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores02.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.in_ports[3]

[board.processor.cores02.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores02.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores02.core.mmu.itb.walker

[board.processor.cores02.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores02.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.in_ports[2]

[board.processor.cores02.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores02.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores02.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores03]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores03.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores03.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores03.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores03.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores03.core.interrupts
isa=board.processor.cores03.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores03.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores03.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores03.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.in_ports[0]

[board.processor.cores03.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores03.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores03.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores03.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores03.core.isa

[board.processor.cores03.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores03.core.fuPool.FUList0 board.processor.cores03.core.fuPool.FUList1 board.processor.cores03.core.fuPool.FUList2 board.processor.cores03.core.fuPool.FUList3 board.processor.cores03.core.fuPool.FUList4 board.processor.cores03.core.fuPool.FUList5 board.processor.cores03.core.fuPool.FUList6 board.processor.cores03.core.fuPool.FUList7 board.processor.cores03.core.fuPool.FUList8 board.processor.cores03.core.fuPool.FUList9
eventq_index=0

[board.processor.cores03.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList0.opList

[board.processor.cores03.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList1.opList0 board.processor.cores03.core.fuPool.FUList1.opList1

[board.processor.cores03.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores03.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores03.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList2.opList0 board.processor.cores03.core.fuPool.FUList2.opList1 board.processor.cores03.core.fuPool.FUList2.opList2

[board.processor.cores03.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores03.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores03.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores03.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList3.opList0 board.processor.cores03.core.fuPool.FUList3.opList1 board.processor.cores03.core.fuPool.FUList3.opList2 board.processor.cores03.core.fuPool.FUList3.opList3 board.processor.cores03.core.fuPool.FUList3.opList4

[board.processor.cores03.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores03.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores03.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores03.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores03.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores03.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList4.opList0 board.processor.cores03.core.fuPool.FUList4.opList1

[board.processor.cores03.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList5.opList00 board.processor.cores03.core.fuPool.FUList5.opList01 board.processor.cores03.core.fuPool.FUList5.opList02 board.processor.cores03.core.fuPool.FUList5.opList03 board.processor.cores03.core.fuPool.FUList5.opList04 board.processor.cores03.core.fuPool.FUList5.opList05 board.processor.cores03.core.fuPool.FUList5.opList06 board.processor.cores03.core.fuPool.FUList5.opList07 board.processor.cores03.core.fuPool.FUList5.opList08 board.processor.cores03.core.fuPool.FUList5.opList09 board.processor.cores03.core.fuPool.FUList5.opList10 board.processor.cores03.core.fuPool.FUList5.opList11 board.processor.cores03.core.fuPool.FUList5.opList12 board.processor.cores03.core.fuPool.FUList5.opList13 board.processor.cores03.core.fuPool.FUList5.opList14 board.processor.cores03.core.fuPool.FUList5.opList15 board.processor.cores03.core.fuPool.FUList5.opList16 board.processor.cores03.core.fuPool.FUList5.opList17 board.processor.cores03.core.fuPool.FUList5.opList18 board.processor.cores03.core.fuPool.FUList5.opList19 board.processor.cores03.core.fuPool.FUList5.opList20 board.processor.cores03.core.fuPool.FUList5.opList21 board.processor.cores03.core.fuPool.FUList5.opList22 board.processor.cores03.core.fuPool.FUList5.opList23 board.processor.cores03.core.fuPool.FUList5.opList24 board.processor.cores03.core.fuPool.FUList5.opList25 board.processor.cores03.core.fuPool.FUList5.opList26 board.processor.cores03.core.fuPool.FUList5.opList27

[board.processor.cores03.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList6.opList

[board.processor.cores03.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList7.opList0 board.processor.cores03.core.fuPool.FUList7.opList1

[board.processor.cores03.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList8.opList0 board.processor.cores03.core.fuPool.FUList8.opList1 board.processor.cores03.core.fuPool.FUList8.opList2 board.processor.cores03.core.fuPool.FUList8.opList3

[board.processor.cores03.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores03.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores03.core.fuPool.FUList9.opList

[board.processor.cores03.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores03.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores03.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.interrupt_out_port[0]

[board.processor.cores03.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores03.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores03.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores03.core.mmu.dtb
eventq_index=0
itb=board.processor.cores03.core.mmu.itb

[board.processor.cores03.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores03.core.mmu.dtb.walker

[board.processor.cores03.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores03.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.in_ports[3]

[board.processor.cores03.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores03.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores03.core.mmu.itb.walker

[board.processor.cores03.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores03.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.in_ports[2]

[board.processor.cores03.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores03.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores03.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores04]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores04.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores04.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=4
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores04.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores04.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores04.core.interrupts
isa=board.processor.cores04.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores04.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores04.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores04.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.in_ports[0]

[board.processor.cores04.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores04.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores04.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores04.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores04.core.isa

[board.processor.cores04.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores04.core.fuPool.FUList0 board.processor.cores04.core.fuPool.FUList1 board.processor.cores04.core.fuPool.FUList2 board.processor.cores04.core.fuPool.FUList3 board.processor.cores04.core.fuPool.FUList4 board.processor.cores04.core.fuPool.FUList5 board.processor.cores04.core.fuPool.FUList6 board.processor.cores04.core.fuPool.FUList7 board.processor.cores04.core.fuPool.FUList8 board.processor.cores04.core.fuPool.FUList9
eventq_index=0

[board.processor.cores04.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList0.opList

[board.processor.cores04.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList1.opList0 board.processor.cores04.core.fuPool.FUList1.opList1

[board.processor.cores04.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores04.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores04.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList2.opList0 board.processor.cores04.core.fuPool.FUList2.opList1 board.processor.cores04.core.fuPool.FUList2.opList2

[board.processor.cores04.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores04.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores04.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores04.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList3.opList0 board.processor.cores04.core.fuPool.FUList3.opList1 board.processor.cores04.core.fuPool.FUList3.opList2 board.processor.cores04.core.fuPool.FUList3.opList3 board.processor.cores04.core.fuPool.FUList3.opList4

[board.processor.cores04.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores04.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores04.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores04.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores04.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores04.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList4.opList0 board.processor.cores04.core.fuPool.FUList4.opList1

[board.processor.cores04.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList5.opList00 board.processor.cores04.core.fuPool.FUList5.opList01 board.processor.cores04.core.fuPool.FUList5.opList02 board.processor.cores04.core.fuPool.FUList5.opList03 board.processor.cores04.core.fuPool.FUList5.opList04 board.processor.cores04.core.fuPool.FUList5.opList05 board.processor.cores04.core.fuPool.FUList5.opList06 board.processor.cores04.core.fuPool.FUList5.opList07 board.processor.cores04.core.fuPool.FUList5.opList08 board.processor.cores04.core.fuPool.FUList5.opList09 board.processor.cores04.core.fuPool.FUList5.opList10 board.processor.cores04.core.fuPool.FUList5.opList11 board.processor.cores04.core.fuPool.FUList5.opList12 board.processor.cores04.core.fuPool.FUList5.opList13 board.processor.cores04.core.fuPool.FUList5.opList14 board.processor.cores04.core.fuPool.FUList5.opList15 board.processor.cores04.core.fuPool.FUList5.opList16 board.processor.cores04.core.fuPool.FUList5.opList17 board.processor.cores04.core.fuPool.FUList5.opList18 board.processor.cores04.core.fuPool.FUList5.opList19 board.processor.cores04.core.fuPool.FUList5.opList20 board.processor.cores04.core.fuPool.FUList5.opList21 board.processor.cores04.core.fuPool.FUList5.opList22 board.processor.cores04.core.fuPool.FUList5.opList23 board.processor.cores04.core.fuPool.FUList5.opList24 board.processor.cores04.core.fuPool.FUList5.opList25 board.processor.cores04.core.fuPool.FUList5.opList26 board.processor.cores04.core.fuPool.FUList5.opList27

[board.processor.cores04.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList6.opList

[board.processor.cores04.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList7.opList0 board.processor.cores04.core.fuPool.FUList7.opList1

[board.processor.cores04.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList8.opList0 board.processor.cores04.core.fuPool.FUList8.opList1 board.processor.cores04.core.fuPool.FUList8.opList2 board.processor.cores04.core.fuPool.FUList8.opList3

[board.processor.cores04.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores04.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores04.core.fuPool.FUList9.opList

[board.processor.cores04.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores04.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores04.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.interrupt_out_port[0]

[board.processor.cores04.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores04.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores04.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores04.core.mmu.dtb
eventq_index=0
itb=board.processor.cores04.core.mmu.itb

[board.processor.cores04.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores04.core.mmu.dtb.walker

[board.processor.cores04.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores04.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.in_ports[3]

[board.processor.cores04.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores04.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores04.core.mmu.itb.walker

[board.processor.cores04.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores04.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.in_ports[2]

[board.processor.cores04.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores04.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores04.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores05]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores05.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores05.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=5
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores05.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores05.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores05.core.interrupts
isa=board.processor.cores05.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores05.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores05.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores05.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.in_ports[0]

[board.processor.cores05.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores05.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores05.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores05.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores05.core.isa

[board.processor.cores05.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores05.core.fuPool.FUList0 board.processor.cores05.core.fuPool.FUList1 board.processor.cores05.core.fuPool.FUList2 board.processor.cores05.core.fuPool.FUList3 board.processor.cores05.core.fuPool.FUList4 board.processor.cores05.core.fuPool.FUList5 board.processor.cores05.core.fuPool.FUList6 board.processor.cores05.core.fuPool.FUList7 board.processor.cores05.core.fuPool.FUList8 board.processor.cores05.core.fuPool.FUList9
eventq_index=0

[board.processor.cores05.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList0.opList

[board.processor.cores05.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList1.opList0 board.processor.cores05.core.fuPool.FUList1.opList1

[board.processor.cores05.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores05.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores05.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList2.opList0 board.processor.cores05.core.fuPool.FUList2.opList1 board.processor.cores05.core.fuPool.FUList2.opList2

[board.processor.cores05.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores05.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores05.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores05.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList3.opList0 board.processor.cores05.core.fuPool.FUList3.opList1 board.processor.cores05.core.fuPool.FUList3.opList2 board.processor.cores05.core.fuPool.FUList3.opList3 board.processor.cores05.core.fuPool.FUList3.opList4

[board.processor.cores05.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores05.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores05.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores05.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores05.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores05.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList4.opList0 board.processor.cores05.core.fuPool.FUList4.opList1

[board.processor.cores05.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList5.opList00 board.processor.cores05.core.fuPool.FUList5.opList01 board.processor.cores05.core.fuPool.FUList5.opList02 board.processor.cores05.core.fuPool.FUList5.opList03 board.processor.cores05.core.fuPool.FUList5.opList04 board.processor.cores05.core.fuPool.FUList5.opList05 board.processor.cores05.core.fuPool.FUList5.opList06 board.processor.cores05.core.fuPool.FUList5.opList07 board.processor.cores05.core.fuPool.FUList5.opList08 board.processor.cores05.core.fuPool.FUList5.opList09 board.processor.cores05.core.fuPool.FUList5.opList10 board.processor.cores05.core.fuPool.FUList5.opList11 board.processor.cores05.core.fuPool.FUList5.opList12 board.processor.cores05.core.fuPool.FUList5.opList13 board.processor.cores05.core.fuPool.FUList5.opList14 board.processor.cores05.core.fuPool.FUList5.opList15 board.processor.cores05.core.fuPool.FUList5.opList16 board.processor.cores05.core.fuPool.FUList5.opList17 board.processor.cores05.core.fuPool.FUList5.opList18 board.processor.cores05.core.fuPool.FUList5.opList19 board.processor.cores05.core.fuPool.FUList5.opList20 board.processor.cores05.core.fuPool.FUList5.opList21 board.processor.cores05.core.fuPool.FUList5.opList22 board.processor.cores05.core.fuPool.FUList5.opList23 board.processor.cores05.core.fuPool.FUList5.opList24 board.processor.cores05.core.fuPool.FUList5.opList25 board.processor.cores05.core.fuPool.FUList5.opList26 board.processor.cores05.core.fuPool.FUList5.opList27

[board.processor.cores05.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList6.opList

[board.processor.cores05.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList7.opList0 board.processor.cores05.core.fuPool.FUList7.opList1

[board.processor.cores05.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList8.opList0 board.processor.cores05.core.fuPool.FUList8.opList1 board.processor.cores05.core.fuPool.FUList8.opList2 board.processor.cores05.core.fuPool.FUList8.opList3

[board.processor.cores05.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores05.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores05.core.fuPool.FUList9.opList

[board.processor.cores05.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores05.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores05.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.interrupt_out_port[0]

[board.processor.cores05.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores05.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores05.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores05.core.mmu.dtb
eventq_index=0
itb=board.processor.cores05.core.mmu.itb

[board.processor.cores05.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores05.core.mmu.dtb.walker

[board.processor.cores05.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores05.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.in_ports[3]

[board.processor.cores05.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores05.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores05.core.mmu.itb.walker

[board.processor.cores05.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores05.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.in_ports[2]

[board.processor.cores05.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores05.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores05.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores06]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores06.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores06.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=6
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores06.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores06.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores06.core.interrupts
isa=board.processor.cores06.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores06.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores06.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores06.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.in_ports[0]

[board.processor.cores06.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores06.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores06.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores06.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores06.core.isa

[board.processor.cores06.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores06.core.fuPool.FUList0 board.processor.cores06.core.fuPool.FUList1 board.processor.cores06.core.fuPool.FUList2 board.processor.cores06.core.fuPool.FUList3 board.processor.cores06.core.fuPool.FUList4 board.processor.cores06.core.fuPool.FUList5 board.processor.cores06.core.fuPool.FUList6 board.processor.cores06.core.fuPool.FUList7 board.processor.cores06.core.fuPool.FUList8 board.processor.cores06.core.fuPool.FUList9
eventq_index=0

[board.processor.cores06.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList0.opList

[board.processor.cores06.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList1.opList0 board.processor.cores06.core.fuPool.FUList1.opList1

[board.processor.cores06.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores06.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores06.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList2.opList0 board.processor.cores06.core.fuPool.FUList2.opList1 board.processor.cores06.core.fuPool.FUList2.opList2

[board.processor.cores06.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores06.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores06.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores06.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList3.opList0 board.processor.cores06.core.fuPool.FUList3.opList1 board.processor.cores06.core.fuPool.FUList3.opList2 board.processor.cores06.core.fuPool.FUList3.opList3 board.processor.cores06.core.fuPool.FUList3.opList4

[board.processor.cores06.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores06.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores06.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores06.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores06.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores06.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList4.opList0 board.processor.cores06.core.fuPool.FUList4.opList1

[board.processor.cores06.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList5.opList00 board.processor.cores06.core.fuPool.FUList5.opList01 board.processor.cores06.core.fuPool.FUList5.opList02 board.processor.cores06.core.fuPool.FUList5.opList03 board.processor.cores06.core.fuPool.FUList5.opList04 board.processor.cores06.core.fuPool.FUList5.opList05 board.processor.cores06.core.fuPool.FUList5.opList06 board.processor.cores06.core.fuPool.FUList5.opList07 board.processor.cores06.core.fuPool.FUList5.opList08 board.processor.cores06.core.fuPool.FUList5.opList09 board.processor.cores06.core.fuPool.FUList5.opList10 board.processor.cores06.core.fuPool.FUList5.opList11 board.processor.cores06.core.fuPool.FUList5.opList12 board.processor.cores06.core.fuPool.FUList5.opList13 board.processor.cores06.core.fuPool.FUList5.opList14 board.processor.cores06.core.fuPool.FUList5.opList15 board.processor.cores06.core.fuPool.FUList5.opList16 board.processor.cores06.core.fuPool.FUList5.opList17 board.processor.cores06.core.fuPool.FUList5.opList18 board.processor.cores06.core.fuPool.FUList5.opList19 board.processor.cores06.core.fuPool.FUList5.opList20 board.processor.cores06.core.fuPool.FUList5.opList21 board.processor.cores06.core.fuPool.FUList5.opList22 board.processor.cores06.core.fuPool.FUList5.opList23 board.processor.cores06.core.fuPool.FUList5.opList24 board.processor.cores06.core.fuPool.FUList5.opList25 board.processor.cores06.core.fuPool.FUList5.opList26 board.processor.cores06.core.fuPool.FUList5.opList27

[board.processor.cores06.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList6.opList

[board.processor.cores06.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList7.opList0 board.processor.cores06.core.fuPool.FUList7.opList1

[board.processor.cores06.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList8.opList0 board.processor.cores06.core.fuPool.FUList8.opList1 board.processor.cores06.core.fuPool.FUList8.opList2 board.processor.cores06.core.fuPool.FUList8.opList3

[board.processor.cores06.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores06.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores06.core.fuPool.FUList9.opList

[board.processor.cores06.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores06.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores06.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.interrupt_out_port[0]

[board.processor.cores06.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores06.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores06.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores06.core.mmu.dtb
eventq_index=0
itb=board.processor.cores06.core.mmu.itb

[board.processor.cores06.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores06.core.mmu.dtb.walker

[board.processor.cores06.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores06.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.in_ports[3]

[board.processor.cores06.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores06.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores06.core.mmu.itb.walker

[board.processor.cores06.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores06.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.in_ports[2]

[board.processor.cores06.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores06.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores06.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores07]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores07.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores07.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=7
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores07.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores07.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores07.core.interrupts
isa=board.processor.cores07.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores07.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores07.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores07.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.in_ports[0]

[board.processor.cores07.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores07.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores07.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores07.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores07.core.isa

[board.processor.cores07.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores07.core.fuPool.FUList0 board.processor.cores07.core.fuPool.FUList1 board.processor.cores07.core.fuPool.FUList2 board.processor.cores07.core.fuPool.FUList3 board.processor.cores07.core.fuPool.FUList4 board.processor.cores07.core.fuPool.FUList5 board.processor.cores07.core.fuPool.FUList6 board.processor.cores07.core.fuPool.FUList7 board.processor.cores07.core.fuPool.FUList8 board.processor.cores07.core.fuPool.FUList9
eventq_index=0

[board.processor.cores07.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList0.opList

[board.processor.cores07.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList1.opList0 board.processor.cores07.core.fuPool.FUList1.opList1

[board.processor.cores07.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores07.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores07.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList2.opList0 board.processor.cores07.core.fuPool.FUList2.opList1 board.processor.cores07.core.fuPool.FUList2.opList2

[board.processor.cores07.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores07.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores07.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores07.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList3.opList0 board.processor.cores07.core.fuPool.FUList3.opList1 board.processor.cores07.core.fuPool.FUList3.opList2 board.processor.cores07.core.fuPool.FUList3.opList3 board.processor.cores07.core.fuPool.FUList3.opList4

[board.processor.cores07.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores07.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores07.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores07.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores07.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores07.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList4.opList0 board.processor.cores07.core.fuPool.FUList4.opList1

[board.processor.cores07.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList5.opList00 board.processor.cores07.core.fuPool.FUList5.opList01 board.processor.cores07.core.fuPool.FUList5.opList02 board.processor.cores07.core.fuPool.FUList5.opList03 board.processor.cores07.core.fuPool.FUList5.opList04 board.processor.cores07.core.fuPool.FUList5.opList05 board.processor.cores07.core.fuPool.FUList5.opList06 board.processor.cores07.core.fuPool.FUList5.opList07 board.processor.cores07.core.fuPool.FUList5.opList08 board.processor.cores07.core.fuPool.FUList5.opList09 board.processor.cores07.core.fuPool.FUList5.opList10 board.processor.cores07.core.fuPool.FUList5.opList11 board.processor.cores07.core.fuPool.FUList5.opList12 board.processor.cores07.core.fuPool.FUList5.opList13 board.processor.cores07.core.fuPool.FUList5.opList14 board.processor.cores07.core.fuPool.FUList5.opList15 board.processor.cores07.core.fuPool.FUList5.opList16 board.processor.cores07.core.fuPool.FUList5.opList17 board.processor.cores07.core.fuPool.FUList5.opList18 board.processor.cores07.core.fuPool.FUList5.opList19 board.processor.cores07.core.fuPool.FUList5.opList20 board.processor.cores07.core.fuPool.FUList5.opList21 board.processor.cores07.core.fuPool.FUList5.opList22 board.processor.cores07.core.fuPool.FUList5.opList23 board.processor.cores07.core.fuPool.FUList5.opList24 board.processor.cores07.core.fuPool.FUList5.opList25 board.processor.cores07.core.fuPool.FUList5.opList26 board.processor.cores07.core.fuPool.FUList5.opList27

[board.processor.cores07.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList6.opList

[board.processor.cores07.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList7.opList0 board.processor.cores07.core.fuPool.FUList7.opList1

[board.processor.cores07.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList8.opList0 board.processor.cores07.core.fuPool.FUList8.opList1 board.processor.cores07.core.fuPool.FUList8.opList2 board.processor.cores07.core.fuPool.FUList8.opList3

[board.processor.cores07.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores07.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores07.core.fuPool.FUList9.opList

[board.processor.cores07.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores07.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores07.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.interrupt_out_port[0]

[board.processor.cores07.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores07.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores07.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores07.core.mmu.dtb
eventq_index=0
itb=board.processor.cores07.core.mmu.itb

[board.processor.cores07.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores07.core.mmu.dtb.walker

[board.processor.cores07.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores07.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.in_ports[3]

[board.processor.cores07.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores07.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores07.core.mmu.itb.walker

[board.processor.cores07.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores07.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.in_ports[2]

[board.processor.cores07.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores07.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores07.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores08]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores08.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores08.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=8
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores08.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores08.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores08.core.interrupts
isa=board.processor.cores08.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores08.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores08.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores08.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.in_ports[0]

[board.processor.cores08.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores08.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores08.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores08.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores08.core.isa

[board.processor.cores08.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores08.core.fuPool.FUList0 board.processor.cores08.core.fuPool.FUList1 board.processor.cores08.core.fuPool.FUList2 board.processor.cores08.core.fuPool.FUList3 board.processor.cores08.core.fuPool.FUList4 board.processor.cores08.core.fuPool.FUList5 board.processor.cores08.core.fuPool.FUList6 board.processor.cores08.core.fuPool.FUList7 board.processor.cores08.core.fuPool.FUList8 board.processor.cores08.core.fuPool.FUList9
eventq_index=0

[board.processor.cores08.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList0.opList

[board.processor.cores08.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList1.opList0 board.processor.cores08.core.fuPool.FUList1.opList1

[board.processor.cores08.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores08.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores08.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList2.opList0 board.processor.cores08.core.fuPool.FUList2.opList1 board.processor.cores08.core.fuPool.FUList2.opList2

[board.processor.cores08.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores08.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores08.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores08.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList3.opList0 board.processor.cores08.core.fuPool.FUList3.opList1 board.processor.cores08.core.fuPool.FUList3.opList2 board.processor.cores08.core.fuPool.FUList3.opList3 board.processor.cores08.core.fuPool.FUList3.opList4

[board.processor.cores08.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores08.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores08.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores08.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores08.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores08.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList4.opList0 board.processor.cores08.core.fuPool.FUList4.opList1

[board.processor.cores08.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList5.opList00 board.processor.cores08.core.fuPool.FUList5.opList01 board.processor.cores08.core.fuPool.FUList5.opList02 board.processor.cores08.core.fuPool.FUList5.opList03 board.processor.cores08.core.fuPool.FUList5.opList04 board.processor.cores08.core.fuPool.FUList5.opList05 board.processor.cores08.core.fuPool.FUList5.opList06 board.processor.cores08.core.fuPool.FUList5.opList07 board.processor.cores08.core.fuPool.FUList5.opList08 board.processor.cores08.core.fuPool.FUList5.opList09 board.processor.cores08.core.fuPool.FUList5.opList10 board.processor.cores08.core.fuPool.FUList5.opList11 board.processor.cores08.core.fuPool.FUList5.opList12 board.processor.cores08.core.fuPool.FUList5.opList13 board.processor.cores08.core.fuPool.FUList5.opList14 board.processor.cores08.core.fuPool.FUList5.opList15 board.processor.cores08.core.fuPool.FUList5.opList16 board.processor.cores08.core.fuPool.FUList5.opList17 board.processor.cores08.core.fuPool.FUList5.opList18 board.processor.cores08.core.fuPool.FUList5.opList19 board.processor.cores08.core.fuPool.FUList5.opList20 board.processor.cores08.core.fuPool.FUList5.opList21 board.processor.cores08.core.fuPool.FUList5.opList22 board.processor.cores08.core.fuPool.FUList5.opList23 board.processor.cores08.core.fuPool.FUList5.opList24 board.processor.cores08.core.fuPool.FUList5.opList25 board.processor.cores08.core.fuPool.FUList5.opList26 board.processor.cores08.core.fuPool.FUList5.opList27

[board.processor.cores08.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList6.opList

[board.processor.cores08.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList7.opList0 board.processor.cores08.core.fuPool.FUList7.opList1

[board.processor.cores08.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList8.opList0 board.processor.cores08.core.fuPool.FUList8.opList1 board.processor.cores08.core.fuPool.FUList8.opList2 board.processor.cores08.core.fuPool.FUList8.opList3

[board.processor.cores08.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores08.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores08.core.fuPool.FUList9.opList

[board.processor.cores08.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores08.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores08.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.interrupt_out_port[0]

[board.processor.cores08.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores08.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores08.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores08.core.mmu.dtb
eventq_index=0
itb=board.processor.cores08.core.mmu.itb

[board.processor.cores08.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores08.core.mmu.dtb.walker

[board.processor.cores08.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores08.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.in_ports[3]

[board.processor.cores08.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores08.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores08.core.mmu.itb.walker

[board.processor.cores08.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores08.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.in_ports[2]

[board.processor.cores08.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores08.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores08.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores09]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores09.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores09.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=9
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores09.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores09.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores09.core.interrupts
isa=board.processor.cores09.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores09.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores09.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores09.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.in_ports[0]

[board.processor.cores09.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores09.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores09.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores09.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores09.core.isa

[board.processor.cores09.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores09.core.fuPool.FUList0 board.processor.cores09.core.fuPool.FUList1 board.processor.cores09.core.fuPool.FUList2 board.processor.cores09.core.fuPool.FUList3 board.processor.cores09.core.fuPool.FUList4 board.processor.cores09.core.fuPool.FUList5 board.processor.cores09.core.fuPool.FUList6 board.processor.cores09.core.fuPool.FUList7 board.processor.cores09.core.fuPool.FUList8 board.processor.cores09.core.fuPool.FUList9
eventq_index=0

[board.processor.cores09.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList0.opList

[board.processor.cores09.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList1.opList0 board.processor.cores09.core.fuPool.FUList1.opList1

[board.processor.cores09.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores09.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores09.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList2.opList0 board.processor.cores09.core.fuPool.FUList2.opList1 board.processor.cores09.core.fuPool.FUList2.opList2

[board.processor.cores09.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores09.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores09.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores09.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList3.opList0 board.processor.cores09.core.fuPool.FUList3.opList1 board.processor.cores09.core.fuPool.FUList3.opList2 board.processor.cores09.core.fuPool.FUList3.opList3 board.processor.cores09.core.fuPool.FUList3.opList4

[board.processor.cores09.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores09.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores09.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores09.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores09.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores09.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList4.opList0 board.processor.cores09.core.fuPool.FUList4.opList1

[board.processor.cores09.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList5.opList00 board.processor.cores09.core.fuPool.FUList5.opList01 board.processor.cores09.core.fuPool.FUList5.opList02 board.processor.cores09.core.fuPool.FUList5.opList03 board.processor.cores09.core.fuPool.FUList5.opList04 board.processor.cores09.core.fuPool.FUList5.opList05 board.processor.cores09.core.fuPool.FUList5.opList06 board.processor.cores09.core.fuPool.FUList5.opList07 board.processor.cores09.core.fuPool.FUList5.opList08 board.processor.cores09.core.fuPool.FUList5.opList09 board.processor.cores09.core.fuPool.FUList5.opList10 board.processor.cores09.core.fuPool.FUList5.opList11 board.processor.cores09.core.fuPool.FUList5.opList12 board.processor.cores09.core.fuPool.FUList5.opList13 board.processor.cores09.core.fuPool.FUList5.opList14 board.processor.cores09.core.fuPool.FUList5.opList15 board.processor.cores09.core.fuPool.FUList5.opList16 board.processor.cores09.core.fuPool.FUList5.opList17 board.processor.cores09.core.fuPool.FUList5.opList18 board.processor.cores09.core.fuPool.FUList5.opList19 board.processor.cores09.core.fuPool.FUList5.opList20 board.processor.cores09.core.fuPool.FUList5.opList21 board.processor.cores09.core.fuPool.FUList5.opList22 board.processor.cores09.core.fuPool.FUList5.opList23 board.processor.cores09.core.fuPool.FUList5.opList24 board.processor.cores09.core.fuPool.FUList5.opList25 board.processor.cores09.core.fuPool.FUList5.opList26 board.processor.cores09.core.fuPool.FUList5.opList27

[board.processor.cores09.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList6.opList

[board.processor.cores09.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList7.opList0 board.processor.cores09.core.fuPool.FUList7.opList1

[board.processor.cores09.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList8.opList0 board.processor.cores09.core.fuPool.FUList8.opList1 board.processor.cores09.core.fuPool.FUList8.opList2 board.processor.cores09.core.fuPool.FUList8.opList3

[board.processor.cores09.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores09.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores09.core.fuPool.FUList9.opList

[board.processor.cores09.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores09.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores09.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.interrupt_out_port[0]

[board.processor.cores09.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores09.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores09.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores09.core.mmu.dtb
eventq_index=0
itb=board.processor.cores09.core.mmu.itb

[board.processor.cores09.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores09.core.mmu.dtb.walker

[board.processor.cores09.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores09.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.in_ports[3]

[board.processor.cores09.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores09.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores09.core.mmu.itb.walker

[board.processor.cores09.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores09.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.in_ports[2]

[board.processor.cores09.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores09.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores09.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores10]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores10.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores10.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=10
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores10.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores10.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores10.core.interrupts
isa=board.processor.cores10.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores10.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores10.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores10.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.in_ports[0]

[board.processor.cores10.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores10.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores10.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores10.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores10.core.isa

[board.processor.cores10.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores10.core.fuPool.FUList0 board.processor.cores10.core.fuPool.FUList1 board.processor.cores10.core.fuPool.FUList2 board.processor.cores10.core.fuPool.FUList3 board.processor.cores10.core.fuPool.FUList4 board.processor.cores10.core.fuPool.FUList5 board.processor.cores10.core.fuPool.FUList6 board.processor.cores10.core.fuPool.FUList7 board.processor.cores10.core.fuPool.FUList8 board.processor.cores10.core.fuPool.FUList9
eventq_index=0

[board.processor.cores10.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList0.opList

[board.processor.cores10.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList1.opList0 board.processor.cores10.core.fuPool.FUList1.opList1

[board.processor.cores10.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores10.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores10.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList2.opList0 board.processor.cores10.core.fuPool.FUList2.opList1 board.processor.cores10.core.fuPool.FUList2.opList2

[board.processor.cores10.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores10.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores10.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores10.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList3.opList0 board.processor.cores10.core.fuPool.FUList3.opList1 board.processor.cores10.core.fuPool.FUList3.opList2 board.processor.cores10.core.fuPool.FUList3.opList3 board.processor.cores10.core.fuPool.FUList3.opList4

[board.processor.cores10.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores10.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores10.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores10.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores10.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores10.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList4.opList0 board.processor.cores10.core.fuPool.FUList4.opList1

[board.processor.cores10.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList5.opList00 board.processor.cores10.core.fuPool.FUList5.opList01 board.processor.cores10.core.fuPool.FUList5.opList02 board.processor.cores10.core.fuPool.FUList5.opList03 board.processor.cores10.core.fuPool.FUList5.opList04 board.processor.cores10.core.fuPool.FUList5.opList05 board.processor.cores10.core.fuPool.FUList5.opList06 board.processor.cores10.core.fuPool.FUList5.opList07 board.processor.cores10.core.fuPool.FUList5.opList08 board.processor.cores10.core.fuPool.FUList5.opList09 board.processor.cores10.core.fuPool.FUList5.opList10 board.processor.cores10.core.fuPool.FUList5.opList11 board.processor.cores10.core.fuPool.FUList5.opList12 board.processor.cores10.core.fuPool.FUList5.opList13 board.processor.cores10.core.fuPool.FUList5.opList14 board.processor.cores10.core.fuPool.FUList5.opList15 board.processor.cores10.core.fuPool.FUList5.opList16 board.processor.cores10.core.fuPool.FUList5.opList17 board.processor.cores10.core.fuPool.FUList5.opList18 board.processor.cores10.core.fuPool.FUList5.opList19 board.processor.cores10.core.fuPool.FUList5.opList20 board.processor.cores10.core.fuPool.FUList5.opList21 board.processor.cores10.core.fuPool.FUList5.opList22 board.processor.cores10.core.fuPool.FUList5.opList23 board.processor.cores10.core.fuPool.FUList5.opList24 board.processor.cores10.core.fuPool.FUList5.opList25 board.processor.cores10.core.fuPool.FUList5.opList26 board.processor.cores10.core.fuPool.FUList5.opList27

[board.processor.cores10.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList6.opList

[board.processor.cores10.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList7.opList0 board.processor.cores10.core.fuPool.FUList7.opList1

[board.processor.cores10.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList8.opList0 board.processor.cores10.core.fuPool.FUList8.opList1 board.processor.cores10.core.fuPool.FUList8.opList2 board.processor.cores10.core.fuPool.FUList8.opList3

[board.processor.cores10.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores10.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores10.core.fuPool.FUList9.opList

[board.processor.cores10.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores10.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores10.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.interrupt_out_port[0]

[board.processor.cores10.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores10.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores10.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores10.core.mmu.dtb
eventq_index=0
itb=board.processor.cores10.core.mmu.itb

[board.processor.cores10.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores10.core.mmu.dtb.walker

[board.processor.cores10.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores10.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.in_ports[3]

[board.processor.cores10.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores10.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores10.core.mmu.itb.walker

[board.processor.cores10.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores10.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.in_ports[2]

[board.processor.cores10.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores10.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores10.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores11]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores11.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores11.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=11
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores11.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores11.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores11.core.interrupts
isa=board.processor.cores11.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores11.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores11.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores11.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.in_ports[0]

[board.processor.cores11.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores11.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores11.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores11.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores11.core.isa

[board.processor.cores11.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores11.core.fuPool.FUList0 board.processor.cores11.core.fuPool.FUList1 board.processor.cores11.core.fuPool.FUList2 board.processor.cores11.core.fuPool.FUList3 board.processor.cores11.core.fuPool.FUList4 board.processor.cores11.core.fuPool.FUList5 board.processor.cores11.core.fuPool.FUList6 board.processor.cores11.core.fuPool.FUList7 board.processor.cores11.core.fuPool.FUList8 board.processor.cores11.core.fuPool.FUList9
eventq_index=0

[board.processor.cores11.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList0.opList

[board.processor.cores11.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList1.opList0 board.processor.cores11.core.fuPool.FUList1.opList1

[board.processor.cores11.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores11.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores11.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList2.opList0 board.processor.cores11.core.fuPool.FUList2.opList1 board.processor.cores11.core.fuPool.FUList2.opList2

[board.processor.cores11.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores11.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores11.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores11.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList3.opList0 board.processor.cores11.core.fuPool.FUList3.opList1 board.processor.cores11.core.fuPool.FUList3.opList2 board.processor.cores11.core.fuPool.FUList3.opList3 board.processor.cores11.core.fuPool.FUList3.opList4

[board.processor.cores11.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores11.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores11.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores11.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores11.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores11.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList4.opList0 board.processor.cores11.core.fuPool.FUList4.opList1

[board.processor.cores11.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList5.opList00 board.processor.cores11.core.fuPool.FUList5.opList01 board.processor.cores11.core.fuPool.FUList5.opList02 board.processor.cores11.core.fuPool.FUList5.opList03 board.processor.cores11.core.fuPool.FUList5.opList04 board.processor.cores11.core.fuPool.FUList5.opList05 board.processor.cores11.core.fuPool.FUList5.opList06 board.processor.cores11.core.fuPool.FUList5.opList07 board.processor.cores11.core.fuPool.FUList5.opList08 board.processor.cores11.core.fuPool.FUList5.opList09 board.processor.cores11.core.fuPool.FUList5.opList10 board.processor.cores11.core.fuPool.FUList5.opList11 board.processor.cores11.core.fuPool.FUList5.opList12 board.processor.cores11.core.fuPool.FUList5.opList13 board.processor.cores11.core.fuPool.FUList5.opList14 board.processor.cores11.core.fuPool.FUList5.opList15 board.processor.cores11.core.fuPool.FUList5.opList16 board.processor.cores11.core.fuPool.FUList5.opList17 board.processor.cores11.core.fuPool.FUList5.opList18 board.processor.cores11.core.fuPool.FUList5.opList19 board.processor.cores11.core.fuPool.FUList5.opList20 board.processor.cores11.core.fuPool.FUList5.opList21 board.processor.cores11.core.fuPool.FUList5.opList22 board.processor.cores11.core.fuPool.FUList5.opList23 board.processor.cores11.core.fuPool.FUList5.opList24 board.processor.cores11.core.fuPool.FUList5.opList25 board.processor.cores11.core.fuPool.FUList5.opList26 board.processor.cores11.core.fuPool.FUList5.opList27

[board.processor.cores11.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList6.opList

[board.processor.cores11.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList7.opList0 board.processor.cores11.core.fuPool.FUList7.opList1

[board.processor.cores11.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList8.opList0 board.processor.cores11.core.fuPool.FUList8.opList1 board.processor.cores11.core.fuPool.FUList8.opList2 board.processor.cores11.core.fuPool.FUList8.opList3

[board.processor.cores11.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores11.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores11.core.fuPool.FUList9.opList

[board.processor.cores11.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores11.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores11.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.interrupt_out_port[0]

[board.processor.cores11.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores11.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores11.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores11.core.mmu.dtb
eventq_index=0
itb=board.processor.cores11.core.mmu.itb

[board.processor.cores11.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores11.core.mmu.dtb.walker

[board.processor.cores11.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores11.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.in_ports[3]

[board.processor.cores11.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores11.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores11.core.mmu.itb.walker

[board.processor.cores11.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores11.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.in_ports[2]

[board.processor.cores11.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores11.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores11.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores12]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores12.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores12.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=12
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores12.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores12.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores12.core.interrupts
isa=board.processor.cores12.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores12.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores12.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores12.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.in_ports[0]

[board.processor.cores12.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores12.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores12.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores12.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores12.core.isa

[board.processor.cores12.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores12.core.fuPool.FUList0 board.processor.cores12.core.fuPool.FUList1 board.processor.cores12.core.fuPool.FUList2 board.processor.cores12.core.fuPool.FUList3 board.processor.cores12.core.fuPool.FUList4 board.processor.cores12.core.fuPool.FUList5 board.processor.cores12.core.fuPool.FUList6 board.processor.cores12.core.fuPool.FUList7 board.processor.cores12.core.fuPool.FUList8 board.processor.cores12.core.fuPool.FUList9
eventq_index=0

[board.processor.cores12.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList0.opList

[board.processor.cores12.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList1.opList0 board.processor.cores12.core.fuPool.FUList1.opList1

[board.processor.cores12.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores12.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores12.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList2.opList0 board.processor.cores12.core.fuPool.FUList2.opList1 board.processor.cores12.core.fuPool.FUList2.opList2

[board.processor.cores12.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores12.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores12.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores12.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList3.opList0 board.processor.cores12.core.fuPool.FUList3.opList1 board.processor.cores12.core.fuPool.FUList3.opList2 board.processor.cores12.core.fuPool.FUList3.opList3 board.processor.cores12.core.fuPool.FUList3.opList4

[board.processor.cores12.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores12.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores12.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores12.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores12.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores12.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList4.opList0 board.processor.cores12.core.fuPool.FUList4.opList1

[board.processor.cores12.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList5.opList00 board.processor.cores12.core.fuPool.FUList5.opList01 board.processor.cores12.core.fuPool.FUList5.opList02 board.processor.cores12.core.fuPool.FUList5.opList03 board.processor.cores12.core.fuPool.FUList5.opList04 board.processor.cores12.core.fuPool.FUList5.opList05 board.processor.cores12.core.fuPool.FUList5.opList06 board.processor.cores12.core.fuPool.FUList5.opList07 board.processor.cores12.core.fuPool.FUList5.opList08 board.processor.cores12.core.fuPool.FUList5.opList09 board.processor.cores12.core.fuPool.FUList5.opList10 board.processor.cores12.core.fuPool.FUList5.opList11 board.processor.cores12.core.fuPool.FUList5.opList12 board.processor.cores12.core.fuPool.FUList5.opList13 board.processor.cores12.core.fuPool.FUList5.opList14 board.processor.cores12.core.fuPool.FUList5.opList15 board.processor.cores12.core.fuPool.FUList5.opList16 board.processor.cores12.core.fuPool.FUList5.opList17 board.processor.cores12.core.fuPool.FUList5.opList18 board.processor.cores12.core.fuPool.FUList5.opList19 board.processor.cores12.core.fuPool.FUList5.opList20 board.processor.cores12.core.fuPool.FUList5.opList21 board.processor.cores12.core.fuPool.FUList5.opList22 board.processor.cores12.core.fuPool.FUList5.opList23 board.processor.cores12.core.fuPool.FUList5.opList24 board.processor.cores12.core.fuPool.FUList5.opList25 board.processor.cores12.core.fuPool.FUList5.opList26 board.processor.cores12.core.fuPool.FUList5.opList27

[board.processor.cores12.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList6.opList

[board.processor.cores12.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList7.opList0 board.processor.cores12.core.fuPool.FUList7.opList1

[board.processor.cores12.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList8.opList0 board.processor.cores12.core.fuPool.FUList8.opList1 board.processor.cores12.core.fuPool.FUList8.opList2 board.processor.cores12.core.fuPool.FUList8.opList3

[board.processor.cores12.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores12.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores12.core.fuPool.FUList9.opList

[board.processor.cores12.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores12.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores12.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.interrupt_out_port[0]

[board.processor.cores12.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores12.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores12.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores12.core.mmu.dtb
eventq_index=0
itb=board.processor.cores12.core.mmu.itb

[board.processor.cores12.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores12.core.mmu.dtb.walker

[board.processor.cores12.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores12.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.in_ports[3]

[board.processor.cores12.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores12.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores12.core.mmu.itb.walker

[board.processor.cores12.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores12.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.in_ports[2]

[board.processor.cores12.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores12.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores12.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores13]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores13.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores13.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=13
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores13.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores13.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores13.core.interrupts
isa=board.processor.cores13.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores13.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores13.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores13.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.in_ports[0]

[board.processor.cores13.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores13.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores13.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores13.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores13.core.isa

[board.processor.cores13.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores13.core.fuPool.FUList0 board.processor.cores13.core.fuPool.FUList1 board.processor.cores13.core.fuPool.FUList2 board.processor.cores13.core.fuPool.FUList3 board.processor.cores13.core.fuPool.FUList4 board.processor.cores13.core.fuPool.FUList5 board.processor.cores13.core.fuPool.FUList6 board.processor.cores13.core.fuPool.FUList7 board.processor.cores13.core.fuPool.FUList8 board.processor.cores13.core.fuPool.FUList9
eventq_index=0

[board.processor.cores13.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList0.opList

[board.processor.cores13.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList1.opList0 board.processor.cores13.core.fuPool.FUList1.opList1

[board.processor.cores13.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores13.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores13.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList2.opList0 board.processor.cores13.core.fuPool.FUList2.opList1 board.processor.cores13.core.fuPool.FUList2.opList2

[board.processor.cores13.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores13.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores13.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores13.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList3.opList0 board.processor.cores13.core.fuPool.FUList3.opList1 board.processor.cores13.core.fuPool.FUList3.opList2 board.processor.cores13.core.fuPool.FUList3.opList3 board.processor.cores13.core.fuPool.FUList3.opList4

[board.processor.cores13.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores13.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores13.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores13.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores13.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores13.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList4.opList0 board.processor.cores13.core.fuPool.FUList4.opList1

[board.processor.cores13.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList5.opList00 board.processor.cores13.core.fuPool.FUList5.opList01 board.processor.cores13.core.fuPool.FUList5.opList02 board.processor.cores13.core.fuPool.FUList5.opList03 board.processor.cores13.core.fuPool.FUList5.opList04 board.processor.cores13.core.fuPool.FUList5.opList05 board.processor.cores13.core.fuPool.FUList5.opList06 board.processor.cores13.core.fuPool.FUList5.opList07 board.processor.cores13.core.fuPool.FUList5.opList08 board.processor.cores13.core.fuPool.FUList5.opList09 board.processor.cores13.core.fuPool.FUList5.opList10 board.processor.cores13.core.fuPool.FUList5.opList11 board.processor.cores13.core.fuPool.FUList5.opList12 board.processor.cores13.core.fuPool.FUList5.opList13 board.processor.cores13.core.fuPool.FUList5.opList14 board.processor.cores13.core.fuPool.FUList5.opList15 board.processor.cores13.core.fuPool.FUList5.opList16 board.processor.cores13.core.fuPool.FUList5.opList17 board.processor.cores13.core.fuPool.FUList5.opList18 board.processor.cores13.core.fuPool.FUList5.opList19 board.processor.cores13.core.fuPool.FUList5.opList20 board.processor.cores13.core.fuPool.FUList5.opList21 board.processor.cores13.core.fuPool.FUList5.opList22 board.processor.cores13.core.fuPool.FUList5.opList23 board.processor.cores13.core.fuPool.FUList5.opList24 board.processor.cores13.core.fuPool.FUList5.opList25 board.processor.cores13.core.fuPool.FUList5.opList26 board.processor.cores13.core.fuPool.FUList5.opList27

[board.processor.cores13.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList6.opList

[board.processor.cores13.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList7.opList0 board.processor.cores13.core.fuPool.FUList7.opList1

[board.processor.cores13.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList8.opList0 board.processor.cores13.core.fuPool.FUList8.opList1 board.processor.cores13.core.fuPool.FUList8.opList2 board.processor.cores13.core.fuPool.FUList8.opList3

[board.processor.cores13.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores13.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores13.core.fuPool.FUList9.opList

[board.processor.cores13.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores13.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores13.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.interrupt_out_port[0]

[board.processor.cores13.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores13.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores13.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores13.core.mmu.dtb
eventq_index=0
itb=board.processor.cores13.core.mmu.itb

[board.processor.cores13.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores13.core.mmu.dtb.walker

[board.processor.cores13.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores13.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.in_ports[3]

[board.processor.cores13.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores13.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores13.core.mmu.itb.walker

[board.processor.cores13.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores13.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.in_ports[2]

[board.processor.cores13.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores13.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores13.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores14]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores14.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores14.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=14
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores14.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores14.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores14.core.interrupts
isa=board.processor.cores14.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores14.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores14.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores14.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.in_ports[0]

[board.processor.cores14.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores14.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores14.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores14.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores14.core.isa

[board.processor.cores14.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores14.core.fuPool.FUList0 board.processor.cores14.core.fuPool.FUList1 board.processor.cores14.core.fuPool.FUList2 board.processor.cores14.core.fuPool.FUList3 board.processor.cores14.core.fuPool.FUList4 board.processor.cores14.core.fuPool.FUList5 board.processor.cores14.core.fuPool.FUList6 board.processor.cores14.core.fuPool.FUList7 board.processor.cores14.core.fuPool.FUList8 board.processor.cores14.core.fuPool.FUList9
eventq_index=0

[board.processor.cores14.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList0.opList

[board.processor.cores14.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList1.opList0 board.processor.cores14.core.fuPool.FUList1.opList1

[board.processor.cores14.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores14.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores14.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList2.opList0 board.processor.cores14.core.fuPool.FUList2.opList1 board.processor.cores14.core.fuPool.FUList2.opList2

[board.processor.cores14.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores14.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores14.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores14.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList3.opList0 board.processor.cores14.core.fuPool.FUList3.opList1 board.processor.cores14.core.fuPool.FUList3.opList2 board.processor.cores14.core.fuPool.FUList3.opList3 board.processor.cores14.core.fuPool.FUList3.opList4

[board.processor.cores14.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores14.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores14.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores14.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores14.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores14.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList4.opList0 board.processor.cores14.core.fuPool.FUList4.opList1

[board.processor.cores14.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList5.opList00 board.processor.cores14.core.fuPool.FUList5.opList01 board.processor.cores14.core.fuPool.FUList5.opList02 board.processor.cores14.core.fuPool.FUList5.opList03 board.processor.cores14.core.fuPool.FUList5.opList04 board.processor.cores14.core.fuPool.FUList5.opList05 board.processor.cores14.core.fuPool.FUList5.opList06 board.processor.cores14.core.fuPool.FUList5.opList07 board.processor.cores14.core.fuPool.FUList5.opList08 board.processor.cores14.core.fuPool.FUList5.opList09 board.processor.cores14.core.fuPool.FUList5.opList10 board.processor.cores14.core.fuPool.FUList5.opList11 board.processor.cores14.core.fuPool.FUList5.opList12 board.processor.cores14.core.fuPool.FUList5.opList13 board.processor.cores14.core.fuPool.FUList5.opList14 board.processor.cores14.core.fuPool.FUList5.opList15 board.processor.cores14.core.fuPool.FUList5.opList16 board.processor.cores14.core.fuPool.FUList5.opList17 board.processor.cores14.core.fuPool.FUList5.opList18 board.processor.cores14.core.fuPool.FUList5.opList19 board.processor.cores14.core.fuPool.FUList5.opList20 board.processor.cores14.core.fuPool.FUList5.opList21 board.processor.cores14.core.fuPool.FUList5.opList22 board.processor.cores14.core.fuPool.FUList5.opList23 board.processor.cores14.core.fuPool.FUList5.opList24 board.processor.cores14.core.fuPool.FUList5.opList25 board.processor.cores14.core.fuPool.FUList5.opList26 board.processor.cores14.core.fuPool.FUList5.opList27

[board.processor.cores14.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList6.opList

[board.processor.cores14.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList7.opList0 board.processor.cores14.core.fuPool.FUList7.opList1

[board.processor.cores14.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList8.opList0 board.processor.cores14.core.fuPool.FUList8.opList1 board.processor.cores14.core.fuPool.FUList8.opList2 board.processor.cores14.core.fuPool.FUList8.opList3

[board.processor.cores14.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores14.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores14.core.fuPool.FUList9.opList

[board.processor.cores14.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores14.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores14.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.interrupt_out_port[0]

[board.processor.cores14.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores14.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores14.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores14.core.mmu.dtb
eventq_index=0
itb=board.processor.cores14.core.mmu.itb

[board.processor.cores14.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores14.core.mmu.dtb.walker

[board.processor.cores14.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores14.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.in_ports[3]

[board.processor.cores14.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores14.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores14.core.mmu.itb.walker

[board.processor.cores14.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores14.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.in_ports[2]

[board.processor.cores14.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores14.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores14.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores15]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores15.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores15.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=15
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores15.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores15.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores15.core.interrupts
isa=board.processor.cores15.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores15.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores15.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores15.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.in_ports[0]

[board.processor.cores15.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores15.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores15.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores15.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores15.core.isa

[board.processor.cores15.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores15.core.fuPool.FUList0 board.processor.cores15.core.fuPool.FUList1 board.processor.cores15.core.fuPool.FUList2 board.processor.cores15.core.fuPool.FUList3 board.processor.cores15.core.fuPool.FUList4 board.processor.cores15.core.fuPool.FUList5 board.processor.cores15.core.fuPool.FUList6 board.processor.cores15.core.fuPool.FUList7 board.processor.cores15.core.fuPool.FUList8 board.processor.cores15.core.fuPool.FUList9
eventq_index=0

[board.processor.cores15.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList0.opList

[board.processor.cores15.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList1.opList0 board.processor.cores15.core.fuPool.FUList1.opList1

[board.processor.cores15.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores15.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores15.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList2.opList0 board.processor.cores15.core.fuPool.FUList2.opList1 board.processor.cores15.core.fuPool.FUList2.opList2

[board.processor.cores15.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores15.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores15.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores15.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList3.opList0 board.processor.cores15.core.fuPool.FUList3.opList1 board.processor.cores15.core.fuPool.FUList3.opList2 board.processor.cores15.core.fuPool.FUList3.opList3 board.processor.cores15.core.fuPool.FUList3.opList4

[board.processor.cores15.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores15.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores15.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores15.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores15.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores15.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList4.opList0 board.processor.cores15.core.fuPool.FUList4.opList1

[board.processor.cores15.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList5.opList00 board.processor.cores15.core.fuPool.FUList5.opList01 board.processor.cores15.core.fuPool.FUList5.opList02 board.processor.cores15.core.fuPool.FUList5.opList03 board.processor.cores15.core.fuPool.FUList5.opList04 board.processor.cores15.core.fuPool.FUList5.opList05 board.processor.cores15.core.fuPool.FUList5.opList06 board.processor.cores15.core.fuPool.FUList5.opList07 board.processor.cores15.core.fuPool.FUList5.opList08 board.processor.cores15.core.fuPool.FUList5.opList09 board.processor.cores15.core.fuPool.FUList5.opList10 board.processor.cores15.core.fuPool.FUList5.opList11 board.processor.cores15.core.fuPool.FUList5.opList12 board.processor.cores15.core.fuPool.FUList5.opList13 board.processor.cores15.core.fuPool.FUList5.opList14 board.processor.cores15.core.fuPool.FUList5.opList15 board.processor.cores15.core.fuPool.FUList5.opList16 board.processor.cores15.core.fuPool.FUList5.opList17 board.processor.cores15.core.fuPool.FUList5.opList18 board.processor.cores15.core.fuPool.FUList5.opList19 board.processor.cores15.core.fuPool.FUList5.opList20 board.processor.cores15.core.fuPool.FUList5.opList21 board.processor.cores15.core.fuPool.FUList5.opList22 board.processor.cores15.core.fuPool.FUList5.opList23 board.processor.cores15.core.fuPool.FUList5.opList24 board.processor.cores15.core.fuPool.FUList5.opList25 board.processor.cores15.core.fuPool.FUList5.opList26 board.processor.cores15.core.fuPool.FUList5.opList27

[board.processor.cores15.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList6.opList

[board.processor.cores15.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList7.opList0 board.processor.cores15.core.fuPool.FUList7.opList1

[board.processor.cores15.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList8.opList0 board.processor.cores15.core.fuPool.FUList8.opList1 board.processor.cores15.core.fuPool.FUList8.opList2 board.processor.cores15.core.fuPool.FUList8.opList3

[board.processor.cores15.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores15.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores15.core.fuPool.FUList9.opList

[board.processor.cores15.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores15.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores15.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.interrupt_out_port[0]

[board.processor.cores15.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores15.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores15.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores15.core.mmu.dtb
eventq_index=0
itb=board.processor.cores15.core.mmu.itb

[board.processor.cores15.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores15.core.mmu.dtb.walker

[board.processor.cores15.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores15.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.in_ports[3]

[board.processor.cores15.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores15.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores15.core.mmu.itb.walker

[board.processor.cores15.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores15.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.in_ports[2]

[board.processor.cores15.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores15.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores15.core.tracer]
type=ExeTracer
eventq_index=0

[board.processor.cores16]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores16.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores16.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=16
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores16.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores16.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores16.core.interrupts
isa=board.processor.cores16.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores16.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores16.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores16.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores00.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.in_ports[0]

[board.processor.cores16.core.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores16.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[board.processor.cores16.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[board.processor.cores16.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores16.core.isa

[board.processor.cores16.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores16.core.fuPool.FUList0 board.processor.cores16.core.fuPool.FUList1 board.processor.cores16.core.fuPool.FUList2 board.processor.cores16.core.fuPool.FUList3 board.processor.cores16.core.fuPool.FUList4 board.processor.cores16.core.fuPool.FUList5 board.processor.cores16.core.fuPool.FUList6 board.processor.cores16.core.fuPool.FUList7 board.processor.cores16.core.fuPool.FUList8 board.processor.cores16.core.fuPool.FUList9
eventq_index=0

[board.processor.cores16.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList0.opList

[board.processor.cores16.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList1.opList0 board.processor.cores16.core.fuPool.FUList1.opList1

[board.processor.cores16.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores16.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores16.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList2.opList0 board.processor.cores16.core.fuPool.FUList2.opList1 board.processor.cores16.core.fuPool.FUList2.opList2

[board.processor.cores16.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores16.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores16.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores16.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList3.opList0 board.processor.cores16.core.fuPool.FUList3.opList1 board.processor.cores16.core.fuPool.FUList3.opList2 board.processor.cores16.core.fuPool.FUList3.opList3 board.processor.cores16.core.fuPool.FUList3.opList4

[board.processor.cores16.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores16.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores16.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores16.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores16.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores16.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList4.opList0 board.processor.cores16.core.fuPool.FUList4.opList1

[board.processor.cores16.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList5.opList00 board.processor.cores16.core.fuPool.FUList5.opList01 board.processor.cores16.core.fuPool.FUList5.opList02 board.processor.cores16.core.fuPool.FUList5.opList03 board.processor.cores16.core.fuPool.FUList5.opList04 board.processor.cores16.core.fuPool.FUList5.opList05 board.processor.cores16.core.fuPool.FUList5.opList06 board.processor.cores16.core.fuPool.FUList5.opList07 board.processor.cores16.core.fuPool.FUList5.opList08 board.processor.cores16.core.fuPool.FUList5.opList09 board.processor.cores16.core.fuPool.FUList5.opList10 board.processor.cores16.core.fuPool.FUList5.opList11 board.processor.cores16.core.fuPool.FUList5.opList12 board.processor.cores16.core.fuPool.FUList5.opList13 board.processor.cores16.core.fuPool.FUList5.opList14 board.processor.cores16.core.fuPool.FUList5.opList15 board.processor.cores16.core.fuPool.FUList5.opList16 board.processor.cores16.core.fuPool.FUList5.opList17 board.processor.cores16.core.fuPool.FUList5.opList18 board.processor.cores16.core.fuPool.FUList5.opList19 board.processor.cores16.core.fuPool.FUList5.opList20 board.processor.cores16.core.fuPool.FUList5.opList21 board.processor.cores16.core.fuPool.FUList5.opList22 board.processor.cores16.core.fuPool.FUList5.opList23 board.processor.cores16.core.fuPool.FUList5.opList24 board.processor.cores16.core.fuPool.FUList5.opList25 board.processor.cores16.core.fuPool.FUList5.opList26 board.processor.cores16.core.fuPool.FUList5.opList27

[board.processor.cores16.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList6.opList

[board.processor.cores16.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList7.opList0 board.processor.cores16.core.fuPool.FUList7.opList1

[board.processor.cores16.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList8.opList0 board.processor.cores16.core.fuPool.FUList8.opList1 board.processor.cores16.core.fuPool.FUList8.opList2 board.processor.cores16.core.fuPool.FUList8.opList3

[board.processor.cores16.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores16.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores16.core.fuPool.FUList9.opList

[board.processor.cores16.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores16.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores16.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.interrupt_out_port[0]

[board.processor.cores16.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores16.core.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[board.processor.cores16.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores16.core.mmu.dtb
eventq_index=0
itb=board.processor.cores16.core.mmu.itb

[board.processor.cores16.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores16.core.mmu.dtb.walker

[board.processor.cores16.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores16.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.in_ports[3]

[board.processor.cores16.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores16.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores16.core.mmu.itb.walker

[board.processor.cores16.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores16.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.in_ports[2]

[board.processor.cores16.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores16.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores16.core.tracer]
type=ExeTracer
eventq_index=0

[board.workload]
type=X86EmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

[root]
type=Root
children=board
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

