## reference
[https://sutherland-hdl.com/papers/2013-SNUG-SV\_Synthesizable-SystemVerilog\_paper.pdf](https://sutherland-hdl.com/papers/2013-SNUG-SV_Synthesizable-SystemVerilog_paper.pdf)
[SystemVerilog](https://www.chipverify.com/systemverilog/)
[Verilog Basics Part-I](https://www.asic-world.com/systemverilog/basic1.html#Block_diagram_of_arbiter)
[SystemVerilog Tutorial for beginners - Verification Guide](https://verificationguide.com/systemverilog/systemverilog-tutorial/)