<stg><name>set</name>


<trans_list>

<trans id="17" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r)

]]></node>
<StgValue><ssdm name="val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %key_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key)

]]></node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data)

]]></node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %data1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="data1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11  call fastcc void @set_assign_val(i32* %gmem, i30 %data1, i32 %key_read, i32 %val_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %key) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %val_r) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @set_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11  call fastcc void @set_assign_val(i32* %gmem, i30 %data1, i32 %key_read, i32 %val_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="32">
<![CDATA[
:12  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="18" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="19" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
<port id="20" name="key" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="key"/></StgValue>
</port>
<port id="21" name="val_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="val_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="23" from="_ssdm_op_Read.ap_auto.i32" to="val_read" fromId="22" toId="3">
</dataflow>
<dataflow id="24" from="val_r" to="val_read" fromId="21" toId="3">
</dataflow>
<dataflow id="25" from="_ssdm_op_Read.ap_auto.i32" to="key_read" fromId="22" toId="4">
</dataflow>
<dataflow id="26" from="key" to="key_read" fromId="20" toId="4">
</dataflow>
<dataflow id="27" from="_ssdm_op_Read.ap_auto.i32" to="data_read" fromId="22" toId="5">
</dataflow>
<dataflow id="28" from="data" to="data_read" fromId="19" toId="5">
</dataflow>
<dataflow id="30" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="data1" fromId="29" toId="6">
</dataflow>
<dataflow id="31" from="data_read" to="data1" fromId="5" toId="6">
</dataflow>
<dataflow id="33" from="stg_32" to="data1" fromId="32" toId="6">
</dataflow>
<dataflow id="35" from="stg_34" to="data1" fromId="34" toId="6">
</dataflow>
<dataflow id="37" from="set_assign_val" to="stg_7" fromId="36" toId="7">
</dataflow>
<dataflow id="38" from="gmem" to="stg_7" fromId="18" toId="7">
</dataflow>
<dataflow id="39" from="data1" to="stg_7" fromId="6" toId="7">
</dataflow>
<dataflow id="40" from="key_read" to="stg_7" fromId="4" toId="7">
</dataflow>
<dataflow id="41" from="val_read" to="stg_7" fromId="3" toId="7">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="42" toId="8">
</dataflow>
<dataflow id="44" from="gmem" to="stg_8" fromId="18" toId="8">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="42" toId="9">
</dataflow>
<dataflow id="46" from="key" to="stg_9" fromId="20" toId="9">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="42" toId="10">
</dataflow>
<dataflow id="48" from="val_r" to="stg_10" fromId="21" toId="10">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="42" toId="11">
</dataflow>
<dataflow id="51" from="stg_50" to="stg_11" fromId="50" toId="11">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecTopModule" to="stg_12" fromId="52" toId="12">
</dataflow>
<dataflow id="55" from="set_str" to="stg_12" fromId="54" toId="12">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLatency" to="stg_13" fromId="56" toId="13">
</dataflow>
<dataflow id="59" from="stg_58" to="stg_13" fromId="58" toId="13">
</dataflow>
<dataflow id="61" from="stg_60" to="stg_13" fromId="60" toId="13">
</dataflow>
<dataflow id="63" from="p_str" to="stg_13" fromId="62" toId="13">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecInterface" to="stg_14" fromId="64" toId="14">
</dataflow>
<dataflow id="66" from="gmem" to="stg_14" fromId="18" toId="14">
</dataflow>
<dataflow id="68" from="p_str1" to="stg_14" fromId="67" toId="14">
</dataflow>
<dataflow id="69" from="stg_50" to="stg_14" fromId="50" toId="14">
</dataflow>
<dataflow id="70" from="stg_50" to="stg_14" fromId="50" toId="14">
</dataflow>
<dataflow id="71" from="stg_50" to="stg_14" fromId="50" toId="14">
</dataflow>
<dataflow id="72" from="stg_50" to="stg_14" fromId="50" toId="14">
</dataflow>
<dataflow id="73" from="p_str" to="stg_14" fromId="62" toId="14">
</dataflow>
<dataflow id="75" from="p_str2" to="stg_14" fromId="74" toId="14">
</dataflow>
<dataflow id="76" from="p_str" to="stg_14" fromId="62" toId="14">
</dataflow>
<dataflow id="77" from="p_str" to="stg_14" fromId="62" toId="14">
</dataflow>
<dataflow id="78" from="set_assign_val" to="stg_15" fromId="36" toId="15">
</dataflow>
<dataflow id="79" from="gmem" to="stg_15" fromId="18" toId="15">
</dataflow>
<dataflow id="80" from="data1" to="stg_15" fromId="6" toId="15">
</dataflow>
<dataflow id="81" from="key_read" to="stg_15" fromId="4" toId="15">
</dataflow>
<dataflow id="82" from="val_read" to="stg_15" fromId="3" toId="15">
</dataflow>
<dataflow id="83" from="stg_50" to="stg_16" fromId="50" toId="16">
</dataflow>
</dataflows>


</stg>
