# compile verilog/system verilog design source files
sv xil_defaultlib "D:/Users/hawkejo/Git/RISCV-BlueDevil/RISCV-BlueDevil.srcs/sources_1/new/rv64i_inst.vh" "D:/Users/hawkejo/Git/RISCV-BlueDevil/RISCV-BlueDevil.srcs/sources_1/new/rv64i.vh" --include "../../../../RISCV-BlueDevil.srcs/sources_1/new" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/alu.sv" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/cpu_main.sv" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/decode_pipeline.sv" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/execute_pipeline.sv" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/fetch_pipeline.sv" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/instruction_decoder.sv" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/register_file.sv" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/store_pipeline.sv" \
"../../../../RISCV-BlueDevil.srcs/sim_1/new/rv64i_tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
