@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 
@N: BN115 :"c:\users\rpokeefe\led_blink\component\work\led_blink\led_blink.v":41:12:41:24|Removing instance clk_div_25M_0 of view:work.clk_div_25M(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\rpokeefe\led_blink\component\work\led_blink\led_blink.v":49:14:49:28|Removing instance led_blink_MSS_0 of view:work.led_blink_MSS(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\rpokeefe\led_blink\component\work\led_blink_mss\led_blink_mss.v":296:36:296:44|Removing instance MSS_CCC_0 of view:work.led_blink_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog) because there are no references to its outputs 
@N: BN225 |Writing default property annotation file C:\Users\rpokeefe\led_blink\synthesis\led_blink.sap.
