{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 10:21:47 2020 " "Info: Processing started: Wed Aug 05 10:21:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off CAP -c CAP " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CAP -c CAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf " "Info: Using vector source file \"C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst4\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst3\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst2\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"data_MEM:inst35\|lpm_ram_dp2:inst\|altsyncram:altsyncram_component\|altsyncram_v1p1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a8 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a8\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a9 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a9\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a10 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a10\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a11 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a11\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a12 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a12\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a13 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a13\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a14 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a14\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a15 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a15\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a16 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a16\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a17 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a17\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a18 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a18\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a19 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a19\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a20 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a20\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a21 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a21\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a22 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a22\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a23 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a23\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a24 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a24\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a25 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a25\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a26 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a26\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a27 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a27\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a28 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a28\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a29 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a29\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a30 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a30\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a31 " "Warning: Write to auto-size memory block \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a31\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Info" "ISDB_SIM_END_TIME_LESS_CHANNEL_END" "3.0 us 20.0 us " "Info: Simulation end time 3.0 us did not reach the end of the input vector, which ended at 20.0 us" {  } {  } 0 0 "Simulation end time %1!s! did not reach the end of the input vector, which ended at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[31\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[30\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[29\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[28\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[27\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[26\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[25\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[24\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[23\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[22\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[21\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[20\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[19\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[18\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[17\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[16\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[15\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[14\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[13\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[12\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[11\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[10\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[9\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[8\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[7\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[6\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[5\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[4\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[3\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[2\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[1\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "reg1\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"reg1\[0\]\" in design." {  } { { "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "" { Waveform "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.vwf" "reg1\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     32.26 % " "Info: Simulation coverage is      32.26 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "126633 " "Info: Number of transitions in simulation is 126633" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 96 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 05 10:21:55 2020 " "Info: Processing ended: Wed Aug 05 10:21:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
