==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'pwm.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 359.941 ; gain = 13.375 ; free physical = 1246 ; free virtual = 11896
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 359.941 ; gain = 13.375 ; free physical = 1242 ; free virtual = 11896
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 487.938 ; gain = 141.371 ; free physical = 1221 ; free virtual = 11880
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] pwm.cpp:62: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 488.562 ; gain = 141.996 ; free physical = 1213 ; free virtual = 11873
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pwm' (pwm.cpp:43).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (pwm.cpp:56) in function 'pwm' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (pwm.cpp:61) in function 'pwm' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pwm.cpp:69:1) in function 'pwm'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 488.562 ; gain = 141.996 ; free physical = 1180 ; free virtual = 11844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 488.562 ; gain = 141.996 ; free physical = 1176 ; free virtual = 11842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pwm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pwm'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pwm'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('m_V_load_1', pwm.cpp:57) on array 'm_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'm_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_s', pwm.cpp:57) (3.89 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.93 seconds; current allocated memory: 94.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 95.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pwm'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pwm/min_duty_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pwm/max_duty_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pwm/period_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pwm/m_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pwm/out_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'pwm' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_p_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'max_duty_V', 'period_V' and 'm_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'pwm_mul_mul_17s_16s_33_3_1' to 'pwm_mul_mul_17s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pwm_mul_mul_17s_1bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pwm'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 96.792 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 488.562 ; gain = 141.996 ; free physical = 1170 ; free virtual = 11838
INFO: [SYSC 207-301] Generating SystemC RTL for pwm.
INFO: [VHDL 208-304] Generating VHDL RTL for pwm.
INFO: [VLOG 209-307] Generating Verilog RTL for pwm.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 86.47 seconds; peak allocated memory: 96.792 MB.
