<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_CTLR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_CTLR_EL1, Interrupt Controller Control Register (EL1)</h1><p>The ICC_CTLR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Usage constraints</h2><p>In an implementation that supports two Security states, there are separate Secure and Non-secure instances of this register:</p><table class="register_access"><tr><th></th><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>ICC_CTLR_EL1(S)</td><td>-</td><td>-</td><td>RW</td><td>-</td><td>-</td><td>RW</td></tr><tr><td>ICC_CTLR_EL1(NS)</td><td>-</td><td>RW</td><td>-</td><td>RW</td><td>RW</td><td>-</td></tr></table>
          <p>ICC_CTLR_EL1 is only accessible at Non-secure EL1 when <span class="xref">HCR_EL2</span>.{FMO, IMO} == {0, 0}.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>When <span class="xref">HCR_EL2</span>.{FMO, IMO} != {0, 0}, at Non-secure EL1, the instruction encoding used to access ICC_CTLR_EL1 results in an access to <a href="AArch64-icv_ctlr_el1.html">ICV_CTLR_EL1</a>.</p>
          </div>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE==0, accesses to this register from EL1 are trapped to EL1.</p>
        
          <p>If <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.SRE==0, accesses to this register from EL2 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.SRE==0, accesses to this register from EL3 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TC==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, Secure accesses to this register from EL1 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, accesses to this register from EL2 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.IMO==0, and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.FMO==0, Non-secure accesses to this register from EL1 are trapped to EL3.</p>
        <h2>Configuration</h2><p>AArch64 System register ICC_CTLR_EL1
          (S)
        
                is architecturally mapped to
              AArch32 System register <a href="AArch32-icc_ctlr.html">ICC_CTLR
          (S)
        </a>.
          </p><p>AArch64 System register ICC_CTLR_EL1
          (NS)
        
                is architecturally mapped to
              AArch32 System register <a href="AArch32-icc_ctlr.html">ICC_CTLR
          (NS)
        </a>.
          </p><h2>Attributes</h2>
          <p>ICC_CTLR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_CTLR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#A3V">A3V</a></td><td class="lr" colspan="1"><a href="#SEIS">SEIS</a></td><td class="lr" colspan="3"><a href="#IDbits">IDbits</a></td><td class="lr" colspan="3"><a href="#PRIbits">PRIbits</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#PMHE">PMHE</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EOImode">EOImode</a></td><td class="lr" colspan="1"><a href="#CBPR">CBPR</a></td></tr></tbody></table><h4 id="0">
                Bits [31:16]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="A3V">A3V, bit [15]
              </h4>
              <p>Affinity 3 Valid. Read-only and writes are ignored. Possible values are:</p>
            <table class="valuetable"><tr><th>A3V</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.</p>
                </td></tr></table>
              <p>If EL3 is implemented, this bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.A3V.</p>
            <h4 id="SEIS">SEIS, bit [14]
              </h4>
              <p>SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports local generation of SEIs:</p>
            <table class="valuetable"><tr><th>SEIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The CPU interface logic does not support local generation of SEIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The CPU interface logic supports local generation of SEIs.</p>
                </td></tr></table>
              <p>If EL3 is implemented, this bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.SEIS.</p>
            <h4 id="IDbits">IDbits, bits [13:11]
                  </h4>
              <p>Identifier bits. Read-only and writes are ignored. The number of physical interrupt identifier bits supported:</p>
            <table class="valuetable"><tr><th>IDbits</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>16 bits.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>24 bits.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>If EL3 is implemented, this field is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.IDbits.</p>
            <h4 id="PRIbits">PRIbits, bits [10:8]
                  </h4>
              <p>Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</p>
            
              <p>An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits).</p>
            
              <p>An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits).</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>This field always returns the number of priority bits implemented, regardless of the Security state of the access or the value of <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS.</p>
              </div>
            
              <p>For physical accesses, this field determines the minimum value of <a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a>.</p>
            
              <p>If EL3 is implemented, physical accesses return the value from <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.PRIbits.</p>
            
              <p>If EL3 is not implemented, physical accesses return the value from this field.</p>
            <h4 id="0">
                Bit [7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PMHE">PMHE, bit [6]
              </h4>
              <p>Priority Mask Hint Enable. Controls whether the priority mask register is used as a hint for interrupt distribution:</p>
            <table class="valuetable"><tr><th>PMHE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Disables use of <a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a> as a hint for interrupt distribution.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Enables use of <a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a> as a hint for interrupt distribution.</p>
                </td></tr></table>
              <p>If EL3 is implemented, this bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.PMHE. Whether this bit can be written as part of an access to this register depends on the value of <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS:</p>
            
              <ul>
                <li>
                  If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, this bit is read-only.
                </li>
                <li>
                  If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, this bit is read/write.
                </li>
              </ul>
            
              <p>If EL3 is not implemented, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is read-only or read-write:</p>
            
              <ul>
                <li>
                  If this bit is read-only, an implementation can choose to make this field RAZ/WI or RAO/WI.
                </li>
                <li>
                  If this bit is read/write, it resets to zero.
                </li>
              </ul>
            <h4 id="0">
                Bits [5:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EOImode">EOImode, bit [1]
              </h4>
              <p>EOI mode for the current Security state. Controls whether a write to an End of Interrupt register also deactivates the interrupt:</p>
            <table class="valuetable"><tr><th>EOImode</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a> and <a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a> provide both priority drop and interrupt deactivation functionality. Accesses to <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> are <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a> and <a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a> provide priority drop functionality only. <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> provides interrupt deactivation functionality.</p>
                </td></tr></table>
              <p>The Secure <a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a>.EOIMode is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.EOImode_EL1S.</p>
            
              <p>The Non-secure <a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a>.EOIMode is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.EOImode_EL1NS</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="CBPR">CBPR, bit [0]
              </h4>
              <p>Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupts:</p>
            <table class="valuetable"><tr><th>CBPR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a> determines the preemption group for Group 0 interrupts only.</p>
                
                  <p><a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a> determines the preemption group for Group 1 interrupts.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a> determines the preemption group for both Group 0 and Group 1 interrupts.</p>
                </td></tr></table>
              <p>If EL3 is implemented:</p>
            
              <ul>
                <li>
                  This bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.CBPR_EL1{S,NS} where S or NS corresponds to the current Security state.
                </li>
                <li>
                  If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, this bit is read-only.
                </li>
                <li>
                  If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, this bit is read/write.
                </li>
              </ul>
            
              <p>If EL3 is not implemented, this bit is read/write.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the ICC_CTLR_EL1</h2><p>To access the ICC_CTLR_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, ICC_CTLR_EL1 ; Read ICC_CTLR_EL1 into Xt</p><p class="asm-code">MSR ICC_CTLR_EL1, &lt;Xt&gt; ; Write Xt to ICC_CTLR_EL1</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>000</td><td>1100</td><td>1100</td><td>100</td></tr></table>
          <p>When <span class="xref">HCR_EL2</span>.{FMO, IMO} != {0, 0}, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch64-icv_ctlr_el1.html">ICV_CTLR_EL1</a>.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
