[{"name":"柯開維","email":"kwke@ntut.edu.tw","latestUpdate":"2011-01-10 10:04:59","objective":"１.TTL，CMOS邏輯閘之特性實習２.組合邏輯電路設計實習含：算術電路，比較器，解碼器，編碼器，多工器，解多工器等３.序向邏輯電路設計與應用：正反器，計數器，記錄器，及移位暫存器等綜合應用４.D/A和A/D之轉換與應用５.利用ASM圖之電路設計實習６.PLD設計規劃７.專題實作。","schedule":"Week # (date)　　Work Descriptions (projected)\nWK 1　　��　　Course/Lab Description, Grouping,\n��　　Distributing Materials, components categorization\n��　　Overview and TTL/CMOS static characteristics*\n��　　Exercise: Prestudy for Lab #1 and Supplementary materials (bring it with you for Labs)\nWK 2 　　��　　TTL/CMOS Static/dynamic characteristics*\n��　　Lab #1: Getting start with equipments for Labs\nWK 3　　��　　TTL/CMOS dynamic characteristics*\n��　　Lab #2: CBL design (warm up) : A 4-bit BCD arithmetic design\n(adder/subtractor)\n��　　Exercise 1: Related CBL design (turn in your paper work)\n��　　Exercise 2: Report &amp; Prestudy for Lab #3\nWK 4��　　Lab #3: Timing Hazard in CBL – Detection and Solution\n��　　Turn in Lab #2 report\n��　　Exercise: Prestudy for Lab #4\nWK 5��　　Lab #4: 1-bit Logic analyzer (logic probe) – for H/L/P detection\n��　　Exercise: Report &amp; Prestudy for Lab #5\nWK 6 　　��　　Lab #5: CBL with feedback – TTL/CMOS oscillators\n��　　Turn in Lab #3 report\n��　　Exercise: Prestudy for Lab #6\nWK 7��　　Lab #6: 7-segment display driver and blanking control\n��　　Turn in Lab #5 report\n��　　Exercise: Prestudy for Lab #7\nWK 8　　Lab #6 (cont’d): 7-segment display driver\n��　　Lab #7: Schmitt trigger and vibrator – operation and applications\nWK 9  Midterm week　　��　　Lab #7(cont’d): Schmitt trigger and multivibrator\n��　　Make-up for Labs (Lab #7 or #6)\n��　　Exercise: Report &amp; Prestudy for Lab #8\nWK 10 　　Lab #8: IC555 vibrators and applications\n��　　Turn in Lab #7 report\n��　　Exercise: Prestudy for Lab #9\nWK 11　　Lab #9: FFs, Counters, and Shift registers\n��　　Exercise: Review of synchronous SQL for Lab #10*\nReport &amp; Prestudy for Lab #10\nWK 12��　　Lab #9(cont’d): FFs, Counters and Shift registers\n��　　Lab #10: Sequential Circuit Design and implementation\n��　　Turn in Lab #8 report\nWK 13 ��　　Background of PD/VCO/ PLL for Lab #11\n��　　Lab #10(cont’d): SQC Design\n��　　Exercise: Report &amp; Prestudy for Lab #11\nWK 14 　　Lab #11: Phase Lock Loop (PLL) and Voltage\nControlled Oscillator (VCO)\n��　　Turn in Lab #10 report\n��　　Exercise: Prestudy for Lab #12\nWK 15 ��　　Lab #12: Frequency synthesizer (based upon Lab #11)\n��　　Exercise: Report &amp; Prestudy for Lab #12\nWK 16 (6/5/2009)　　��　　Lab #13: Sequential circuit design using FPGA*\n��　　Turn in Lab #11 &amp; #12 (combined) report\nWK 17    Lab #13 (cont’d): Sequential circuit design using FPGA*\nWK 18 (6/19/2009)\nDead week　　��　　Final Lab Exams: team-work for your practical test;\nindividual for your written test. (time: TBA)\n��　　Make-up for Labs (Lab #13 or #12)\n��　　Tools/Components recycle\n","scorePolicy":"��　　Grading policy:\nLab checkout (in class)                   ~ 55%\nReports (including exercises)              ~ 20%\nFinal Exam (written and practical)         ~ 25%\nClass participation                       ~ 5%\nEquipments/components/tools maintenance  ~ 5%\n","materials":"　","foreignLanguageTextbooks":false}]
