module wideexpr_00153(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(+($signed(($signed(u7))<<<($unsigned(~(5'sb00110))))));
  assign y1 = s7;
  assign y2 = u7;
  assign y3 = ((ctrl[7]?(ctrl[6]?(((ctrl[7]?s6:s5))>>>(s1))&($signed((5'sb11000)<<(s5))):-({(4'b1001)<<(u0),{2{s6}},~|(u4),(6'sb110011)<<(s0)})):4'sb1111))+((ctrl[7]?1'sb1:6'sb110001));
  assign y4 = -(+((u5)<<(({-(1'sb1),({2{-($signed(2'sb01))}})<<(4'sb0000),(ctrl[6]?&($unsigned(3'sb101)):s6)})>>>($signed((ctrl[0]?(((s0)>>>(u0))&(2'sb00))<<<(3'sb001):s6))))));
  assign y5 = (s2)!=((ctrl[1]?(ctrl[4]?((ctrl[5]?s6:(+({s7,5'sb00110,$signed(s6),(ctrl[4]?s5:4'sb1111)}))+($signed(!({1{3'sb000}})))))&((ctrl[5]?s0:(+($signed(4'sb0010)))^(3'sb000))):(ctrl[3]?-(|(+(((s4)!=(s6))^~({4{s3}})))):s2)):$signed(~(((ctrl[6]?$signed((ctrl[6]?(1'b0)^~(u5):$unsigned(1'sb1))):5'sb01010))+(+($unsigned(4'b1010)))))));
  assign y6 = {3{{(ctrl[4]?(ctrl[6]?4'sb0111:3'sb100):(+(u6))^~(s7))}}};
  assign y7 = $signed(u4);
endmodule
