// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CustArch_v5\digital_filter.v
// Created: 2021-05-04 15:19:18
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: digital_filter
// Source Path: CustArch_v5/cust_architecture/process_and_retrieve/digital_filter
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module digital_filter
          (clk,
           reset,
           enb,
           current_sample,
           previous_sample,
           Enable,
           filter_output,
           new_previous_sample);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] current_sample;  // uint16
  input   signed [15:0] previous_sample;  // sfix16_En2
  input   Enable;
  output  [15:0] filter_output;  // uint16
  output  signed [15:0] new_previous_sample;  // sfix16_En2


  wire input_state_AC_TRUE_3;
  wire [15:0] Constant_out1;  // uint16
  wire signed [16:0] Subtract_sub_temp;  // sfix17
  wire signed [16:0] Subtract_1;  // sfix17
  wire signed [16:0] Subtract_2;  // sfix17
  wire signed [15:0] Subtract_out1;  // sfix16_En4
  wire signed [15:0] HP_Butter_1st_out1;  // sfix16_En5
  wire signed [15:0] HP_Butter_1st_out2;  // sfix16_En2
  wire [15:0] Constant1_out1;  // uint16
  wire signed [22:0] Subtract1_add_cast;  // sfix23_En5
  wire signed [22:0] Subtract1_add_cast_1;  // sfix23_En5
  wire signed [22:0] Subtract1_add_temp;  // sfix23_En5
  wire [15:0] Subtract1_out1;  // uint16
  wire [15:0] Subtract1_out1_bypass;  // uint16
  reg [15:0] Subtract1_out1_last_value;  // uint16
  wire signed [15:0] HP_Butter_1st_out2_bypass;  // sfix16_En2
  reg signed [15:0] HP_Butter_1st_out2_last_value;  // sfix16_En2


  assign input_state_AC_TRUE_3 = Enable;

  assign Constant_out1 = 16'b1000000000000000;



  assign Subtract_1 = {1'b0, current_sample};
  assign Subtract_2 = {1'b0, Constant_out1};
  assign Subtract_sub_temp = Subtract_1 - Subtract_2;
  assign Subtract_out1 = {Subtract_sub_temp[11:0], 4'b0000};



  HP_Butter_1st u_HP_Butter_1st (.Input_rsvd(Subtract_out1),  // sfix16_En4
                                 .Input1(previous_sample),  // sfix16_En2
                                 .Output_rsvd(HP_Butter_1st_out1),  // sfix16_En5
                                 .Output1(HP_Butter_1st_out2)  // sfix16_En2
                                 );

  assign Constant1_out1 = 16'b1000000000000000;



  assign Subtract1_add_cast = {{7{HP_Butter_1st_out1[15]}}, HP_Butter_1st_out1};
  assign Subtract1_add_cast_1 = {2'b0, {Constant1_out1, 5'b00000}};
  assign Subtract1_add_temp = Subtract1_add_cast + Subtract1_add_cast_1;
  assign Subtract1_out1 = Subtract1_add_temp[20:5];



  always @(posedge clk or posedge reset)
    begin : filter_output_bypass_process
      if (reset == 1'b1) begin
        Subtract1_out1_last_value <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Subtract1_out1_last_value <= Subtract1_out1_bypass;
        end
      end
    end



  assign Subtract1_out1_bypass = (input_state_AC_TRUE_3 == 1'b0 ? Subtract1_out1_last_value :
              Subtract1_out1);



  assign filter_output = Subtract1_out1_bypass;

  always @(posedge clk or posedge reset)
    begin : new_previous_sample_bypass_process
      if (reset == 1'b1) begin
        HP_Butter_1st_out2_last_value <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          HP_Butter_1st_out2_last_value <= HP_Butter_1st_out2_bypass;
        end
      end
    end



  assign HP_Butter_1st_out2_bypass = (input_state_AC_TRUE_3 == 1'b0 ? HP_Butter_1st_out2_last_value :
              HP_Butter_1st_out2);



  assign new_previous_sample = HP_Butter_1st_out2_bypass;

endmodule  // digital_filter

