<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rv770d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv770d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv770d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='rv770d.h.html'>rv770d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rv770d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2009 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2009 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="8">8</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="9">9</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="10">10</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="11">11</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="12">12</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="15">15</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="19">19</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="20">20</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="21">21</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="22">22</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="23">23</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="26">26</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="27">27</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/RV770_H">RV770_H</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/RV770_H" data-ref="_M/RV770_H">RV770_H</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_SH_GPRS" data-ref="_M/R7XX_MAX_SH_GPRS">R7XX_MAX_SH_GPRS</dfn>           256</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_TEMP_GPRS" data-ref="_M/R7XX_MAX_TEMP_GPRS">R7XX_MAX_TEMP_GPRS</dfn>         16</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_SH_THREADS" data-ref="_M/R7XX_MAX_SH_THREADS">R7XX_MAX_SH_THREADS</dfn>        256</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_SH_STACK_ENTRIES" data-ref="_M/R7XX_MAX_SH_STACK_ENTRIES">R7XX_MAX_SH_STACK_ENTRIES</dfn>  4096</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_BACKENDS" data-ref="_M/R7XX_MAX_BACKENDS">R7XX_MAX_BACKENDS</dfn>          8</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_BACKENDS_MASK" data-ref="_M/R7XX_MAX_BACKENDS_MASK">R7XX_MAX_BACKENDS_MASK</dfn>     0xff</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_SIMDS" data-ref="_M/R7XX_MAX_SIMDS">R7XX_MAX_SIMDS</dfn>             16</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_SIMDS_MASK" data-ref="_M/R7XX_MAX_SIMDS_MASK">R7XX_MAX_SIMDS_MASK</dfn>        0xffff</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_PIPES" data-ref="_M/R7XX_MAX_PIPES">R7XX_MAX_PIPES</dfn>             8</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/R7XX_MAX_PIPES_MASK" data-ref="_M/R7XX_MAX_PIPES_MASK">R7XX_MAX_PIPES_MASK</dfn>        0xff</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* discrete uvd clocks */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL" data-ref="_M/CG_UPLL_FUNC_CNTL">CG_UPLL_FUNC_CNTL</dfn>				0x718</u></td></tr>
<tr><th id="45">45</th><td><u>#	define <dfn class="macro" id="_M/UPLL_RESET_MASK" data-ref="_M/UPLL_RESET_MASK">UPLL_RESET_MASK</dfn>				0x00000001</u></td></tr>
<tr><th id="46">46</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SLEEP_MASK" data-ref="_M/UPLL_SLEEP_MASK">UPLL_SLEEP_MASK</dfn>				0x00000002</u></td></tr>
<tr><th id="47">47</th><td><u>#	define <dfn class="macro" id="_M/UPLL_BYPASS_EN_MASK" data-ref="_M/UPLL_BYPASS_EN_MASK">UPLL_BYPASS_EN_MASK</dfn>			0x00000004</u></td></tr>
<tr><th id="48">48</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLREQ_MASK" data-ref="_M/UPLL_CTLREQ_MASK">UPLL_CTLREQ_MASK</dfn>				0x00000008</u></td></tr>
<tr><th id="49">49</th><td><u>#	define <dfn class="macro" id="_M/UPLL_REF_DIV" data-ref="_M/UPLL_REF_DIV">UPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="50">50</th><td><u>#	define <dfn class="macro" id="_M/UPLL_REF_DIV_MASK" data-ref="_M/UPLL_REF_DIV_MASK">UPLL_REF_DIV_MASK</dfn>			0x003F0000</u></td></tr>
<tr><th id="51">51</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLACK_MASK" data-ref="_M/UPLL_CTLACK_MASK">UPLL_CTLACK_MASK</dfn>				0x40000000</u></td></tr>
<tr><th id="52">52</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLACK2_MASK" data-ref="_M/UPLL_CTLACK2_MASK">UPLL_CTLACK2_MASK</dfn>			0x80000000</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL_2" data-ref="_M/CG_UPLL_FUNC_CNTL_2">CG_UPLL_FUNC_CNTL_2</dfn>				0x71c</u></td></tr>
<tr><th id="54">54</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_HILEN" data-ref="_M/UPLL_SW_HILEN">UPLL_SW_HILEN</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="55">55</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_LOLEN" data-ref="_M/UPLL_SW_LOLEN">UPLL_SW_LOLEN</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="56">56</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_HILEN2" data-ref="_M/UPLL_SW_HILEN2">UPLL_SW_HILEN2</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="57">57</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_LOLEN2" data-ref="_M/UPLL_SW_LOLEN2">UPLL_SW_LOLEN2</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="58">58</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_MASK" data-ref="_M/UPLL_SW_MASK">UPLL_SW_MASK</dfn>				0x0000FFFF</u></td></tr>
<tr><th id="59">59</th><td><u>#	define <dfn class="macro" id="_M/VCLK_SRC_SEL" data-ref="_M/VCLK_SRC_SEL">VCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="60">60</th><td><u>#	define <dfn class="macro" id="_M/VCLK_SRC_SEL_MASK" data-ref="_M/VCLK_SRC_SEL_MASK">VCLK_SRC_SEL_MASK</dfn>			0x01F00000</u></td></tr>
<tr><th id="61">61</th><td><u>#	define <dfn class="macro" id="_M/DCLK_SRC_SEL" data-ref="_M/DCLK_SRC_SEL">DCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="62">62</th><td><u>#	define <dfn class="macro" id="_M/DCLK_SRC_SEL_MASK" data-ref="_M/DCLK_SRC_SEL_MASK">DCLK_SRC_SEL_MASK</dfn>			0x3E000000</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL_3" data-ref="_M/CG_UPLL_FUNC_CNTL_3">CG_UPLL_FUNC_CNTL_3</dfn>				0x720</u></td></tr>
<tr><th id="64">64</th><td><u>#	define <dfn class="macro" id="_M/UPLL_FB_DIV" data-ref="_M/UPLL_FB_DIV">UPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="65">65</th><td><u>#	define <dfn class="macro" id="_M/UPLL_FB_DIV_MASK" data-ref="_M/UPLL_FB_DIV_MASK">UPLL_FB_DIV_MASK</dfn>				0x01FFFFFF</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* pm registers */</i></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/SMC_SRAM_ADDR" data-ref="_M/SMC_SRAM_ADDR">SMC_SRAM_ADDR</dfn>					0x200</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/SMC_SRAM_AUTO_INC_DIS" data-ref="_M/SMC_SRAM_AUTO_INC_DIS">SMC_SRAM_AUTO_INC_DIS</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/SMC_SRAM_DATA" data-ref="_M/SMC_SRAM_DATA">SMC_SRAM_DATA</dfn>					0x204</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/SMC_IO" data-ref="_M/SMC_IO">SMC_IO</dfn>						0x208</u></td></tr>
<tr><th id="72">72</th><td><u>#define		<dfn class="macro" id="_M/SMC_RST_N" data-ref="_M/SMC_RST_N">SMC_RST_N</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="73">73</th><td><u>#define		<dfn class="macro" id="_M/SMC_STOP_MODE" data-ref="_M/SMC_STOP_MODE">SMC_STOP_MODE</dfn>					(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="74">74</th><td><u>#define		<dfn class="macro" id="_M/SMC_CLK_EN" data-ref="_M/SMC_CLK_EN">SMC_CLK_EN</dfn>					(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/SMC_MSG" data-ref="_M/SMC_MSG">SMC_MSG</dfn>						0x20c</u></td></tr>
<tr><th id="76">76</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_MSG" data-ref="_M/HOST_SMC_MSG">HOST_SMC_MSG</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="77">77</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_MSG_MASK" data-ref="_M/HOST_SMC_MSG_MASK">HOST_SMC_MSG_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="78">78</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_MSG_SHIFT" data-ref="_M/HOST_SMC_MSG_SHIFT">HOST_SMC_MSG_SHIFT</dfn>				0</u></td></tr>
<tr><th id="79">79</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_RESP" data-ref="_M/HOST_SMC_RESP">HOST_SMC_RESP</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="80">80</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_RESP_MASK" data-ref="_M/HOST_SMC_RESP_MASK">HOST_SMC_RESP_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="81">81</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_RESP_SHIFT" data-ref="_M/HOST_SMC_RESP_SHIFT">HOST_SMC_RESP_SHIFT</dfn>				8</u></td></tr>
<tr><th id="82">82</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_MSG" data-ref="_M/SMC_HOST_MSG">SMC_HOST_MSG</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="83">83</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_MSG_MASK" data-ref="_M/SMC_HOST_MSG_MASK">SMC_HOST_MSG_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="84">84</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_MSG_SHIFT" data-ref="_M/SMC_HOST_MSG_SHIFT">SMC_HOST_MSG_SHIFT</dfn>				16</u></td></tr>
<tr><th id="85">85</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_RESP" data-ref="_M/SMC_HOST_RESP">SMC_HOST_RESP</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="86">86</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_RESP_MASK" data-ref="_M/SMC_HOST_RESP_MASK">SMC_HOST_RESP_MASK</dfn>				(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="87">87</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_RESP_SHIFT" data-ref="_M/SMC_HOST_RESP_SHIFT">SMC_HOST_RESP_SHIFT</dfn>				24</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/SMC_ISR_FFD8_FFDB" data-ref="_M/SMC_ISR_FFD8_FFDB">SMC_ISR_FFD8_FFDB</dfn>				0x218</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL" data-ref="_M/CG_SPLL_FUNC_CNTL">CG_SPLL_FUNC_CNTL</dfn>				0x600</u></td></tr>
<tr><th id="92">92</th><td><u>#define		<dfn class="macro" id="_M/SPLL_RESET" data-ref="_M/SPLL_RESET">SPLL_RESET</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="93">93</th><td><u>#define		<dfn class="macro" id="_M/SPLL_SLEEP" data-ref="_M/SPLL_SLEEP">SPLL_SLEEP</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="94">94</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DIVEN" data-ref="_M/SPLL_DIVEN">SPLL_DIVEN</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="95">95</th><td><u>#define		<dfn class="macro" id="_M/SPLL_BYPASS_EN" data-ref="_M/SPLL_BYPASS_EN">SPLL_BYPASS_EN</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="96">96</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV" data-ref="_M/SPLL_REF_DIV">SPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="97">97</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV_MASK" data-ref="_M/SPLL_REF_DIV_MASK">SPLL_REF_DIV_MASK</dfn>			(0x3f &lt;&lt; 4)</u></td></tr>
<tr><th id="98">98</th><td><u>#define		<dfn class="macro" id="_M/SPLL_HILEN" data-ref="_M/SPLL_HILEN">SPLL_HILEN</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="99">99</th><td><u>#define		<dfn class="macro" id="_M/SPLL_HILEN_MASK" data-ref="_M/SPLL_HILEN_MASK">SPLL_HILEN_MASK</dfn>				(0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="100">100</th><td><u>#define		<dfn class="macro" id="_M/SPLL_LOLEN" data-ref="_M/SPLL_LOLEN">SPLL_LOLEN</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="101">101</th><td><u>#define		<dfn class="macro" id="_M/SPLL_LOLEN_MASK" data-ref="_M/SPLL_LOLEN_MASK">SPLL_LOLEN_MASK</dfn>				(0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_2" data-ref="_M/CG_SPLL_FUNC_CNTL_2">CG_SPLL_FUNC_CNTL_2</dfn>				0x604</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL" data-ref="_M/SCLK_MUX_SEL">SCLK_MUX_SEL</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="104">104</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL_MASK" data-ref="_M/SCLK_MUX_SEL_MASK">SCLK_MUX_SEL_MASK</dfn>			(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_UPDATE" data-ref="_M/SCLK_MUX_UPDATE">SCLK_MUX_UPDATE</dfn>				(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_3" data-ref="_M/CG_SPLL_FUNC_CNTL_3">CG_SPLL_FUNC_CNTL_3</dfn>				0x608</u></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV" data-ref="_M/SPLL_FB_DIV">SPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="108">108</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV_MASK" data-ref="_M/SPLL_FB_DIV_MASK">SPLL_FB_DIV_MASK</dfn>			(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DITHEN" data-ref="_M/SPLL_DITHEN">SPLL_DITHEN</dfn>				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_STATUS" data-ref="_M/CG_SPLL_STATUS">CG_SPLL_STATUS</dfn>					0x60c</u></td></tr>
<tr><th id="111">111</th><td><u>#define		<dfn class="macro" id="_M/SPLL_CHG_STATUS" data-ref="_M/SPLL_CHG_STATUS">SPLL_CHG_STATUS</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/SPLL_CNTL_MODE" data-ref="_M/SPLL_CNTL_MODE">SPLL_CNTL_MODE</dfn>					0x610</u></td></tr>
<tr><th id="114">114</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DIV_SYNC" data-ref="_M/SPLL_DIV_SYNC">SPLL_DIV_SYNC</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MPLL_CNTL_MODE" data-ref="_M/MPLL_CNTL_MODE">MPLL_CNTL_MODE</dfn>                                  0x61c</u></td></tr>
<tr><th id="117">117</th><td><u>#       define <dfn class="macro" id="_M/MPLL_MCLK_SEL" data-ref="_M/MPLL_MCLK_SEL">MPLL_MCLK_SEL</dfn>                            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="118">118</th><td><u>#       define <dfn class="macro" id="_M/RV730_MPLL_MCLK_SEL" data-ref="_M/RV730_MPLL_MCLK_SEL">RV730_MPLL_MCLK_SEL</dfn>                      (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/MPLL_AD_FUNC_CNTL" data-ref="_M/MPLL_AD_FUNC_CNTL">MPLL_AD_FUNC_CNTL</dfn>				0x624</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/CLKF" data-ref="_M/CLKF">CLKF</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="122">122</th><td><u>#define		<dfn class="macro" id="_M/CLKF_MASK" data-ref="_M/CLKF_MASK">CLKF_MASK</dfn>				(0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="123">123</th><td><u>#define		<dfn class="macro" id="_M/CLKR" data-ref="_M/CLKR">CLKR</dfn>(x)					((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="124">124</th><td><u>#define		<dfn class="macro" id="_M/CLKR_MASK" data-ref="_M/CLKR_MASK">CLKR_MASK</dfn>				(0x1f &lt;&lt; 7)</u></td></tr>
<tr><th id="125">125</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC" data-ref="_M/CLKFRAC">CLKFRAC</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="126">126</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC_MASK" data-ref="_M/CLKFRAC_MASK">CLKFRAC_MASK</dfn>				(0x1f &lt;&lt; 12)</u></td></tr>
<tr><th id="127">127</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV" data-ref="_M/YCLK_POST_DIV">YCLK_POST_DIV</dfn>(x)			((x) &lt;&lt; 17)</u></td></tr>
<tr><th id="128">128</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV_MASK" data-ref="_M/YCLK_POST_DIV_MASK">YCLK_POST_DIV_MASK</dfn>			(3 &lt;&lt; 17)</u></td></tr>
<tr><th id="129">129</th><td><u>#define		<dfn class="macro" id="_M/IBIAS" data-ref="_M/IBIAS">IBIAS</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="130">130</th><td><u>#define		<dfn class="macro" id="_M/IBIAS_MASK" data-ref="_M/IBIAS_MASK">IBIAS_MASK</dfn>				(0x3ff &lt;&lt; 20)</u></td></tr>
<tr><th id="131">131</th><td><u>#define		<dfn class="macro" id="_M/RESET" data-ref="_M/RESET">RESET</dfn>					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="132">132</th><td><u>#define		<dfn class="macro" id="_M/PDNB" data-ref="_M/PDNB">PDNB</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/MPLL_AD_FUNC_CNTL_2" data-ref="_M/MPLL_AD_FUNC_CNTL_2">MPLL_AD_FUNC_CNTL_2</dfn>				0x628</u></td></tr>
<tr><th id="134">134</th><td><u>#define		<dfn class="macro" id="_M/BYPASS" data-ref="_M/BYPASS">BYPASS</dfn>					(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="135">135</th><td><u>#define		<dfn class="macro" id="_M/BIAS_GEN_PDNB" data-ref="_M/BIAS_GEN_PDNB">BIAS_GEN_PDNB</dfn>				(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="136">136</th><td><u>#define		<dfn class="macro" id="_M/RESET_EN" data-ref="_M/RESET_EN">RESET_EN</dfn>				(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="137">137</th><td><u>#define		<dfn class="macro" id="_M/VCO_MODE" data-ref="_M/VCO_MODE">VCO_MODE</dfn>				(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/MPLL_DQ_FUNC_CNTL" data-ref="_M/MPLL_DQ_FUNC_CNTL">MPLL_DQ_FUNC_CNTL</dfn>				0x62c</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/MPLL_DQ_FUNC_CNTL_2" data-ref="_M/MPLL_DQ_FUNC_CNTL_2">MPLL_DQ_FUNC_CNTL_2</dfn>				0x630</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                  0x63c</u></td></tr>
<tr><th id="142">142</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="143">143</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="144">144</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_DIS" data-ref="_M/THERMAL_PROTECTION_DIS">THERMAL_PROTECTION_DIS</dfn>                   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="145">145</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_TYPE" data-ref="_M/THERMAL_PROTECTION_TYPE">THERMAL_PROTECTION_TYPE</dfn>                  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="146">146</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2PCIE" data-ref="_M/ENABLE_GEN2PCIE">ENABLE_GEN2PCIE</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="147">147</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2XSP" data-ref="_M/ENABLE_GEN2XSP">ENABLE_GEN2XSP</dfn>                           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="148">148</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX" data-ref="_M/SW_SMIO_INDEX">SW_SMIO_INDEX</dfn>(x)                         ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="149">149</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_MASK" data-ref="_M/SW_SMIO_INDEX_MASK">SW_SMIO_INDEX_MASK</dfn>                       (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="150">150</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_SHIFT" data-ref="_M/SW_SMIO_INDEX_SHIFT">SW_SMIO_INDEX_SHIFT</dfn>                      6</u></td></tr>
<tr><th id="151">151</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D2_ACPI" data-ref="_M/LOW_VOLT_D2_ACPI">LOW_VOLT_D2_ACPI</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="152">152</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D3_ACPI" data-ref="_M/LOW_VOLT_D3_ACPI">LOW_VOLT_D3_ACPI</dfn>                         (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="153">153</th><td><u>#       define <dfn class="macro" id="_M/VOLT_PWRMGT_EN" data-ref="_M/VOLT_PWRMGT_EN">VOLT_PWRMGT_EN</dfn>                           (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="154">154</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_PAD_EN" data-ref="_M/BACKBIAS_PAD_EN">BACKBIAS_PAD_EN</dfn>                          (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="155">155</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_VALUE" data-ref="_M/BACKBIAS_VALUE">BACKBIAS_VALUE</dfn>                           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="156">156</th><td><u>#       define <dfn class="macro" id="_M/DYN_SPREAD_SPECTRUM_EN" data-ref="_M/DYN_SPREAD_SPECTRUM_EN">DYN_SPREAD_SPECTRUM_EN</dfn>                   (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="157">157</th><td><u>#       define <dfn class="macro" id="_M/AC_DC_SW" data-ref="_M/AC_DC_SW">AC_DC_SW</dfn>                                 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/CG_TPC" data-ref="_M/CG_TPC">CG_TPC</dfn>                                            0x640</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SCLK_PWRMGT_CNTL" data-ref="_M/SCLK_PWRMGT_CNTL">SCLK_PWRMGT_CNTL</dfn>                                  0x644</u></td></tr>
<tr><th id="161">161</th><td><u>#       define <dfn class="macro" id="_M/SCLK_PWRMGT_OFF" data-ref="_M/SCLK_PWRMGT_OFF">SCLK_PWRMGT_OFF</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="162">162</th><td><u>#       define <dfn class="macro" id="_M/SCLK_LOW_D1" data-ref="_M/SCLK_LOW_D1">SCLK_LOW_D1</dfn>                                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="163">163</th><td><u>#       define <dfn class="macro" id="_M/FIR_RESET" data-ref="_M/FIR_RESET">FIR_RESET</dfn>                                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="164">164</th><td><u>#       define <dfn class="macro" id="_M/FIR_FORCE_TREND_SEL" data-ref="_M/FIR_FORCE_TREND_SEL">FIR_FORCE_TREND_SEL</dfn>                        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="165">165</th><td><u>#       define <dfn class="macro" id="_M/FIR_TREND_MODE" data-ref="_M/FIR_TREND_MODE">FIR_TREND_MODE</dfn>                             (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="166">166</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_EN" data-ref="_M/DYN_GFX_CLK_OFF_EN">DYN_GFX_CLK_OFF_EN</dfn>                         (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="167">167</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_ON" data-ref="_M/GFX_CLK_FORCE_ON">GFX_CLK_FORCE_ON</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="168">168</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_REQUEST_OFF" data-ref="_M/GFX_CLK_REQUEST_OFF">GFX_CLK_REQUEST_OFF</dfn>                        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="169">169</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_OFF" data-ref="_M/GFX_CLK_FORCE_OFF">GFX_CLK_FORCE_OFF</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="170">170</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D1" data-ref="_M/GFX_CLK_OFF_ACPI_D1">GFX_CLK_OFF_ACPI_D1</dfn>                        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="171">171</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D2" data-ref="_M/GFX_CLK_OFF_ACPI_D2">GFX_CLK_OFF_ACPI_D2</dfn>                        (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="172">172</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D3" data-ref="_M/GFX_CLK_OFF_ACPI_D3">GFX_CLK_OFF_ACPI_D3</dfn>                        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/MCLK_PWRMGT_CNTL" data-ref="_M/MCLK_PWRMGT_CNTL">MCLK_PWRMGT_CNTL</dfn>				0x648</u></td></tr>
<tr><th id="174">174</th><td><u>#       define <dfn class="macro" id="_M/DLL_SPEED" data-ref="_M/DLL_SPEED">DLL_SPEED</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="175">175</th><td><u>#       define <dfn class="macro" id="_M/DLL_SPEED_MASK" data-ref="_M/DLL_SPEED_MASK">DLL_SPEED_MASK</dfn>				(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="176">176</th><td><u>#       define <dfn class="macro" id="_M/MPLL_PWRMGT_OFF" data-ref="_M/MPLL_PWRMGT_OFF">MPLL_PWRMGT_OFF</dfn>                          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="177">177</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY" data-ref="_M/DLL_READY">DLL_READY</dfn>                                (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="178">178</th><td><u>#       define <dfn class="macro" id="_M/MC_INT_CNTL" data-ref="_M/MC_INT_CNTL">MC_INT_CNTL</dfn>                              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="179">179</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_SLEEP" data-ref="_M/MRDCKA0_SLEEP">MRDCKA0_SLEEP</dfn>                            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="180">180</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_SLEEP" data-ref="_M/MRDCKA1_SLEEP">MRDCKA1_SLEEP</dfn>                            (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="181">181</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_SLEEP" data-ref="_M/MRDCKB0_SLEEP">MRDCKB0_SLEEP</dfn>                            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="182">182</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_SLEEP" data-ref="_M/MRDCKB1_SLEEP">MRDCKB1_SLEEP</dfn>                            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="183">183</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_SLEEP" data-ref="_M/MRDCKC0_SLEEP">MRDCKC0_SLEEP</dfn>                            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="184">184</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_SLEEP" data-ref="_M/MRDCKC1_SLEEP">MRDCKC1_SLEEP</dfn>                            (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="185">185</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_SLEEP" data-ref="_M/MRDCKD0_SLEEP">MRDCKD0_SLEEP</dfn>                            (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="186">186</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_SLEEP" data-ref="_M/MRDCKD1_SLEEP">MRDCKD1_SLEEP</dfn>                            (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="187">187</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_RESET" data-ref="_M/MRDCKA0_RESET">MRDCKA0_RESET</dfn>                            (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="188">188</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_RESET" data-ref="_M/MRDCKA1_RESET">MRDCKA1_RESET</dfn>                            (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="189">189</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_RESET" data-ref="_M/MRDCKB0_RESET">MRDCKB0_RESET</dfn>                            (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="190">190</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_RESET" data-ref="_M/MRDCKB1_RESET">MRDCKB1_RESET</dfn>                            (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="191">191</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_RESET" data-ref="_M/MRDCKC0_RESET">MRDCKC0_RESET</dfn>                            (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="192">192</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_RESET" data-ref="_M/MRDCKC1_RESET">MRDCKC1_RESET</dfn>                            (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="193">193</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_RESET" data-ref="_M/MRDCKD0_RESET">MRDCKD0_RESET</dfn>                            (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="194">194</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_RESET" data-ref="_M/MRDCKD1_RESET">MRDCKD1_RESET</dfn>                            (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="195">195</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY_READ" data-ref="_M/DLL_READY_READ">DLL_READY_READ</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="196">196</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP" data-ref="_M/USE_DISPLAY_GAP">USE_DISPLAY_GAP</dfn>                          (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="197">197</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_NORMAL" data-ref="_M/USE_DISPLAY_URGENT_NORMAL">USE_DISPLAY_URGENT_NORMAL</dfn>                (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="198">198</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF_D2" data-ref="_M/MPLL_TURNOFF_D2">MPLL_TURNOFF_D2</dfn>                          (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/DLL_CNTL" data-ref="_M/DLL_CNTL">DLL_CNTL</dfn>					0x64c</u></td></tr>
<tr><th id="200">200</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_BYPASS" data-ref="_M/MRDCKA0_BYPASS">MRDCKA0_BYPASS</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="201">201</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_BYPASS" data-ref="_M/MRDCKA1_BYPASS">MRDCKA1_BYPASS</dfn>                           (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="202">202</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_BYPASS" data-ref="_M/MRDCKB0_BYPASS">MRDCKB0_BYPASS</dfn>                           (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="203">203</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_BYPASS" data-ref="_M/MRDCKB1_BYPASS">MRDCKB1_BYPASS</dfn>                           (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="204">204</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_BYPASS" data-ref="_M/MRDCKC0_BYPASS">MRDCKC0_BYPASS</dfn>                           (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="205">205</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_BYPASS" data-ref="_M/MRDCKC1_BYPASS">MRDCKC1_BYPASS</dfn>                           (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="206">206</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_BYPASS" data-ref="_M/MRDCKD0_BYPASS">MRDCKD0_BYPASS</dfn>                           (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="207">207</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_BYPASS" data-ref="_M/MRDCKD1_BYPASS">MRDCKD1_BYPASS</dfn>                           (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MPLL_TIME" data-ref="_M/MPLL_TIME">MPLL_TIME</dfn>                                         0x654</u></td></tr>
<tr><th id="210">210</th><td><u>#       define <dfn class="macro" id="_M/MPLL_LOCK_TIME" data-ref="_M/MPLL_LOCK_TIME">MPLL_LOCK_TIME</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="211">211</th><td><u>#       define <dfn class="macro" id="_M/MPLL_LOCK_TIME_MASK" data-ref="_M/MPLL_LOCK_TIME_MASK">MPLL_LOCK_TIME_MASK</dfn>			(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="212">212</th><td><u>#       define <dfn class="macro" id="_M/MPLL_RESET_TIME" data-ref="_M/MPLL_RESET_TIME">MPLL_RESET_TIME</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="213">213</th><td><u>#       define <dfn class="macro" id="_M/MPLL_RESET_TIME_MASK" data-ref="_M/MPLL_RESET_TIME_MASK">MPLL_RESET_TIME_MASK</dfn>			(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/CG_CLKPIN_CNTL" data-ref="_M/CG_CLKPIN_CNTL">CG_CLKPIN_CNTL</dfn>                                    0x660</u></td></tr>
<tr><th id="216">216</th><td><u>#       define <dfn class="macro" id="_M/MUX_TCLK_TO_XCLK" data-ref="_M/MUX_TCLK_TO_XCLK">MUX_TCLK_TO_XCLK</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="217">217</th><td><u>#       define <dfn class="macro" id="_M/XTALIN_DIVIDE" data-ref="_M/XTALIN_DIVIDE">XTALIN_DIVIDE</dfn>                              (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                  0x66c</u></td></tr>
<tr><th id="220">220</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_MASK" data-ref="_M/CURRENT_PROFILE_INDEX_MASK">CURRENT_PROFILE_INDEX_MASK</dfn>                 (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="221">221</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_SHIFT" data-ref="_M/CURRENT_PROFILE_INDEX_SHIFT">CURRENT_PROFILE_INDEX_SHIFT</dfn>                4</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/S0_VID_LOWER_SMIO_CNTL" data-ref="_M/S0_VID_LOWER_SMIO_CNTL">S0_VID_LOWER_SMIO_CNTL</dfn>                            0x678</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/S1_VID_LOWER_SMIO_CNTL" data-ref="_M/S1_VID_LOWER_SMIO_CNTL">S1_VID_LOWER_SMIO_CNTL</dfn>                            0x67c</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/S2_VID_LOWER_SMIO_CNTL" data-ref="_M/S2_VID_LOWER_SMIO_CNTL">S2_VID_LOWER_SMIO_CNTL</dfn>                            0x680</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/S3_VID_LOWER_SMIO_CNTL" data-ref="_M/S3_VID_LOWER_SMIO_CNTL">S3_VID_LOWER_SMIO_CNTL</dfn>                            0x684</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/CG_FTV" data-ref="_M/CG_FTV">CG_FTV</dfn>                                            0x690</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/CG_FFCT_0" data-ref="_M/CG_FFCT_0">CG_FFCT_0</dfn>                                         0x694</u></td></tr>
<tr><th id="230">230</th><td><u>#       define <dfn class="macro" id="_M/UTC_0" data-ref="_M/UTC_0">UTC_0</dfn>(x)                                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="231">231</th><td><u>#       define <dfn class="macro" id="_M/UTC_0_MASK" data-ref="_M/UTC_0_MASK">UTC_0_MASK</dfn>                                 (0x3ff &lt;&lt; 0)</u></td></tr>
<tr><th id="232">232</th><td><u>#       define <dfn class="macro" id="_M/DTC_0" data-ref="_M/DTC_0">DTC_0</dfn>(x)                                   ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="233">233</th><td><u>#       define <dfn class="macro" id="_M/DTC_0_MASK" data-ref="_M/DTC_0_MASK">DTC_0_MASK</dfn>                                 (0x3ff &lt;&lt; 10)</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/CG_BSP" data-ref="_M/CG_BSP">CG_BSP</dfn>                                          0x6d0</u></td></tr>
<tr><th id="236">236</th><td><u>#       define <dfn class="macro" id="_M/BSP" data-ref="_M/BSP">BSP</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="237">237</th><td><u>#       define <dfn class="macro" id="_M/BSP_MASK" data-ref="_M/BSP_MASK">BSP_MASK</dfn>					(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="238">238</th><td><u>#       define <dfn class="macro" id="_M/BSU" data-ref="_M/BSU">BSU</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="239">239</th><td><u>#       define <dfn class="macro" id="_M/BSU_MASK" data-ref="_M/BSU_MASK">BSU_MASK</dfn>					(0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/CG_AT" data-ref="_M/CG_AT">CG_AT</dfn>                                           0x6d4</u></td></tr>
<tr><th id="241">241</th><td><u>#       define <dfn class="macro" id="_M/CG_R" data-ref="_M/CG_R">CG_R</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="242">242</th><td><u>#       define <dfn class="macro" id="_M/CG_R_MASK" data-ref="_M/CG_R_MASK">CG_R_MASK</dfn>				(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="243">243</th><td><u>#       define <dfn class="macro" id="_M/CG_L" data-ref="_M/CG_L">CG_L</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="244">244</th><td><u>#       define <dfn class="macro" id="_M/CG_L_MASK" data-ref="_M/CG_L_MASK">CG_L_MASK</dfn>				(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/CG_GIT" data-ref="_M/CG_GIT">CG_GIT</dfn>                                          0x6d8</u></td></tr>
<tr><th id="246">246</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST" data-ref="_M/CG_GICST">CG_GICST</dfn>(x)                              ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="247">247</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST_MASK" data-ref="_M/CG_GICST_MASK">CG_GICST_MASK</dfn>                            (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="248">248</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT" data-ref="_M/CG_GIPOT">CG_GIPOT</dfn>(x)                              ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="249">249</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT_MASK" data-ref="_M/CG_GIPOT_MASK">CG_GIPOT_MASK</dfn>                            (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/CG_SSP" data-ref="_M/CG_SSP">CG_SSP</dfn>                                            0x6e8</u></td></tr>
<tr><th id="252">252</th><td><u>#       define <dfn class="macro" id="_M/SST" data-ref="_M/SST">SST</dfn>(x)                                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="253">253</th><td><u>#       define <dfn class="macro" id="_M/SST_MASK" data-ref="_M/SST_MASK">SST_MASK</dfn>                                   (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="254">254</th><td><u>#       define <dfn class="macro" id="_M/SSTU" data-ref="_M/SSTU">SSTU</dfn>(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="255">255</th><td><u>#       define <dfn class="macro" id="_M/SSTU_MASK" data-ref="_M/SSTU_MASK">SSTU_MASK</dfn>                                  (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/CG_DISPLAY_GAP_CNTL" data-ref="_M/CG_DISPLAY_GAP_CNTL">CG_DISPLAY_GAP_CNTL</dfn>                               0x714</u></td></tr>
<tr><th id="258">258</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP" data-ref="_M/DISP1_GAP">DISP1_GAP</dfn>(x)                               ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="259">259</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MASK" data-ref="_M/DISP1_GAP_MASK">DISP1_GAP_MASK</dfn>                             (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="260">260</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP" data-ref="_M/DISP2_GAP">DISP2_GAP</dfn>(x)                               ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="261">261</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MASK" data-ref="_M/DISP2_GAP_MASK">DISP2_GAP_MASK</dfn>                             (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="262">262</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_COUNT" data-ref="_M/VBI_TIMER_COUNT">VBI_TIMER_COUNT</dfn>(x)                         ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="263">263</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_COUNT_MASK" data-ref="_M/VBI_TIMER_COUNT_MASK">VBI_TIMER_COUNT_MASK</dfn>                       (0x3fff &lt;&lt; 4)</u></td></tr>
<tr><th id="264">264</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_UNIT" data-ref="_M/VBI_TIMER_UNIT">VBI_TIMER_UNIT</dfn>(x)                          ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="265">265</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_UNIT_MASK" data-ref="_M/VBI_TIMER_UNIT_MASK">VBI_TIMER_UNIT_MASK</dfn>                        (7 &lt;&lt; 20)</u></td></tr>
<tr><th id="266">266</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MCHG" data-ref="_M/DISP1_GAP_MCHG">DISP1_GAP_MCHG</dfn>(x)                          ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="267">267</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MCHG_MASK" data-ref="_M/DISP1_GAP_MCHG_MASK">DISP1_GAP_MCHG_MASK</dfn>                        (3 &lt;&lt; 24)</u></td></tr>
<tr><th id="268">268</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MCHG" data-ref="_M/DISP2_GAP_MCHG">DISP2_GAP_MCHG</dfn>(x)                          ((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="269">269</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MCHG_MASK" data-ref="_M/DISP2_GAP_MCHG_MASK">DISP2_GAP_MCHG_MASK</dfn>                        (3 &lt;&lt; 26)</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM">CG_SPLL_SPREAD_SPECTRUM</dfn>				0x790</u></td></tr>
<tr><th id="272">272</th><td><u>#define		<dfn class="macro" id="_M/SSEN" data-ref="_M/SSEN">SSEN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="273">273</th><td><u>#define		<dfn class="macro" id="_M/CLKS" data-ref="_M/CLKS">CLKS</dfn>(x)					((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="274">274</th><td><u>#define		<dfn class="macro" id="_M/CLKS_MASK" data-ref="_M/CLKS_MASK">CLKS_MASK</dfn>				(0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM_2" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM_2">CG_SPLL_SPREAD_SPECTRUM_2</dfn>			0x794</u></td></tr>
<tr><th id="276">276</th><td><u>#define		<dfn class="macro" id="_M/CLKV" data-ref="_M/CLKV">CLKV</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="277">277</th><td><u>#define		<dfn class="macro" id="_M/CLKV_MASK" data-ref="_M/CLKV_MASK">CLKV_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/CG_MPLL_SPREAD_SPECTRUM" data-ref="_M/CG_MPLL_SPREAD_SPECTRUM">CG_MPLL_SPREAD_SPECTRUM</dfn>				0x798</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/CG_UPLL_SPREAD_SPECTRUM" data-ref="_M/CG_UPLL_SPREAD_SPECTRUM">CG_UPLL_SPREAD_SPECTRUM</dfn>				0x79c</u></td></tr>
<tr><th id="280">280</th><td><u>#	define <dfn class="macro" id="_M/SSEN_MASK" data-ref="_M/SSEN_MASK">SSEN_MASK</dfn>				0x00000001</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/CG_CGTT_LOCAL_0" data-ref="_M/CG_CGTT_LOCAL_0">CG_CGTT_LOCAL_0</dfn>                                   0x7d0</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/CG_CGTT_LOCAL_1" data-ref="_M/CG_CGTT_LOCAL_1">CG_CGTT_LOCAL_1</dfn>                                   0x7d4</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/BIOS_SCRATCH_4" data-ref="_M/BIOS_SCRATCH_4">BIOS_SCRATCH_4</dfn>                                    0x1734</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC0" data-ref="_M/MC_SEQ_MISC0">MC_SEQ_MISC0</dfn>                                      0x2a00</u></td></tr>
<tr><th id="288">288</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_SHIFT" data-ref="_M/MC_SEQ_MISC0_GDDR5_SHIFT">MC_SEQ_MISC0_GDDR5_SHIFT</dfn>                  28</u></td></tr>
<tr><th id="289">289</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_MASK" data-ref="_M/MC_SEQ_MISC0_GDDR5_MASK">MC_SEQ_MISC0_GDDR5_MASK</dfn>                   0xf0000000</u></td></tr>
<tr><th id="290">290</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_VALUE" data-ref="_M/MC_SEQ_MISC0_GDDR5_VALUE">MC_SEQ_MISC0_GDDR5_VALUE</dfn>                  5</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/MC_ARB_SQM_RATIO" data-ref="_M/MC_ARB_SQM_RATIO">MC_ARB_SQM_RATIO</dfn>                                  0x2770</u></td></tr>
<tr><th id="293">293</th><td><u>#define		<dfn class="macro" id="_M/STATE0" data-ref="_M/STATE0">STATE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="294">294</th><td><u>#define		<dfn class="macro" id="_M/STATE0_MASK" data-ref="_M/STATE0_MASK">STATE0_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="295">295</th><td><u>#define		<dfn class="macro" id="_M/STATE1" data-ref="_M/STATE1">STATE1</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="296">296</th><td><u>#define		<dfn class="macro" id="_M/STATE1_MASK" data-ref="_M/STATE1_MASK">STATE1_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="297">297</th><td><u>#define		<dfn class="macro" id="_M/STATE2" data-ref="_M/STATE2">STATE2</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="298">298</th><td><u>#define		<dfn class="macro" id="_M/STATE2_MASK" data-ref="_M/STATE2_MASK">STATE2_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="299">299</th><td><u>#define		<dfn class="macro" id="_M/STATE3" data-ref="_M/STATE3">STATE3</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="300">300</th><td><u>#define		<dfn class="macro" id="_M/STATE3_MASK" data-ref="_M/STATE3_MASK">STATE3_MASK</dfn>				(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_RFSH_RATE" data-ref="_M/MC_ARB_RFSH_RATE">MC_ARB_RFSH_RATE</dfn>				0x27b0</u></td></tr>
<tr><th id="303">303</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0" data-ref="_M/POWERMODE0">POWERMODE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="304">304</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0_MASK" data-ref="_M/POWERMODE0_MASK">POWERMODE0_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="305">305</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1" data-ref="_M/POWERMODE1">POWERMODE1</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="306">306</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1_MASK" data-ref="_M/POWERMODE1_MASK">POWERMODE1_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="307">307</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2" data-ref="_M/POWERMODE2">POWERMODE2</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="308">308</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2_MASK" data-ref="_M/POWERMODE2_MASK">POWERMODE2_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="309">309</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3" data-ref="_M/POWERMODE3">POWERMODE3</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="310">310</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3_MASK" data-ref="_M/POWERMODE3_MASK">POWERMODE3_MASK</dfn>				(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/CGTS_SM_CTRL_REG" data-ref="_M/CGTS_SM_CTRL_REG">CGTS_SM_CTRL_REG</dfn>                                  0x9150</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* Registers */</i></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR0_BASE" data-ref="_M/CB_COLOR0_BASE">CB_COLOR0_BASE</dfn>					0x28040</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR1_BASE" data-ref="_M/CB_COLOR1_BASE">CB_COLOR1_BASE</dfn>					0x28044</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR2_BASE" data-ref="_M/CB_COLOR2_BASE">CB_COLOR2_BASE</dfn>					0x28048</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR3_BASE" data-ref="_M/CB_COLOR3_BASE">CB_COLOR3_BASE</dfn>					0x2804C</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR4_BASE" data-ref="_M/CB_COLOR4_BASE">CB_COLOR4_BASE</dfn>					0x28050</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR5_BASE" data-ref="_M/CB_COLOR5_BASE">CB_COLOR5_BASE</dfn>					0x28054</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR6_BASE" data-ref="_M/CB_COLOR6_BASE">CB_COLOR6_BASE</dfn>					0x28058</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR7_BASE" data-ref="_M/CB_COLOR7_BASE">CB_COLOR7_BASE</dfn>					0x2805C</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR7_FRAG" data-ref="_M/CB_COLOR7_FRAG">CB_COLOR7_FRAG</dfn>					0x280FC</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/CC_GC_SHADER_PIPE_CONFIG" data-ref="_M/CC_GC_SHADER_PIPE_CONFIG">CC_GC_SHADER_PIPE_CONFIG</dfn>			0x8950</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/CC_RB_BACKEND_DISABLE" data-ref="_M/CC_RB_BACKEND_DISABLE">CC_RB_BACKEND_DISABLE</dfn>				0x98F4</u></td></tr>
<tr><th id="327">327</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE" data-ref="_M/BACKEND_DISABLE">BACKEND_DISABLE</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/CC_SYS_RB_BACKEND_DISABLE" data-ref="_M/CC_SYS_RB_BACKEND_DISABLE">CC_SYS_RB_BACKEND_DISABLE</dfn>			0x3F88</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/CGTS_SYS_TCC_DISABLE" data-ref="_M/CGTS_SYS_TCC_DISABLE">CGTS_SYS_TCC_DISABLE</dfn>				0x3F90</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/CGTS_TCC_DISABLE" data-ref="_M/CGTS_TCC_DISABLE">CGTS_TCC_DISABLE</dfn>				0x9148</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/CGTS_USER_SYS_TCC_DISABLE" data-ref="_M/CGTS_USER_SYS_TCC_DISABLE">CGTS_USER_SYS_TCC_DISABLE</dfn>			0x3F94</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/CGTS_USER_TCC_DISABLE" data-ref="_M/CGTS_USER_TCC_DISABLE">CGTS_USER_TCC_DISABLE</dfn>				0x914C</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_MEMSIZE" data-ref="_M/CONFIG_MEMSIZE">CONFIG_MEMSIZE</dfn>					0x5428</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_CNTL" data-ref="_M/CP_ME_CNTL">CP_ME_CNTL</dfn>					0x86D8</u></td></tr>
<tr><th id="338">338</th><td><u>#define		<dfn class="macro" id="_M/CP_ME_HALT" data-ref="_M/CP_ME_HALT">CP_ME_HALT</dfn>					(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="339">339</th><td><u>#define		<dfn class="macro" id="_M/CP_PFP_HALT" data-ref="_M/CP_PFP_HALT">CP_PFP_HALT</dfn>					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_DATA" data-ref="_M/CP_ME_RAM_DATA">CP_ME_RAM_DATA</dfn>					0xC160</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_RADDR" data-ref="_M/CP_ME_RAM_RADDR">CP_ME_RAM_RADDR</dfn>					0xC158</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_WADDR" data-ref="_M/CP_ME_RAM_WADDR">CP_ME_RAM_WADDR</dfn>					0xC15C</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/CP_MEQ_THRESHOLDS" data-ref="_M/CP_MEQ_THRESHOLDS">CP_MEQ_THRESHOLDS</dfn>				0x8764</u></td></tr>
<tr><th id="344">344</th><td><u>#define		<dfn class="macro" id="_M/STQ_SPLIT" data-ref="_M/STQ_SPLIT">STQ_SPLIT</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/CP_PERFMON_CNTL" data-ref="_M/CP_PERFMON_CNTL">CP_PERFMON_CNTL</dfn>					0x87FC</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_ADDR" data-ref="_M/CP_PFP_UCODE_ADDR">CP_PFP_UCODE_ADDR</dfn>				0xC150</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_DATA" data-ref="_M/CP_PFP_UCODE_DATA">CP_PFP_UCODE_DATA</dfn>				0xC154</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/CP_QUEUE_THRESHOLDS" data-ref="_M/CP_QUEUE_THRESHOLDS">CP_QUEUE_THRESHOLDS</dfn>				0x8760</u></td></tr>
<tr><th id="349">349</th><td><u>#define		<dfn class="macro" id="_M/ROQ_IB1_START" data-ref="_M/ROQ_IB1_START">ROQ_IB1_START</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="350">350</th><td><u>#define		<dfn class="macro" id="_M/ROQ_IB2_START" data-ref="_M/ROQ_IB2_START">ROQ_IB2_START</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_CNTL" data-ref="_M/CP_RB_CNTL">CP_RB_CNTL</dfn>					0xC104</u></td></tr>
<tr><th id="352">352</th><td><u>#define		<dfn class="macro" id="_M/RB_BUFSZ" data-ref="_M/RB_BUFSZ">RB_BUFSZ</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="353">353</th><td><u>#define		<dfn class="macro" id="_M/RB_BLKSZ" data-ref="_M/RB_BLKSZ">RB_BLKSZ</dfn>(x)					((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="354">354</th><td><u>#define		<dfn class="macro" id="_M/RB_NO_UPDATE" data-ref="_M/RB_NO_UPDATE">RB_NO_UPDATE</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="355">355</th><td><u>#define		<dfn class="macro" id="_M/RB_RPTR_WR_ENA" data-ref="_M/RB_RPTR_WR_ENA">RB_RPTR_WR_ENA</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="356">356</th><td><u>#define		<dfn class="macro" id="_M/BUF_SWAP_32BIT" data-ref="_M/BUF_SWAP_32BIT">BUF_SWAP_32BIT</dfn>					(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR" data-ref="_M/CP_RB_RPTR">CP_RB_RPTR</dfn>					0x8700</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR_ADDR" data-ref="_M/CP_RB_RPTR_ADDR">CP_RB_RPTR_ADDR</dfn>					0xC10C</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR_ADDR_HI" data-ref="_M/CP_RB_RPTR_ADDR_HI">CP_RB_RPTR_ADDR_HI</dfn>				0xC110</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR_WR" data-ref="_M/CP_RB_RPTR_WR">CP_RB_RPTR_WR</dfn>					0xC108</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR" data-ref="_M/CP_RB_WPTR">CP_RB_WPTR</dfn>					0xC114</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_ADDR" data-ref="_M/CP_RB_WPTR_ADDR">CP_RB_WPTR_ADDR</dfn>					0xC118</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_ADDR_HI" data-ref="_M/CP_RB_WPTR_ADDR_HI">CP_RB_WPTR_ADDR_HI</dfn>				0xC11C</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_DELAY" data-ref="_M/CP_RB_WPTR_DELAY">CP_RB_WPTR_DELAY</dfn>				0x8704</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/CP_SEM_WAIT_TIMER" data-ref="_M/CP_SEM_WAIT_TIMER">CP_SEM_WAIT_TIMER</dfn>				0x85BC</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/DB_DEBUG3" data-ref="_M/DB_DEBUG3">DB_DEBUG3</dfn>					0x98B0</u></td></tr>
<tr><th id="368">368</th><td><u>#define		<dfn class="macro" id="_M/DB_CLK_OFF_DELAY" data-ref="_M/DB_CLK_OFF_DELAY">DB_CLK_OFF_DELAY</dfn>(x)				((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/DB_DEBUG4" data-ref="_M/DB_DEBUG4">DB_DEBUG4</dfn>					0x9B8C</u></td></tr>
<tr><th id="370">370</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_TILE_COVERED_FOR_PS_ITER" data-ref="_M/DISABLE_TILE_COVERED_FOR_PS_ITER">DISABLE_TILE_COVERED_FOR_PS_ITER</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/DCP_TILING_CONFIG" data-ref="_M/DCP_TILING_CONFIG">DCP_TILING_CONFIG</dfn>				0x6CA0</u></td></tr>
<tr><th id="373">373</th><td><u>#define		<dfn class="macro" id="_M/PIPE_TILING" data-ref="_M/PIPE_TILING">PIPE_TILING</dfn>(x)					((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="374">374</th><td><u>#define 	<dfn class="macro" id="_M/BANK_TILING" data-ref="_M/BANK_TILING">BANK_TILING</dfn>(x)					((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="375">375</th><td><u>#define		<dfn class="macro" id="_M/GROUP_SIZE" data-ref="_M/GROUP_SIZE">GROUP_SIZE</dfn>(x)					((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="376">376</th><td><u>#define		<dfn class="macro" id="_M/ROW_TILING" data-ref="_M/ROW_TILING">ROW_TILING</dfn>(x)					((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="377">377</th><td><u>#define		<dfn class="macro" id="_M/BANK_SWAPS" data-ref="_M/BANK_SWAPS">BANK_SWAPS</dfn>(x)					((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="378">378</th><td><u>#define		<dfn class="macro" id="_M/SAMPLE_SPLIT" data-ref="_M/SAMPLE_SPLIT">SAMPLE_SPLIT</dfn>(x)					((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="379">379</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_MAP" data-ref="_M/BACKEND_MAP">BACKEND_MAP</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/GB_TILING_CONFIG" data-ref="_M/GB_TILING_CONFIG">GB_TILING_CONFIG</dfn>				0x98F0</u></td></tr>
<tr><th id="382">382</th><td><u>#define     <dfn class="macro" id="_M/PIPE_TILING__SHIFT" data-ref="_M/PIPE_TILING__SHIFT">PIPE_TILING__SHIFT</dfn>              1</u></td></tr>
<tr><th id="383">383</th><td><u>#define     <dfn class="macro" id="_M/PIPE_TILING__MASK" data-ref="_M/PIPE_TILING__MASK">PIPE_TILING__MASK</dfn>               0x0000000e</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/DMA_TILING_CONFIG" data-ref="_M/DMA_TILING_CONFIG">DMA_TILING_CONFIG</dfn>                               0x3ec8</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/DMA_TILING_CONFIG2" data-ref="_M/DMA_TILING_CONFIG2">DMA_TILING_CONFIG2</dfn>                              0xd0b8</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i>/* RV730 only */</i></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_TILING_CONFIG" data-ref="_M/UVD_UDEC_TILING_CONFIG">UVD_UDEC_TILING_CONFIG</dfn>                          0xef40</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_DB_TILING_CONFIG" data-ref="_M/UVD_UDEC_DB_TILING_CONFIG">UVD_UDEC_DB_TILING_CONFIG</dfn>                       0xef44</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_DBW_TILING_CONFIG" data-ref="_M/UVD_UDEC_DBW_TILING_CONFIG">UVD_UDEC_DBW_TILING_CONFIG</dfn>                      0xef48</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/GC_USER_SHADER_PIPE_CONFIG" data-ref="_M/GC_USER_SHADER_PIPE_CONFIG">GC_USER_SHADER_PIPE_CONFIG</dfn>			0x8954</u></td></tr>
<tr><th id="394">394</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES" data-ref="_M/INACTIVE_QD_PIPES">INACTIVE_QD_PIPES</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="395">395</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES_MASK" data-ref="_M/INACTIVE_QD_PIPES_MASK">INACTIVE_QD_PIPES_MASK</dfn>				0x0000FF00</u></td></tr>
<tr><th id="396">396</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES_SHIFT" data-ref="_M/INACTIVE_QD_PIPES_SHIFT">INACTIVE_QD_PIPES_SHIFT</dfn>			    8</u></td></tr>
<tr><th id="397">397</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_SIMDS" data-ref="_M/INACTIVE_SIMDS">INACTIVE_SIMDS</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="398">398</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_SIMDS_MASK" data-ref="_M/INACTIVE_SIMDS_MASK">INACTIVE_SIMDS_MASK</dfn>				0x00FF0000</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/GRBM_CNTL" data-ref="_M/GRBM_CNTL">GRBM_CNTL</dfn>					0x8000</u></td></tr>
<tr><th id="401">401</th><td><u>#define		<dfn class="macro" id="_M/GRBM_READ_TIMEOUT" data-ref="_M/GRBM_READ_TIMEOUT">GRBM_READ_TIMEOUT</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/GRBM_SOFT_RESET" data-ref="_M/GRBM_SOFT_RESET">GRBM_SOFT_RESET</dfn>					0x8020</u></td></tr>
<tr><th id="403">403</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_CP" data-ref="_M/SOFT_RESET_CP">SOFT_RESET_CP</dfn>					(1&lt;&lt;0)</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS" data-ref="_M/GRBM_STATUS">GRBM_STATUS</dfn>					0x8010</u></td></tr>
<tr><th id="405">405</th><td><u>#define		<dfn class="macro" id="_M/CMDFIFO_AVAIL_MASK" data-ref="_M/CMDFIFO_AVAIL_MASK">CMDFIFO_AVAIL_MASK</dfn>				0x0000000F</u></td></tr>
<tr><th id="406">406</th><td><u>#define		<dfn class="macro" id="_M/GUI_ACTIVE" data-ref="_M/GUI_ACTIVE">GUI_ACTIVE</dfn>					(1&lt;&lt;31)</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS2" data-ref="_M/GRBM_STATUS2">GRBM_STATUS2</dfn>					0x8014</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_CTRL" data-ref="_M/CG_THERMAL_CTRL">CG_THERMAL_CTRL</dfn>					0x72C</u></td></tr>
<tr><th id="410">410</th><td><u>#define 	<dfn class="macro" id="_M/DPM_EVENT_SRC" data-ref="_M/DPM_EVENT_SRC">DPM_EVENT_SRC</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="411">411</th><td><u>#define 	<dfn class="macro" id="_M/DPM_EVENT_SRC_MASK" data-ref="_M/DPM_EVENT_SRC_MASK">DPM_EVENT_SRC_MASK</dfn>			(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="412">412</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM" data-ref="_M/DIG_THERM_DPM">DIG_THERM_DPM</dfn>(x)			((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="413">413</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM_MASK" data-ref="_M/DIG_THERM_DPM_MASK">DIG_THERM_DPM_MASK</dfn>			0x003FC000</u></td></tr>
<tr><th id="414">414</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM_SHIFT" data-ref="_M/DIG_THERM_DPM_SHIFT">DIG_THERM_DPM_SHIFT</dfn>			14</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_INT" data-ref="_M/CG_THERMAL_INT">CG_THERMAL_INT</dfn>					0x734</u></td></tr>
<tr><th id="417">417</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH" data-ref="_M/DIG_THERM_INTH">DIG_THERM_INTH</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="418">418</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_MASK" data-ref="_M/DIG_THERM_INTH_MASK">DIG_THERM_INTH_MASK</dfn>			0x0000FF00</u></td></tr>
<tr><th id="419">419</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_SHIFT" data-ref="_M/DIG_THERM_INTH_SHIFT">DIG_THERM_INTH_SHIFT</dfn>			8</u></td></tr>
<tr><th id="420">420</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL" data-ref="_M/DIG_THERM_INTL">DIG_THERM_INTL</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="421">421</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_MASK" data-ref="_M/DIG_THERM_INTL_MASK">DIG_THERM_INTL_MASK</dfn>			0x00FF0000</u></td></tr>
<tr><th id="422">422</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_SHIFT" data-ref="_M/DIG_THERM_INTL_SHIFT">DIG_THERM_INTL_SHIFT</dfn>			16</u></td></tr>
<tr><th id="423">423</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_HIGH" data-ref="_M/THERM_INT_MASK_HIGH">THERM_INT_MASK_HIGH</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="424">424</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_LOW" data-ref="_M/THERM_INT_MASK_LOW">THERM_INT_MASK_LOW</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/CG_MULT_THERMAL_STATUS" data-ref="_M/CG_MULT_THERMAL_STATUS">CG_MULT_THERMAL_STATUS</dfn>				0x740</u></td></tr>
<tr><th id="427">427</th><td><u>#define		<dfn class="macro" id="_M/ASIC_T" data-ref="_M/ASIC_T">ASIC_T</dfn>(x)			        ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="428">428</th><td><u>#define		<dfn class="macro" id="_M/ASIC_T_MASK" data-ref="_M/ASIC_T_MASK">ASIC_T_MASK</dfn>			        0x3FF0000</u></td></tr>
<tr><th id="429">429</th><td><u>#define		<dfn class="macro" id="_M/ASIC_T_SHIFT" data-ref="_M/ASIC_T_SHIFT">ASIC_T_SHIFT</dfn>			        16</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/HDP_HOST_PATH_CNTL" data-ref="_M/HDP_HOST_PATH_CNTL">HDP_HOST_PATH_CNTL</dfn>				0x2C00</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_BASE" data-ref="_M/HDP_NONSURFACE_BASE">HDP_NONSURFACE_BASE</dfn>				0x2C04</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_INFO" data-ref="_M/HDP_NONSURFACE_INFO">HDP_NONSURFACE_INFO</dfn>				0x2C08</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_SIZE" data-ref="_M/HDP_NONSURFACE_SIZE">HDP_NONSURFACE_SIZE</dfn>				0x2C0C</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/HDP_REG_COHERENCY_FLUSH_CNTL" data-ref="_M/HDP_REG_COHERENCY_FLUSH_CNTL">HDP_REG_COHERENCY_FLUSH_CNTL</dfn>			0x54A0</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/HDP_TILING_CONFIG" data-ref="_M/HDP_TILING_CONFIG">HDP_TILING_CONFIG</dfn>				0x2F3C</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/HDP_DEBUG1" data-ref="_M/HDP_DEBUG1">HDP_DEBUG1</dfn>                                      0x2F34</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_CHMAP" data-ref="_M/MC_SHARED_CHMAP">MC_SHARED_CHMAP</dfn>						0x2004</u></td></tr>
<tr><th id="440">440</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_SHIFT" data-ref="_M/NOOFCHAN_SHIFT">NOOFCHAN_SHIFT</dfn>					12</u></td></tr>
<tr><th id="441">441</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_MASK" data-ref="_M/NOOFCHAN_MASK">NOOFCHAN_MASK</dfn>					0x00003000</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_CHREMAP" data-ref="_M/MC_SHARED_CHREMAP">MC_SHARED_CHREMAP</dfn>					0x2008</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_RAMCFG" data-ref="_M/MC_ARB_RAMCFG">MC_ARB_RAMCFG</dfn>					0x2760</u></td></tr>
<tr><th id="445">445</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_SHIFT" data-ref="_M/NOOFBANK_SHIFT">NOOFBANK_SHIFT</dfn>					0</u></td></tr>
<tr><th id="446">446</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_MASK" data-ref="_M/NOOFBANK_MASK">NOOFBANK_MASK</dfn>					0x00000003</u></td></tr>
<tr><th id="447">447</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_SHIFT" data-ref="_M/NOOFRANK_SHIFT">NOOFRANK_SHIFT</dfn>					2</u></td></tr>
<tr><th id="448">448</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_MASK" data-ref="_M/NOOFRANK_MASK">NOOFRANK_MASK</dfn>					0x00000004</u></td></tr>
<tr><th id="449">449</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_SHIFT" data-ref="_M/NOOFROWS_SHIFT">NOOFROWS_SHIFT</dfn>					3</u></td></tr>
<tr><th id="450">450</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_MASK" data-ref="_M/NOOFROWS_MASK">NOOFROWS_MASK</dfn>					0x00000038</u></td></tr>
<tr><th id="451">451</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_SHIFT" data-ref="_M/NOOFCOLS_SHIFT">NOOFCOLS_SHIFT</dfn>					6</u></td></tr>
<tr><th id="452">452</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_MASK" data-ref="_M/NOOFCOLS_MASK">NOOFCOLS_MASK</dfn>					0x000000C0</u></td></tr>
<tr><th id="453">453</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_SHIFT" data-ref="_M/CHANSIZE_SHIFT">CHANSIZE_SHIFT</dfn>					8</u></td></tr>
<tr><th id="454">454</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_MASK" data-ref="_M/CHANSIZE_MASK">CHANSIZE_MASK</dfn>					0x00000100</u></td></tr>
<tr><th id="455">455</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_SHIFT" data-ref="_M/BURSTLENGTH_SHIFT">BURSTLENGTH_SHIFT</dfn>				9</u></td></tr>
<tr><th id="456">456</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_MASK" data-ref="_M/BURSTLENGTH_MASK">BURSTLENGTH_MASK</dfn>				0x00000200</u></td></tr>
<tr><th id="457">457</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_OVERRIDE" data-ref="_M/CHANSIZE_OVERRIDE">CHANSIZE_OVERRIDE</dfn>				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_AGP_TOP" data-ref="_M/MC_VM_AGP_TOP">MC_VM_AGP_TOP</dfn>					0x2028</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_AGP_BOT" data-ref="_M/MC_VM_AGP_BOT">MC_VM_AGP_BOT</dfn>					0x202C</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_AGP_BASE" data-ref="_M/MC_VM_AGP_BASE">MC_VM_AGP_BASE</dfn>					0x2030</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_FB_LOCATION" data-ref="_M/MC_VM_FB_LOCATION">MC_VM_FB_LOCATION</dfn>				0x2024</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MB_L1_TLB0_CNTL" data-ref="_M/MC_VM_MB_L1_TLB0_CNTL">MC_VM_MB_L1_TLB0_CNTL</dfn>				0x2234</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MB_L1_TLB1_CNTL" data-ref="_M/MC_VM_MB_L1_TLB1_CNTL">MC_VM_MB_L1_TLB1_CNTL</dfn>				0x2238</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MB_L1_TLB2_CNTL" data-ref="_M/MC_VM_MB_L1_TLB2_CNTL">MC_VM_MB_L1_TLB2_CNTL</dfn>				0x223C</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MB_L1_TLB3_CNTL" data-ref="_M/MC_VM_MB_L1_TLB3_CNTL">MC_VM_MB_L1_TLB3_CNTL</dfn>				0x2240</u></td></tr>
<tr><th id="466">466</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_TLB" data-ref="_M/ENABLE_L1_TLB">ENABLE_L1_TLB</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="467">467</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L1_FRAGMENT_PROCESSING">ENABLE_L1_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="468">468</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_PA_ONLY" data-ref="_M/SYSTEM_ACCESS_MODE_PA_ONLY">SYSTEM_ACCESS_MODE_PA_ONLY</dfn>			(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="469">469</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP" data-ref="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP">SYSTEM_ACCESS_MODE_USE_SYS_MAP</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="470">470</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_IN_SYS">SYSTEM_ACCESS_MODE_IN_SYS</dfn>			(2 &lt;&lt; 3)</u></td></tr>
<tr><th id="471">471</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS">SYSTEM_ACCESS_MODE_NOT_IN_SYS</dfn>			(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="472">472</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU" data-ref="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</dfn>	(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="473">473</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_TLB_SIZE" data-ref="_M/EFFECTIVE_L1_TLB_SIZE">EFFECTIVE_L1_TLB_SIZE</dfn>(x)			((x)&lt;&lt;15)</u></td></tr>
<tr><th id="474">474</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_QUEUE_SIZE" data-ref="_M/EFFECTIVE_L1_QUEUE_SIZE">EFFECTIVE_L1_QUEUE_SIZE</dfn>(x)			((x)&lt;&lt;18)</u></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MD_L1_TLB0_CNTL" data-ref="_M/MC_VM_MD_L1_TLB0_CNTL">MC_VM_MD_L1_TLB0_CNTL</dfn>				0x2654</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MD_L1_TLB1_CNTL" data-ref="_M/MC_VM_MD_L1_TLB1_CNTL">MC_VM_MD_L1_TLB1_CNTL</dfn>				0x2658</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MD_L1_TLB2_CNTL" data-ref="_M/MC_VM_MD_L1_TLB2_CNTL">MC_VM_MD_L1_TLB2_CNTL</dfn>				0x265C</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MD_L1_TLB3_CNTL" data-ref="_M/MC_VM_MD_L1_TLB3_CNTL">MC_VM_MD_L1_TLB3_CNTL</dfn>				0x2698</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</dfn>		0x203C</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</dfn>			0x2038</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR">MC_VM_SYSTEM_APERTURE_LOW_ADDR</dfn>			0x2034</u></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/PA_CL_ENHANCE" data-ref="_M/PA_CL_ENHANCE">PA_CL_ENHANCE</dfn>					0x8A14</u></td></tr>
<tr><th id="484">484</th><td><u>#define		<dfn class="macro" id="_M/CLIP_VTX_REORDER_ENA" data-ref="_M/CLIP_VTX_REORDER_ENA">CLIP_VTX_REORDER_ENA</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="485">485</th><td><u>#define		<dfn class="macro" id="_M/NUM_CLIP_SEQ" data-ref="_M/NUM_CLIP_SEQ">NUM_CLIP_SEQ</dfn>(x)					((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/PA_SC_AA_CONFIG" data-ref="_M/PA_SC_AA_CONFIG">PA_SC_AA_CONFIG</dfn>					0x28C04</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/PA_SC_CLIPRECT_RULE" data-ref="_M/PA_SC_CLIPRECT_RULE">PA_SC_CLIPRECT_RULE</dfn>				0x2820C</u></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_EDGERULE" data-ref="_M/PA_SC_EDGERULE">PA_SC_EDGERULE</dfn>					0x28230</u></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_FIFO_SIZE" data-ref="_M/PA_SC_FIFO_SIZE">PA_SC_FIFO_SIZE</dfn>					0x8BCC</u></td></tr>
<tr><th id="490">490</th><td><u>#define		<dfn class="macro" id="_M/SC_PRIM_FIFO_SIZE" data-ref="_M/SC_PRIM_FIFO_SIZE">SC_PRIM_FIFO_SIZE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="491">491</th><td><u>#define		<dfn class="macro" id="_M/SC_HIZ_TILE_FIFO_SIZE" data-ref="_M/SC_HIZ_TILE_FIFO_SIZE">SC_HIZ_TILE_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_FORCE_EOV_MAX_CNTS" data-ref="_M/PA_SC_FORCE_EOV_MAX_CNTS">PA_SC_FORCE_EOV_MAX_CNTS</dfn>			0x8B24</u></td></tr>
<tr><th id="493">493</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_CLK_CNT" data-ref="_M/FORCE_EOV_MAX_CLK_CNT">FORCE_EOV_MAX_CLK_CNT</dfn>(x)			((x)&lt;&lt;0)</u></td></tr>
<tr><th id="494">494</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_REZ_CNT" data-ref="_M/FORCE_EOV_MAX_REZ_CNT">FORCE_EOV_MAX_REZ_CNT</dfn>(x)			((x)&lt;&lt;16)</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/PA_SC_LINE_STIPPLE" data-ref="_M/PA_SC_LINE_STIPPLE">PA_SC_LINE_STIPPLE</dfn>				0x28A0C</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_LINE_STIPPLE_STATE" data-ref="_M/PA_SC_LINE_STIPPLE_STATE">PA_SC_LINE_STIPPLE_STATE</dfn>			0x8B10</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/PA_SC_MODE_CNTL" data-ref="_M/PA_SC_MODE_CNTL">PA_SC_MODE_CNTL</dfn>					0x28A4C</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_MULTI_CHIP_CNTL" data-ref="_M/PA_SC_MULTI_CHIP_CNTL">PA_SC_MULTI_CHIP_CNTL</dfn>				0x8B20</u></td></tr>
<tr><th id="499">499</th><td><u>#define		<dfn class="macro" id="_M/SC_EARLYZ_TILE_FIFO_SIZE" data-ref="_M/SC_EARLYZ_TILE_FIFO_SIZE">SC_EARLYZ_TILE_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG0" data-ref="_M/SCRATCH_REG0">SCRATCH_REG0</dfn>					0x8500</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG1" data-ref="_M/SCRATCH_REG1">SCRATCH_REG1</dfn>					0x8504</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG2" data-ref="_M/SCRATCH_REG2">SCRATCH_REG2</dfn>					0x8508</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG3" data-ref="_M/SCRATCH_REG3">SCRATCH_REG3</dfn>					0x850C</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG4" data-ref="_M/SCRATCH_REG4">SCRATCH_REG4</dfn>					0x8510</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG5" data-ref="_M/SCRATCH_REG5">SCRATCH_REG5</dfn>					0x8514</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG6" data-ref="_M/SCRATCH_REG6">SCRATCH_REG6</dfn>					0x8518</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG7" data-ref="_M/SCRATCH_REG7">SCRATCH_REG7</dfn>					0x851C</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_UMSK" data-ref="_M/SCRATCH_UMSK">SCRATCH_UMSK</dfn>					0x8540</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_ADDR" data-ref="_M/SCRATCH_ADDR">SCRATCH_ADDR</dfn>					0x8544</u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/SMX_SAR_CTL0" data-ref="_M/SMX_SAR_CTL0">SMX_SAR_CTL0</dfn>					0xA008</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/SMX_DC_CTL0" data-ref="_M/SMX_DC_CTL0">SMX_DC_CTL0</dfn>					0xA020</u></td></tr>
<tr><th id="514">514</th><td><u>#define		<dfn class="macro" id="_M/USE_HASH_FUNCTION" data-ref="_M/USE_HASH_FUNCTION">USE_HASH_FUNCTION</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="515">515</th><td><u>#define		<dfn class="macro" id="_M/CACHE_DEPTH" data-ref="_M/CACHE_DEPTH">CACHE_DEPTH</dfn>(x)					((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="516">516</th><td><u>#define		<dfn class="macro" id="_M/FLUSH_ALL_ON_EVENT" data-ref="_M/FLUSH_ALL_ON_EVENT">FLUSH_ALL_ON_EVENT</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="517">517</th><td><u>#define		<dfn class="macro" id="_M/STALL_ON_EVENT" data-ref="_M/STALL_ON_EVENT">STALL_ON_EVENT</dfn>					(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/SMX_EVENT_CTL" data-ref="_M/SMX_EVENT_CTL">SMX_EVENT_CTL</dfn>					0xA02C</u></td></tr>
<tr><th id="519">519</th><td><u>#define		<dfn class="macro" id="_M/ES_FLUSH_CTL" data-ref="_M/ES_FLUSH_CTL">ES_FLUSH_CTL</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="520">520</th><td><u>#define		<dfn class="macro" id="_M/GS_FLUSH_CTL" data-ref="_M/GS_FLUSH_CTL">GS_FLUSH_CTL</dfn>(x)					((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="521">521</th><td><u>#define		<dfn class="macro" id="_M/ACK_FLUSH_CTL" data-ref="_M/ACK_FLUSH_CTL">ACK_FLUSH_CTL</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="522">522</th><td><u>#define		<dfn class="macro" id="_M/SYNC_FLUSH_CTL" data-ref="_M/SYNC_FLUSH_CTL">SYNC_FLUSH_CTL</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL" data-ref="_M/SPI_CONFIG_CNTL">SPI_CONFIG_CNTL</dfn>					0x9100</u></td></tr>
<tr><th id="525">525</th><td><u>#define		<dfn class="macro" id="_M/GPR_WRITE_PRIORITY" data-ref="_M/GPR_WRITE_PRIORITY">GPR_WRITE_PRIORITY</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="526">526</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_INTERP_1" data-ref="_M/DISABLE_INTERP_1">DISABLE_INTERP_1</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL_1" data-ref="_M/SPI_CONFIG_CNTL_1">SPI_CONFIG_CNTL_1</dfn>				0x913C</u></td></tr>
<tr><th id="528">528</th><td><u>#define		<dfn class="macro" id="_M/VTX_DONE_DELAY" data-ref="_M/VTX_DONE_DELAY">VTX_DONE_DELAY</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="529">529</th><td><u>#define		<dfn class="macro" id="_M/INTERP_ONE_PRIM_PER_ROW" data-ref="_M/INTERP_ONE_PRIM_PER_ROW">INTERP_ONE_PRIM_PER_ROW</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/SPI_INPUT_Z" data-ref="_M/SPI_INPUT_Z">SPI_INPUT_Z</dfn>					0x286D8</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/SPI_PS_IN_CONTROL_0" data-ref="_M/SPI_PS_IN_CONTROL_0">SPI_PS_IN_CONTROL_0</dfn>				0x286CC</u></td></tr>
<tr><th id="532">532</th><td><u>#define		<dfn class="macro" id="_M/NUM_INTERP" data-ref="_M/NUM_INTERP">NUM_INTERP</dfn>(x)					((x)&lt;&lt;0)</u></td></tr>
<tr><th id="533">533</th><td><u>#define		<dfn class="macro" id="_M/POSITION_ENA" data-ref="_M/POSITION_ENA">POSITION_ENA</dfn>					(1&lt;&lt;8)</u></td></tr>
<tr><th id="534">534</th><td><u>#define		<dfn class="macro" id="_M/POSITION_CENTROID" data-ref="_M/POSITION_CENTROID">POSITION_CENTROID</dfn>				(1&lt;&lt;9)</u></td></tr>
<tr><th id="535">535</th><td><u>#define		<dfn class="macro" id="_M/POSITION_ADDR" data-ref="_M/POSITION_ADDR">POSITION_ADDR</dfn>(x)				((x)&lt;&lt;10)</u></td></tr>
<tr><th id="536">536</th><td><u>#define		<dfn class="macro" id="_M/PARAM_GEN" data-ref="_M/PARAM_GEN">PARAM_GEN</dfn>(x)					((x)&lt;&lt;15)</u></td></tr>
<tr><th id="537">537</th><td><u>#define		<dfn class="macro" id="_M/PARAM_GEN_ADDR" data-ref="_M/PARAM_GEN_ADDR">PARAM_GEN_ADDR</dfn>(x)				((x)&lt;&lt;19)</u></td></tr>
<tr><th id="538">538</th><td><u>#define		<dfn class="macro" id="_M/BARYC_SAMPLE_CNTL" data-ref="_M/BARYC_SAMPLE_CNTL">BARYC_SAMPLE_CNTL</dfn>(x)				((x)&lt;&lt;26)</u></td></tr>
<tr><th id="539">539</th><td><u>#define		<dfn class="macro" id="_M/PERSP_GRADIENT_ENA" data-ref="_M/PERSP_GRADIENT_ENA">PERSP_GRADIENT_ENA</dfn>				(1&lt;&lt;28)</u></td></tr>
<tr><th id="540">540</th><td><u>#define		<dfn class="macro" id="_M/LINEAR_GRADIENT_ENA" data-ref="_M/LINEAR_GRADIENT_ENA">LINEAR_GRADIENT_ENA</dfn>				(1&lt;&lt;29)</u></td></tr>
<tr><th id="541">541</th><td><u>#define		<dfn class="macro" id="_M/POSITION_SAMPLE" data-ref="_M/POSITION_SAMPLE">POSITION_SAMPLE</dfn>					(1&lt;&lt;30)</u></td></tr>
<tr><th id="542">542</th><td><u>#define		<dfn class="macro" id="_M/BARYC_AT_SAMPLE_ENA" data-ref="_M/BARYC_AT_SAMPLE_ENA">BARYC_AT_SAMPLE_ENA</dfn>				(1&lt;&lt;31)</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/SQ_CONFIG" data-ref="_M/SQ_CONFIG">SQ_CONFIG</dfn>					0x8C00</u></td></tr>
<tr><th id="545">545</th><td><u>#define		<dfn class="macro" id="_M/VC_ENABLE" data-ref="_M/VC_ENABLE">VC_ENABLE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="546">546</th><td><u>#define		<dfn class="macro" id="_M/EXPORT_SRC_C" data-ref="_M/EXPORT_SRC_C">EXPORT_SRC_C</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="547">547</th><td><u>#define		<dfn class="macro" id="_M/DX9_CONSTS" data-ref="_M/DX9_CONSTS">DX9_CONSTS</dfn>					(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="548">548</th><td><u>#define		<dfn class="macro" id="_M/ALU_INST_PREFER_VECTOR" data-ref="_M/ALU_INST_PREFER_VECTOR">ALU_INST_PREFER_VECTOR</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="549">549</th><td><u>#define		<dfn class="macro" id="_M/DX10_CLAMP" data-ref="_M/DX10_CLAMP">DX10_CLAMP</dfn>					(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="550">550</th><td><u>#define		<dfn class="macro" id="_M/CLAUSE_SEQ_PRIO" data-ref="_M/CLAUSE_SEQ_PRIO">CLAUSE_SEQ_PRIO</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="551">551</th><td><u>#define		<dfn class="macro" id="_M/PS_PRIO" data-ref="_M/PS_PRIO">PS_PRIO</dfn>(x)					((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="552">552</th><td><u>#define		<dfn class="macro" id="_M/VS_PRIO" data-ref="_M/VS_PRIO">VS_PRIO</dfn>(x)					((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="553">553</th><td><u>#define		<dfn class="macro" id="_M/GS_PRIO" data-ref="_M/GS_PRIO">GS_PRIO</dfn>(x)					((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_0" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_0">SQ_DYN_GPR_SIZE_SIMD_AB_0</dfn>			0x8DB0</u></td></tr>
<tr><th id="555">555</th><td><u>#define		<dfn class="macro" id="_M/SIMDA_RING0" data-ref="_M/SIMDA_RING0">SIMDA_RING0</dfn>(x)					((x)&lt;&lt;0)</u></td></tr>
<tr><th id="556">556</th><td><u>#define		<dfn class="macro" id="_M/SIMDA_RING1" data-ref="_M/SIMDA_RING1">SIMDA_RING1</dfn>(x)					((x)&lt;&lt;8)</u></td></tr>
<tr><th id="557">557</th><td><u>#define		<dfn class="macro" id="_M/SIMDB_RING0" data-ref="_M/SIMDB_RING0">SIMDB_RING0</dfn>(x)					((x)&lt;&lt;16)</u></td></tr>
<tr><th id="558">558</th><td><u>#define		<dfn class="macro" id="_M/SIMDB_RING1" data-ref="_M/SIMDB_RING1">SIMDB_RING1</dfn>(x)					((x)&lt;&lt;24)</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_1" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_1">SQ_DYN_GPR_SIZE_SIMD_AB_1</dfn>			0x8DB4</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_2" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_2">SQ_DYN_GPR_SIZE_SIMD_AB_2</dfn>			0x8DB8</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_3" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_3">SQ_DYN_GPR_SIZE_SIMD_AB_3</dfn>			0x8DBC</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_4" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_4">SQ_DYN_GPR_SIZE_SIMD_AB_4</dfn>			0x8DC0</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_5" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_5">SQ_DYN_GPR_SIZE_SIMD_AB_5</dfn>			0x8DC4</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_6" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_6">SQ_DYN_GPR_SIZE_SIMD_AB_6</dfn>			0x8DC8</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_SIZE_SIMD_AB_7" data-ref="_M/SQ_DYN_GPR_SIZE_SIMD_AB_7">SQ_DYN_GPR_SIZE_SIMD_AB_7</dfn>			0x8DCC</u></td></tr>
<tr><th id="566">566</th><td><u>#define		<dfn class="macro" id="_M/ES_PRIO" data-ref="_M/ES_PRIO">ES_PRIO</dfn>(x)					((x) &lt;&lt; 30)</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/SQ_GPR_RESOURCE_MGMT_1" data-ref="_M/SQ_GPR_RESOURCE_MGMT_1">SQ_GPR_RESOURCE_MGMT_1</dfn>				0x8C04</u></td></tr>
<tr><th id="568">568</th><td><u>#define		<dfn class="macro" id="_M/NUM_PS_GPRS" data-ref="_M/NUM_PS_GPRS">NUM_PS_GPRS</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="569">569</th><td><u>#define		<dfn class="macro" id="_M/NUM_VS_GPRS" data-ref="_M/NUM_VS_GPRS">NUM_VS_GPRS</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="570">570</th><td><u>#define		<dfn class="macro" id="_M/DYN_GPR_ENABLE" data-ref="_M/DYN_GPR_ENABLE">DYN_GPR_ENABLE</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="571">571</th><td><u>#define		<dfn class="macro" id="_M/NUM_CLAUSE_TEMP_GPRS" data-ref="_M/NUM_CLAUSE_TEMP_GPRS">NUM_CLAUSE_TEMP_GPRS</dfn>(x)				((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/SQ_GPR_RESOURCE_MGMT_2" data-ref="_M/SQ_GPR_RESOURCE_MGMT_2">SQ_GPR_RESOURCE_MGMT_2</dfn>				0x8C08</u></td></tr>
<tr><th id="573">573</th><td><u>#define		<dfn class="macro" id="_M/NUM_GS_GPRS" data-ref="_M/NUM_GS_GPRS">NUM_GS_GPRS</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="574">574</th><td><u>#define		<dfn class="macro" id="_M/NUM_ES_GPRS" data-ref="_M/NUM_ES_GPRS">NUM_ES_GPRS</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/SQ_MS_FIFO_SIZES" data-ref="_M/SQ_MS_FIFO_SIZES">SQ_MS_FIFO_SIZES</dfn>				0x8CF0</u></td></tr>
<tr><th id="576">576</th><td><u>#define		<dfn class="macro" id="_M/CACHE_FIFO_SIZE" data-ref="_M/CACHE_FIFO_SIZE">CACHE_FIFO_SIZE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="577">577</th><td><u>#define		<dfn class="macro" id="_M/FETCH_FIFO_HIWATER" data-ref="_M/FETCH_FIFO_HIWATER">FETCH_FIFO_HIWATER</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="578">578</th><td><u>#define		<dfn class="macro" id="_M/DONE_FIFO_HIWATER" data-ref="_M/DONE_FIFO_HIWATER">DONE_FIFO_HIWATER</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="579">579</th><td><u>#define		<dfn class="macro" id="_M/ALU_UPDATE_FIFO_HIWATER" data-ref="_M/ALU_UPDATE_FIFO_HIWATER">ALU_UPDATE_FIFO_HIWATER</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/SQ_STACK_RESOURCE_MGMT_1" data-ref="_M/SQ_STACK_RESOURCE_MGMT_1">SQ_STACK_RESOURCE_MGMT_1</dfn>			0x8C10</u></td></tr>
<tr><th id="581">581</th><td><u>#define		<dfn class="macro" id="_M/NUM_PS_STACK_ENTRIES" data-ref="_M/NUM_PS_STACK_ENTRIES">NUM_PS_STACK_ENTRIES</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="582">582</th><td><u>#define		<dfn class="macro" id="_M/NUM_VS_STACK_ENTRIES" data-ref="_M/NUM_VS_STACK_ENTRIES">NUM_VS_STACK_ENTRIES</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/SQ_STACK_RESOURCE_MGMT_2" data-ref="_M/SQ_STACK_RESOURCE_MGMT_2">SQ_STACK_RESOURCE_MGMT_2</dfn>			0x8C14</u></td></tr>
<tr><th id="584">584</th><td><u>#define		<dfn class="macro" id="_M/NUM_GS_STACK_ENTRIES" data-ref="_M/NUM_GS_STACK_ENTRIES">NUM_GS_STACK_ENTRIES</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="585">585</th><td><u>#define		<dfn class="macro" id="_M/NUM_ES_STACK_ENTRIES" data-ref="_M/NUM_ES_STACK_ENTRIES">NUM_ES_STACK_ENTRIES</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/SQ_THREAD_RESOURCE_MGMT" data-ref="_M/SQ_THREAD_RESOURCE_MGMT">SQ_THREAD_RESOURCE_MGMT</dfn>				0x8C0C</u></td></tr>
<tr><th id="587">587</th><td><u>#define		<dfn class="macro" id="_M/NUM_PS_THREADS" data-ref="_M/NUM_PS_THREADS">NUM_PS_THREADS</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="588">588</th><td><u>#define		<dfn class="macro" id="_M/NUM_VS_THREADS" data-ref="_M/NUM_VS_THREADS">NUM_VS_THREADS</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="589">589</th><td><u>#define		<dfn class="macro" id="_M/NUM_GS_THREADS" data-ref="_M/NUM_GS_THREADS">NUM_GS_THREADS</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="590">590</th><td><u>#define		<dfn class="macro" id="_M/NUM_ES_THREADS" data-ref="_M/NUM_ES_THREADS">NUM_ES_THREADS</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/SX_DEBUG_1" data-ref="_M/SX_DEBUG_1">SX_DEBUG_1</dfn>					0x9058</u></td></tr>
<tr><th id="593">593</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_NEW_SMX_ADDRESS" data-ref="_M/ENABLE_NEW_SMX_ADDRESS">ENABLE_NEW_SMX_ADDRESS</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/SX_EXPORT_BUFFER_SIZES" data-ref="_M/SX_EXPORT_BUFFER_SIZES">SX_EXPORT_BUFFER_SIZES</dfn>				0x900C</u></td></tr>
<tr><th id="595">595</th><td><u>#define		<dfn class="macro" id="_M/COLOR_BUFFER_SIZE" data-ref="_M/COLOR_BUFFER_SIZE">COLOR_BUFFER_SIZE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="596">596</th><td><u>#define		<dfn class="macro" id="_M/POSITION_BUFFER_SIZE" data-ref="_M/POSITION_BUFFER_SIZE">POSITION_BUFFER_SIZE</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="597">597</th><td><u>#define		<dfn class="macro" id="_M/SMX_BUFFER_SIZE" data-ref="_M/SMX_BUFFER_SIZE">SMX_BUFFER_SIZE</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/SX_MISC" data-ref="_M/SX_MISC">SX_MISC</dfn>						0x28350</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/TA_CNTL_AUX" data-ref="_M/TA_CNTL_AUX">TA_CNTL_AUX</dfn>					0x9508</u></td></tr>
<tr><th id="601">601</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_CUBE_WRAP" data-ref="_M/DISABLE_CUBE_WRAP">DISABLE_CUBE_WRAP</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="602">602</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_CUBE_ANISO" data-ref="_M/DISABLE_CUBE_ANISO">DISABLE_CUBE_ANISO</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="603">603</th><td><u>#define		<dfn class="macro" id="_M/SYNC_GRADIENT" data-ref="_M/SYNC_GRADIENT">SYNC_GRADIENT</dfn>					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="604">604</th><td><u>#define		<dfn class="macro" id="_M/SYNC_WALKER" data-ref="_M/SYNC_WALKER">SYNC_WALKER</dfn>					(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="605">605</th><td><u>#define		<dfn class="macro" id="_M/SYNC_ALIGNER" data-ref="_M/SYNC_ALIGNER">SYNC_ALIGNER</dfn>					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="606">606</th><td><u>#define		<dfn class="macro" id="_M/BILINEAR_PRECISION_6_BIT" data-ref="_M/BILINEAR_PRECISION_6_BIT">BILINEAR_PRECISION_6_BIT</dfn>			(0 &lt;&lt; 31)</u></td></tr>
<tr><th id="607">607</th><td><u>#define		<dfn class="macro" id="_M/BILINEAR_PRECISION_8_BIT" data-ref="_M/BILINEAR_PRECISION_8_BIT">BILINEAR_PRECISION_8_BIT</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/TCP_CNTL" data-ref="_M/TCP_CNTL">TCP_CNTL</dfn>					0x9610</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/TCP_CHAN_STEER" data-ref="_M/TCP_CHAN_STEER">TCP_CHAN_STEER</dfn>					0x9614</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/VC_ENHANCE" data-ref="_M/VC_ENHANCE">VC_ENHANCE</dfn>					0x9714</u></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/VGT_CACHE_INVALIDATION" data-ref="_M/VGT_CACHE_INVALIDATION">VGT_CACHE_INVALIDATION</dfn>				0x88C4</u></td></tr>
<tr><th id="615">615</th><td><u>#define		<dfn class="macro" id="_M/CACHE_INVALIDATION" data-ref="_M/CACHE_INVALIDATION">CACHE_INVALIDATION</dfn>(x)				((x)&lt;&lt;0)</u></td></tr>
<tr><th id="616">616</th><td><u>#define			<dfn class="macro" id="_M/VC_ONLY" data-ref="_M/VC_ONLY">VC_ONLY</dfn>						0</u></td></tr>
<tr><th id="617">617</th><td><u>#define			<dfn class="macro" id="_M/TC_ONLY" data-ref="_M/TC_ONLY">TC_ONLY</dfn>						1</u></td></tr>
<tr><th id="618">618</th><td><u>#define			<dfn class="macro" id="_M/VC_AND_TC" data-ref="_M/VC_AND_TC">VC_AND_TC</dfn>					2</u></td></tr>
<tr><th id="619">619</th><td><u>#define		<dfn class="macro" id="_M/AUTO_INVLD_EN" data-ref="_M/AUTO_INVLD_EN">AUTO_INVLD_EN</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="620">620</th><td><u>#define			<dfn class="macro" id="_M/NO_AUTO" data-ref="_M/NO_AUTO">NO_AUTO</dfn>						0</u></td></tr>
<tr><th id="621">621</th><td><u>#define			<dfn class="macro" id="_M/ES_AUTO" data-ref="_M/ES_AUTO">ES_AUTO</dfn>						1</u></td></tr>
<tr><th id="622">622</th><td><u>#define			<dfn class="macro" id="_M/GS_AUTO" data-ref="_M/GS_AUTO">GS_AUTO</dfn>						2</u></td></tr>
<tr><th id="623">623</th><td><u>#define			<dfn class="macro" id="_M/ES_AND_GS_AUTO" data-ref="_M/ES_AND_GS_AUTO">ES_AND_GS_AUTO</dfn>					3</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/VGT_ES_PER_GS" data-ref="_M/VGT_ES_PER_GS">VGT_ES_PER_GS</dfn>					0x88CC</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_PER_ES" data-ref="_M/VGT_GS_PER_ES">VGT_GS_PER_ES</dfn>					0x88C8</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_PER_VS" data-ref="_M/VGT_GS_PER_VS">VGT_GS_PER_VS</dfn>					0x88E8</u></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_VERTEX_REUSE" data-ref="_M/VGT_GS_VERTEX_REUSE">VGT_GS_VERTEX_REUSE</dfn>				0x88D4</u></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/VGT_NUM_INSTANCES" data-ref="_M/VGT_NUM_INSTANCES">VGT_NUM_INSTANCES</dfn>				0x8974</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/VGT_OUT_DEALLOC_CNTL" data-ref="_M/VGT_OUT_DEALLOC_CNTL">VGT_OUT_DEALLOC_CNTL</dfn>				0x28C5C</u></td></tr>
<tr><th id="630">630</th><td><u>#define		<dfn class="macro" id="_M/DEALLOC_DIST_MASK" data-ref="_M/DEALLOC_DIST_MASK">DEALLOC_DIST_MASK</dfn>				0x0000007F</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_EN" data-ref="_M/VGT_STRMOUT_EN">VGT_STRMOUT_EN</dfn>					0x28AB0</u></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/VGT_VERTEX_REUSE_BLOCK_CNTL" data-ref="_M/VGT_VERTEX_REUSE_BLOCK_CNTL">VGT_VERTEX_REUSE_BLOCK_CNTL</dfn>			0x28C58</u></td></tr>
<tr><th id="633">633</th><td><u>#define		<dfn class="macro" id="_M/VTX_REUSE_DEPTH_MASK" data-ref="_M/VTX_REUSE_DEPTH_MASK">VTX_REUSE_DEPTH_MASK</dfn>				0x000000FF</u></td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_CNTL" data-ref="_M/VM_CONTEXT0_CNTL">VM_CONTEXT0_CNTL</dfn>				0x1410</u></td></tr>
<tr><th id="636">636</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_CONTEXT" data-ref="_M/ENABLE_CONTEXT">ENABLE_CONTEXT</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="637">637</th><td><u>#define		<dfn class="macro" id="_M/PAGE_TABLE_DEPTH" data-ref="_M/PAGE_TABLE_DEPTH">PAGE_TABLE_DEPTH</dfn>(x)				(((x) &amp; 3) &lt;&lt; 1)</u></td></tr>
<tr><th id="638">638</th><td><u>#define		<dfn class="macro" id="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</dfn>		0x153C</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR">VM_CONTEXT0_PAGE_TABLE_END_ADDR</dfn>			0x157C</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR">VM_CONTEXT0_PAGE_TABLE_START_ADDR</dfn>		0x155C</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR" data-ref="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</dfn>	0x1518</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL" data-ref="_M/VM_L2_CNTL">VM_L2_CNTL</dfn>					0x1400</u></td></tr>
<tr><th id="644">644</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_CACHE" data-ref="_M/ENABLE_L2_CACHE">ENABLE_L2_CACHE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="645">645</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L2_FRAGMENT_PROCESSING">ENABLE_L2_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="646">646</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE" data-ref="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="647">647</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/EFFECTIVE_L2_QUEUE_SIZE">EFFECTIVE_L2_QUEUE_SIZE</dfn>(x)			(((x) &amp; 7) &lt;&lt; 14)</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL2" data-ref="_M/VM_L2_CNTL2">VM_L2_CNTL2</dfn>					0x1404</u></td></tr>
<tr><th id="649">649</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_ALL_L1_TLBS" data-ref="_M/INVALIDATE_ALL_L1_TLBS">INVALIDATE_ALL_L1_TLBS</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="650">650</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_L2_CACHE" data-ref="_M/INVALIDATE_L2_CACHE">INVALIDATE_L2_CACHE</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL3" data-ref="_M/VM_L2_CNTL3">VM_L2_CNTL3</dfn>					0x1408</u></td></tr>
<tr><th id="652">652</th><td><u>#define		<dfn class="macro" id="_M/BANK_SELECT" data-ref="_M/BANK_SELECT">BANK_SELECT</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="653">653</th><td><u>#define		<dfn class="macro" id="_M/CACHE_UPDATE_MODE" data-ref="_M/CACHE_UPDATE_MODE">CACHE_UPDATE_MODE</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/VM_L2_STATUS" data-ref="_M/VM_L2_STATUS">VM_L2_STATUS</dfn>					0x140C</u></td></tr>
<tr><th id="655">655</th><td><u>#define		<dfn class="macro" id="_M/L2_BUSY" data-ref="_M/L2_BUSY">L2_BUSY</dfn>						(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/WAIT_UNTIL" data-ref="_M/WAIT_UNTIL">WAIT_UNTIL</dfn>					0x8040</u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i>/* async DMA */</i></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR" data-ref="_M/DMA_RB_RPTR">DMA_RB_RPTR</dfn>                                       0xd008</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_WPTR" data-ref="_M/DMA_RB_WPTR">DMA_RB_WPTR</dfn>                                       0xd00c</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><i>/* async DMA packets */</i></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/DMA_PACKET" data-ref="_M/DMA_PACKET">DMA_PACKET</dfn>(cmd, t, s, n)	((((cmd) &amp; 0xF) &lt;&lt; 28) |	\</u></td></tr>
<tr><th id="665">665</th><td><u>					 (((t) &amp; 0x1) &lt;&lt; 23) |		\</u></td></tr>
<tr><th id="666">666</th><td><u>					 (((s) &amp; 0x1) &lt;&lt; 22) |		\</u></td></tr>
<tr><th id="667">667</th><td><u>					 (((n) &amp; 0xFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="668">668</th><td><i>/* async DMA Packet types */</i></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_WRITE" data-ref="_M/DMA_PACKET_WRITE">DMA_PACKET_WRITE</dfn>				  0x2</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_COPY" data-ref="_M/DMA_PACKET_COPY">DMA_PACKET_COPY</dfn>					  0x3</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_INDIRECT_BUFFER" data-ref="_M/DMA_PACKET_INDIRECT_BUFFER">DMA_PACKET_INDIRECT_BUFFER</dfn>			  0x4</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_SEMAPHORE" data-ref="_M/DMA_PACKET_SEMAPHORE">DMA_PACKET_SEMAPHORE</dfn>				  0x5</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_FENCE" data-ref="_M/DMA_PACKET_FENCE">DMA_PACKET_FENCE</dfn>				  0x6</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_TRAP" data-ref="_M/DMA_PACKET_TRAP">DMA_PACKET_TRAP</dfn>					  0x7</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_CONSTANT_FILL" data-ref="_M/DMA_PACKET_CONSTANT_FILL">DMA_PACKET_CONSTANT_FILL</dfn>			  0xd</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_NOP" data-ref="_M/DMA_PACKET_NOP">DMA_PACKET_NOP</dfn>					  0xf</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/SRBM_STATUS" data-ref="_M/SRBM_STATUS">SRBM_STATUS</dfn>				        0x0E50</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><i>/* DCE 3.2 HDMI */</i></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/HDMI_CONTROL" data-ref="_M/HDMI_CONTROL">HDMI_CONTROL</dfn>                         0x7400</u></td></tr>
<tr><th id="683">683</th><td><u>#       define <dfn class="macro" id="_M/HDMI_KEEPOUT_MODE" data-ref="_M/HDMI_KEEPOUT_MODE">HDMI_KEEPOUT_MODE</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="684">684</th><td><u>#       define <dfn class="macro" id="_M/HDMI_PACKET_GEN_VERSION" data-ref="_M/HDMI_PACKET_GEN_VERSION">HDMI_PACKET_GEN_VERSION</dfn>       (1 &lt;&lt; 4) /* 0 = r6xx compat */</u></td></tr>
<tr><th id="685">685</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ERROR_ACK" data-ref="_M/HDMI_ERROR_ACK">HDMI_ERROR_ACK</dfn>                (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="686">686</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ERROR_MASK" data-ref="_M/HDMI_ERROR_MASK">HDMI_ERROR_MASK</dfn>               (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/HDMI_STATUS" data-ref="_M/HDMI_STATUS">HDMI_STATUS</dfn>                          0x7404</u></td></tr>
<tr><th id="688">688</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACTIVE_AVMUTE" data-ref="_M/HDMI_ACTIVE_AVMUTE">HDMI_ACTIVE_AVMUTE</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="689">689</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AUDIO_PACKET_ERROR" data-ref="_M/HDMI_AUDIO_PACKET_ERROR">HDMI_AUDIO_PACKET_ERROR</dfn>       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="690">690</th><td><u>#       define <dfn class="macro" id="_M/HDMI_VBI_PACKET_ERROR" data-ref="_M/HDMI_VBI_PACKET_ERROR">HDMI_VBI_PACKET_ERROR</dfn>         (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/HDMI_AUDIO_PACKET_CONTROL" data-ref="_M/HDMI_AUDIO_PACKET_CONTROL">HDMI_AUDIO_PACKET_CONTROL</dfn>            0x7408</u></td></tr>
<tr><th id="692">692</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AUDIO_DELAY_EN" data-ref="_M/HDMI_AUDIO_DELAY_EN">HDMI_AUDIO_DELAY_EN</dfn>(x)        (((x) &amp; 3) &lt;&lt; 4)</u></td></tr>
<tr><th id="693">693</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AUDIO_PACKETS_PER_LINE" data-ref="_M/HDMI_AUDIO_PACKETS_PER_LINE">HDMI_AUDIO_PACKETS_PER_LINE</dfn>(x)  (((x) &amp; 0x1f) &lt;&lt; 16)</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_PACKET_CONTROL" data-ref="_M/HDMI_ACR_PACKET_CONTROL">HDMI_ACR_PACKET_CONTROL</dfn>              0x740c</u></td></tr>
<tr><th id="695">695</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_SEND" data-ref="_M/HDMI_ACR_SEND">HDMI_ACR_SEND</dfn>                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="696">696</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_CONT" data-ref="_M/HDMI_ACR_CONT">HDMI_ACR_CONT</dfn>                 (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="697">697</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_SELECT" data-ref="_M/HDMI_ACR_SELECT">HDMI_ACR_SELECT</dfn>(x)            (((x) &amp; 3) &lt;&lt; 4)</u></td></tr>
<tr><th id="698">698</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_HW" data-ref="_M/HDMI_ACR_HW">HDMI_ACR_HW</dfn>                   0</u></td></tr>
<tr><th id="699">699</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_32" data-ref="_M/HDMI_ACR_32">HDMI_ACR_32</dfn>                   1</u></td></tr>
<tr><th id="700">700</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_44" data-ref="_M/HDMI_ACR_44">HDMI_ACR_44</dfn>                   2</u></td></tr>
<tr><th id="701">701</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_48" data-ref="_M/HDMI_ACR_48">HDMI_ACR_48</dfn>                   3</u></td></tr>
<tr><th id="702">702</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_SOURCE" data-ref="_M/HDMI_ACR_SOURCE">HDMI_ACR_SOURCE</dfn>               (1 &lt;&lt; 8) /* 0 - hw; 1 - cts value */</u></td></tr>
<tr><th id="703">703</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_AUTO_SEND" data-ref="_M/HDMI_ACR_AUTO_SEND">HDMI_ACR_AUTO_SEND</dfn>            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/HDMI_VBI_PACKET_CONTROL" data-ref="_M/HDMI_VBI_PACKET_CONTROL">HDMI_VBI_PACKET_CONTROL</dfn>              0x7410</u></td></tr>
<tr><th id="705">705</th><td><u>#       define <dfn class="macro" id="_M/HDMI_NULL_SEND" data-ref="_M/HDMI_NULL_SEND">HDMI_NULL_SEND</dfn>                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="706">706</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GC_SEND" data-ref="_M/HDMI_GC_SEND">HDMI_GC_SEND</dfn>                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="707">707</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GC_CONT" data-ref="_M/HDMI_GC_CONT">HDMI_GC_CONT</dfn>                  (1 &lt;&lt; 5) /* 0 - once; 1 - every frame */</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/HDMI_INFOFRAME_CONTROL0" data-ref="_M/HDMI_INFOFRAME_CONTROL0">HDMI_INFOFRAME_CONTROL0</dfn>              0x7414</u></td></tr>
<tr><th id="709">709</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AVI_INFO_SEND" data-ref="_M/HDMI_AVI_INFO_SEND">HDMI_AVI_INFO_SEND</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="710">710</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AVI_INFO_CONT" data-ref="_M/HDMI_AVI_INFO_CONT">HDMI_AVI_INFO_CONT</dfn>            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="711">711</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AUDIO_INFO_SEND" data-ref="_M/HDMI_AUDIO_INFO_SEND">HDMI_AUDIO_INFO_SEND</dfn>          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="712">712</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AUDIO_INFO_CONT" data-ref="_M/HDMI_AUDIO_INFO_CONT">HDMI_AUDIO_INFO_CONT</dfn>          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="713">713</th><td><u>#       define <dfn class="macro" id="_M/HDMI_MPEG_INFO_SEND" data-ref="_M/HDMI_MPEG_INFO_SEND">HDMI_MPEG_INFO_SEND</dfn>           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="714">714</th><td><u>#       define <dfn class="macro" id="_M/HDMI_MPEG_INFO_CONT" data-ref="_M/HDMI_MPEG_INFO_CONT">HDMI_MPEG_INFO_CONT</dfn>           (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/HDMI_INFOFRAME_CONTROL1" data-ref="_M/HDMI_INFOFRAME_CONTROL1">HDMI_INFOFRAME_CONTROL1</dfn>              0x7418</u></td></tr>
<tr><th id="716">716</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AVI_INFO_LINE" data-ref="_M/HDMI_AVI_INFO_LINE">HDMI_AVI_INFO_LINE</dfn>(x)         (((x) &amp; 0x3f) &lt;&lt; 0)</u></td></tr>
<tr><th id="717">717</th><td><u>#       define <dfn class="macro" id="_M/HDMI_AUDIO_INFO_LINE" data-ref="_M/HDMI_AUDIO_INFO_LINE">HDMI_AUDIO_INFO_LINE</dfn>(x)       (((x) &amp; 0x3f) &lt;&lt; 8)</u></td></tr>
<tr><th id="718">718</th><td><u>#       define <dfn class="macro" id="_M/HDMI_MPEG_INFO_LINE" data-ref="_M/HDMI_MPEG_INFO_LINE">HDMI_MPEG_INFO_LINE</dfn>(x)        (((x) &amp; 0x3f) &lt;&lt; 16)</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/HDMI_GENERIC_PACKET_CONTROL" data-ref="_M/HDMI_GENERIC_PACKET_CONTROL">HDMI_GENERIC_PACKET_CONTROL</dfn>          0x741c</u></td></tr>
<tr><th id="720">720</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GENERIC0_SEND" data-ref="_M/HDMI_GENERIC0_SEND">HDMI_GENERIC0_SEND</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="721">721</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GENERIC0_CONT" data-ref="_M/HDMI_GENERIC0_CONT">HDMI_GENERIC0_CONT</dfn>            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="722">722</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GENERIC1_SEND" data-ref="_M/HDMI_GENERIC1_SEND">HDMI_GENERIC1_SEND</dfn>            (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="723">723</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GENERIC1_CONT" data-ref="_M/HDMI_GENERIC1_CONT">HDMI_GENERIC1_CONT</dfn>            (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="724">724</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GENERIC0_LINE" data-ref="_M/HDMI_GENERIC0_LINE">HDMI_GENERIC0_LINE</dfn>(x)         (((x) &amp; 0x3f) &lt;&lt; 16)</u></td></tr>
<tr><th id="725">725</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GENERIC1_LINE" data-ref="_M/HDMI_GENERIC1_LINE">HDMI_GENERIC1_LINE</dfn>(x)         (((x) &amp; 0x3f) &lt;&lt; 24)</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/HDMI_GC" data-ref="_M/HDMI_GC">HDMI_GC</dfn>                              0x7428</u></td></tr>
<tr><th id="727">727</th><td><u>#       define <dfn class="macro" id="_M/HDMI_GC_AVMUTE" data-ref="_M/HDMI_GC_AVMUTE">HDMI_GC_AVMUTE</dfn>                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/AFMT_AUDIO_PACKET_CONTROL2" data-ref="_M/AFMT_AUDIO_PACKET_CONTROL2">AFMT_AUDIO_PACKET_CONTROL2</dfn>           0x742c</u></td></tr>
<tr><th id="729">729</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_LAYOUT_OVRD" data-ref="_M/AFMT_AUDIO_LAYOUT_OVRD">AFMT_AUDIO_LAYOUT_OVRD</dfn>        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="730">730</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_LAYOUT_SELECT" data-ref="_M/AFMT_AUDIO_LAYOUT_SELECT">AFMT_AUDIO_LAYOUT_SELECT</dfn>      (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="731">731</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_SOURCE" data-ref="_M/AFMT_60958_CS_SOURCE">AFMT_60958_CS_SOURCE</dfn>          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="732">732</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_CHANNEL_ENABLE" data-ref="_M/AFMT_AUDIO_CHANNEL_ENABLE">AFMT_AUDIO_CHANNEL_ENABLE</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="733">733</th><td><u>#       define <dfn class="macro" id="_M/AFMT_DP_AUDIO_STREAM_ID" data-ref="_M/AFMT_DP_AUDIO_STREAM_ID">AFMT_DP_AUDIO_STREAM_ID</dfn>(x)    (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/AFMT_AVI_INFO0" data-ref="_M/AFMT_AVI_INFO0">AFMT_AVI_INFO0</dfn>                       0x7454</u></td></tr>
<tr><th id="735">735</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_CHECKSUM" data-ref="_M/AFMT_AVI_INFO_CHECKSUM">AFMT_AVI_INFO_CHECKSUM</dfn>(x)     (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="736">736</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_S" data-ref="_M/AFMT_AVI_INFO_S">AFMT_AVI_INFO_S</dfn>(x)            (((x) &amp; 3) &lt;&lt; 8)</u></td></tr>
<tr><th id="737">737</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_B" data-ref="_M/AFMT_AVI_INFO_B">AFMT_AVI_INFO_B</dfn>(x)            (((x) &amp; 3) &lt;&lt; 10)</u></td></tr>
<tr><th id="738">738</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_A" data-ref="_M/AFMT_AVI_INFO_A">AFMT_AVI_INFO_A</dfn>(x)            (((x) &amp; 1) &lt;&lt; 12)</u></td></tr>
<tr><th id="739">739</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_Y" data-ref="_M/AFMT_AVI_INFO_Y">AFMT_AVI_INFO_Y</dfn>(x)            (((x) &amp; 3) &lt;&lt; 13)</u></td></tr>
<tr><th id="740">740</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_Y_RGB" data-ref="_M/AFMT_AVI_INFO_Y_RGB">AFMT_AVI_INFO_Y_RGB</dfn>           0</u></td></tr>
<tr><th id="741">741</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_Y_YCBCR422" data-ref="_M/AFMT_AVI_INFO_Y_YCBCR422">AFMT_AVI_INFO_Y_YCBCR422</dfn>      1</u></td></tr>
<tr><th id="742">742</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_Y_YCBCR444" data-ref="_M/AFMT_AVI_INFO_Y_YCBCR444">AFMT_AVI_INFO_Y_YCBCR444</dfn>      2</u></td></tr>
<tr><th id="743">743</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_Y_A_B_S" data-ref="_M/AFMT_AVI_INFO_Y_A_B_S">AFMT_AVI_INFO_Y_A_B_S</dfn>(x)      (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="744">744</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_R" data-ref="_M/AFMT_AVI_INFO_R">AFMT_AVI_INFO_R</dfn>(x)            (((x) &amp; 0xf) &lt;&lt; 16)</u></td></tr>
<tr><th id="745">745</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_M" data-ref="_M/AFMT_AVI_INFO_M">AFMT_AVI_INFO_M</dfn>(x)            (((x) &amp; 0x3) &lt;&lt; 20)</u></td></tr>
<tr><th id="746">746</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_C" data-ref="_M/AFMT_AVI_INFO_C">AFMT_AVI_INFO_C</dfn>(x)            (((x) &amp; 0x3) &lt;&lt; 22)</u></td></tr>
<tr><th id="747">747</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_C_M_R" data-ref="_M/AFMT_AVI_INFO_C_M_R">AFMT_AVI_INFO_C_M_R</dfn>(x)        (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="748">748</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_SC" data-ref="_M/AFMT_AVI_INFO_SC">AFMT_AVI_INFO_SC</dfn>(x)           (((x) &amp; 0x3) &lt;&lt; 24)</u></td></tr>
<tr><th id="749">749</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_Q" data-ref="_M/AFMT_AVI_INFO_Q">AFMT_AVI_INFO_Q</dfn>(x)            (((x) &amp; 0x3) &lt;&lt; 26)</u></td></tr>
<tr><th id="750">750</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_EC" data-ref="_M/AFMT_AVI_INFO_EC">AFMT_AVI_INFO_EC</dfn>(x)           (((x) &amp; 0x3) &lt;&lt; 28)</u></td></tr>
<tr><th id="751">751</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_ITC" data-ref="_M/AFMT_AVI_INFO_ITC">AFMT_AVI_INFO_ITC</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="752">752</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_ITC_EC_Q_SC" data-ref="_M/AFMT_AVI_INFO_ITC_EC_Q_SC">AFMT_AVI_INFO_ITC_EC_Q_SC</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/AFMT_AVI_INFO1" data-ref="_M/AFMT_AVI_INFO1">AFMT_AVI_INFO1</dfn>                       0x7458</u></td></tr>
<tr><th id="754">754</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_VIC" data-ref="_M/AFMT_AVI_INFO_VIC">AFMT_AVI_INFO_VIC</dfn>(x)          (((x) &amp; 0x7f) &lt;&lt; 0) /* don't use avi infoframe v1 */</u></td></tr>
<tr><th id="755">755</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_PR" data-ref="_M/AFMT_AVI_INFO_PR">AFMT_AVI_INFO_PR</dfn>(x)           (((x) &amp; 0xf) &lt;&lt; 8) /* don't use avi infoframe v1 */</u></td></tr>
<tr><th id="756">756</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_TOP" data-ref="_M/AFMT_AVI_INFO_TOP">AFMT_AVI_INFO_TOP</dfn>(x)          (((x) &amp; 0xffff) &lt;&lt; 16)</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/AFMT_AVI_INFO2" data-ref="_M/AFMT_AVI_INFO2">AFMT_AVI_INFO2</dfn>                       0x745c</u></td></tr>
<tr><th id="758">758</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_BOTTOM" data-ref="_M/AFMT_AVI_INFO_BOTTOM">AFMT_AVI_INFO_BOTTOM</dfn>(x)       (((x) &amp; 0xffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="759">759</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_LEFT" data-ref="_M/AFMT_AVI_INFO_LEFT">AFMT_AVI_INFO_LEFT</dfn>(x)         (((x) &amp; 0xffff) &lt;&lt; 16)</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/AFMT_AVI_INFO3" data-ref="_M/AFMT_AVI_INFO3">AFMT_AVI_INFO3</dfn>                       0x7460</u></td></tr>
<tr><th id="761">761</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_RIGHT" data-ref="_M/AFMT_AVI_INFO_RIGHT">AFMT_AVI_INFO_RIGHT</dfn>(x)        (((x) &amp; 0xffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="762">762</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AVI_INFO_VERSION" data-ref="_M/AFMT_AVI_INFO_VERSION">AFMT_AVI_INFO_VERSION</dfn>(x)      (((x) &amp; 3) &lt;&lt; 24)</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/AFMT_MPEG_INFO0" data-ref="_M/AFMT_MPEG_INFO0">AFMT_MPEG_INFO0</dfn>                      0x7464</u></td></tr>
<tr><th id="764">764</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_CHECKSUM" data-ref="_M/AFMT_MPEG_INFO_CHECKSUM">AFMT_MPEG_INFO_CHECKSUM</dfn>(x)    (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="765">765</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_MB0" data-ref="_M/AFMT_MPEG_INFO_MB0">AFMT_MPEG_INFO_MB0</dfn>(x)         (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="766">766</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_MB1" data-ref="_M/AFMT_MPEG_INFO_MB1">AFMT_MPEG_INFO_MB1</dfn>(x)         (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="767">767</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_MB2" data-ref="_M/AFMT_MPEG_INFO_MB2">AFMT_MPEG_INFO_MB2</dfn>(x)         (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/AFMT_MPEG_INFO1" data-ref="_M/AFMT_MPEG_INFO1">AFMT_MPEG_INFO1</dfn>                      0x7468</u></td></tr>
<tr><th id="769">769</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_MB3" data-ref="_M/AFMT_MPEG_INFO_MB3">AFMT_MPEG_INFO_MB3</dfn>(x)         (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="770">770</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_MF" data-ref="_M/AFMT_MPEG_INFO_MF">AFMT_MPEG_INFO_MF</dfn>(x)          (((x) &amp; 3) &lt;&lt; 8)</u></td></tr>
<tr><th id="771">771</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_FR" data-ref="_M/AFMT_MPEG_INFO_FR">AFMT_MPEG_INFO_FR</dfn>(x)          (((x) &amp; 1) &lt;&lt; 12)</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_HDR" data-ref="_M/AFMT_GENERIC0_HDR">AFMT_GENERIC0_HDR</dfn>                    0x746c</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_0" data-ref="_M/AFMT_GENERIC0_0">AFMT_GENERIC0_0</dfn>                      0x7470</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_1" data-ref="_M/AFMT_GENERIC0_1">AFMT_GENERIC0_1</dfn>                      0x7474</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_2" data-ref="_M/AFMT_GENERIC0_2">AFMT_GENERIC0_2</dfn>                      0x7478</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_3" data-ref="_M/AFMT_GENERIC0_3">AFMT_GENERIC0_3</dfn>                      0x747c</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_4" data-ref="_M/AFMT_GENERIC0_4">AFMT_GENERIC0_4</dfn>                      0x7480</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_5" data-ref="_M/AFMT_GENERIC0_5">AFMT_GENERIC0_5</dfn>                      0x7484</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_6" data-ref="_M/AFMT_GENERIC0_6">AFMT_GENERIC0_6</dfn>                      0x7488</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_HDR" data-ref="_M/AFMT_GENERIC1_HDR">AFMT_GENERIC1_HDR</dfn>                    0x748c</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_0" data-ref="_M/AFMT_GENERIC1_0">AFMT_GENERIC1_0</dfn>                      0x7490</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_1" data-ref="_M/AFMT_GENERIC1_1">AFMT_GENERIC1_1</dfn>                      0x7494</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_2" data-ref="_M/AFMT_GENERIC1_2">AFMT_GENERIC1_2</dfn>                      0x7498</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_3" data-ref="_M/AFMT_GENERIC1_3">AFMT_GENERIC1_3</dfn>                      0x749c</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_4" data-ref="_M/AFMT_GENERIC1_4">AFMT_GENERIC1_4</dfn>                      0x74a0</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_5" data-ref="_M/AFMT_GENERIC1_5">AFMT_GENERIC1_5</dfn>                      0x74a4</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC1_6" data-ref="_M/AFMT_GENERIC1_6">AFMT_GENERIC1_6</dfn>                      0x74a8</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_32_0" data-ref="_M/HDMI_ACR_32_0">HDMI_ACR_32_0</dfn>                        0x74ac</u></td></tr>
<tr><th id="789">789</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_CTS_32" data-ref="_M/HDMI_ACR_CTS_32">HDMI_ACR_CTS_32</dfn>(x)            (((x) &amp; 0xfffff) &lt;&lt; 12)</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_32_1" data-ref="_M/HDMI_ACR_32_1">HDMI_ACR_32_1</dfn>                        0x74b0</u></td></tr>
<tr><th id="791">791</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_N_32" data-ref="_M/HDMI_ACR_N_32">HDMI_ACR_N_32</dfn>(x)              (((x) &amp; 0xfffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_44_0" data-ref="_M/HDMI_ACR_44_0">HDMI_ACR_44_0</dfn>                        0x74b4</u></td></tr>
<tr><th id="793">793</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_CTS_44" data-ref="_M/HDMI_ACR_CTS_44">HDMI_ACR_CTS_44</dfn>(x)            (((x) &amp; 0xfffff) &lt;&lt; 12)</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_44_1" data-ref="_M/HDMI_ACR_44_1">HDMI_ACR_44_1</dfn>                        0x74b8</u></td></tr>
<tr><th id="795">795</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_N_44" data-ref="_M/HDMI_ACR_N_44">HDMI_ACR_N_44</dfn>(x)              (((x) &amp; 0xfffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_48_0" data-ref="_M/HDMI_ACR_48_0">HDMI_ACR_48_0</dfn>                        0x74bc</u></td></tr>
<tr><th id="797">797</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_CTS_48" data-ref="_M/HDMI_ACR_CTS_48">HDMI_ACR_CTS_48</dfn>(x)            (((x) &amp; 0xfffff) &lt;&lt; 12)</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_48_1" data-ref="_M/HDMI_ACR_48_1">HDMI_ACR_48_1</dfn>                        0x74c0</u></td></tr>
<tr><th id="799">799</th><td><u>#       define <dfn class="macro" id="_M/HDMI_ACR_N_48" data-ref="_M/HDMI_ACR_N_48">HDMI_ACR_N_48</dfn>(x)              (((x) &amp; 0xfffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_STATUS_0" data-ref="_M/HDMI_ACR_STATUS_0">HDMI_ACR_STATUS_0</dfn>                    0x74c4</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/HDMI_ACR_STATUS_1" data-ref="_M/HDMI_ACR_STATUS_1">HDMI_ACR_STATUS_1</dfn>                    0x74c8</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/AFMT_AUDIO_INFO0" data-ref="_M/AFMT_AUDIO_INFO0">AFMT_AUDIO_INFO0</dfn>                     0x74cc</u></td></tr>
<tr><th id="803">803</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_CHECKSUM" data-ref="_M/AFMT_AUDIO_INFO_CHECKSUM">AFMT_AUDIO_INFO_CHECKSUM</dfn>(x)   (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="804">804</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_CC" data-ref="_M/AFMT_AUDIO_INFO_CC">AFMT_AUDIO_INFO_CC</dfn>(x)         (((x) &amp; 7) &lt;&lt; 8)</u></td></tr>
<tr><th id="805">805</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_CHECKSUM_OFFSET" data-ref="_M/AFMT_AUDIO_INFO_CHECKSUM_OFFSET">AFMT_AUDIO_INFO_CHECKSUM_OFFSET</dfn>(x)   (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/AFMT_AUDIO_INFO1" data-ref="_M/AFMT_AUDIO_INFO1">AFMT_AUDIO_INFO1</dfn>                     0x74d0</u></td></tr>
<tr><th id="807">807</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_CA" data-ref="_M/AFMT_AUDIO_INFO_CA">AFMT_AUDIO_INFO_CA</dfn>(x)         (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="808">808</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_LSV" data-ref="_M/AFMT_AUDIO_INFO_LSV">AFMT_AUDIO_INFO_LSV</dfn>(x)        (((x) &amp; 0xf) &lt;&lt; 11)</u></td></tr>
<tr><th id="809">809</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_DM_INH" data-ref="_M/AFMT_AUDIO_INFO_DM_INH">AFMT_AUDIO_INFO_DM_INH</dfn>(x)     (((x) &amp; 1) &lt;&lt; 15)</u></td></tr>
<tr><th id="810">810</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_DM_INH_LSV" data-ref="_M/AFMT_AUDIO_INFO_DM_INH_LSV">AFMT_AUDIO_INFO_DM_INH_LSV</dfn>(x) (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/AFMT_60958_0" data-ref="_M/AFMT_60958_0">AFMT_60958_0</dfn>                         0x74d4</u></td></tr>
<tr><th id="812">812</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_A" data-ref="_M/AFMT_60958_CS_A">AFMT_60958_CS_A</dfn>(x)            (((x) &amp; 1) &lt;&lt; 0)</u></td></tr>
<tr><th id="813">813</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_B" data-ref="_M/AFMT_60958_CS_B">AFMT_60958_CS_B</dfn>(x)            (((x) &amp; 1) &lt;&lt; 1)</u></td></tr>
<tr><th id="814">814</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_C" data-ref="_M/AFMT_60958_CS_C">AFMT_60958_CS_C</dfn>(x)            (((x) &amp; 1) &lt;&lt; 2)</u></td></tr>
<tr><th id="815">815</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_D" data-ref="_M/AFMT_60958_CS_D">AFMT_60958_CS_D</dfn>(x)            (((x) &amp; 3) &lt;&lt; 3)</u></td></tr>
<tr><th id="816">816</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_MODE" data-ref="_M/AFMT_60958_CS_MODE">AFMT_60958_CS_MODE</dfn>(x)         (((x) &amp; 3) &lt;&lt; 6)</u></td></tr>
<tr><th id="817">817</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CATEGORY_CODE" data-ref="_M/AFMT_60958_CS_CATEGORY_CODE">AFMT_60958_CS_CATEGORY_CODE</dfn>(x)      (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="818">818</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_SOURCE_NUMBER" data-ref="_M/AFMT_60958_CS_SOURCE_NUMBER">AFMT_60958_CS_SOURCE_NUMBER</dfn>(x)      (((x) &amp; 0xf) &lt;&lt; 16)</u></td></tr>
<tr><th id="819">819</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_L" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_L">AFMT_60958_CS_CHANNEL_NUMBER_L</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 20)</u></td></tr>
<tr><th id="820">820</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_SAMPLING_FREQUENCY" data-ref="_M/AFMT_60958_CS_SAMPLING_FREQUENCY">AFMT_60958_CS_SAMPLING_FREQUENCY</dfn>(x) (((x) &amp; 0xf) &lt;&lt; 24)</u></td></tr>
<tr><th id="821">821</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CLOCK_ACCURACY" data-ref="_M/AFMT_60958_CS_CLOCK_ACCURACY">AFMT_60958_CS_CLOCK_ACCURACY</dfn>(x)     (((x) &amp; 3) &lt;&lt; 28)</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/AFMT_60958_1" data-ref="_M/AFMT_60958_1">AFMT_60958_1</dfn>                         0x74d8</u></td></tr>
<tr><th id="823">823</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_WORD_LENGTH" data-ref="_M/AFMT_60958_CS_WORD_LENGTH">AFMT_60958_CS_WORD_LENGTH</dfn>(x)  (((x) &amp; 0xf) &lt;&lt; 0)</u></td></tr>
<tr><th id="824">824</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY" data-ref="_M/AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY">AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 4)</u></td></tr>
<tr><th id="825">825</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_VALID_L" data-ref="_M/AFMT_60958_CS_VALID_L">AFMT_60958_CS_VALID_L</dfn>(x)      (((x) &amp; 1) &lt;&lt; 16)</u></td></tr>
<tr><th id="826">826</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_VALID_R" data-ref="_M/AFMT_60958_CS_VALID_R">AFMT_60958_CS_VALID_R</dfn>(x)      (((x) &amp; 1) &lt;&lt; 18)</u></td></tr>
<tr><th id="827">827</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_R" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_R">AFMT_60958_CS_CHANNEL_NUMBER_R</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 20)</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/AFMT_AUDIO_CRC_CONTROL" data-ref="_M/AFMT_AUDIO_CRC_CONTROL">AFMT_AUDIO_CRC_CONTROL</dfn>               0x74dc</u></td></tr>
<tr><th id="829">829</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_CRC_EN" data-ref="_M/AFMT_AUDIO_CRC_EN">AFMT_AUDIO_CRC_EN</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/AFMT_RAMP_CONTROL0" data-ref="_M/AFMT_RAMP_CONTROL0">AFMT_RAMP_CONTROL0</dfn>                   0x74e0</u></td></tr>
<tr><th id="831">831</th><td><u>#       define <dfn class="macro" id="_M/AFMT_RAMP_MAX_COUNT" data-ref="_M/AFMT_RAMP_MAX_COUNT">AFMT_RAMP_MAX_COUNT</dfn>(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="832">832</th><td><u>#       define <dfn class="macro" id="_M/AFMT_RAMP_DATA_SIGN" data-ref="_M/AFMT_RAMP_DATA_SIGN">AFMT_RAMP_DATA_SIGN</dfn>           (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/AFMT_RAMP_CONTROL1" data-ref="_M/AFMT_RAMP_CONTROL1">AFMT_RAMP_CONTROL1</dfn>                   0x74e4</u></td></tr>
<tr><th id="834">834</th><td><u>#       define <dfn class="macro" id="_M/AFMT_RAMP_MIN_COUNT" data-ref="_M/AFMT_RAMP_MIN_COUNT">AFMT_RAMP_MIN_COUNT</dfn>(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="835">835</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_TEST_CH_DISABLE" data-ref="_M/AFMT_AUDIO_TEST_CH_DISABLE">AFMT_AUDIO_TEST_CH_DISABLE</dfn>(x) (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/AFMT_RAMP_CONTROL2" data-ref="_M/AFMT_RAMP_CONTROL2">AFMT_RAMP_CONTROL2</dfn>                   0x74e8</u></td></tr>
<tr><th id="837">837</th><td><u>#       define <dfn class="macro" id="_M/AFMT_RAMP_INC_COUNT" data-ref="_M/AFMT_RAMP_INC_COUNT">AFMT_RAMP_INC_COUNT</dfn>(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/AFMT_RAMP_CONTROL3" data-ref="_M/AFMT_RAMP_CONTROL3">AFMT_RAMP_CONTROL3</dfn>                   0x74ec</u></td></tr>
<tr><th id="839">839</th><td><u>#       define <dfn class="macro" id="_M/AFMT_RAMP_DEC_COUNT" data-ref="_M/AFMT_RAMP_DEC_COUNT">AFMT_RAMP_DEC_COUNT</dfn>(x)        (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/AFMT_60958_2" data-ref="_M/AFMT_60958_2">AFMT_60958_2</dfn>                         0x74f0</u></td></tr>
<tr><th id="841">841</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_2" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_2">AFMT_60958_CS_CHANNEL_NUMBER_2</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 0)</u></td></tr>
<tr><th id="842">842</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_3" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_3">AFMT_60958_CS_CHANNEL_NUMBER_3</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 4)</u></td></tr>
<tr><th id="843">843</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_4" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_4">AFMT_60958_CS_CHANNEL_NUMBER_4</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 8)</u></td></tr>
<tr><th id="844">844</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_5" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_5">AFMT_60958_CS_CHANNEL_NUMBER_5</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 12)</u></td></tr>
<tr><th id="845">845</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_6" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_6">AFMT_60958_CS_CHANNEL_NUMBER_6</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 16)</u></td></tr>
<tr><th id="846">846</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_CHANNEL_NUMBER_7" data-ref="_M/AFMT_60958_CS_CHANNEL_NUMBER_7">AFMT_60958_CS_CHANNEL_NUMBER_7</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 20)</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/AFMT_STATUS" data-ref="_M/AFMT_STATUS">AFMT_STATUS</dfn>                          0x7600</u></td></tr>
<tr><th id="848">848</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_ENABLE" data-ref="_M/AFMT_AUDIO_ENABLE">AFMT_AUDIO_ENABLE</dfn>             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="849">849</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG" data-ref="_M/AFMT_AZ_FORMAT_WTRIG">AFMT_AZ_FORMAT_WTRIG</dfn>          (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="850">850</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG_INT" data-ref="_M/AFMT_AZ_FORMAT_WTRIG_INT">AFMT_AZ_FORMAT_WTRIG_INT</dfn>      (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="851">851</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_AUDIO_ENABLE_CHG" data-ref="_M/AFMT_AZ_AUDIO_ENABLE_CHG">AFMT_AZ_AUDIO_ENABLE_CHG</dfn>      (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/AFMT_AUDIO_PACKET_CONTROL" data-ref="_M/AFMT_AUDIO_PACKET_CONTROL">AFMT_AUDIO_PACKET_CONTROL</dfn>            0x7604</u></td></tr>
<tr><th id="853">853</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_SAMPLE_SEND" data-ref="_M/AFMT_AUDIO_SAMPLE_SEND">AFMT_AUDIO_SAMPLE_SEND</dfn>        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="854">854</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_TEST_EN" data-ref="_M/AFMT_AUDIO_TEST_EN">AFMT_AUDIO_TEST_EN</dfn>            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="855">855</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_CHANNEL_SWAP" data-ref="_M/AFMT_AUDIO_CHANNEL_SWAP">AFMT_AUDIO_CHANNEL_SWAP</dfn>       (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="856">856</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_UPDATE" data-ref="_M/AFMT_60958_CS_UPDATE">AFMT_60958_CS_UPDATE</dfn>          (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="857">857</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_AUDIO_ENABLE_CHG_MASK" data-ref="_M/AFMT_AZ_AUDIO_ENABLE_CHG_MASK">AFMT_AZ_AUDIO_ENABLE_CHG_MASK</dfn> (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="858">858</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG_MASK" data-ref="_M/AFMT_AZ_FORMAT_WTRIG_MASK">AFMT_AZ_FORMAT_WTRIG_MASK</dfn>     (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="859">859</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG_ACK" data-ref="_M/AFMT_AZ_FORMAT_WTRIG_ACK">AFMT_AZ_FORMAT_WTRIG_ACK</dfn>      (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="860">860</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_AUDIO_ENABLE_CHG_ACK" data-ref="_M/AFMT_AZ_AUDIO_ENABLE_CHG_ACK">AFMT_AZ_AUDIO_ENABLE_CHG_ACK</dfn>  (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/AFMT_VBI_PACKET_CONTROL" data-ref="_M/AFMT_VBI_PACKET_CONTROL">AFMT_VBI_PACKET_CONTROL</dfn>              0x7608</u></td></tr>
<tr><th id="862">862</th><td><u>#       define <dfn class="macro" id="_M/AFMT_GENERIC0_UPDATE" data-ref="_M/AFMT_GENERIC0_UPDATE">AFMT_GENERIC0_UPDATE</dfn>          (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/AFMT_INFOFRAME_CONTROL0" data-ref="_M/AFMT_INFOFRAME_CONTROL0">AFMT_INFOFRAME_CONTROL0</dfn>              0x760c</u></td></tr>
<tr><th id="864">864</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_SOURCE" data-ref="_M/AFMT_AUDIO_INFO_SOURCE">AFMT_AUDIO_INFO_SOURCE</dfn>        (1 &lt;&lt; 6) /* 0 - sound block; 1 - hdmi regs */</u></td></tr>
<tr><th id="865">865</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_INFO_UPDATE" data-ref="_M/AFMT_AUDIO_INFO_UPDATE">AFMT_AUDIO_INFO_UPDATE</dfn>        (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="866">866</th><td><u>#       define <dfn class="macro" id="_M/AFMT_MPEG_INFO_UPDATE" data-ref="_M/AFMT_MPEG_INFO_UPDATE">AFMT_MPEG_INFO_UPDATE</dfn>         (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/AFMT_GENERIC0_7" data-ref="_M/AFMT_GENERIC0_7">AFMT_GENERIC0_7</dfn>                      0x7610</u></td></tr>
<tr><th id="868">868</th><td><i>/* second instance starts at 0x7800 */</i></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/HDMI_OFFSET0" data-ref="_M/HDMI_OFFSET0">HDMI_OFFSET0</dfn>                      (0x7400 - 0x7400)</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/HDMI_OFFSET1" data-ref="_M/HDMI_OFFSET1">HDMI_OFFSET1</dfn>                      (0x7800 - 0x7400)</u></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><i>/* DCE3.2 ELD audio interface */</i></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0</dfn>        0x71c8 /* LPCM */</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1</dfn>        0x71cc /* AC3 */</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2</dfn>        0x71d0 /* MPEG1 */</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3</dfn>        0x71d4 /* MP3 */</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4</dfn>        0x71d8 /* MPEG2 */</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5</dfn>        0x71dc /* AAC */</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6</dfn>        0x71e0 /* DTS */</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7</dfn>        0x71e4 /* ATRAC */</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8</dfn>        0x71e8 /* one bit audio - leave at 0 (default) */</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9</dfn>        0x71ec /* Dolby Digital */</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10</dfn>       0x71f0 /* DTS-HD */</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11</dfn>       0x71f4 /* MAT-MLP */</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12</dfn>       0x71f8 /* DTS */</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13</dfn>       0x71fc /* WMA Pro */</u></td></tr>
<tr><th id="887">887</th><td><u>#       define <dfn class="macro" id="_M/MAX_CHANNELS" data-ref="_M/MAX_CHANNELS">MAX_CHANNELS</dfn>(x)                            (((x) &amp; 0x7) &lt;&lt; 0)</u></td></tr>
<tr><th id="888">888</th><td><i>/* max channels minus one.  7 = 8 channels */</i></td></tr>
<tr><th id="889">889</th><td><u>#       define <dfn class="macro" id="_M/SUPPORTED_FREQUENCIES" data-ref="_M/SUPPORTED_FREQUENCIES">SUPPORTED_FREQUENCIES</dfn>(x)                   (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="890">890</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTOR_BYTE_2" data-ref="_M/DESCRIPTOR_BYTE_2">DESCRIPTOR_BYTE_2</dfn>(x)                       (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="891">891</th><td><u>#       define <dfn class="macro" id="_M/SUPPORTED_FREQUENCIES_STEREO" data-ref="_M/SUPPORTED_FREQUENCIES_STEREO">SUPPORTED_FREQUENCIES_STEREO</dfn>(x)            (((x) &amp; 0xff) &lt;&lt; 24) /* LPCM only */</u></td></tr>
<tr><th id="892">892</th><td><i>/* SUPPORTED_FREQUENCIES, SUPPORTED_FREQUENCIES_STEREO</i></td></tr>
<tr><th id="893">893</th><td><i> * bit0 = 32 kHz</i></td></tr>
<tr><th id="894">894</th><td><i> * bit1 = 44.1 kHz</i></td></tr>
<tr><th id="895">895</th><td><i> * bit2 = 48 kHz</i></td></tr>
<tr><th id="896">896</th><td><i> * bit3 = 88.2 kHz</i></td></tr>
<tr><th id="897">897</th><td><i> * bit4 = 96 kHz</i></td></tr>
<tr><th id="898">898</th><td><i> * bit5 = 176.4 kHz</i></td></tr>
<tr><th id="899">899</th><td><i> * bit6 = 192 kHz</i></td></tr>
<tr><th id="900">900</th><td><i> */</i></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/AZ_HOT_PLUG_CONTROL" data-ref="_M/AZ_HOT_PLUG_CONTROL">AZ_HOT_PLUG_CONTROL</dfn>                               0x7300</u></td></tr>
<tr><th id="903">903</th><td><u>#       define <dfn class="macro" id="_M/AZ_FORCE_CODEC_WAKE" data-ref="_M/AZ_FORCE_CODEC_WAKE">AZ_FORCE_CODEC_WAKE</dfn>                        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="904">904</th><td><u>#       define <dfn class="macro" id="_M/PIN0_JACK_DETECTION_ENABLE" data-ref="_M/PIN0_JACK_DETECTION_ENABLE">PIN0_JACK_DETECTION_ENABLE</dfn>                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="905">905</th><td><u>#       define <dfn class="macro" id="_M/PIN1_JACK_DETECTION_ENABLE" data-ref="_M/PIN1_JACK_DETECTION_ENABLE">PIN1_JACK_DETECTION_ENABLE</dfn>                 (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="906">906</th><td><u>#       define <dfn class="macro" id="_M/PIN2_JACK_DETECTION_ENABLE" data-ref="_M/PIN2_JACK_DETECTION_ENABLE">PIN2_JACK_DETECTION_ENABLE</dfn>                 (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="907">907</th><td><u>#       define <dfn class="macro" id="_M/PIN3_JACK_DETECTION_ENABLE" data-ref="_M/PIN3_JACK_DETECTION_ENABLE">PIN3_JACK_DETECTION_ENABLE</dfn>                 (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="908">908</th><td><u>#       define <dfn class="macro" id="_M/PIN0_UNSOLICITED_RESPONSE_ENABLE" data-ref="_M/PIN0_UNSOLICITED_RESPONSE_ENABLE">PIN0_UNSOLICITED_RESPONSE_ENABLE</dfn>           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="909">909</th><td><u>#       define <dfn class="macro" id="_M/PIN1_UNSOLICITED_RESPONSE_ENABLE" data-ref="_M/PIN1_UNSOLICITED_RESPONSE_ENABLE">PIN1_UNSOLICITED_RESPONSE_ENABLE</dfn>           (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="910">910</th><td><u>#       define <dfn class="macro" id="_M/PIN2_UNSOLICITED_RESPONSE_ENABLE" data-ref="_M/PIN2_UNSOLICITED_RESPONSE_ENABLE">PIN2_UNSOLICITED_RESPONSE_ENABLE</dfn>           (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="911">911</th><td><u>#       define <dfn class="macro" id="_M/PIN3_UNSOLICITED_RESPONSE_ENABLE" data-ref="_M/PIN3_UNSOLICITED_RESPONSE_ENABLE">PIN3_UNSOLICITED_RESPONSE_ENABLE</dfn>           (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="912">912</th><td><u>#       define <dfn class="macro" id="_M/CODEC_HOT_PLUG_ENABLE" data-ref="_M/CODEC_HOT_PLUG_ENABLE">CODEC_HOT_PLUG_ENABLE</dfn>                      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="913">913</th><td><u>#       define <dfn class="macro" id="_M/PIN0_AUDIO_ENABLED" data-ref="_M/PIN0_AUDIO_ENABLED">PIN0_AUDIO_ENABLED</dfn>                         (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="914">914</th><td><u>#       define <dfn class="macro" id="_M/PIN1_AUDIO_ENABLED" data-ref="_M/PIN1_AUDIO_ENABLED">PIN1_AUDIO_ENABLED</dfn>                         (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="915">915</th><td><u>#       define <dfn class="macro" id="_M/PIN2_AUDIO_ENABLED" data-ref="_M/PIN2_AUDIO_ENABLED">PIN2_AUDIO_ENABLED</dfn>                         (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="916">916</th><td><u>#       define <dfn class="macro" id="_M/PIN3_AUDIO_ENABLED" data-ref="_M/PIN3_AUDIO_ENABLED">PIN3_AUDIO_ENABLED</dfn>                         (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="917">917</th><td><u>#       define <dfn class="macro" id="_M/AUDIO_ENABLED" data-ref="_M/AUDIO_ENABLED">AUDIO_ENABLED</dfn>                              (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/D1GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/D1GRPH_PRIMARY_SURFACE_ADDRESS">D1GRPH_PRIMARY_SURFACE_ADDRESS</dfn>                    0x6110</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH" data-ref="_M/D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH">D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</dfn>               0x6914</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH" data-ref="_M/D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH">D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</dfn>               0x6114</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/D1GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/D1GRPH_SECONDARY_SURFACE_ADDRESS">D1GRPH_SECONDARY_SURFACE_ADDRESS</dfn>                  0x6118</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH" data-ref="_M/D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH">D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</dfn>             0x691c</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH" data-ref="_M/D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH">D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</dfn>             0x611c</u></td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><i>/* PCIE indirect regs */</i></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/PCIE_P_CNTL" data-ref="_M/PCIE_P_CNTL">PCIE_P_CNTL</dfn>                                       0x40</u></td></tr>
<tr><th id="929">929</th><td><u>#       define <dfn class="macro" id="_M/P_PLL_PWRDN_IN_L1L23" data-ref="_M/P_PLL_PWRDN_IN_L1L23">P_PLL_PWRDN_IN_L1L23</dfn>                       (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="930">930</th><td><u>#       define <dfn class="macro" id="_M/P_PLL_BUF_PDNB" data-ref="_M/P_PLL_BUF_PDNB">P_PLL_BUF_PDNB</dfn>                             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="931">931</th><td><u>#       define <dfn class="macro" id="_M/P_PLL_PDNB" data-ref="_M/P_PLL_PDNB">P_PLL_PDNB</dfn>                                 (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="932">932</th><td><u>#       define <dfn class="macro" id="_M/P_ALLOW_PRX_FRONTEND_SHUTOFF" data-ref="_M/P_ALLOW_PRX_FRONTEND_SHUTOFF">P_ALLOW_PRX_FRONTEND_SHUTOFF</dfn>               (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="933">933</th><td><i>/* PCIE PORT regs */</i></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_CNTL" data-ref="_M/PCIE_LC_CNTL">PCIE_LC_CNTL</dfn>                                      0xa0</u></td></tr>
<tr><th id="935">935</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY" data-ref="_M/LC_L0S_INACTIVITY">LC_L0S_INACTIVITY</dfn>(x)                       ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="936">936</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY_MASK" data-ref="_M/LC_L0S_INACTIVITY_MASK">LC_L0S_INACTIVITY_MASK</dfn>                     (0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="937">937</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY_SHIFT" data-ref="_M/LC_L0S_INACTIVITY_SHIFT">LC_L0S_INACTIVITY_SHIFT</dfn>                    8</u></td></tr>
<tr><th id="938">938</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY" data-ref="_M/LC_L1_INACTIVITY">LC_L1_INACTIVITY</dfn>(x)                        ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="939">939</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY_MASK" data-ref="_M/LC_L1_INACTIVITY_MASK">LC_L1_INACTIVITY_MASK</dfn>                      (0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="940">940</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY_SHIFT" data-ref="_M/LC_L1_INACTIVITY_SHIFT">LC_L1_INACTIVITY_SHIFT</dfn>                     12</u></td></tr>
<tr><th id="941">941</th><td><u>#       define <dfn class="macro" id="_M/LC_PMI_TO_L1_DIS" data-ref="_M/LC_PMI_TO_L1_DIS">LC_PMI_TO_L1_DIS</dfn>                           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="942">942</th><td><u>#       define <dfn class="macro" id="_M/LC_ASPM_TO_L1_DIS" data-ref="_M/LC_ASPM_TO_L1_DIS">LC_ASPM_TO_L1_DIS</dfn>                          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_TRAINING_CNTL" data-ref="_M/PCIE_LC_TRAINING_CNTL">PCIE_LC_TRAINING_CNTL</dfn>                             0xa1 /* PCIE_P */</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_LINK_WIDTH_CNTL" data-ref="_M/PCIE_LC_LINK_WIDTH_CNTL">PCIE_LC_LINK_WIDTH_CNTL</dfn>                           0xa2 /* PCIE_P */</u></td></tr>
<tr><th id="945">945</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_SHIFT" data-ref="_M/LC_LINK_WIDTH_SHIFT">LC_LINK_WIDTH_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="946">946</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_MASK" data-ref="_M/LC_LINK_WIDTH_MASK">LC_LINK_WIDTH_MASK</dfn>                         0x7</u></td></tr>
<tr><th id="947">947</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X0" data-ref="_M/LC_LINK_WIDTH_X0">LC_LINK_WIDTH_X0</dfn>                           0</u></td></tr>
<tr><th id="948">948</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X1" data-ref="_M/LC_LINK_WIDTH_X1">LC_LINK_WIDTH_X1</dfn>                           1</u></td></tr>
<tr><th id="949">949</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X2" data-ref="_M/LC_LINK_WIDTH_X2">LC_LINK_WIDTH_X2</dfn>                           2</u></td></tr>
<tr><th id="950">950</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X4" data-ref="_M/LC_LINK_WIDTH_X4">LC_LINK_WIDTH_X4</dfn>                           3</u></td></tr>
<tr><th id="951">951</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X8" data-ref="_M/LC_LINK_WIDTH_X8">LC_LINK_WIDTH_X8</dfn>                           4</u></td></tr>
<tr><th id="952">952</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X16" data-ref="_M/LC_LINK_WIDTH_X16">LC_LINK_WIDTH_X16</dfn>                          6</u></td></tr>
<tr><th id="953">953</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_SHIFT" data-ref="_M/LC_LINK_WIDTH_RD_SHIFT">LC_LINK_WIDTH_RD_SHIFT</dfn>                     4</u></td></tr>
<tr><th id="954">954</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_MASK" data-ref="_M/LC_LINK_WIDTH_RD_MASK">LC_LINK_WIDTH_RD_MASK</dfn>                      0x70</u></td></tr>
<tr><th id="955">955</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_ARC_MISSING_ESCAPE" data-ref="_M/LC_RECONFIG_ARC_MISSING_ESCAPE">LC_RECONFIG_ARC_MISSING_ESCAPE</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="956">956</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_NOW" data-ref="_M/LC_RECONFIG_NOW">LC_RECONFIG_NOW</dfn>                            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="957">957</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATION_SUPPORT" data-ref="_M/LC_RENEGOTIATION_SUPPORT">LC_RENEGOTIATION_SUPPORT</dfn>                   (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="958">958</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATE_EN" data-ref="_M/LC_RENEGOTIATE_EN">LC_RENEGOTIATE_EN</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="959">959</th><td><u>#       define <dfn class="macro" id="_M/LC_SHORT_RECONFIG_EN" data-ref="_M/LC_SHORT_RECONFIG_EN">LC_SHORT_RECONFIG_EN</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="960">960</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_SUPPORT" data-ref="_M/LC_UPCONFIGURE_SUPPORT">LC_UPCONFIGURE_SUPPORT</dfn>                     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="961">961</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_DIS" data-ref="_M/LC_UPCONFIGURE_DIS">LC_UPCONFIGURE_DIS</dfn>                         (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_SPEED_CNTL" data-ref="_M/PCIE_LC_SPEED_CNTL">PCIE_LC_SPEED_CNTL</dfn>                                0xa4 /* PCIE_P */</u></td></tr>
<tr><th id="963">963</th><td><u>#       define <dfn class="macro" id="_M/LC_GEN2_EN_STRAP" data-ref="_M/LC_GEN2_EN_STRAP">LC_GEN2_EN_STRAP</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="964">964</th><td><u>#       define <dfn class="macro" id="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN" data-ref="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN">LC_TARGET_LINK_SPEED_OVERRIDE_EN</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="965">965</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_EN_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_EN_HW_SPEED_CHANGE">LC_FORCE_EN_HW_SPEED_CHANGE</dfn>                (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="966">966</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_DIS_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_DIS_HW_SPEED_CHANGE">LC_FORCE_DIS_HW_SPEED_CHANGE</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="967">967</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK</dfn>      (0x3 &lt;&lt; 8)</u></td></tr>
<tr><th id="968">968</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT</dfn>     3</u></td></tr>
<tr><th id="969">969</th><td><u>#       define <dfn class="macro" id="_M/LC_CURRENT_DATA_RATE" data-ref="_M/LC_CURRENT_DATA_RATE">LC_CURRENT_DATA_RATE</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="970">970</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL">LC_HW_VOLTAGE_IF_CONTROL</dfn>(x)                ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="971">971</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK">LC_HW_VOLTAGE_IF_CONTROL_MASK</dfn>              (3 &lt;&lt; 12)</u></td></tr>
<tr><th id="972">972</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT">LC_HW_VOLTAGE_IF_CONTROL_SHIFT</dfn>             12</u></td></tr>
<tr><th id="973">973</th><td><u>#       define <dfn class="macro" id="_M/LC_VOLTAGE_TIMER_SEL_MASK" data-ref="_M/LC_VOLTAGE_TIMER_SEL_MASK">LC_VOLTAGE_TIMER_SEL_MASK</dfn>                  (0xf &lt;&lt; 14)</u></td></tr>
<tr><th id="974">974</th><td><u>#       define <dfn class="macro" id="_M/LC_CLR_FAILED_SPD_CHANGE_CNT" data-ref="_M/LC_CLR_FAILED_SPD_CHANGE_CNT">LC_CLR_FAILED_SPD_CHANGE_CNT</dfn>               (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="975">975</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_EVER_SENT_GEN2" data-ref="_M/LC_OTHER_SIDE_EVER_SENT_GEN2">LC_OTHER_SIDE_EVER_SENT_GEN2</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="976">976</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_SUPPORTS_GEN2" data-ref="_M/LC_OTHER_SIDE_SUPPORTS_GEN2">LC_OTHER_SIDE_SUPPORTS_GEN2</dfn>                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/MM_CFGREGS_CNTL" data-ref="_M/MM_CFGREGS_CNTL">MM_CFGREGS_CNTL</dfn>                                   0x544c</u></td></tr>
<tr><th id="978">978</th><td><u>#       define <dfn class="macro" id="_M/MM_WR_TO_CFG_EN" data-ref="_M/MM_WR_TO_CFG_EN">MM_WR_TO_CFG_EN</dfn>                            (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/LINK_CNTL2" data-ref="_M/LINK_CNTL2">LINK_CNTL2</dfn>                                        0x88 /* F0 */</u></td></tr>
<tr><th id="980">980</th><td><u>#       define <dfn class="macro" id="_M/TARGET_LINK_SPEED_MASK" data-ref="_M/TARGET_LINK_SPEED_MASK">TARGET_LINK_SPEED_MASK</dfn>                     (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="981">981</th><td><u>#       define <dfn class="macro" id="_M/SELECTABLE_DEEMPHASIS" data-ref="_M/SELECTABLE_DEEMPHASIS">SELECTABLE_DEEMPHASIS</dfn>                      (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><i>/*</i></td></tr>
<tr><th id="984">984</th><td><i> * PM4</i></td></tr>
<tr><th id="985">985</th><td><i> */</i></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/PACKET0" data-ref="_M/PACKET0">PACKET0</dfn>(reg, n)	((RADEON_PACKET_TYPE0 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="987">987</th><td><u>			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</u></td></tr>
<tr><th id="988">988</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/PACKET3" data-ref="_M/PACKET3">PACKET3</dfn>(op, n)	((RADEON_PACKET_TYPE3 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="990">990</th><td><u>			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</u></td></tr>
<tr><th id="991">991</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td><i>/* UVD */</i></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_ADDR_LOW" data-ref="_M/UVD_SEMA_ADDR_LOW">UVD_SEMA_ADDR_LOW</dfn>				0xef00</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_ADDR_HIGH" data-ref="_M/UVD_SEMA_ADDR_HIGH">UVD_SEMA_ADDR_HIGH</dfn>				0xef04</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_CMD" data-ref="_M/UVD_SEMA_CMD">UVD_SEMA_CMD</dfn>					0xef08</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/UVD_GPCOM_VCPU_CMD" data-ref="_M/UVD_GPCOM_VCPU_CMD">UVD_GPCOM_VCPU_CMD</dfn>				0xef0c</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/UVD_GPCOM_VCPU_DATA0" data-ref="_M/UVD_GPCOM_VCPU_DATA0">UVD_GPCOM_VCPU_DATA0</dfn>				0xef10</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/UVD_GPCOM_VCPU_DATA1" data-ref="_M/UVD_GPCOM_VCPU_DATA1">UVD_GPCOM_VCPU_DATA1</dfn>				0xef14</u></td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/UVD_LMI_EXT40_ADDR" data-ref="_M/UVD_LMI_EXT40_ADDR">UVD_LMI_EXT40_ADDR</dfn>				0xf498</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CHIP_ID" data-ref="_M/UVD_VCPU_CHIP_ID">UVD_VCPU_CHIP_ID</dfn>				0xf4d4</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_OFFSET0" data-ref="_M/UVD_VCPU_CACHE_OFFSET0">UVD_VCPU_CACHE_OFFSET0</dfn>				0xf4d8</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_SIZE0" data-ref="_M/UVD_VCPU_CACHE_SIZE0">UVD_VCPU_CACHE_SIZE0</dfn>				0xf4dc</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_OFFSET1" data-ref="_M/UVD_VCPU_CACHE_OFFSET1">UVD_VCPU_CACHE_OFFSET1</dfn>				0xf4e0</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_SIZE1" data-ref="_M/UVD_VCPU_CACHE_SIZE1">UVD_VCPU_CACHE_SIZE1</dfn>				0xf4e4</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_OFFSET2" data-ref="_M/UVD_VCPU_CACHE_OFFSET2">UVD_VCPU_CACHE_OFFSET2</dfn>				0xf4e8</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_SIZE2" data-ref="_M/UVD_VCPU_CACHE_SIZE2">UVD_VCPU_CACHE_SIZE2</dfn>				0xf4ec</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/UVD_LMI_ADDR_EXT" data-ref="_M/UVD_LMI_ADDR_EXT">UVD_LMI_ADDR_EXT</dfn>				0xf594</u></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_RPTR" data-ref="_M/UVD_RBC_RB_RPTR">UVD_RBC_RB_RPTR</dfn>					0xf690</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_WPTR" data-ref="_M/UVD_RBC_RB_WPTR">UVD_RBC_RB_WPTR</dfn>					0xf694</u></td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/UVD_CONTEXT_ID" data-ref="_M/UVD_CONTEXT_ID">UVD_CONTEXT_ID</dfn>					0xf6f4</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="1017">1017</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_rv770.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_rv770.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
