Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 23:22:09 2024
| Host         : Marvin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BBa_timing_summary_routed.rpt -pb BBa_timing_summary_routed.pb -rpx BBa_timing_summary_routed.rpx -warn_on_violation
| Design       : BBa
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    86          
SYNTH-10   Warning           Wide multiplier                12          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: IN106/IN432476/New_Clock_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk0/New_Clock_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line91/New_Clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.921      -16.648                     38                 1800        0.099        0.000                      0                 1800        4.500        0.000                       0                   625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.921      -16.648                     38                 1800        0.099        0.000                      0                 1800        4.500        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           38  Failing Endpoints,  Worst Slack       -0.921ns,  Total Violation      -16.648ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.799ns  (logic 8.869ns (82.127%)  route 1.930ns (17.873%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.186 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.186    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.520 r  PID/integral0_carry__14/O[1]
                         net (fo=1, routed)           0.300    15.820    PID/p_1_in[61]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.303    16.123 r  PID/integral[61]_i_1/O
                         net (fo=1, routed)           0.000    16.123    PID/integral[61]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509    14.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[61]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.031    15.202    PID/integral_reg[61]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 8.851ns (82.006%)  route 1.942ns (17.994%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.186 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.186    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.499 r  PID/integral0_carry__14/O[3]
                         net (fo=1, routed)           0.312    15.811    PID/p_1_in[63]
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.306    16.117 r  PID/integral[63]_i_2/O
                         net (fo=1, routed)           0.000    16.117    PID/integral[63]_i_2_n_0
    SLICE_X11Y110        FDRE                                         r  PID/integral_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509    14.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  PID/integral_reg[63]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.031    15.202    PID/integral_reg[63]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.774ns  (logic 8.641ns (80.200%)  route 2.133ns (19.800%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.292 r  PID/integral0_carry__12/O[1]
                         net (fo=1, routed)           0.503    15.795    PID/p_1_in[53]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.303    16.098 r  PID/integral[53]_i_1/O
                         net (fo=1, routed)           0.000    16.098    PID/integral[53]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.510    14.932    PID/clk100_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[53]/C
                         clock pessimism              0.275    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.079    15.251    PID/integral_reg[53]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.710ns  (logic 8.773ns (81.917%)  route 1.937ns (18.083%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.186 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.186    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.425 r  PID/integral0_carry__14/O[2]
                         net (fo=1, routed)           0.306    15.731    PID/p_1_in[62]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.302    16.033 r  PID/integral[62]_i_1/O
                         net (fo=1, routed)           0.000    16.033    PID/integral[62]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509    14.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[62]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.032    15.203    PID/integral_reg[62]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -16.033    
  -------------------------------------------------------------------
                         slack                                 -0.830    

Slack (VIOLATED) :        -0.804ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 8.753ns (81.942%)  route 1.929ns (18.058%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.186 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.186    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.408 r  PID/integral0_carry__14/O[0]
                         net (fo=1, routed)           0.299    15.707    PID/p_1_in[60]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.299    16.006 r  PID/integral[60]_i_1/O
                         net (fo=1, routed)           0.000    16.006    PID/integral[60]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509    14.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[60]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.031    15.202    PID/integral_reg[60]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -16.006    
  -------------------------------------------------------------------
                         slack                                 -0.804    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.769ns  (logic 8.737ns (81.132%)  route 2.032ns (18.868%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.385 r  PID/integral0_carry__13/O[3]
                         net (fo=1, routed)           0.402    15.787    PID/p_1_in[59]
    SLICE_X6Y108         LUT2 (Prop_lut2_I0_O)        0.306    16.093 r  PID/integral[59]_i_1/O
                         net (fo=1, routed)           0.000    16.093    PID/integral[59]_i_1_n_0
    SLICE_X6Y108         FDRE                                         r  PID/integral_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.586    15.008    PID/clk100_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  PID/integral_reg[59]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y108         FDRE (Setup_fdre_C_D)        0.081    15.313    PID/integral_reg[59]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -16.093    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.774ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.699ns  (logic 8.755ns (81.829%)  route 1.944ns (18.171%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.406 r  PID/integral0_carry__13/O[1]
                         net (fo=1, routed)           0.314    15.720    PID/p_1_in[57]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.303    16.023 r  PID/integral[57]_i_1/O
                         net (fo=1, routed)           0.000    16.023    PID/integral[57]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.510    14.932    PID/clk100_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[57]/C
                         clock pessimism              0.275    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.077    15.249    PID/integral_reg[57]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -16.023    
  -------------------------------------------------------------------
                         slack                                 -0.774    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 8.527ns (79.873%)  route 2.149ns (20.127%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.178 r  PID/integral0_carry__11/O[1]
                         net (fo=1, routed)           0.518    15.697    PID/p_1_in[49]
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.303    16.000 r  PID/integral[49]_i_1/O
                         net (fo=1, routed)           0.000    16.000    PID/integral[49]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  PID/integral_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.587    15.009    PID/clk100_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  PID/integral_reg[49]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)        0.031    15.264    PID/integral_reg[49]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -16.000    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 8.639ns (81.567%)  route 1.952ns (18.433%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.294 r  PID/integral0_carry__13/O[0]
                         net (fo=1, routed)           0.322    15.616    PID/p_1_in[56]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.299    15.915 r  PID/integral[56]_i_1/O
                         net (fo=1, routed)           0.000    15.915    PID/integral[56]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509    14.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[56]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.029    15.200    PID/integral_reg[56]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -15.915    
  -------------------------------------------------------------------
                         slack                                 -0.715    

Slack (VIOLATED) :        -0.674ns  (required time - arrival time)
  Source:                 PID/integral1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/integral_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.604ns  (logic 8.659ns (81.661%)  route 1.945ns (18.339%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.722     5.324    PID/clk100_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  PID/integral1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.332 r  PID/integral1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.334    PID/integral1__1_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.852 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931    11.783    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124    11.907 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.907    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.440 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.440    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.755 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696    13.451    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307    13.758 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.758    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.159 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    14.160    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.274    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.388 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.388    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.502 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.502    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.616 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.616    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.730 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.730    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.844 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.844    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.958 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.958    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.072 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.072    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.311 r  PID/integral0_carry__13/O[2]
                         net (fo=1, routed)           0.314    15.625    PID/p_1_in[58]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.302    15.927 r  PID/integral[58]_i_1/O
                         net (fo=1, routed)           0.000    15.927    PID/integral[58]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.510    14.932    PID/clk100_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[58]/C
                         clock pessimism              0.275    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.081    15.253    PID/integral_reg[58]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -15.927    
  -------------------------------------------------------------------
                         slack                                 -0.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  pwm1/Count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  pwm1/Count_reg[47]/Q
                         net (fo=3, routed)           0.127     1.815    pwm1/Count[47]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  pwm1/Count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    pwm1/Count_reg[48]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.025 r  pwm1/Count_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    pwm1/p_1_in[49]
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[49]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    pwm1/Count_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    clk100_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.783    count_reg[27]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    count_reg[24]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    count_reg[28]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    clk100_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  count_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  pwm1/Count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  pwm1/Count_reg[47]/Q
                         net (fo=3, routed)           0.127     1.815    pwm1/Count[47]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  pwm1/Count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    pwm1/Count_reg[48]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.038 r  pwm1/Count_reg[52]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    pwm1/p_1_in[51]
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[51]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    pwm1/Count_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    clk100_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.783    count_reg[27]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    count_reg[24]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    count_reg[28]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    clk100_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  count_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  IN106/IN432476/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  IN106/IN432476/count_reg[15]/Q
                         net (fo=2, routed)           0.134     1.799    IN106/IN432476/count[15]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  IN106/IN432476/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    IN106/IN432476/count0_carry__2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  IN106/IN432476/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.014    IN106/IN432476/p_1_in[17]
    SLICE_X0Y100         FDRE                                         r  IN106/IN432476/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  IN106/IN432476/count_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    IN106/IN432476/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.288ns (57.110%)  route 0.216ns (42.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.599     1.518    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  IN106/IN432476/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  IN106/IN432476/count_reg[0]/Q
                         net (fo=3, routed)           0.216     1.876    IN106/IN432476/count[0]
    SLICE_X0Y96          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.023 r  IN106/IN432476/count0_carry/O[0]
                         net (fo=1, routed)           0.000     2.023    IN106/IN432476/p_1_in[1]
    SLICE_X0Y96          FDRE                                         r  IN106/IN432476/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.877     2.042    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  IN106/IN432476/count_reg[1]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.901    IN106/IN432476/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  IN106/IN432476/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  IN106/IN432476/count_reg[15]/Q
                         net (fo=2, routed)           0.134     1.799    IN106/IN432476/count[15]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  IN106/IN432476/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    IN106/IN432476/count0_carry__2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  IN106/IN432476/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.025    IN106/IN432476/p_1_in[19]
    SLICE_X0Y100         FDRE                                         r  IN106/IN432476/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  IN106/IN432476/count_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    IN106/IN432476/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  pwm1/Count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  pwm1/Count_reg[47]/Q
                         net (fo=3, routed)           0.127     1.815    pwm1/Count[47]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  pwm1/Count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    pwm1/Count_reg[48]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.061 r  pwm1/Count_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    pwm1/p_1_in[50]
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[50]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    pwm1/Count_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  pwm1/Count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  pwm1/Count_reg[47]/Q
                         net (fo=3, routed)           0.127     1.815    pwm1/Count[47]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  pwm1/Count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    pwm1/Count_reg[48]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.063 r  pwm1/Count_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    pwm1/p_1_in[52]
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    pwm1/clk100_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  pwm1/Count_reg[52]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    pwm1/Count_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.605     1.524    clk100_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.783    count_reg[27]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    count_reg[24]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    count_reg[28]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.872     2.037    clk100_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  count_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y35     PID/D_term_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y37     PID/D_term_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y43     PID/P_term_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y39     PID/P_term_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y95     FSM_onehot_NextState_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y95     FSM_onehot_NextState_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y95     FSM_onehot_NextState_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y89     RPeriod_latched_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y92     RPeriod_latched_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y89     RPeriod_latched_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y89     RPeriod_latched_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y92     RPeriod_latched_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y92     RPeriod_latched_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y95     FSM_onehot_NextState_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y89     RPeriod_latched_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y89     RPeriod_latched_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y92     RPeriod_latched_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y92     RPeriod_latched_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 4.427ns (51.012%)  route 4.252ns (48.988%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.129     1.647    IN106/Digit[1]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.152     1.799 r  IN106/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.123     4.922    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757     8.679 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.679    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.110ns (47.462%)  route 4.549ns (52.538%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  IN106/disp_reg[6]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IN106/disp_reg[6]/Q
                         net (fo=1, routed)           4.549     4.968    disp_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.691     8.659 r  disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.659    disp[6]
    K2                                                                r  disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 4.439ns (53.568%)  route 3.847ns (46.432%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.131     1.649    IN106/Digit[1]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.152     1.801 r  IN106/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.717     4.517    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     8.286 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.286    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.278ns  (logic 4.219ns (50.967%)  route 4.059ns (49.033%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.129     1.647    IN106/Digit[1]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     1.771 r  IN106/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.930     4.701    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.278 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.278    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 4.422ns (55.152%)  route 3.596ns (44.848%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           0.984     1.502    IN106/Digit[3]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.152     1.654 r  IN106/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612     4.266    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     8.018 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.018    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.176ns (55.933%)  route 3.290ns (44.067%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.131     1.649    IN106/Digit[1]
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     1.773 r  IN106/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.159     3.932    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.465 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.465    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 4.030ns (56.326%)  route 3.125ns (43.674%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  IN106/disp_reg[2]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/disp_reg[2]/Q
                         net (fo=1, routed)           3.125     3.581    disp_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.155 r  disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.155    disp[2]
    T9                                                                r  disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 4.147ns (58.718%)  route 2.916ns (41.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  IN106/disp_reg[7]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IN106/disp_reg[7]/Q
                         net (fo=1, routed)           2.916     3.335    disp_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728     7.063 r  disp_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.063    disp[7]
    U13                                                               r  disp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 4.135ns (58.836%)  route 2.893ns (41.164%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           0.984     1.502    IN106/Digit[3]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  IN106/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.909     3.535    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.028 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.028    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 4.179ns (61.132%)  route 2.657ns (38.868%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           0.986     1.504    IN106/Digit[3]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  IN106/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.299    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.837 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.837    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/out_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  s0/out_reg[14]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s0/out_reg[14]/Q
                         net (fo=1, routed)           0.054     0.195    s0/sPeriod[14]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  s0/Digit[2]_i_2/O
                         net (fo=1, routed)           0.000     0.240    s0/Digit[2]_i_2_n_0
    SLICE_X6Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     0.302 r  s0/Digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.302    IN106/D[2]
    SLICE_X6Y91          FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.259ns (83.252%)  route 0.052ns (16.748%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  s0/out_reg[11]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s0/out_reg[11]/Q
                         net (fo=1, routed)           0.052     0.193    s0/sPeriod[11]
    SLICE_X6Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.238 r  s0/Digit[3]_i_3/O
                         net (fo=1, routed)           0.000     0.238    s0/Digit[3]_i_3_n_0
    SLICE_X6Y91          MUXF7 (Prop_muxf7_I0_O)      0.073     0.311 r  s0/Digit_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.311    IN106/D[3]
    SLICE_X6Y91          FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE                         0.000     0.000 r  s0/out_reg[0]/C
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s0/out_reg[0]/Q
                         net (fo=1, routed)           0.091     0.232    s0/sPeriod[0]
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  s0/Digit[0]_i_2/O
                         net (fo=1, routed)           0.000     0.277    s0/Digit[0]_i_2_n_0
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.062     0.339 r  s0/Digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    IN106/D[0]
    SLICE_X6Y90          FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE                         0.000     0.000 r  IN106/Location_reg[6]/C
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[6]/Q
                         net (fo=4, routed)           0.168     0.309    IN106/Location_reg[6]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  IN106/Location[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    IN106/p_0_in[7]
    SLICE_X5Y90          FDRE                                         r  IN106/Location_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE                         0.000     0.000 r  IN106/Location_reg[6]/C
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[6]/Q
                         net (fo=4, routed)           0.168     0.309    IN106/Location_reg[6]
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  IN106/Location[6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    IN106/p_0_in[6]
    SLICE_X5Y90          FDRE                                         r  IN106/Location_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line91/New_Clock_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line91/New_Clock_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  nolabel_line91/New_Clock_reg/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line91/New_Clock_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line91/slow_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  nolabel_line91/New_Clock_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line91/New_Clock_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  nolabel_line91/New_Clock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line91/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line91/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  nolabel_line91/count_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line91/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    nolabel_line91/count[0]
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line91/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line91/p_1_in[0]
    SLICE_X53Y95         FDRE                                         r  nolabel_line91/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[1]/Q
                         net (fo=22, routed)          0.191     0.332    IN106/Q[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.045     0.377 r  IN106/Location[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    IN106/p_0_in[3]
    SLICE_X3Y90          FDRE                                         r  IN106/Location_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.189ns (49.774%)  route 0.191ns (50.226%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[1]/Q
                         net (fo=22, routed)          0.191     0.332    IN106/Q[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.048     0.380 r  IN106/Location[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    IN106/p_0_in[4]
    SLICE_X3Y90          FDRE                                         r  IN106/Location_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.259ns (67.960%)  route 0.122ns (32.040%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE                         0.000     0.000 r  s0/out_reg[1]/C
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s0/out_reg[1]/Q
                         net (fo=1, routed)           0.122     0.263    s0/sPeriod[1]
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  s0/Digit[1]_i_2/O
                         net (fo=1, routed)           0.000     0.308    s0/Digit[1]_i_2_n_0
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.073     0.381 r  s0/Digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    IN106/D[1]
    SLICE_X6Y90          FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PID/control_signal_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.911ns  (logic 6.377ns (53.539%)  route 5.534ns (46.461%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.724     5.327    PID/clk100_IBUF_BUFG
    SLICE_X7Y96          FDSE                                         r  PID/control_signal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDSE (Prop_fdse_C_Q)         0.419     5.746 f  PID/control_signal_reg[15]/Q
                         net (fo=5, routed)           1.306     7.051    PID/control_signal[15]
    SLICE_X7Y94          LUT2 (Prop_lut2_I1_O)        0.296     7.347 r  PID/RInput2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.347    pwm1/PWM_Pulse0_carry__0_i_1_0[3]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.748 f  pwm1/RInput2_carry__0/CO[3]
                         net (fo=16, routed)          1.623     9.371    PID/PWM_Pulse0_carry__0_0[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.495 r  PID/PWM_Pulse0_carry_i_4/O
                         net (fo=1, routed)           0.537    10.033    pwm1/PWM_Pulse0_carry__0_0[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.559 r  pwm1/PWM_Pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.559    pwm1/PWM_Pulse0_carry_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  pwm1/PWM_Pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.673    pwm1/PWM_Pulse0_carry__0_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  pwm1/PWM_Pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.787    pwm1/PWM_Pulse0_carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  pwm1/PWM_Pulse0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.901    pwm1/PWM_Pulse0_carry__2_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.015 r  pwm1/PWM_Pulse0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    pwm1/PWM_Pulse0_carry__3_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.129 r  pwm1/PWM_Pulse0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.129    pwm1/PWM_Pulse0_carry__4_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.243 r  pwm1/PWM_Pulse0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.243    pwm1/PWM_Pulse0_carry__5_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.400 r  pwm1/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           2.068    13.468    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.770    17.238 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    17.238    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 3.978ns (60.227%)  route 2.627ns (39.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.725     5.328    clk100_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  RTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  RTrig_reg/Q
                         net (fo=1, routed)           2.627     8.411    Trig_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    11.933 r  Trig_OBUF_inst/O
                         net (fo=0)                   0.000    11.933    Trig
    F16                                                               r  Trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 3.976ns (63.160%)  route 2.319ns (36.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.726     5.329    clk100_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[19]/Q
                         net (fo=3, routed)           2.319     8.104    TestA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.624 r  TestA1_OBUF_inst/O
                         net (fo=0)                   0.000    11.624    TestA1
    H17                                                               r  TestA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.456ns (28.799%)  route 1.127ns (71.201%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.724     5.327    m0/clk100_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  m0/uint32_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  m0/uint32_o_reg[25]/Q
                         net (fo=2, routed)           1.127     6.910    s0/out_reg[31]_0[25]
    SLICE_X6Y96          FDRE                                         r  s0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.482ns  (logic 0.456ns (30.765%)  route 1.026ns (69.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.724     5.327    m0/clk100_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  m0/uint32_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  m0/uint32_o_reg[24]/Q
                         net (fo=2, routed)           1.026     6.809    s0/out_reg[31]_0[24]
    SLICE_X7Y90          FDRE                                         r  s0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.470ns  (logic 0.456ns (31.027%)  route 1.014ns (68.973%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.724     5.327    m0/clk100_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  m0/uint32_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  m0/uint32_o_reg[17]/Q
                         net (fo=2, routed)           1.014     6.796    s0/out_reg[31]_0[17]
    SLICE_X6Y89          FDRE                                         r  s0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.341ns  (logic 0.518ns (38.638%)  route 0.823ns (61.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.724     5.327    m0/clk100_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  m0/uint32_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  m0/uint32_o_reg[20]/Q
                         net (fo=2, routed)           0.823     6.667    s0/out_reg[31]_0[20]
    SLICE_X7Y90          FDRE                                         r  s0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.333ns  (logic 0.518ns (38.868%)  route 0.815ns (61.132%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.724     5.327    m0/clk100_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  m0/uint32_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  m0/uint32_o_reg[22]/Q
                         net (fo=2, routed)           0.815     6.659    s0/out_reg[31]_0[22]
    SLICE_X7Y91          FDRE                                         r  s0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.518ns (38.934%)  route 0.812ns (61.066%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.724     5.327    m0/clk100_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  m0/uint32_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  m0/uint32_o_reg[23]/Q
                         net (fo=2, routed)           0.812     6.657    s0/out_reg[31]_0[23]
    SLICE_X6Y96          FDRE                                         r  s0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.225ns  (logic 0.518ns (42.302%)  route 0.707ns (57.698%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.644     5.247    m0/clk100_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  m0/uint32_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  m0/uint32_o_reg[4]/Q
                         net (fo=2, routed)           0.707     6.471    s0/out_reg[31]_0[4]
    SLICE_X7Y90          FDRE                                         r  s0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/uint32_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.425%)  route 0.105ns (42.575%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.602     1.521    m0/clk100_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  m0/uint32_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  m0/uint32_o_reg[12]/Q
                         net (fo=2, routed)           0.105     1.767    s0/out_reg[31]_0[12]
    SLICE_X7Y90          FDRE                                         r  s0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.074%)  route 0.106ns (42.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.602     1.521    m0/clk100_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  m0/uint32_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  m0/uint32_o_reg[11]/Q
                         net (fo=2, routed)           0.106     1.768    s0/out_reg[31]_0[11]
    SLICE_X7Y91          FDRE                                         r  s0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.603     1.522    m0/clk100_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  m0/uint32_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  m0/uint32_o_reg[28]/Q
                         net (fo=2, routed)           0.112     1.776    s0/out_reg[31]_0[28]
    SLICE_X6Y96          FDRE                                         r  s0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.603     1.522    m0/clk100_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  m0/uint32_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  m0/uint32_o_reg[15]/Q
                         net (fo=2, routed)           0.122     1.785    s0/out_reg[31]_0[15]
    SLICE_X7Y92          FDRE                                         r  s0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.098%)  route 0.125ns (46.902%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.603     1.522    m0/clk100_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  m0/uint32_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  m0/uint32_o_reg[18]/Q
                         net (fo=2, routed)           0.125     1.788    s0/out_reg[31]_0[18]
    SLICE_X7Y91          FDRE                                         r  s0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.603     1.522    m0/clk100_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  m0/uint32_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  m0/uint32_o_reg[16]/Q
                         net (fo=2, routed)           0.126     1.790    s0/out_reg[31]_0[16]
    SLICE_X7Y92          FDRE                                         r  s0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.526%)  route 0.127ns (47.474%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.603     1.522    m0/clk100_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  m0/uint32_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  m0/uint32_o_reg[27]/Q
                         net (fo=2, routed)           0.127     1.791    s0/out_reg[31]_0[27]
    SLICE_X7Y92          FDRE                                         r  s0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.603     1.522    m0/clk100_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  m0/uint32_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  m0/uint32_o_reg[26]/Q
                         net (fo=2, routed)           0.128     1.815    s0/out_reg[31]_0[26]
    SLICE_X6Y96          FDRE                                         r  s0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.855%)  route 0.160ns (53.145%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.602     1.521    m0/clk100_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  m0/uint32_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  m0/uint32_o_reg[10]/Q
                         net (fo=2, routed)           0.160     1.822    s0/out_reg[31]_0[10]
    SLICE_X7Y91          FDRE                                         r  s0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.602     1.521    m0/clk100_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  m0/uint32_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  m0/uint32_o_reg[14]/Q
                         net (fo=2, routed)           0.161     1.823    s0/out_reg[31]_0[14]
    SLICE_X7Y91          FDRE                                         r  s0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.912ns  (logic 6.982ns (78.343%)  route 1.930ns (21.657%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.861    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.975    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.309 r  PID/integral0_carry__14/O[1]
                         net (fo=1, routed)           0.300     8.609    PID/p_1_in[61]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.303     8.912 r  PID/integral[61]_i_1/O
                         net (fo=1, routed)           0.000     8.912    PID/integral[61]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509     4.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[61]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.906ns  (logic 6.964ns (78.194%)  route 1.942ns (21.806%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.861    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.975    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.288 r  PID/integral0_carry__14/O[3]
                         net (fo=1, routed)           0.312     8.600    PID/p_1_in[63]
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.306     8.906 r  PID/integral[63]_i_2/O
                         net (fo=1, routed)           0.000     8.906    PID/integral[63]_i_2_n_0
    SLICE_X11Y110        FDRE                                         r  PID/integral_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509     4.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  PID/integral_reg[63]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.887ns  (logic 6.754ns (75.996%)  route 2.133ns (24.004%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.081 r  PID/integral0_carry__12/O[1]
                         net (fo=1, routed)           0.503     8.584    PID/p_1_in[53]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.303     8.887 r  PID/integral[53]_i_1/O
                         net (fo=1, routed)           0.000     8.887    PID/integral[53]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.510     4.932    PID/clk100_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[53]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.882ns  (logic 6.850ns (77.123%)  route 2.032ns (22.877%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.861    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.174 r  PID/integral0_carry__13/O[3]
                         net (fo=1, routed)           0.402     8.576    PID/p_1_in[59]
    SLICE_X6Y108         LUT2 (Prop_lut2_I0_O)        0.306     8.882 r  PID/integral[59]_i_1/O
                         net (fo=1, routed)           0.000     8.882    PID/integral[59]_i_1_n_0
    SLICE_X6Y108         FDRE                                         r  PID/integral_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.586     5.008    PID/clk100_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  PID/integral_reg[59]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.823ns  (logic 6.886ns (78.049%)  route 1.937ns (21.951%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.861    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.975    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.214 r  PID/integral0_carry__14/O[2]
                         net (fo=1, routed)           0.306     8.521    PID/p_1_in[62]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.302     8.823 r  PID/integral[62]_i_1/O
                         net (fo=1, routed)           0.000     8.823    PID/integral[62]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509     4.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[62]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.812ns  (logic 6.868ns (77.938%)  route 1.944ns (22.062%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.861    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  PID/integral0_carry__13/O[1]
                         net (fo=1, routed)           0.314     8.509    PID/p_1_in[57]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.303     8.812 r  PID/integral[57]_i_1/O
                         net (fo=1, routed)           0.000     8.812    PID/integral[57]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.510     4.932    PID/clk100_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[57]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.795ns  (logic 6.866ns (78.067%)  route 1.929ns (21.933%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.861    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  PID/integral0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.975    PID/integral0_carry__13_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  PID/integral0_carry__14/O[0]
                         net (fo=1, routed)           0.299     8.496    PID/p_1_in[60]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.299     8.795 r  PID/integral[60]_i_1/O
                         net (fo=1, routed)           0.000     8.795    PID/integral[60]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.509     4.931    PID/clk100_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  PID/integral_reg[60]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 6.640ns (75.552%)  route 2.149ns (24.448%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.967 r  PID/integral0_carry__11/O[1]
                         net (fo=1, routed)           0.518     8.486    PID/p_1_in[49]
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.303     8.789 r  PID/integral[49]_i_1/O
                         net (fo=1, routed)           0.000     8.789    PID/integral[49]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  PID/integral_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.587     5.009    PID/clk100_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  PID/integral_reg[49]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.768ns  (logic 6.736ns (76.826%)  route 2.032ns (23.174%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.060 r  PID/integral0_carry__12/O[3]
                         net (fo=1, routed)           0.402     8.462    PID/p_1_in[55]
    SLICE_X6Y107         LUT2 (Prop_lut2_I0_O)        0.306     8.768 r  PID/integral[55]_i_1/O
                         net (fo=1, routed)           0.000     8.768    PID/integral[55]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  PID/integral_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.586     5.008    PID/clk100_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  PID/integral_reg[55]/C

Slack:                    inf
  Source:                 PID/integral1__1/ACOUT[29]
                            (internal pin)
  Destination:            PID/integral_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.717ns  (logic 6.772ns (77.691%)  route 1.945ns (22.309%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1                      0.000     0.000 r  PID/integral1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    PID/integral1__1_n_24
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  PID/integral1__2/P[0]
                         net (fo=2, routed)           0.931     4.572    PID/integral1__2_n_105
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  PID/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.696    PID/i__carry_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.229 r  PID/integral1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.229    PID/integral1_inferred__1/i__carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  PID/integral1_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.696     6.241    PID/integral1_inferred__1/i__carry__0_n_4
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.307     6.548 r  PID/integral0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     6.548    PID/integral0_carry__4_i_1_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  PID/integral0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.949    PID/integral0_carry__4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  PID/integral0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.063    PID/integral0_carry__5_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  PID/integral0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.177    PID/integral0_carry__6_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  PID/integral0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.291    PID/integral0_carry__7_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  PID/integral0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.405    PID/integral0_carry__8_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  PID/integral0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.519    PID/integral0_carry__9_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  PID/integral0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.633    PID/integral0_carry__10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  PID/integral0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.747    PID/integral0_carry__11_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  PID/integral0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.861    PID/integral0_carry__12_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.100 r  PID/integral0_carry__13/O[2]
                         net (fo=1, routed)           0.314     8.415    PID/p_1_in[58]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.302     8.717 r  PID/integral[58]_i_1/O
                         net (fo=1, routed)           0.000     8.717    PID/integral[58]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.510     4.932    PID/clk100_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  PID/integral_reg[58]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[0]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_53
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[10]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_43
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[11]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_42
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[12]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_41
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[13]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_40
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[14]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_39
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[15]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_38
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[16]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_37
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[17]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_36
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK

Slack:                    inf
  Source:                 PID/D_term0__0/ACOUT[18]
                            (internal pin)
  Destination:            PID/D_term_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1                      0.000     0.000 r  PID/D_term0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    PID/D_term0__0_n_35
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.737     5.339    PID/clk100_IBUF_BUFG
    DSP48_X0Y37          DSP48E1                                      r  PID/D_term_reg__0/CLK





