
*** Running vivado
    with args -log DAPHNE2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DAPHNE2.tcl -notrace


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source DAPHNE2.tcl -notrace
Command: link_design -top DAPHNE2 -part xc7a200tfbg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-3
INFO: [Project 1-454] Reading design checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/.Xil/Vivado-9648-Edgar-Rincon/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp' for cell 'phy_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/.Xil/Vivado-9648-Edgar-Rincon/daphne2_daq_txonly/daphne2_daq_txonly.dcp' for cell 'core_inst/daq_quad_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2376.363 ; gain = 0.000 ; free physical = 22643 ; free virtual = 28183
INFO: [Netlist 29-17] Analyzing 1145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/daq_quad_inst/U0'
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:73]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:81]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:89]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:97]
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/daq_quad_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc:18]
INFO: [Timing 38-2] Deriving generated clocks [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc:18]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2879.516 ; gain = 447.211 ; free physical = 22048 ; free virtual = 27607
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.516 ; gain = 0.000 ; free physical = 22064 ; free virtual = 27623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2879.516 ; gain = 503.238 ; free physical = 22064 ; free virtual = 27623
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Parsing TCL File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl] from IP /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci
Sourcing Tcl File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7a200t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2943.547 ; gain = 64.031 ; free physical = 22075 ; free virtual = 27634

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 291e9758a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 22057 ; free virtual = 27616

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20b2a7349

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21905 ; free virtual = 27464
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19103e408

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21905 ; free virtual = 27464
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 410 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e173c30f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21903 ; free virtual = 27462
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Sweep, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e173c30f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21902 ; free virtual = 27462
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e173c30f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21902 ; free virtual = 27461
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e173c30f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21902 ; free virtual = 27461
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              33  |                                              3  |
|  Constant propagation         |              46  |             410  |                                              0  |
|  Sweep                        |               0  |              32  |                                             39  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21902 ; free virtual = 27461
Ending Logic Optimization Task | Checksum: 2a9b656a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3110.344 ; gain = 0.000 ; free physical = 21902 ; free virtual = 27461

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 204 BRAM(s) out of a total of 205 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 204 Total Ports: 410
Ending PowerOpt Patch Enables Task | Checksum: 1eab5eb04

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3497.258 ; gain = 0.000 ; free physical = 21834 ; free virtual = 27397
Ending Power Optimization Task | Checksum: 1eab5eb04

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3497.258 ; gain = 386.914 ; free physical = 21860 ; free virtual = 27423

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1eab5eb04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3497.258 ; gain = 0.000 ; free physical = 21860 ; free virtual = 27423

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3497.258 ; gain = 0.000 ; free physical = 21860 ; free virtual = 27423
Ending Netlist Obfuscation Task | Checksum: 22badb036

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3497.258 ; gain = 0.000 ; free physical = 21860 ; free virtual = 27423
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3497.258 ; gain = 617.742 ; free physical = 21860 ; free virtual = 27423
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3497.258 ; gain = 0.000 ; free physical = 21845 ; free virtual = 27410
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAPHNE2_drc_opted.rpt -pb DAPHNE2_drc_opted.pb -rpx DAPHNE2_drc_opted.rpx
Command: report_drc -file DAPHNE2_drc_opted.rpt -pb DAPHNE2_drc_opted.pb -rpx DAPHNE2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21777 ; free virtual = 27347
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b0bdd955

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21777 ; free virtual = 27347
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21777 ; free virtual = 27347

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14d9dad6f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21799 ; free virtual = 27378

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 196f20a08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21825 ; free virtual = 27405

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 196f20a08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21825 ; free virtual = 27405
Phase 1 Placer Initialization | Checksum: 196f20a08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21822 ; free virtual = 27402

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f248bce3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21796 ; free virtual = 27377

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21afaf00c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21798 ; free virtual = 27379

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 662 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 300 nets or cells. Created 1 new cell, deleted 299 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21753 ; free virtual = 27332

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            299  |                   300  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            299  |                   300  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1693d11bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21754 ; free virtual = 27333
Phase 2.3 Global Placement Core | Checksum: 707a1b96

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21744 ; free virtual = 27323
Phase 2 Global Placement | Checksum: 707a1b96

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21752 ; free virtual = 27332

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8580ff53

Time (s): cpu = 00:00:54 ; elapsed = 00:00:19 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21756 ; free virtual = 27336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16dfaf13e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21754 ; free virtual = 27333

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d7981be2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21753 ; free virtual = 27333

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fe4ec01f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21753 ; free virtual = 27333

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f5b60965

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21754 ; free virtual = 27334

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20854b4ee

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21737 ; free virtual = 27317

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e4c06b5e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21740 ; free virtual = 27320

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e1ac0bc5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21740 ; free virtual = 27320
Phase 3 Detail Placement | Checksum: 1e1ac0bc5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21741 ; free virtual = 27320

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a7e186fc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-0.737 |
Phase 1 Physical Synthesis Initialization | Checksum: e37ef849

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21734 ; free virtual = 27313
INFO: [Place 46-33] Processed net eth_int_inst/reset_mgr/reset_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: dec0f004

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21733 ; free virtual = 27311
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a7e186fc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21733 ; free virtual = 27311
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.532. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21734 ; free virtual = 27313
Phase 4.1 Post Commit Optimization | Checksum: 1926fb8d9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21734 ; free virtual = 27313

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1926fb8d9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21735 ; free virtual = 27314

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1926fb8d9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21735 ; free virtual = 27314
Phase 4.3 Placer Reporting | Checksum: 1926fb8d9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21735 ; free virtual = 27314

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21735 ; free virtual = 27314

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21735 ; free virtual = 27314
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27a0a9780

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21735 ; free virtual = 27314
Ending Placer Task | Checksum: 19aa69ed6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21735 ; free virtual = 27314
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21802 ; free virtual = 27381
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21762 ; free virtual = 27365
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAPHNE2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21780 ; free virtual = 27365
INFO: [runtcl-4] Executing : report_utilization -file DAPHNE2_utilization_placed.rpt -pb DAPHNE2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAPHNE2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21790 ; free virtual = 27375
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21718 ; free virtual = 27328
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a7f9fbac ConstDB: 0 ShapeSum: f2aca32a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: be64f8d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21551 ; free virtual = 27143
Post Restoration Checksum: NetGraph: 23b9ce23 NumContArr: 9aab2ab4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be64f8d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21554 ; free virtual = 27146

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: be64f8d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21511 ; free virtual = 27103

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: be64f8d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3516.289 ; gain = 0.000 ; free physical = 21510 ; free virtual = 27103
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11a47fb16

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 3574.145 ; gain = 57.855 ; free physical = 21491 ; free virtual = 27085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.556  | TNS=0.000  | WHS=-0.406 | THS=-1161.025|

Phase 2 Router Initialization | Checksum: bcd6b5a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3574.145 ; gain = 57.855 ; free physical = 21490 ; free virtual = 27083

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16102
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16102
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: bcd6b5a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3574.145 ; gain = 57.855 ; free physical = 21487 ; free virtual = 27080
Phase 3 Initial Routing | Checksum: 13b431175

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21471 ; free virtual = 27065
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                   oeiclk |                   oeiclk |  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1926
 Number of Nodes with overlaps = 542
 Number of Nodes with overlaps = 253
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bde11b24

Time (s): cpu = 00:02:08 ; elapsed = 00:01:17 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21463 ; free virtual = 27057
Phase 4 Rip-up And Reroute | Checksum: 1bde11b24

Time (s): cpu = 00:02:08 ; elapsed = 00:01:17 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21463 ; free virtual = 27057

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bde11b24

Time (s): cpu = 00:02:08 ; elapsed = 00:01:17 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21463 ; free virtual = 27057

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bde11b24

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21463 ; free virtual = 27057
Phase 5 Delay and Skew Optimization | Checksum: 1bde11b24

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21463 ; free virtual = 27057

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1604c17bd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21455 ; free virtual = 27049
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.128  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1604c17bd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21455 ; free virtual = 27049
Phase 6 Post Hold Fix | Checksum: 1604c17bd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21455 ; free virtual = 27049

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.19571 %
  Global Horizontal Routing Utilization  = 3.74584 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11d2bf06a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:19 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21455 ; free virtual = 27048

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11d2bf06a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:19 . Memory (MB): peak = 3582.145 ; gain = 65.855 ; free physical = 21454 ; free virtual = 27047

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10c4eaf88

Time (s): cpu = 00:02:12 ; elapsed = 00:01:19 . Memory (MB): peak = 3614.160 ; gain = 97.871 ; free physical = 21457 ; free virtual = 27051

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.128  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10c4eaf88

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3614.160 ; gain = 97.871 ; free physical = 21459 ; free virtual = 27052
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3614.160 ; gain = 97.871 ; free physical = 21525 ; free virtual = 27119

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:22 . Memory (MB): peak = 3614.160 ; gain = 97.871 ; free physical = 21525 ; free virtual = 27119
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3614.160 ; gain = 0.000 ; free physical = 21482 ; free virtual = 27107
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAPHNE2_drc_routed.rpt -pb DAPHNE2_drc_routed.pb -rpx DAPHNE2_drc_routed.rpx
Command: report_drc -file DAPHNE2_drc_routed.rpt -pb DAPHNE2_drc_routed.pb -rpx DAPHNE2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAPHNE2_methodology_drc_routed.rpt -pb DAPHNE2_methodology_drc_routed.pb -rpx DAPHNE2_methodology_drc_routed.rpx
Command: report_methodology -file DAPHNE2_methodology_drc_routed.rpt -pb DAPHNE2_methodology_drc_routed.pb -rpx DAPHNE2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAPHNE2_power_routed.rpt -pb DAPHNE2_power_summary_routed.pb -rpx DAPHNE2_power_routed.rpx
Command: report_power -file DAPHNE2_power_routed.rpt -pb DAPHNE2_power_summary_routed.pb -rpx DAPHNE2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAPHNE2_route_status.rpt -pb DAPHNE2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAPHNE2_timing_summary_routed.rpt -pb DAPHNE2_timing_summary_routed.pb -rpx DAPHNE2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAPHNE2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAPHNE2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAPHNE2_bus_skew_routed.rpt -pb DAPHNE2_bus_skew_routed.pb -rpx DAPHNE2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 14:54:42 2023...
