{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650894877489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650894877489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:54:37 2022 " "Processing started: Mon Apr 25 15:54:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650894877489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894877489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BBqM -c BBqM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BBqM -c BBqM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894877489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650894877785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650894877785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file updown_counter_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDown_Counter_FSM " "Found entity 1: UpDown_Counter_FSM" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegments.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegments.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegments " "Found entity 1: sevenSegments" {  } { { "sevenSegments.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/sevenSegments.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "FF.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/FF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Digit0_Wtime Digit0_wtime Display.v(10) " "Verilog HDL Declaration information at Display.v(10): object \"Digit0_Wtime\" differs only in case from object \"Digit0_wtime\" in the same scope" {  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650894882937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Digit1_Wtime Digit1_wtime Display.v(11) " "Verilog HDL Declaration information at Display.v(11): object \"Digit1_Wtime\" differs only in case from object \"Digit1_wtime\" in the same scope" {  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650894882937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk Counter.v(4) " "Verilog HDL Declaration information at Counter.v(4): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "Counter.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Counter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650894882938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_divider.v(10) " "Verilog HDL information at clock_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clock_divider.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/clock_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650894882939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbqm.v 1 1 " "Found 1 design units, including 1 entities, in source file bbqm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BBqM " "Found entity 1: BBqM" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894882940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894882940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BBqM " "Elaborating entity \"BBqM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650894882971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:COUNTER " "Elaborating entity \"Counter\" for hierarchy \"Counter:COUNTER\"" {  } { { "BBqM.v" "COUNTER" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894882975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider Counter:COUNTER\|clock_divider:clk " "Elaborating entity \"clock_divider\" for hierarchy \"Counter:COUNTER\|clock_divider:clk\"" {  } { { "Counter.v" "clk" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Counter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894882978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(20) " "Verilog HDL assignment warning at clock_divider.v(20): truncated value with size 32 to match size of target (23)" {  } { { "clock_divider.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/clock_divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650894882978 "|BBqM|Counter:COUNTER|clock_divider:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF Counter:COUNTER\|FF:FF_UP " "Elaborating entity \"FF\" for hierarchy \"Counter:COUNTER\|FF:FF_UP\"" {  } { { "Counter.v" "FF_UP" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Counter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894882982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDown_Counter_FSM Counter:COUNTER\|UpDown_Counter_FSM:UpDown " "Elaborating entity \"UpDown_Counter_FSM\" for hierarchy \"Counter:COUNTER\|UpDown_Counter_FSM:UpDown\"" {  } { { "Counter.v" "UpDown" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Counter.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894882984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:Rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:Rom\"" {  } { { "BBqM.v" "Rom" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894882991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:DISPLAY " "Elaborating entity \"Display\" for hierarchy \"Display:DISPLAY\"" {  } { { "BBqM.v" "DISPLAY" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894883007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(10) " "Verilog HDL assignment warning at Display.v(10): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650894883007 "|BBqM|Display:DISPLAY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(11) " "Verilog HDL assignment warning at Display.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650894883007 "|BBqM|Display:DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegments Display:DISPLAY\|sevenSegments:Digit0_Pcount " "Elaborating entity \"sevenSegments\" for hierarchy \"Display:DISPLAY\|sevenSegments:Digit0_Pcount\"" {  } { { "Display.v" "Digit0_Pcount" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894883010 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:DISPLAY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:DISPLAY\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650894883168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:DISPLAY\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:DISPLAY\|Div0\"" {  } { { "Display.v" "Div0" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650894883168 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650894883168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISPLAY\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Display:DISPLAY\|lpm_divide:Mod0\"" {  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894883200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISPLAY\|lpm_divide:Mod0 " "Instantiated megafunction \"Display:DISPLAY\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883200 ""}  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650894883200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894883233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894883233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894883243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894883243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894883253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894883253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894883287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894883287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894883319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894883319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISPLAY\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display:DISPLAY\|lpm_divide:Div0\"" {  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894883325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISPLAY\|lpm_divide:Div0 " "Instantiated megafunction \"Display:DISPLAY\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650894883325 ""}  } { { "Display.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/Display.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650894883325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650894883358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894883358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650894883476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~15 " "Latch ROM:Rom\|arom~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883480 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~45 " "Latch ROM:Rom\|arom~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883480 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~5 " "Latch ROM:Rom\|arom~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883480 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~55 " "Latch ROM:Rom\|arom~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883480 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~60 " "Latch ROM:Rom\|arom~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883480 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~30 " "Latch ROM:Rom\|arom~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~20 " "Latch ROM:Rom\|arom~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~70 " "Latch ROM:Rom\|arom~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~10 " "Latch ROM:Rom\|arom~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~40 " "Latch ROM:Rom\|arom~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~0 " "Latch ROM:Rom\|arom~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~50 " "Latch ROM:Rom\|arom~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~65 " "Latch ROM:Rom\|arom~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~35 " "Latch ROM:Rom\|arom~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~25 " "Latch ROM:Rom\|arom~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~75 " "Latch ROM:Rom\|arom~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~95 " "Latch ROM:Rom\|arom~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~110 " "Latch ROM:Rom\|arom~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~90 " "Latch ROM:Rom\|arom~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~115 " "Latch ROM:Rom\|arom~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~140 " "Latch ROM:Rom\|arom~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~125 " "Latch ROM:Rom\|arom~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~120 " "Latch ROM:Rom\|arom~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~145 " "Latch ROM:Rom\|arom~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~100 " "Latch ROM:Rom\|arom~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~85 " "Latch ROM:Rom\|arom~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~80 " "Latch ROM:Rom\|arom~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~105 " "Latch ROM:Rom\|arom~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883481 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~150 " "Latch ROM:Rom\|arom~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~135 " "Latch ROM:Rom\|arom~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~130 " "Latch ROM:Rom\|arom~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~155 " "Latch ROM:Rom\|arom~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~46 " "Latch ROM:Rom\|arom~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~16 " "Latch ROM:Rom\|arom~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~6 " "Latch ROM:Rom\|arom~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~56 " "Latch ROM:Rom\|arom~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~31 " "Latch ROM:Rom\|arom~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~61 " "Latch ROM:Rom\|arom~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~21 " "Latch ROM:Rom\|arom~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~71 " "Latch ROM:Rom\|arom~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~41 " "Latch ROM:Rom\|arom~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~11 " "Latch ROM:Rom\|arom~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~1 " "Latch ROM:Rom\|arom~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~51 " "Latch ROM:Rom\|arom~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~36 " "Latch ROM:Rom\|arom~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~66 " "Latch ROM:Rom\|arom~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~26 " "Latch ROM:Rom\|arom~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~76 " "Latch ROM:Rom\|arom~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~126 " "Latch ROM:Rom\|arom~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~141 " "Latch ROM:Rom\|arom~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~121 " "Latch ROM:Rom\|arom~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~146 " "Latch ROM:Rom\|arom~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~111 " "Latch ROM:Rom\|arom~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~96 " "Latch ROM:Rom\|arom~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883482 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~91 " "Latch ROM:Rom\|arom~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~116 " "Latch ROM:Rom\|arom~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~101 " "Latch ROM:Rom\|arom~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~86 " "Latch ROM:Rom\|arom~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~81 " "Latch ROM:Rom\|arom~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~106 " "Latch ROM:Rom\|arom~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~136 " "Latch ROM:Rom\|arom~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~151 " "Latch ROM:Rom\|arom~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~131 " "Latch ROM:Rom\|arom~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~156 " "Latch ROM:Rom\|arom~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~17 " "Latch ROM:Rom\|arom~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~47 " "Latch ROM:Rom\|arom~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~7 " "Latch ROM:Rom\|arom~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~57 " "Latch ROM:Rom\|arom~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~62 " "Latch ROM:Rom\|arom~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~32 " "Latch ROM:Rom\|arom~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~22 " "Latch ROM:Rom\|arom~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~72 " "Latch ROM:Rom\|arom~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~12 " "Latch ROM:Rom\|arom~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~42 " "Latch ROM:Rom\|arom~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~2 " "Latch ROM:Rom\|arom~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~52 " "Latch ROM:Rom\|arom~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~67 " "Latch ROM:Rom\|arom~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~37 " "Latch ROM:Rom\|arom~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~27 " "Latch ROM:Rom\|arom~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~77 " "Latch ROM:Rom\|arom~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883483 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~97 " "Latch ROM:Rom\|arom~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~112 " "Latch ROM:Rom\|arom~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~92 " "Latch ROM:Rom\|arom~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~117 " "Latch ROM:Rom\|arom~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~142 " "Latch ROM:Rom\|arom~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~127 " "Latch ROM:Rom\|arom~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~122 " "Latch ROM:Rom\|arom~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~147 " "Latch ROM:Rom\|arom~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~102 " "Latch ROM:Rom\|arom~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~87 " "Latch ROM:Rom\|arom~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~82 " "Latch ROM:Rom\|arom~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~107 " "Latch ROM:Rom\|arom~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~152 " "Latch ROM:Rom\|arom~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~137 " "Latch ROM:Rom\|arom~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~132 " "Latch ROM:Rom\|arom~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~157 " "Latch ROM:Rom\|arom~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[1\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[1\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~33 " "Latch ROM:Rom\|arom~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~63 " "Latch ROM:Rom\|arom~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~23 " "Latch ROM:Rom\|arom~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~73 " "Latch ROM:Rom\|arom~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~18 " "Latch ROM:Rom\|arom~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~48 " "Latch ROM:Rom\|arom~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~8 " "Latch ROM:Rom\|arom~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~58 " "Latch ROM:Rom\|arom~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~13 " "Latch ROM:Rom\|arom~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~43 " "Latch ROM:Rom\|arom~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~3 " "Latch ROM:Rom\|arom~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883484 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~53 " "Latch ROM:Rom\|arom~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~38 " "Latch ROM:Rom\|arom~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~68 " "Latch ROM:Rom\|arom~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~28 " "Latch ROM:Rom\|arom~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~78 " "Latch ROM:Rom\|arom~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~113 " "Latch ROM:Rom\|arom~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~98 " "Latch ROM:Rom\|arom~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~93 " "Latch ROM:Rom\|arom~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~118 " "Latch ROM:Rom\|arom~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~143 " "Latch ROM:Rom\|arom~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~128 " "Latch ROM:Rom\|arom~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~123 " "Latch ROM:Rom\|arom~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~148 " "Latch ROM:Rom\|arom~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~103 " "Latch ROM:Rom\|arom~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~88 " "Latch ROM:Rom\|arom~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~83 " "Latch ROM:Rom\|arom~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~108 " "Latch ROM:Rom\|arom~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~138 " "Latch ROM:Rom\|arom~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~153 " "Latch ROM:Rom\|arom~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~133 " "Latch ROM:Rom\|arom~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~158 " "Latch ROM:Rom\|arom~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Ports D and ENA on the latch are fed by the same signal Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~34 " "Latch ROM:Rom\|arom~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~54 " "Latch ROM:Rom\|arom~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~14 " "Latch ROM:Rom\|arom~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~74 " "Latch ROM:Rom\|arom~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883485 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~49 " "Latch ROM:Rom\|arom~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~29 " "Latch ROM:Rom\|arom~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~9 " "Latch ROM:Rom\|arom~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~69 " "Latch ROM:Rom\|arom~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~44 " "Latch ROM:Rom\|arom~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~24 " "Latch ROM:Rom\|arom~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~4 " "Latch ROM:Rom\|arom~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~64 " "Latch ROM:Rom\|arom~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~59 " "Latch ROM:Rom\|arom~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~39 " "Latch ROM:Rom\|arom~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~19 " "Latch ROM:Rom\|arom~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~79 " "Latch ROM:Rom\|arom~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~99 " "Latch ROM:Rom\|arom~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~134 " "Latch ROM:Rom\|arom~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~94 " "Latch ROM:Rom\|arom~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~139 " "Latch ROM:Rom\|arom~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~109 " "Latch ROM:Rom\|arom~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~144 " "Latch ROM:Rom\|arom~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~104 " "Latch ROM:Rom\|arom~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~149 " "Latch ROM:Rom\|arom~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~89 " "Latch ROM:Rom\|arom~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~124 " "Latch ROM:Rom\|arom~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~84 " "Latch ROM:Rom\|arom~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~129 " "Latch ROM:Rom\|arom~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~119 " "Latch ROM:Rom\|arom~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~154 " "Latch ROM:Rom\|arom~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883486 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~114 " "Latch ROM:Rom\|arom~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883487 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ROM:Rom\|arom~159 " "Latch ROM:Rom\|arom~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tcount\[0\] " "Ports D and ENA on the latch are fed by the same signal Tcount\[0\]" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650894883487 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650894883487 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650894883487 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650894883487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Pcount\[0\] VCC " "Pin \"led1_Pcount\[0\]\" is stuck at VCC" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Pcount[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Pcount\[1\] GND " "Pin \"led1_Pcount\[1\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Pcount[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Pcount\[2\] GND " "Pin \"led1_Pcount\[2\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Pcount[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Pcount\[3\] GND " "Pin \"led1_Pcount\[3\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Pcount[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Pcount\[4\] GND " "Pin \"led1_Pcount\[4\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Pcount[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Pcount\[5\] GND " "Pin \"led1_Pcount\[5\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Pcount[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Pcount\[6\] GND " "Pin \"led1_Pcount\[6\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Pcount[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_Wtime\[5\] GND " "Pin \"led1_Wtime\[5\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650894883523 "|BBqM|led1_Wtime[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650894883523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650894883570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650894883888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/All BBqM Projects/FSM_BBqM/BBqM/output_files/BBqM.map.smsg " "Generated suppressed messages file E:/All BBqM Projects/FSM_BBqM/BBqM/output_files/BBqM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894883917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650894883980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650894883980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "465 " "Implemented 465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650894884008 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650894884008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650894884008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650894884008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 334 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 334 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650894884023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 15:54:44 2022 " "Processing ended: Mon Apr 25 15:54:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650894884023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650894884023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650894884023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650894884023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650894885086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650894885086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:54:44 2022 " "Processing started: Mon Apr 25 15:54:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650894885086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650894885086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BBqM -c BBqM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BBqM -c BBqM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650894885086 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650894885177 ""}
{ "Info" "0" "" "Project  = BBqM" {  } {  } 0 0 "Project  = BBqM" 0 0 "Fitter" 0 0 1650894885177 ""}
{ "Info" "0" "" "Revision = BBqM" {  } {  } 0 0 "Revision = BBqM" 0 0 "Fitter" 0 0 1650894885178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650894885248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650894885249 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BBqM 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"BBqM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650894885254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650894885282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650894885282 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650894885405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650894885410 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650894885519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650894885519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650894885519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650894885519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650894885519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650894885521 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650894885521 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650894885521 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650894885521 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650894885521 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650894885521 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650894885522 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650894886063 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BBqM.sdc " "Synopsys Design Constraints File file not found: 'BBqM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650894886063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650894886063 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650894886067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650894886067 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650894886067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886086 ""}  } { { "BBqM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/BBqM.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "Automatically promoted node Counter:COUNTER\|clock_divider:clk\|CLK5Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\] " "Destination node Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[0\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650894886086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[1\] " "Destination node Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[1\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650894886086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\] " "Destination node Counter:COUNTER\|UpDown_Counter_FSM:UpDown\|Pcount\[2\]" {  } { { "UpDown_Counter_FSM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/UpDown_Counter_FSM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650894886086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:COUNTER\|clock_divider:clk\|CLK5Hz~0 " "Destination node Counter:COUNTER\|clock_divider:clk\|CLK5Hz~0" {  } { { "clock_divider.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/clock_divider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650894886086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650894886086 ""}  } { { "clock_divider.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/clock_divider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~266  " "Automatically promoted node ROM:Rom\|arom~266 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886086 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~268  " "Automatically promoted node ROM:Rom\|arom~268 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886086 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~270  " "Automatically promoted node ROM:Rom\|arom~270 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886086 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~272  " "Automatically promoted node ROM:Rom\|arom~272 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886086 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~274  " "Automatically promoted node ROM:Rom\|arom~274 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~276  " "Automatically promoted node ROM:Rom\|arom~276 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~278  " "Automatically promoted node ROM:Rom\|arom~278 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~280  " "Automatically promoted node ROM:Rom\|arom~280 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~282  " "Automatically promoted node ROM:Rom\|arom~282 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~284  " "Automatically promoted node ROM:Rom\|arom~284 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~286  " "Automatically promoted node ROM:Rom\|arom~286 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~288  " "Automatically promoted node ROM:Rom\|arom~288 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~290  " "Automatically promoted node ROM:Rom\|arom~290 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~292  " "Automatically promoted node ROM:Rom\|arom~292 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~294  " "Automatically promoted node ROM:Rom\|arom~294 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~296  " "Automatically promoted node ROM:Rom\|arom~296 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~297  " "Automatically promoted node ROM:Rom\|arom~297 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:Rom\|arom~298  " "Automatically promoted node ROM:Rom\|arom~298 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650894886087 ""}  } { { "ROM.v" "" { Text "E:/All BBqM Projects/FSM_BBqM/BBqM/ROM.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650894886087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650894886363 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650894886364 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650894886364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650894886364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650894886365 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650894886365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650894886365 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650894886365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650894886382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650894886382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650894886382 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650894886458 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650894886461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650894887223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650894887310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650894887327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650894890348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650894890348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650894890728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "E:/All BBqM Projects/FSM_BBqM/BBqM/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650894891841 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650894891841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650894893192 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650894893192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650894893196 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650894893340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650894893350 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1650894893350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650894893591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650894893591 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1650894893591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650894893831 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650894894418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/All BBqM Projects/FSM_BBqM/BBqM/output_files/BBqM.fit.smsg " "Generated suppressed messages file E:/All BBqM Projects/FSM_BBqM/BBqM/output_files/BBqM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650894894709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6634 " "Peak virtual memory: 6634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650894894955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 15:54:54 2022 " "Processing ended: Mon Apr 25 15:54:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650894894955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650894894955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650894894955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650894894955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650894895833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650894895834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:54:55 2022 " "Processing started: Mon Apr 25 15:54:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650894895834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650894895834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BBqM -c BBqM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BBqM -c BBqM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650894895834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650894896059 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650894897106 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650894897187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650894897782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 15:54:57 2022 " "Processing ended: Mon Apr 25 15:54:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650894897782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650894897782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650894897782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650894897782 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650894898361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650894898775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650894898776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:54:58 2022 " "Processing started: Mon Apr 25 15:54:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650894898776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650894898776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BBqM -c BBqM " "Command: quartus_sta BBqM -c BBqM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650894898776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650894898871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650894898997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650894898997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899026 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650894899181 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BBqM.sdc " "Synopsys Design Constraints File file not found: 'BBqM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650894899190 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899191 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tcount\[0\] Tcount\[0\] " "create_clock -period 1.000 -name Tcount\[0\] Tcount\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650894899191 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter:COUNTER\|clock_divider:clk\|CLK5Hz Counter:COUNTER\|clock_divider:clk\|CLK5Hz " "create_clock -period 1.000 -name Counter:COUNTER\|clock_divider:clk\|CLK5Hz Counter:COUNTER\|clock_divider:clk\|CLK5Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650894899191 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650894899191 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650894899191 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650894899193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650894899194 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650894899195 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650894899199 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650894899203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650894899204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.618 " "Worst-case setup slack is -3.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.618             -57.212 CLK  " "   -3.618             -57.212 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604            -413.233 Tcount\[0\]  " "   -3.604            -413.233 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673             -22.222 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "   -2.673             -22.222 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.508 " "Worst-case hold slack is -0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508             -11.662 Tcount\[0\]  " "   -0.508             -11.662 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "    0.330               0.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 CLK  " "    0.533               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650894899209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650894899210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.328 CLK  " "   -3.000             -32.328 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Tcount\[0\]  " "   -3.000              -3.000 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -17.108 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "   -1.222             -17.108 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899211 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650894899219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650894899234 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1650894899235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650894899495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650894899523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650894899527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.231 " "Worst-case setup slack is -3.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.231             -50.731 CLK  " "   -3.231             -50.731 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.157            -361.459 Tcount\[0\]  " "   -3.157            -361.459 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -19.009 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "   -2.333             -19.009 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.468 " "Worst-case hold slack is -0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -9.628 Tcount\[0\]  " "   -0.468              -9.628 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "    0.300               0.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 CLK  " "    0.491               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650894899532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650894899533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.328 CLK  " "   -3.000             -32.328 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Tcount\[0\]  " "   -3.000              -3.000 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -17.108 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "   -1.222             -17.108 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899534 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650894899542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650894899625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650894899627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.921 " "Worst-case setup slack is -1.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921            -160.839 Tcount\[0\]  " "   -1.921            -160.839 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276             -13.826 CLK  " "   -1.276             -13.826 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.906              -5.445 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "   -0.906              -5.445 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.392 " "Worst-case hold slack is -0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392             -11.980 Tcount\[0\]  " "   -0.392             -11.980 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "    0.152               0.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 CLK  " "    0.244               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650894899632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650894899633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.862 CLK  " "   -3.000             -27.862 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.727 Tcount\[0\]  " "   -3.000             -11.727 Tcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz  " "   -1.000             -14.000 Counter:COUNTER\|clock_divider:clk\|CLK5Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650894899634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650894899634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650894900219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650894900222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650894900247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 15:55:00 2022 " "Processing ended: Mon Apr 25 15:55:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650894900247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650894900247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650894900247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650894900247 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 349 s " "Quartus Prime Full Compilation was successful. 0 errors, 349 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650894900865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650894939656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650894939656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:55:39 2022 " "Processing started: Mon Apr 25 15:55:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650894939656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650894939656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp BBqM -c BBqM --netlist_type=sgate " "Command: quartus_npp BBqM -c BBqM --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650894939657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650894939805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650894939815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 15:55:39 2022 " "Processing ended: Mon Apr 25 15:55:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650894939815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650894939815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650894939815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650894939815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650895073154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650895073154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:57:53 2022 " "Processing started: Mon Apr 25 15:57:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650895073154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650895073154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp BBqM -c BBqM --netlist_type=sm_process " "Command: quartus_npp BBqM -c BBqM --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650895073155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650895073303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650895073322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 15:57:53 2022 " "Processing ended: Mon Apr 25 15:57:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650895073322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650895073322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650895073322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650895073322 ""}
