%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/


%% Created for Kevin Dawkins at 2013-12-03 19:51:23 -0700 


%% Saved with string encoding Unicode (UTF-8) 



@inproceedings{finance,
	Author = {Atanassov, E. and Ivanovska, S. and Dimitrov, D.},
	Booktitle = {MIPRO, 2012 Proceedings of the 35th International Convention},
	Date-Added = {2013-12-04 02:51:12 +0000},
	Date-Modified = {2013-12-04 02:51:21 +0000},
	Keywords = {Monte Carlo methods;financial management;graphics processing units;parallel architectures;pricing;sequences;stochastic processes;stock markets;CUDA-enabled graphic cards;Halton sequences;Heston stochastic volatility model;Poisson jump process;Sobol sequences;computation parallelism;financial options;marketplace;multiple GPU;option pricing method;parallel implementations;quasi Monte Carlo method;stochastic process;stock evolution;Computational modeling;Europe;Graphics processing unit;Mathematical model;Message systems;Monte Carlo methods;Pricing},
	Pages = {368-373},
	Title = {Parallel implementation of option pricing methods on multiple GPUs},
	Year = {2012}}

@inproceedings{cpuassist,
	Author = {Yi Yang and Ping Xiang and Mantor, M. and Huiyang Zhou},
	Booktitle = {High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on},
	Date-Added = {2013-11-25 21:38:05 +0000},
	Date-Modified = {2013-11-25 21:38:59 +0000},
	Doi = {10.1109/HPCA.2012.6168948},
	Issn = {1530-0897},
	Keywords = {cache storage;graphics processing units;program compilers;AMD accelerated processing unit platforms;CPU preexecution program;CPU resource utilization;CPU-GPU architecture fusion;CPU-assisted GPGPU;GPGPU program execution;GPU kernel;Intel Sandy Bridge;L2-cache;compiler algorithms;instruction-level parallelism;memory access instructions;memory fetch instructions;multiple thread-blocks;off-chip memory;on-chip L3 cache;prefetcher;user-level applications;Central Processing Unit;Computer architecture;Graphics processing unit;Kernel;Prefetching;System-on-a-chip},
	Pages = {1-12},
	Title = {CPU-assisted GPGPU on fused CPU-GPU architectures},
	Year = {2012},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/HPCA.2012.6168948}}

@inproceedings{mapreduce,
	Author = {Linchuan Chen and Xin Huo and Agrawal, G.},
	Booktitle = {High Performance Computing, Networking, Storage and Analysis (SC), 2012 International Conference for},
	Date-Added = {2013-11-25 21:38:04 +0000},
	Date-Modified = {2013-11-25 21:38:40 +0000},
	Doi = {10.1109/SC.2012.16},
	Issn = {2167-4329},
	Keywords = {computer architecture;graphics processing units;pipeline processing;MapReduce;continuous reduction method;coupled CPU-GPU architecture;data mining;dynamic work distribution scheme;intranode acceleration;machine learning;map-dividing scheme;parallel application;pipelining scheme;runtime tuning method;scalable high performance computing;Acceleration;Computer architecture;Graphics processing units;Indexes;Load management;Message systems;Pipeline processing},
	Pages = {1-11},
	Title = {Accelerating MapReduce on a coupled CPU-GPU architecture},
	Year = {2012},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SC.2012.16}}

@inproceedings{tlpcache,
	Author = {Jaekyu Lee and Hyesoon Kim},
	Booktitle = {High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on},
	Date-Added = {2013-11-25 21:38:03 +0000},
	Date-Modified = {2013-11-25 21:39:07 +0000},
	Doi = {10.1109/HPCA.2012.6168947},
	Issn = {1530-0897},
	Keywords = {cache storage;graphics processing units;CPU-GPU heterogeneous architecture;TAP;TAP-RRIP;TAP-UCP;TLP-aware cache management policy;core-sampling mechanism;dynamic cache partitioning;last-level cache management;promotion-based cache management;rereference interval prediction;several shared cache management mechanisms;shared resource management;thread-level parallelism;utility-based cache partitioning;Benchmark testing;Computer architecture;Graphics processing unit;Instruction sets;Measurement;Radiation detectors;System-on-a-chip},
	Pages = {1-12},
	Title = {TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture},
	Year = {2012},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/HPCA.2012.6168947}}

@inproceedings{emergingtech,
	Author = {Enhua Wu and Youquan Liu},
	Booktitle = {Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on},
	Date-Added = {2013-11-16 23:10:30 +0000},
	Date-Modified = {2013-11-16 23:10:44 +0000},
	Doi = {10.1109/APCCAS.2008.4746099},
	Keywords = {computer graphics;coprocessors;parallel processing;fluid simulation;general purpose computation;graphics processing unit architecture;parallel processing;Assembly;Central Processing Unit;Computer architecture;Computer graphics;Computer science;Concurrent computing;Hardware;History;Pipelines;Rendering (computer graphics)},
	Pages = {618-622},
	Title = {Emerging technology about GPGPU},
	Year = {2008},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/APCCAS.2008.4746099}}

@inproceedings{memcached,
	Author = {Hetherington, T.H. and Rogers, T.G. and Hsu, L. and O'Connor, M. and Aamodt, T.M.},
	Booktitle = {Performance Analysis of Systems and Software (ISPASS), 2012 IEEE International Symposium on},
	Date-Added = {2013-11-16 23:07:09 +0000},
	Date-Modified = {2013-11-16 23:08:09 +0000},
	Doi = {10.1109/ISPASS.2012.6189209},
	Keywords = {cache storage;graphics processing units;middleware;parallel processing;table lookup;GPU simulator;HPC;OpenCL;control flow;graphics processing unit;heterogeneous CPU-GPU system;heterogeneous hardware;high-performance computing;key-value look-up handler;key-value store middleware application;memcached;memory access pattern;parallelism;physical hardware;server workload;supercomputer;Graphics processing unit;Hardware;Kernel;Memory management;Payloads;Servers;GPGPU;OpenCL;SIMD;key-value store;server},
	Pages = {88-98},
	Title = {Characterizing and evaluating a key-value store application on heterogeneous CPU-GPU systems},
	Year = {2012},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISPASS.2012.6189209}}

@article{gpucomputing,
	Author = {Owens, J.D. and Houston, M. and Luebke, D. and Green, S. and Stone, J.E. and Phillips, J.C.},
	Date-Added = {2013-11-16 23:07:09 +0000},
	Date-Modified = {2013-11-16 23:08:58 +0000},
	Doi = {10.1109/JPROC.2008.917757},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {computer graphic equipment;microcomputers;parallel programming;GPU computing;computational biophysics;game physics;general-purpose computing;graphics engine;graphics processing unit;high-performance computer system;memory bandwidth;microprocessor;parallel computing;parallel programmable processor;peak arithmetic;programming model;Arithmetic;Bandwidth;Central Processing Unit;Computational biophysics;Engines;Graphics;Hardware;Microprocessors;Performance gain;Physics computing;GPU computing;General-purpose computing on the graphics processing unit (GPGPU);parallel computing},
	Number = {5},
	Pages = {879-899},
	Title = {GPU Computing},
	Volume = {96},
	Year = {2008},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2008.917757}}

@article{nvidia,
	Author = {Keckler, S.W. and Dally, W.J. and Khailany, B. and Garland, M. and Glasco, D.},
	Date-Added = {2013-11-16 23:07:08 +0000},
	Date-Modified = {2013-11-16 23:09:49 +0000},
	Doi = {10.1109/MM.2011.89},
	Issn = {0272-1732},
	Journal = {Micro, IEEE},
	Keywords = {computer graphic equipment;coprocessors;parallel processing;GPU-based high-throughput computing systems;Nvidia Research;graphics processing unit;high-performance computing system;parallel computing;single-chip parallel-computing system;Computer architecture;Graphics processing unit;Next generation networking;Parallel programming;Throughput;GPU;Parallel-computer architecture;energy-efficient computing},
	Number = {5},
	Pages = {7-17},
	Title = {GPUs and the Future of Parallel Computing},
	Volume = {31},
	Year = {2011},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MM.2011.89}}

@inproceedings{linearalg,
	Author = {Shih-Chieh Wei and Bormin Huang},
	Booktitle = {Parallel and Distributed Systems (ICPADS), 2012 IEEE 18th International Conference on},
	Date-Added = {2013-11-16 23:07:06 +0000},
	Date-Modified = {2013-11-16 23:07:56 +0000},
	Doi = {10.1109/ICPADS.2012.147},
	Issn = {1521-9097},
	Keywords = {graphics processing units;matrix algebra;parallel processing;Cholesky factorization;Fermi GPU;GPGPU;Intel Math Kernel Library;MKL;accelerating Volkov hybrid implementation;general matrices;general purpose graphics processing unit;parallel computation;square matrix;symmetric positive definite coefficient matrix;Educational institutions;Graphics processing units;Instruction sets;Kernel;Libraries;Linear algebra;Symmetric matrices;Cholesky factorization;general purpose graphics processing unit;parallel computing},
	Pages = {896-900},
	Title = {Accelerating Volkov's Hybrid Implementation of Cholesky Factorization on a Fermi GPU},
	Year = {2012},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICPADS.2012.147}}
