#   step REPORT : Synthesizing module : dwt_sys_clk_sync
#   step REPORT : [39.349] Optimizing module : dwt_sys_clk_sync
#   step REPORT : [39.350] Instance count of module dwt_sys_clk_sync is 1
#   step REPORT : [6.1691] Total net count: 1022
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 7 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 15
#   step REPORT : [6.1695] 3-input LUTs: 53
#   step REPORT : [6.1695] 4-input LUTs: 26
#   step REPORT : [6.1695] 5-input LUTs: 104
#   step REPORT : [6.1695] 6-input LUTs: 72
#   step REPORT : [6.1696] Total LUT area: 270
#   step REPORT : [6.1697] State    : 209
#   step REPORT : [6.1697]   (FF)   : 209
#   step REPORT : [6.1697] +CSA LUTs: 158
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dwt_sys_clk_sync' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 209 |                 428 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 338 |                   2 |                   0 |                   0 |                   0 || dwt_sys_clk_sync
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dwt_sys_clk_sync' to 'edif/dwt_sys_clk_sync/dwt_sys_clk_sync.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dwt_sys_clk_sync/dwt_sys_clk_sync.edf.gz'
#   step SERIALIZE : #bytes in: 35659, #bytes out: 14784, compression ratio: 2.411999
#   step REPORT : [87.28] Resource usage for dwt_sys_clk_sync: 0.114s 0.0M
