# Traffic_Light_Controller
The objective of this project is to develop a Verilog-based methodology for traffic control, specifically designed for a T-shaped road configuration, incorporating precise time delays to manage traffic flow efficiently.
