static inline struct V_1 * F_1 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_1 , V_4 ) ;\r\n}\r\nSTATIC T_1\r\nF_3 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_6 * V_7 = V_5 -> V_8 ;\r\nT_1 V_9 = 2 ;\r\nswitch ( V_7 -> V_10 . V_11 ) {\r\ncase V_12 :\r\nif ( ( V_5 -> V_13 & V_14 ) &&\r\nV_7 -> V_10 . V_15 > 0 &&\r\nV_7 -> V_16 . V_17 > 0 )\r\nV_9 ++ ;\r\nbreak;\r\ncase V_18 :\r\nif ( ( V_5 -> V_13 & V_19 ) &&\r\nV_7 -> V_16 . V_20 > 0 )\r\nV_9 ++ ;\r\nbreak;\r\ncase V_21 :\r\nif ( ( V_5 -> V_13 & V_22 ) &&\r\nV_7 -> V_16 . V_17 > 0 )\r\nV_9 ++ ;\r\nbreak;\r\ncase V_23 :\r\ncase V_24 :\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\nif ( ! F_4 ( V_7 ) )\r\nreturn V_9 ;\r\nswitch ( V_7 -> V_10 . V_25 ) {\r\ncase V_12 :\r\nif ( ( V_5 -> V_13 & V_26 ) &&\r\nV_7 -> V_10 . V_27 > 0 &&\r\nV_7 -> V_28 -> V_17 > 0 )\r\nV_9 ++ ;\r\nbreak;\r\ncase V_18 :\r\nif ( ( V_5 -> V_13 & V_29 ) &&\r\nV_7 -> V_28 -> V_20 > 0 )\r\nV_9 ++ ;\r\nbreak;\r\ncase V_21 :\r\nif ( ( V_5 -> V_13 & V_30 ) &&\r\nV_7 -> V_28 -> V_17 > 0 )\r\nV_9 ++ ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\nreturn V_9 ;\r\n}\r\nSTATIC void\r\nF_5 (\r\nstruct V_6 * V_7 ,\r\nstruct V_31 * V_32 ,\r\nint V_33 ,\r\nint type )\r\n{\r\nT_2 * V_34 ;\r\nV_34 = F_6 ( F_7 ( V_7 , V_33 ) , V_35 ) ;\r\nif ( V_33 == V_36 )\r\nV_7 -> V_37 -> V_38 = V_34 ;\r\nelse\r\nV_7 -> V_37 -> V_39 = V_34 ;\r\nV_32 -> V_40 = V_34 ;\r\nV_32 -> V_41 = F_8 ( V_7 , V_34 , V_33 ) ;\r\nV_32 -> V_42 = type ;\r\n}\r\nSTATIC void\r\nF_9 (\r\nstruct V_2 * V_3 ,\r\nstruct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_6 * V_7 = V_5 -> V_8 ;\r\nT_1 V_9 ;\r\nT_3 V_43 ;\r\nT_4 * V_44 ;\r\nV_32 -> V_40 = & V_5 -> V_45 ;\r\nV_32 -> V_41 = sizeof( V_46 ) ;\r\nV_32 -> V_42 = V_47 ;\r\nV_32 ++ ;\r\nV_9 = 1 ;\r\nV_32 -> V_40 = & V_7 -> V_10 ;\r\nV_32 -> V_41 = sizeof( struct V_48 ) ;\r\nV_32 -> V_42 = V_49 ;\r\nV_32 ++ ;\r\nV_9 ++ ;\r\nV_44 = V_7 -> V_50 ;\r\nASSERT ( V_7 -> V_10 . V_51 == 1 || F_10 ( & V_44 -> V_52 ) ) ;\r\nif ( V_7 -> V_10 . V_51 == 1 ) {\r\nif ( ! F_10 ( & V_44 -> V_52 ) ) {\r\nASSERT ( V_7 -> V_10 . V_53 <= V_54 ) ;\r\nV_7 -> V_10 . V_55 = V_7 -> V_10 . V_53 ;\r\n} else {\r\nV_7 -> V_10 . V_51 = 2 ;\r\nV_7 -> V_10 . V_55 = 0 ;\r\nmemset ( & ( V_7 -> V_10 . V_56 [ 0 ] ) , 0 , sizeof( V_7 -> V_10 . V_56 ) ) ;\r\n}\r\n}\r\nswitch ( V_7 -> V_10 . V_11 ) {\r\ncase V_12 :\r\nV_5 -> V_13 &=\r\n~ ( V_22 | V_19 |\r\nV_57 | V_58 ) ;\r\nif ( ( V_5 -> V_13 & V_14 ) &&\r\nV_7 -> V_10 . V_15 > 0 &&\r\nV_7 -> V_16 . V_17 > 0 ) {\r\nASSERT ( V_7 -> V_16 . V_59 . V_60 != NULL ) ;\r\nASSERT ( V_7 -> V_16 . V_17 / sizeof( T_2 ) > 0 ) ;\r\nASSERT ( V_5 -> V_38 == NULL ) ;\r\n#ifdef F_11\r\nif ( V_7 -> V_10 . V_15 == V_7 -> V_16 . V_17 /\r\n( T_1 ) sizeof( T_2 ) ) {\r\nV_32 -> V_40 = V_7 -> V_16 . V_59 . V_60 ;\r\nV_32 -> V_41 = V_7 -> V_16 . V_17 ;\r\nV_32 -> V_42 = V_61 ;\r\n} else\r\n#endif\r\n{\r\nF_5 ( V_7 , V_32 ,\r\nV_36 , V_61 ) ;\r\n}\r\nASSERT ( V_32 -> V_41 <= V_7 -> V_16 . V_17 ) ;\r\nV_5 -> V_45 . V_62 = V_32 -> V_41 ;\r\nV_32 ++ ;\r\nV_9 ++ ;\r\n} else {\r\nV_5 -> V_13 &= ~ V_14 ;\r\n}\r\nbreak;\r\ncase V_18 :\r\nV_5 -> V_13 &=\r\n~ ( V_22 | V_14 |\r\nV_57 | V_58 ) ;\r\nif ( ( V_5 -> V_13 & V_19 ) &&\r\nV_7 -> V_16 . V_20 > 0 ) {\r\nASSERT ( V_7 -> V_16 . V_63 != NULL ) ;\r\nV_32 -> V_40 = V_7 -> V_16 . V_63 ;\r\nV_32 -> V_41 = V_7 -> V_16 . V_20 ;\r\nV_32 -> V_42 = V_64 ;\r\nV_32 ++ ;\r\nV_9 ++ ;\r\nV_5 -> V_45 . V_62 = V_7 -> V_16 . V_20 ;\r\n} else {\r\nASSERT ( ! ( V_5 -> V_13 &\r\nV_19 ) ) ;\r\n#ifdef F_12\r\nif ( V_5 -> V_65 > 0 ) {\r\nASSERT ( V_5 -> V_65 ==\r\nV_7 -> V_16 . V_20 ) ;\r\nASSERT ( memcmp ( V_5 -> V_66 ,\r\nV_7 -> V_16 . V_63 ,\r\nV_5 -> V_65 ) == 0 ) ;\r\n} else {\r\nASSERT ( V_7 -> V_16 . V_20 == 0 ) ;\r\n}\r\n#endif\r\nV_5 -> V_13 &= ~ V_19 ;\r\n}\r\nbreak;\r\ncase V_21 :\r\nV_5 -> V_13 &=\r\n~ ( V_14 | V_19 |\r\nV_57 | V_58 ) ;\r\nif ( ( V_5 -> V_13 & V_22 ) &&\r\nV_7 -> V_16 . V_17 > 0 ) {\r\nASSERT ( V_7 -> V_16 . V_59 . V_67 != NULL ) ;\r\nASSERT ( V_7 -> V_10 . V_68 > 0 ) ;\r\nV_32 -> V_40 = V_7 -> V_16 . V_59 . V_67 ;\r\nV_43 = F_13 ( V_7 -> V_16 . V_17 , 4 ) ;\r\nASSERT ( ( V_7 -> V_16 . V_69 == 0 ) ||\r\n( V_7 -> V_16 . V_69 == V_43 ) ) ;\r\nV_32 -> V_41 = ( int ) V_43 ;\r\nV_32 -> V_42 = V_70 ;\r\nV_32 ++ ;\r\nV_9 ++ ;\r\nV_5 -> V_45 . V_62 = ( unsigned ) V_43 ;\r\n} else {\r\nV_5 -> V_13 &= ~ V_22 ;\r\n}\r\nbreak;\r\ncase V_23 :\r\nV_5 -> V_13 &=\r\n~ ( V_22 | V_19 |\r\nV_14 | V_58 ) ;\r\nif ( V_5 -> V_13 & V_57 ) {\r\nV_5 -> V_45 . V_71 . V_72 =\r\nV_7 -> V_16 . V_73 . V_74 ;\r\n}\r\nbreak;\r\ncase V_24 :\r\nV_5 -> V_13 &=\r\n~ ( V_22 | V_19 |\r\nV_14 | V_57 ) ;\r\nif ( V_5 -> V_13 & V_58 ) {\r\nV_5 -> V_45 . V_71 . V_75 =\r\nV_7 -> V_16 . V_73 . V_76 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\nif ( ! F_4 ( V_7 ) ) {\r\nV_5 -> V_13 &=\r\n~ ( V_30 | V_29 | V_26 ) ;\r\ngoto V_77;\r\n}\r\nswitch ( V_7 -> V_10 . V_25 ) {\r\ncase V_12 :\r\nV_5 -> V_13 &=\r\n~ ( V_30 | V_29 ) ;\r\nif ( ( V_5 -> V_13 & V_26 ) &&\r\nV_7 -> V_10 . V_27 > 0 &&\r\nV_7 -> V_28 -> V_17 > 0 ) {\r\nASSERT ( V_7 -> V_28 -> V_17 / sizeof( T_2 ) ==\r\nV_7 -> V_10 . V_27 ) ;\r\nASSERT ( V_7 -> V_28 -> V_59 . V_60 != NULL ) ;\r\n#ifdef F_11\r\nV_32 -> V_40 = V_7 -> V_28 -> V_59 . V_60 ;\r\nV_32 -> V_41 = V_7 -> V_28 -> V_17 ;\r\nV_32 -> V_42 = V_78 ;\r\n#else\r\nASSERT ( V_5 -> V_39 == NULL ) ;\r\nF_5 ( V_7 , V_32 ,\r\nV_79 , V_78 ) ;\r\n#endif\r\nV_5 -> V_45 . V_80 = V_32 -> V_41 ;\r\nV_32 ++ ;\r\nV_9 ++ ;\r\n} else {\r\nV_5 -> V_13 &= ~ V_26 ;\r\n}\r\nbreak;\r\ncase V_18 :\r\nV_5 -> V_13 &=\r\n~ ( V_30 | V_26 ) ;\r\nif ( ( V_5 -> V_13 & V_29 ) &&\r\nV_7 -> V_28 -> V_20 > 0 ) {\r\nASSERT ( V_7 -> V_28 -> V_63 != NULL ) ;\r\nV_32 -> V_40 = V_7 -> V_28 -> V_63 ;\r\nV_32 -> V_41 = V_7 -> V_28 -> V_20 ;\r\nV_32 -> V_42 = V_81 ;\r\nV_32 ++ ;\r\nV_9 ++ ;\r\nV_5 -> V_45 . V_80 = V_7 -> V_28 -> V_20 ;\r\n} else {\r\nV_5 -> V_13 &= ~ V_29 ;\r\n}\r\nbreak;\r\ncase V_21 :\r\nV_5 -> V_13 &=\r\n~ ( V_26 | V_29 ) ;\r\nif ( ( V_5 -> V_13 & V_30 ) &&\r\nV_7 -> V_28 -> V_17 > 0 ) {\r\nASSERT ( V_7 -> V_28 -> V_59 . V_67 != NULL ) ;\r\nV_32 -> V_40 = V_7 -> V_28 -> V_59 . V_67 ;\r\nV_43 = F_13 ( V_7 -> V_28 -> V_17 , 4 ) ;\r\nASSERT ( ( V_7 -> V_28 -> V_69 == 0 ) ||\r\n( V_7 -> V_28 -> V_69 == V_43 ) ) ;\r\nV_32 -> V_41 = ( int ) V_43 ;\r\nV_32 -> V_42 = V_82 ;\r\nV_32 ++ ;\r\nV_9 ++ ;\r\nV_5 -> V_45 . V_80 = ( unsigned ) V_43 ;\r\n} else {\r\nV_5 -> V_13 &= ~ V_30 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\nV_77:\r\nV_5 -> V_45 . V_83 = V_84 |\r\n( V_5 -> V_13 & ~ V_85 ) ;\r\nV_5 -> V_45 . V_86 = V_9 ;\r\n}\r\nSTATIC void\r\nF_14 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_6 * V_7 = F_1 ( V_3 ) -> V_8 ;\r\nASSERT ( F_15 ( V_7 , V_87 ) ) ;\r\nF_16 ( V_7 , V_88 ) ;\r\nF_17 ( & V_7 -> V_89 ) ;\r\n}\r\nSTATIC void\r\nF_18 (\r\nstruct V_2 * V_3 ,\r\nint remove )\r\n{\r\nstruct V_6 * V_7 = F_1 ( V_3 ) -> V_8 ;\r\nF_19 ( V_7 , V_88 ) ;\r\nASSERT ( F_20 ( & V_7 -> V_89 ) > 0 ) ;\r\nif ( F_21 ( & V_7 -> V_89 ) )\r\nF_22 ( & V_7 -> V_90 , V_91 ) ;\r\n}\r\nSTATIC T_1\r\nF_23 (\r\nstruct V_2 * V_3 ,\r\nstruct V_92 * V_93 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_6 * V_7 = V_5 -> V_8 ;\r\nstruct V_94 * V_95 = NULL ;\r\nT_1 V_96 = V_97 ;\r\nint error ;\r\nif ( F_24 ( V_7 ) > 0 )\r\nreturn V_98 ;\r\nif ( ! F_25 ( V_7 , V_99 ) )\r\nreturn V_100 ;\r\nif ( F_24 ( V_7 ) > 0 ) {\r\nV_96 = V_98 ;\r\ngoto V_101;\r\n}\r\nif ( V_7 -> V_90 & V_102 ) {\r\nV_96 = V_98 ;\r\ngoto V_101;\r\n}\r\nif ( ! F_26 ( V_7 ) ) {\r\nV_96 = V_103 ;\r\ngoto V_101;\r\n}\r\nASSERT ( V_5 -> V_13 != 0 || F_27 ( V_7 -> V_50 ) ) ;\r\nASSERT ( V_5 -> V_104 == 0 || F_27 ( V_7 -> V_50 ) ) ;\r\nF_28 ( & V_3 -> V_105 -> V_106 ) ;\r\nerror = F_29 ( V_7 , & V_95 ) ;\r\nif ( ! error ) {\r\nif ( ! F_30 ( V_95 , V_93 ) )\r\nV_96 = V_103 ;\r\nF_31 ( V_95 ) ;\r\n}\r\nF_32 ( & V_3 -> V_105 -> V_106 ) ;\r\nV_101:\r\nF_33 ( V_7 , V_99 ) ;\r\nreturn V_96 ;\r\n}\r\nSTATIC void\r\nF_34 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_6 * V_7 = V_5 -> V_8 ;\r\nunsigned short V_107 ;\r\nASSERT ( V_7 -> V_37 != NULL ) ;\r\nASSERT ( F_15 ( V_7 , V_87 ) ) ;\r\nif ( V_5 -> V_38 != NULL ) {\r\nASSERT ( V_7 -> V_10 . V_11 == V_12 ) ;\r\nASSERT ( V_7 -> V_10 . V_15 > 0 ) ;\r\nASSERT ( V_5 -> V_13 & V_14 ) ;\r\nASSERT ( V_7 -> V_16 . V_17 > 0 ) ;\r\nF_35 ( V_5 -> V_38 ) ;\r\nV_5 -> V_38 = NULL ;\r\n}\r\nif ( V_5 -> V_39 != NULL ) {\r\nASSERT ( V_7 -> V_10 . V_25 == V_12 ) ;\r\nASSERT ( V_7 -> V_10 . V_27 > 0 ) ;\r\nASSERT ( V_5 -> V_13 & V_26 ) ;\r\nASSERT ( V_7 -> V_28 -> V_17 > 0 ) ;\r\nF_35 ( V_5 -> V_39 ) ;\r\nV_5 -> V_39 = NULL ;\r\n}\r\nV_107 = V_5 -> V_108 ;\r\nV_5 -> V_108 = 0 ;\r\nif ( V_107 )\r\nF_33 ( V_7 , V_107 ) ;\r\n}\r\nSTATIC T_5\r\nF_36 (\r\nstruct V_2 * V_3 ,\r\nT_5 V_109 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_6 * V_7 = V_5 -> V_8 ;\r\nif ( F_37 ( V_7 , V_102 ) ) {\r\nF_18 ( V_3 , 0 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn V_109 ;\r\n}\r\nSTATIC void\r\nF_38 (\r\nstruct V_2 * V_3 ,\r\nT_5 V_109 )\r\n{\r\nF_1 ( V_3 ) -> V_110 = V_109 ;\r\n}\r\nvoid\r\nF_39 (\r\nstruct V_6 * V_7 ,\r\nstruct V_111 * V_44 )\r\n{\r\nstruct V_1 * V_5 ;\r\nASSERT ( V_7 -> V_37 == NULL ) ;\r\nV_5 = V_7 -> V_37 = F_40 ( V_112 , V_35 ) ;\r\nV_5 -> V_8 = V_7 ;\r\nF_41 ( V_44 , & V_5 -> V_4 , V_113 ,\r\n& V_114 ) ;\r\nV_5 -> V_45 . V_115 = V_113 ;\r\nV_5 -> V_45 . V_116 = V_7 -> V_117 ;\r\nV_5 -> V_45 . V_118 = V_7 -> V_119 . V_120 ;\r\nV_5 -> V_45 . V_121 = V_7 -> V_119 . V_122 ;\r\nV_5 -> V_45 . V_123 = V_7 -> V_119 . V_124 ;\r\n}\r\nvoid\r\nF_42 (\r\nT_6 * V_7 )\r\n{\r\n#ifdef F_12\r\nif ( V_7 -> V_37 -> V_65 != 0 ) {\r\nF_35 ( V_7 -> V_37 -> V_66 ) ;\r\n}\r\n#endif\r\nF_43 ( V_112 , V_7 -> V_37 ) ;\r\n}\r\nvoid\r\nF_44 (\r\nstruct V_94 * V_95 ,\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 ;\r\nstruct V_2 * V_125 ;\r\nstruct V_2 * V_126 ;\r\nstruct V_2 * V_127 ;\r\nstruct V_128 * V_129 = V_3 -> V_105 ;\r\nint V_130 = 0 ;\r\nV_125 = V_95 -> V_131 ;\r\nV_127 = NULL ;\r\nwhile ( V_125 != NULL ) {\r\nif ( V_3 -> V_132 != F_44 ) {\r\nV_127 = V_125 ;\r\nV_125 = V_125 -> V_133 ;\r\ncontinue;\r\n}\r\nV_126 = V_125 -> V_133 ;\r\nif ( ! V_127 ) {\r\nV_95 -> V_131 = V_126 ;\r\n} else {\r\nV_127 -> V_133 = V_126 ;\r\n}\r\nV_125 -> V_133 = V_3 -> V_133 ;\r\nV_3 -> V_133 = V_125 ;\r\nV_5 = F_1 ( V_125 ) ;\r\nif ( V_5 -> V_104 && V_125 -> V_134 == V_5 -> V_135 )\r\nV_130 ++ ;\r\nV_125 = V_126 ;\r\n}\r\nV_5 = F_1 ( V_3 ) ;\r\nif ( V_5 -> V_104 && V_3 -> V_134 == V_5 -> V_135 )\r\nV_130 ++ ;\r\nif ( V_130 ) {\r\nstruct V_2 * V_136 [ V_130 ] ;\r\nint V_137 = 0 ;\r\nF_32 ( & V_129 -> V_106 ) ;\r\nfor ( V_125 = V_3 ; V_125 ; V_125 = V_125 -> V_133 ) {\r\nV_5 = F_1 ( V_125 ) ;\r\nif ( V_5 -> V_104 &&\r\nV_125 -> V_134 == V_5 -> V_135 ) {\r\nV_136 [ V_137 ++ ] = V_125 ;\r\n}\r\nASSERT ( V_137 <= V_130 ) ;\r\n}\r\nF_45 ( V_129 , V_136 , V_137 ,\r\nV_138 ) ;\r\n}\r\nfor ( V_125 = V_3 ; V_125 ; V_125 = V_126 ) {\r\nV_126 = V_125 -> V_133 ;\r\nV_125 -> V_133 = NULL ;\r\nV_5 = F_1 ( V_125 ) ;\r\nV_5 -> V_104 = 0 ;\r\nV_5 -> V_139 = 0 ;\r\nF_46 ( V_5 -> V_8 ) ;\r\n}\r\n}\r\nvoid\r\nF_47 (\r\nT_6 * V_7 ,\r\nbool V_140 )\r\n{\r\nT_7 * V_5 = V_7 -> V_37 ;\r\nif ( V_5 ) {\r\nstruct V_128 * V_129 = V_5 -> V_4 . V_105 ;\r\nif ( V_5 -> V_4 . V_141 & V_142 ) {\r\nF_32 ( & V_129 -> V_106 ) ;\r\nif ( V_5 -> V_4 . V_141 & V_142 ) {\r\nF_48 ( V_129 , & V_5 -> V_4 ,\r\nV_140 ?\r\nV_143 :\r\nV_138 ) ;\r\n} else\r\nF_28 ( & V_129 -> V_106 ) ;\r\n}\r\nV_5 -> V_104 = 0 ;\r\nV_5 -> V_139 = 0 ;\r\nV_5 -> V_13 = 0 ;\r\n}\r\nF_46 ( V_7 ) ;\r\n}\r\nvoid\r\nF_49 (\r\nstruct V_94 * V_95 ,\r\nstruct V_2 * V_3 )\r\n{\r\nF_47 ( F_1 ( V_3 ) -> V_8 , true ) ;\r\n}\r\nint\r\nF_50 (\r\nT_8 * V_144 ,\r\nV_46 * V_145 )\r\n{\r\nif ( V_144 -> V_41 == sizeof( V_146 ) ) {\r\nV_146 * V_147 = V_144 -> V_40 ;\r\nV_145 -> V_115 = V_147 -> V_115 ;\r\nV_145 -> V_86 = V_147 -> V_86 ;\r\nV_145 -> V_83 = V_147 -> V_83 ;\r\nV_145 -> V_80 = V_147 -> V_80 ;\r\nV_145 -> V_62 = V_147 -> V_62 ;\r\nV_145 -> V_116 = V_147 -> V_116 ;\r\nmemcpy ( V_145 -> V_71 . V_75 . V_148 ,\r\nV_147 -> V_71 . V_75 . V_148 ,\r\nsizeof( V_149 ) ) ;\r\nV_145 -> V_118 = V_147 -> V_118 ;\r\nV_145 -> V_121 = V_147 -> V_121 ;\r\nV_145 -> V_123 = V_147 -> V_123 ;\r\nreturn 0 ;\r\n} else if ( V_144 -> V_41 == sizeof( V_150 ) ) {\r\nV_150 * V_151 = V_144 -> V_40 ;\r\nV_145 -> V_115 = V_151 -> V_115 ;\r\nV_145 -> V_86 = V_151 -> V_86 ;\r\nV_145 -> V_83 = V_151 -> V_83 ;\r\nV_145 -> V_80 = V_151 -> V_80 ;\r\nV_145 -> V_62 = V_151 -> V_62 ;\r\nV_145 -> V_116 = V_151 -> V_116 ;\r\nmemcpy ( V_145 -> V_71 . V_75 . V_148 ,\r\nV_151 -> V_71 . V_75 . V_148 ,\r\nsizeof( V_149 ) ) ;\r\nV_145 -> V_118 = V_151 -> V_118 ;\r\nV_145 -> V_121 = V_151 -> V_121 ;\r\nV_145 -> V_123 = V_151 -> V_123 ;\r\nreturn 0 ;\r\n}\r\nreturn V_152 ;\r\n}
