vendor_name = ModelSim
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.cmp
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData_inst.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.cmp
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst_inst.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.mif
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.qip
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.mif
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.qip
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.hex
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/shifter.vhd
source_file = 1, MIPS.hex
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/db/altsyncram_9fj1.tdf
design_name = MIPS
instance = comp, \outs[0]~output\, outs[0]~output, MIPS, 1
instance = comp, \outs[1]~output\, outs[1]~output, MIPS, 1
instance = comp, \outs[2]~output\, outs[2]~output, MIPS, 1
instance = comp, \outs[3]~output\, outs[3]~output, MIPS, 1
instance = comp, \outs[4]~output\, outs[4]~output, MIPS, 1
instance = comp, \outs[5]~output\, outs[5]~output, MIPS, 1
instance = comp, \outs[6]~output\, outs[6]~output, MIPS, 1
instance = comp, \outs[7]~output\, outs[7]~output, MIPS, 1
instance = comp, \outs[8]~output\, outs[8]~output, MIPS, 1
instance = comp, \outs[9]~output\, outs[9]~output, MIPS, 1
instance = comp, \outs[10]~output\, outs[10]~output, MIPS, 1
instance = comp, \outs[11]~output\, outs[11]~output, MIPS, 1
instance = comp, \outs[12]~output\, outs[12]~output, MIPS, 1
instance = comp, \outs[13]~output\, outs[13]~output, MIPS, 1
instance = comp, \outs[14]~output\, outs[14]~output, MIPS, 1
instance = comp, \outs[15]~output\, outs[15]~output, MIPS, 1
instance = comp, \outs[16]~output\, outs[16]~output, MIPS, 1
instance = comp, \outs[17]~output\, outs[17]~output, MIPS, 1
instance = comp, \outs[18]~output\, outs[18]~output, MIPS, 1
instance = comp, \outs[19]~output\, outs[19]~output, MIPS, 1
instance = comp, \outs[20]~output\, outs[20]~output, MIPS, 1
instance = comp, \outs[21]~output\, outs[21]~output, MIPS, 1
instance = comp, \outs[22]~output\, outs[22]~output, MIPS, 1
instance = comp, \outs[23]~output\, outs[23]~output, MIPS, 1
instance = comp, \outs[24]~output\, outs[24]~output, MIPS, 1
instance = comp, \outs[25]~output\, outs[25]~output, MIPS, 1
instance = comp, \outs[26]~output\, outs[26]~output, MIPS, 1
instance = comp, \outs[27]~output\, outs[27]~output, MIPS, 1
instance = comp, \outs[28]~output\, outs[28]~output, MIPS, 1
instance = comp, \outs[29]~output\, outs[29]~output, MIPS, 1
instance = comp, \outs[30]~output\, outs[30]~output, MIPS, 1
instance = comp, \outs[31]~output\, outs[31]~output, MIPS, 1
instance = comp, \clk~input\, clk~input, MIPS, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, MIPS, 1
instance = comp, \PCP4|Add0~5\, PCP4|Add0~5, MIPS, 1
instance = comp, \PC1|Temp[2]~feeder\, PC1|Temp[2]~feeder, MIPS, 1
instance = comp, \rst~input\, rst~input, MIPS, 1
instance = comp, \rst~inputCLKENA0\, rst~inputCLKENA0, MIPS, 1
instance = comp, \PIPE1|Temp[34]\, PIPE1|Temp[34], MIPS, 1
instance = comp, \PIPE2|Temp[108]\, PIPE2|Temp[108], MIPS, 1
instance = comp, \PIPE1|Temp[40]~feeder\, PIPE1|Temp[40]~feeder, MIPS, 1
instance = comp, \PIPE1|Temp[40]\, PIPE1|Temp[40], MIPS, 1
instance = comp, \PIPE2|Temp[114]~feeder\, PIPE2|Temp[114]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[114]\, PIPE2|Temp[114], MIPS, 1
instance = comp, \memI|Mux10~0\, memI|Mux10~0, MIPS, 1
instance = comp, \PIPE1|Temp[15]\, PIPE1|Temp[15], MIPS, 1
instance = comp, \PIPE2|Temp[15]\, PIPE2|Temp[15], MIPS, 1
instance = comp, \PIPE1|Temp[39]\, PIPE1|Temp[39], MIPS, 1
instance = comp, \PIPE2|Temp[113]\, PIPE2|Temp[113], MIPS, 1
instance = comp, \PIPE1|Temp[38]\, PIPE1|Temp[38], MIPS, 1
instance = comp, \PIPE2|Temp[112]\, PIPE2|Temp[112], MIPS, 1
instance = comp, \PIPE1|Temp[37]\, PIPE1|Temp[37], MIPS, 1
instance = comp, \PIPE2|Temp[111]\, PIPE2|Temp[111], MIPS, 1
instance = comp, \memI|Mux14~0\, memI|Mux14~0, MIPS, 1
instance = comp, \PIPE1|Temp[2]\, PIPE1|Temp[2], MIPS, 1
instance = comp, \PIPE2|Temp[12]\, PIPE2|Temp[12], MIPS, 1
instance = comp, \PIPE1|Temp[36]\, PIPE1|Temp[36], MIPS, 1
instance = comp, \PIPE2|Temp[110]\, PIPE2|Temp[110], MIPS, 1
instance = comp, \memI|Mux15~0\, memI|Mux15~0, MIPS, 1
instance = comp, \PIPE1|Temp[1]\, PIPE1|Temp[1], MIPS, 1
instance = comp, \PIPE2|Temp[11]~DUPLICATE\, PIPE2|Temp[11]~DUPLICATE, MIPS, 1
instance = comp, \PIPE1|Temp[35]\, PIPE1|Temp[35], MIPS, 1
instance = comp, \PIPE2|Temp[109]\, PIPE2|Temp[109], MIPS, 1
instance = comp, \inPC|Add0~5\, inPC|Add0~5, MIPS, 1
instance = comp, \inPC|Add0~9\, inPC|Add0~9, MIPS, 1
instance = comp, \inPC|Add0~13\, inPC|Add0~13, MIPS, 1
instance = comp, \inPC|Add0~1\, inPC|Add0~1, MIPS, 1
instance = comp, \inPC|Add0~17\, inPC|Add0~17, MIPS, 1
instance = comp, \inPC|Add0~37\, inPC|Add0~37, MIPS, 1
instance = comp, \inPC|Add0~33\, inPC|Add0~33, MIPS, 1
instance = comp, \PIPE3|Temp[78]\, PIPE3|Temp[78], MIPS, 1
instance = comp, \memI|Mux2~1\, memI|Mux2~1, MIPS, 1
instance = comp, \PIPE1|Temp[28]\, PIPE1|Temp[28], MIPS, 1
instance = comp, \memI|Mux4~0\, memI|Mux4~0, MIPS, 1
instance = comp, \PIPE1|Temp[26]\, PIPE1|Temp[26], MIPS, 1
instance = comp, \controle|Mux0~1\, controle|Mux0~1, MIPS, 1
instance = comp, \PIPE2|Temp[140]~DUPLICATE\, PIPE2|Temp[140]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[104]\, PIPE3|Temp[104], MIPS, 1
instance = comp, \controle|Mux0~0\, controle|Mux0~0, MIPS, 1
instance = comp, \PIPE2|Temp[145]\, PIPE2|Temp[145], MIPS, 1
instance = comp, \PIPE2|Temp[140]\, PIPE2|Temp[140], MIPS, 1
instance = comp, \operaULA|Mux7~0\, operaULA|Mux7~0, MIPS, 1
instance = comp, \operaULA|Mux2~0\, operaULA|Mux2~0, MIPS, 1
instance = comp, \ULA1|Mux14~0\, ULA1|Mux14~0, MIPS, 1
instance = comp, \operaULA|Mux0~0\, operaULA|Mux0~0, MIPS, 1
instance = comp, \operaULA|Mux3~0\, operaULA|Mux3~0, MIPS, 1
instance = comp, \ULA1|Mux29~2\, ULA1|Mux29~2, MIPS, 1
instance = comp, \operaULA|Mux1~0\, operaULA|Mux1~0, MIPS, 1
instance = comp, \operaULA|Mux5~0\, operaULA|Mux5~0, MIPS, 1
instance = comp, \operaULA|Mux4~0\, operaULA|Mux4~0, MIPS, 1
instance = comp, \ULA1|Mux31~1\, ULA1|Mux31~1, MIPS, 1
instance = comp, \ULA1|Mux29~3\, ULA1|Mux29~3, MIPS, 1
instance = comp, \memI|Mux11~0\, memI|Mux11~0, MIPS, 1
instance = comp, \PIPE1|Temp[12]\, PIPE1|Temp[12], MIPS, 1
instance = comp, \PIPE2|Temp[22]\, PIPE2|Temp[22], MIPS, 1
instance = comp, \controle|igualitario|Flip2|Temp[1]\, controle|igualitario|Flip2|Temp[1], MIPS, 1
instance = comp, \memI|Mux8~0\, memI|Mux8~0, MIPS, 1
instance = comp, \PIPE1|Temp[17]\, PIPE1|Temp[17], MIPS, 1
instance = comp, \memI|Mux12~0\, memI|Mux12~0, MIPS, 1
instance = comp, \PIPE1|Temp[11]\, PIPE1|Temp[11], MIPS, 1
instance = comp, \controle|igualitario|Flip1|Temp[0]\, controle|igualitario|Flip1|Temp[0], MIPS, 1
instance = comp, \controle|igualitario|Flip2|Temp[0]\, controle|igualitario|Flip2|Temp[0], MIPS, 1
instance = comp, \controle|igualitario|Flip2|Temp[4]\, controle|igualitario|Flip2|Temp[4], MIPS, 1
instance = comp, \memI|Mux7~0\, memI|Mux7~0, MIPS, 1
instance = comp, \PIPE1|Temp[18]\, PIPE1|Temp[18], MIPS, 1
instance = comp, \memI|Mux9~0\, memI|Mux9~0, MIPS, 1
instance = comp, \PIPE1|Temp[16]\, PIPE1|Temp[16], MIPS, 1
instance = comp, \controle|igualitario|Equal3~0\, controle|igualitario|Equal3~0, MIPS, 1
instance = comp, \controle|igualitario|Equal1~0\, controle|igualitario|Equal1~0, MIPS, 1
instance = comp, \memI|Mux6~0\, memI|Mux6~0, MIPS, 1
instance = comp, \PIPE1|Temp[21]\, PIPE1|Temp[21], MIPS, 1
instance = comp, \controle|igualitario|Equal2~0\, controle|igualitario|Equal2~0, MIPS, 1
instance = comp, \controle|igualitario|Equal0~0\, controle|igualitario|Equal0~0, MIPS, 1
instance = comp, \controle|gerador|AdiantaA1[1]~0\, controle|gerador|AdiantaA1[1]~0, MIPS, 1
instance = comp, \controle|gerador|AdiantaB1[1]~1\, controle|gerador|AdiantaB1[1]~1, MIPS, 1
instance = comp, \controle|gerador|AdiantaB1[1]\, controle|gerador|AdiantaB1[1], MIPS, 1
instance = comp, \PIPEAUX|Temp[1]\, PIPEAUX|Temp[1], MIPS, 1
instance = comp, \controle|gerador|AdiantaB1[0]~0\, controle|gerador|AdiantaB1[0]~0, MIPS, 1
instance = comp, \controle|gerador|AdiantaB1[0]\, controle|gerador|AdiantaB1[0], MIPS, 1
instance = comp, \PIPEAUX|Temp[0]\, PIPEAUX|Temp[0], MIPS, 1
instance = comp, \PIPE3|Temp[65]\, PIPE3|Temp[65], MIPS, 1
instance = comp, \PIPE4|Temp[33]\, PIPE4|Temp[33], MIPS, 1
instance = comp, \controle|gerador|AdiantaA1[1]~1\, controle|gerador|AdiantaA1[1]~1, MIPS, 1
instance = comp, \controle|gerador|AdiantaA1[0]~2\, controle|gerador|AdiantaA1[0]~2, MIPS, 1
instance = comp, \controle|igualitario|Equal2~1\, controle|igualitario|Equal2~1, MIPS, 1
instance = comp, \controle|gerador|AdiantaA1[0]~3\, controle|gerador|AdiantaA1[0]~3, MIPS, 1
instance = comp, \controle|gerador|AdiantaA1[0]\, controle|gerador|AdiantaA1[0], MIPS, 1
instance = comp, \PIPEAUX|Temp[2]\, PIPEAUX|Temp[2], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[20]~feeder\, registradores|\G2:3:regb|Temp[20]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[5]\, PIPE2|Temp[5], MIPS, 1
instance = comp, \muxEscReg|X[0]~0\, muxEscReg|X[0]~0, MIPS, 1
instance = comp, \PIPE3|Temp[0]\, PIPE3|Temp[0], MIPS, 1
instance = comp, \PIPE4|Temp[0]~DUPLICATE\, PIPE4|Temp[0]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[6]\, PIPE2|Temp[6], MIPS, 1
instance = comp, \muxEscReg|X[1]~1\, muxEscReg|X[1]~1, MIPS, 1
instance = comp, \PIPE3|Temp[1]\, PIPE3|Temp[1], MIPS, 1
instance = comp, \PIPE4|Temp[1]~DUPLICATE\, PIPE4|Temp[1]~DUPLICATE, MIPS, 1
instance = comp, \muxEscReg|X[4]~3\, muxEscReg|X[4]~3, MIPS, 1
instance = comp, \PIPE3|Temp[4]\, PIPE3|Temp[4], MIPS, 1
instance = comp, \PIPE4|Temp[4]\, PIPE4|Temp[4], MIPS, 1
instance = comp, \controle|Mux4~0\, controle|Mux4~0, MIPS, 1
instance = comp, \PIPE2|Temp[138]\, PIPE2|Temp[138], MIPS, 1
instance = comp, \PIPE3|Temp[102]\, PIPE3|Temp[102], MIPS, 1
instance = comp, \PIPE4|Temp[69]\, PIPE4|Temp[69], MIPS, 1
instance = comp, \PIPE2|Temp[7]~feeder\, PIPE2|Temp[7]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[7]\, PIPE2|Temp[7], MIPS, 1
instance = comp, \muxEscReg|X[2]~2\, muxEscReg|X[2]~2, MIPS, 1
instance = comp, \PIPE3|Temp[2]\, PIPE3|Temp[2], MIPS, 1
instance = comp, \PIPE4|Temp[2]\, PIPE4|Temp[2], MIPS, 1
instance = comp, \registradores|Ien[3]\, registradores|Ien[3], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[20]\, registradores|\G2:3:regb|Temp[20], MIPS, 1
instance = comp, \PIPE2|Temp[94]~feeder\, PIPE2|Temp[94]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[20]~feeder\, registradores|\G2:0:regb|Temp[20]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[1]\, PIPE4|Temp[1], MIPS, 1
instance = comp, \registradores|Ien[0]\, registradores|Ien[0], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[20]\, registradores|\G2:0:regb|Temp[20], MIPS, 1
instance = comp, \PIPE2|Temp[94]\, PIPE2|Temp[94], MIPS, 1
instance = comp, \controle|gerador|AdiantaA1[1]~4\, controle|gerador|AdiantaA1[1]~4, MIPS, 1
instance = comp, \controle|gerador|AdiantaA1[1]\, controle|gerador|AdiantaA1[1], MIPS, 1
instance = comp, \PIPEAUX|Temp[3]\, PIPEAUX|Temp[3], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux11~0\, mux_IN_ULA_4_1|Mux11~0, MIPS, 1
instance = comp, \ULA1|Mux14~20\, ULA1|Mux14~20, MIPS, 1
instance = comp, \ULA1|Mux29~0\, ULA1|Mux29~0, MIPS, 1
instance = comp, \ULA1|Mux29~18\, ULA1|Mux29~18, MIPS, 1
instance = comp, \PIPE2|Temp[62]\, PIPE2|Temp[62], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux11~0\, mux_IN_ULA_4_2|Mux11~0, MIPS, 1
instance = comp, \ULA1|Mux29~19\, ULA1|Mux29~19, MIPS, 1
instance = comp, \ULA1|Mux11~0\, ULA1|Mux11~0, MIPS, 1
instance = comp, \ULA1|Mux14~21\, ULA1|Mux14~21, MIPS, 1
instance = comp, \ULA1|Mux29~22\, ULA1|Mux29~22, MIPS, 1
instance = comp, \ULA1|Mux27~0\, ULA1|Mux27~0, MIPS, 1
instance = comp, \PIPE4|Temp[0]\, PIPE4|Temp[0], MIPS, 1
instance = comp, \registradores|Ien[5]\, registradores|Ien[5], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[0]\, registradores|\G2:5:regb|Temp[0], MIPS, 1
instance = comp, \registradores|Ien[7]\, registradores|Ien[7], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[0]\, registradores|\G2:7:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[0]~feeder\, registradores|\G2:6:regb|Temp[0]~feeder, MIPS, 1
instance = comp, \registradores|Ien[6]\, registradores|Ien[6], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[0]\, registradores|\G2:6:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[0]~feeder\, registradores|\G2:4:regb|Temp[0]~feeder, MIPS, 1
instance = comp, \registradores|Ien[4]\, registradores|Ien[4], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[0]\, registradores|\G2:4:regb|Temp[0], MIPS, 1
instance = comp, \registradores|outData2|Mux31~0\, registradores|outData2|Mux31~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[0]\, registradores|\G2:3:regb|Temp[0], MIPS, 1
instance = comp, \registradores|Ien[1]\, registradores|Ien[1], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[0]\, registradores|\G2:1:regb|Temp[0], MIPS, 1
instance = comp, \registradores|Ien[2]\, registradores|Ien[2], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[0]\, registradores|\G2:2:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[0]\, registradores|\G2:0:regb|Temp[0], MIPS, 1
instance = comp, \registradores|outData2|Mux31~1\, registradores|outData2|Mux31~1, MIPS, 1
instance = comp, \registradores|outData2|Mux31~2\, registradores|outData2|Mux31~2, MIPS, 1
instance = comp, \PIPE2|Temp[42]\, PIPE2|Temp[42], MIPS, 1
instance = comp, \ULA1|Mux31~2\, ULA1|Mux31~2, MIPS, 1
instance = comp, \ULA1|Mux31~5\, ULA1|Mux31~5, MIPS, 1
instance = comp, \PIPE2|Temp[74]~feeder\, PIPE2|Temp[74]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[74]\, PIPE2|Temp[74], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux31~0\, mux_IN_ULA_4_1|Mux31~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[31]\, registradores|\G2:3:regb|Temp[31], MIPS, 1
instance = comp, \PIPE2|Temp[105]~feeder\, PIPE2|Temp[105]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[31]~feeder\, registradores|\G2:0:regb|Temp[31]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[31]\, registradores|\G2:0:regb|Temp[31], MIPS, 1
instance = comp, \PIPE2|Temp[105]~DUPLICATE\, PIPE2|Temp[105]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux0~0\, mux_IN_ULA_4_1|Mux0~0, MIPS, 1
instance = comp, \ULA1|Add0~144\, ULA1|Add0~144, MIPS, 1
instance = comp, \PIPE4|Temp[7]\, PIPE4|Temp[7], MIPS, 1
instance = comp, \PIPE3|Temp[5]~feeder\, PIPE3|Temp[5]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[5]\, PIPE3|Temp[5], MIPS, 1
instance = comp, \ULA1|Mux21~0\, ULA1|Mux21~0, MIPS, 1
instance = comp, \ULA1|Mux27~10\, ULA1|Mux27~10, MIPS, 1
instance = comp, \ULA1|Mux27~8\, ULA1|Mux27~8, MIPS, 1
instance = comp, \PIPE4|Temp[11]\, PIPE4|Temp[11], MIPS, 1
instance = comp, \controle|Mux1~0\, controle|Mux1~0, MIPS, 1
instance = comp, \PIPE2|Temp[139]\, PIPE2|Temp[139], MIPS, 1
instance = comp, \PIPE3|Temp[103]\, PIPE3|Temp[103], MIPS, 1
instance = comp, \PIPE4|Temp[70]~DUPLICATE\, PIPE4|Temp[70]~DUPLICATE, MIPS, 1
instance = comp, \PIPE4|Temp[14]\, PIPE4|Temp[14], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[10]\, registradores|\G2:3:regb|Temp[10], MIPS, 1
instance = comp, \PIPE2|Temp[84]~feeder\, PIPE2|Temp[84]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[10]\, registradores|\G2:0:regb|Temp[10], MIPS, 1
instance = comp, \PIPE2|Temp[84]\, PIPE2|Temp[84], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux21~0\, mux_IN_ULA_4_1|Mux21~0, MIPS, 1
instance = comp, \PIPE2|Temp[52]~DUPLICATE\, PIPE2|Temp[52]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux21~0\, mux_IN_ULA_4_2|Mux21~0, MIPS, 1
instance = comp, \ULA1|Mux21~11\, ULA1|Mux21~11, MIPS, 1
instance = comp, \ULA1|Mux21~1\, ULA1|Mux21~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[9]\, registradores|\G2:1:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[9]\, registradores|\G2:2:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[9]~feeder\, registradores|\G2:0:regb|Temp[9]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[9]\, registradores|\G2:0:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData2|Mux22~1\, registradores|outData2|Mux22~1, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[9]~feeder\, registradores|\G2:7:regb|Temp[9]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[9]\, registradores|\G2:7:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[9]~feeder\, registradores|\G2:6:regb|Temp[9]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[9]\, registradores|\G2:6:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[9]\, registradores|\G2:5:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[9]~feeder\, registradores|\G2:4:regb|Temp[9]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[9]\, registradores|\G2:4:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData2|Mux22~0\, registradores|outData2|Mux22~0, MIPS, 1
instance = comp, \registradores|outData2|Mux22~2\, registradores|outData2|Mux22~2, MIPS, 1
instance = comp, \PIPE2|Temp[51]\, PIPE2|Temp[51], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux22~0\, mux_IN_ULA_4_2|Mux22~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[8]\, registradores|\G2:3:regb|Temp[8], MIPS, 1
instance = comp, \PIPE2|Temp[82]~feeder\, PIPE2|Temp[82]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[8]\, registradores|\G2:0:regb|Temp[8], MIPS, 1
instance = comp, \PIPE2|Temp[82]\, PIPE2|Temp[82], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux23~0\, mux_IN_ULA_4_1|Mux23~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[7]~feeder\, registradores|\G2:3:regb|Temp[7]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[7]\, registradores|\G2:3:regb|Temp[7], MIPS, 1
instance = comp, \PIPE2|Temp[81]~feeder\, PIPE2|Temp[81]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[7]\, registradores|\G2:0:regb|Temp[7], MIPS, 1
instance = comp, \PIPE2|Temp[81]\, PIPE2|Temp[81], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux24~0\, mux_IN_ULA_4_1|Mux24~0, MIPS, 1
instance = comp, \PIPE2|Temp[80]~feeder\, PIPE2|Temp[80]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[6]~feeder\, registradores|\G2:0:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[6]~DUPLICATE\, registradores|\G2:0:regb|Temp[6]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[80]\, PIPE2|Temp[80], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux25~0\, mux_IN_ULA_4_1|Mux25~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[5]\, registradores|\G2:3:regb|Temp[5], MIPS, 1
instance = comp, \PIPE2|Temp[79]~feeder\, PIPE2|Temp[79]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[5]~feeder\, registradores|\G2:0:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[5]\, registradores|\G2:0:regb|Temp[5], MIPS, 1
instance = comp, \PIPE2|Temp[79]\, PIPE2|Temp[79], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux26~0\, mux_IN_ULA_4_1|Mux26~0, MIPS, 1
instance = comp, \PIPE4|Temp[9]\, PIPE4|Temp[9], MIPS, 1
instance = comp, \PIPE4|Temp[6]\, PIPE4|Temp[6], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[1]\, registradores|\G2:4:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[1]~feeder\, registradores|\G2:6:regb|Temp[1]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[1]\, registradores|\G2:6:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[1]\, registradores|\G2:5:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[1]~feeder\, registradores|\G2:7:regb|Temp[1]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[1]\, registradores|\G2:7:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData2|Mux30~0\, registradores|outData2|Mux30~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[1]\, registradores|\G2:1:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[1]\, registradores|\G2:2:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[1]\, registradores|\G2:0:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData2|Mux30~1\, registradores|outData2|Mux30~1, MIPS, 1
instance = comp, \registradores|outData2|Mux30~2\, registradores|outData2|Mux30~2, MIPS, 1
instance = comp, \PIPE2|Temp[43]\, PIPE2|Temp[43], MIPS, 1
instance = comp, \PIPE3|Temp[6]\, PIPE3|Temp[6], MIPS, 1
instance = comp, \PIPE3|Temp[7]\, PIPE3|Temp[7], MIPS, 1
instance = comp, \PIPE2|Temp[45]~DUPLICATE\, PIPE2|Temp[45]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[8]\, PIPE3|Temp[8], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[4]\, registradores|\G2:0:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[4]\, registradores|\G2:1:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[4]\, registradores|\G2:2:regb|Temp[4], MIPS, 1
instance = comp, \registradores|outData2|Mux27~1\, registradores|outData2|Mux27~1, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[4]~feeder\, registradores|\G2:7:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[4]\, registradores|\G2:7:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[4]~feeder\, registradores|\G2:4:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[4]\, registradores|\G2:4:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[4]\, registradores|\G2:5:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[4]~feeder\, registradores|\G2:6:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[4]\, registradores|\G2:6:regb|Temp[4], MIPS, 1
instance = comp, \registradores|outData2|Mux27~0\, registradores|outData2|Mux27~0, MIPS, 1
instance = comp, \registradores|outData2|Mux27~2\, registradores|outData2|Mux27~2, MIPS, 1
instance = comp, \PIPE2|Temp[46]\, PIPE2|Temp[46], MIPS, 1
instance = comp, \PIPE3|Temp[9]\, PIPE3|Temp[9], MIPS, 1
instance = comp, \PIPE2|Temp[47]\, PIPE2|Temp[47], MIPS, 1
instance = comp, \PIPE3|Temp[10]~feeder\, PIPE3|Temp[10]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[10]\, PIPE3|Temp[10], MIPS, 1
instance = comp, \PIPE3|Temp[11]~feeder\, PIPE3|Temp[11]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[11]\, PIPE3|Temp[11], MIPS, 1
instance = comp, \PIPE3|Temp[12]\, PIPE3|Temp[12], MIPS, 1
instance = comp, \PIPE3|Temp[13]\, PIPE3|Temp[13], MIPS, 1
instance = comp, \PIPE3|Temp[14]\, PIPE3|Temp[14], MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a0\, memD|altsyncram_component|auto_generated|ram_block1a0, MIPS, 1
instance = comp, \PIPE4|Temp[38]\, PIPE4|Temp[38], MIPS, 1
instance = comp, \muxEscReg2|X[1]~1\, muxEscReg2|X[1]~1, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[1]\, registradores|\G2:3:regb|Temp[1], MIPS, 1
instance = comp, \PIPE2|Temp[75]~feeder\, PIPE2|Temp[75]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[75]\, PIPE2|Temp[75], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux30~0\, mux_IN_ULA_4_1|Mux30~0, MIPS, 1
instance = comp, \ULA1|Mux30~7\, ULA1|Mux30~7, MIPS, 1
instance = comp, \ULA1|Add0~142\, ULA1|Add0~142, MIPS, 1
instance = comp, \ULA1|Add0~1\, ULA1|Add0~1, MIPS, 1
instance = comp, \ULA1|Add0~13\, ULA1|Add0~13, MIPS, 1
instance = comp, \ULA1|Mux29~23\, ULA1|Mux29~23, MIPS, 1
instance = comp, \ULA1|Mux30~9\, ULA1|Mux30~9, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[2]\, registradores|\G2:3:regb|Temp[2], MIPS, 1
instance = comp, \PIPE2|Temp[76]~feeder\, PIPE2|Temp[76]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[2]\, registradores|\G2:0:regb|Temp[2], MIPS, 1
instance = comp, \PIPE2|Temp[76]\, PIPE2|Temp[76], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux29~0\, mux_IN_ULA_4_1|Mux29~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[3]~feeder\, registradores|\G2:3:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[3]\, registradores|\G2:3:regb|Temp[3], MIPS, 1
instance = comp, \PIPE2|Temp[77]~feeder\, PIPE2|Temp[77]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[3]~feeder\, registradores|\G2:0:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[3]\, registradores|\G2:0:regb|Temp[3], MIPS, 1
instance = comp, \PIPE2|Temp[77]\, PIPE2|Temp[77], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux28~0\, mux_IN_ULA_4_1|Mux28~0, MIPS, 1
instance = comp, \ULA1|Mux29~11\, ULA1|Mux29~11, MIPS, 1
instance = comp, \ULA1|Add2~117\, ULA1|Add2~117, MIPS, 1
instance = comp, \ULA1|Add2~121\, ULA1|Add2~121, MIPS, 1
instance = comp, \ULA1|Mux3~8\, ULA1|Mux3~8, MIPS, 1
instance = comp, \ULA1|Add2~113\, ULA1|Add2~113, MIPS, 1
instance = comp, \ULA1|Mux3~9\, ULA1|Mux3~9, MIPS, 1
instance = comp, \ULA1|Mux3~10\, ULA1|Mux3~10, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~0\, ULA1|ShiftLeft0~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[30]\, registradores|\G2:7:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[30]\, registradores|\G2:4:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[30]\, registradores|\G2:5:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[30]~feeder\, registradores|\G2:6:regb|Temp[30]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[30]\, registradores|\G2:6:regb|Temp[30], MIPS, 1
instance = comp, \registradores|outData2|Mux1~0\, registradores|outData2|Mux1~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[30]\, registradores|\G2:2:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[30]\, registradores|\G2:1:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[30]\, registradores|\G2:0:regb|Temp[30], MIPS, 1
instance = comp, \registradores|outData2|Mux1~1\, registradores|outData2|Mux1~1, MIPS, 1
instance = comp, \registradores|outData2|Mux1~2\, registradores|outData2|Mux1~2, MIPS, 1
instance = comp, \PIPE2|Temp[72]\, PIPE2|Temp[72], MIPS, 1
instance = comp, \PIPE3|Temp[35]\, PIPE3|Temp[35], MIPS, 1
instance = comp, \PIPE3|Temp[36]\, PIPE3|Temp[36], MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a30\, memD|altsyncram_component|auto_generated|ram_block1a30, MIPS, 1
instance = comp, \PIPE4|Temp[67]\, PIPE4|Temp[67], MIPS, 1
instance = comp, \PIPE4|Temp[35]\, PIPE4|Temp[35], MIPS, 1
instance = comp, \muxEscReg2|X[30]~30\, muxEscReg2|X[30]~30, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[30]\, registradores|\G2:3:regb|Temp[30], MIPS, 1
instance = comp, \PIPE2|Temp[104]~feeder\, PIPE2|Temp[104]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[104]\, PIPE2|Temp[104], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux1~0\, mux_IN_ULA_4_1|Mux1~0, MIPS, 1
instance = comp, \ULA1|Mux1~6\, ULA1|Mux1~6, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[29]~feeder\, registradores|\G2:3:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[29]\, registradores|\G2:3:regb|Temp[29], MIPS, 1
instance = comp, \PIPE2|Temp[103]~feeder\, PIPE2|Temp[103]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[29]~feeder\, registradores|\G2:0:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[29]\, registradores|\G2:0:regb|Temp[29], MIPS, 1
instance = comp, \PIPE2|Temp[103]\, PIPE2|Temp[103], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux2~0\, mux_IN_ULA_4_1|Mux2~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[28]\, registradores|\G2:3:regb|Temp[28], MIPS, 1
instance = comp, \PIPE2|Temp[102]~feeder\, PIPE2|Temp[102]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[102]\, PIPE2|Temp[102], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux3~0\, mux_IN_ULA_4_1|Mux3~0, MIPS, 1
instance = comp, \rtl~72\, rtl~72, MIPS, 1
instance = comp, \ULA1|Add2~125\, ULA1|Add2~125, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[11]\, registradores|\G2:4:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[11]~feeder\, registradores|\G2:7:regb|Temp[11]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[11]\, registradores|\G2:7:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[11]\, registradores|\G2:5:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[11]\, registradores|\G2:6:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData2|Mux20~0\, registradores|outData2|Mux20~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[11]\, registradores|\G2:1:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[11]\, registradores|\G2:2:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[11]\, registradores|\G2:0:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData2|Mux20~1\, registradores|outData2|Mux20~1, MIPS, 1
instance = comp, \registradores|outData2|Mux20~2\, registradores|outData2|Mux20~2, MIPS, 1
instance = comp, \PIPE2|Temp[53]\, PIPE2|Temp[53], MIPS, 1
instance = comp, \PIPE3|Temp[16]\, PIPE3|Temp[16], MIPS, 1
instance = comp, \ULA1|Mux27~6\, ULA1|Mux27~6, MIPS, 1
instance = comp, \ULA1|ShiftRight2~0\, ULA1|ShiftRight2~0, MIPS, 1
instance = comp, \ULA1|ShiftRight2~5\, ULA1|ShiftRight2~5, MIPS, 1
instance = comp, \ULA1|Mux29~35\, ULA1|Mux29~35, MIPS, 1
instance = comp, \PIPE4|Temp[27]\, PIPE4|Temp[27], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux10~0\, mux_IN_ULA_4_2|Mux10~0, MIPS, 1
instance = comp, \PIPE2|Temp[95]~feeder\, PIPE2|Temp[95]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[21]\, registradores|\G2:0:regb|Temp[21], MIPS, 1
instance = comp, \PIPE2|Temp[95]\, PIPE2|Temp[95], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux10~0\, mux_IN_ULA_4_1|Mux10~0, MIPS, 1
instance = comp, \ULA1|Add0~97\, ULA1|Add0~97, MIPS, 1
instance = comp, \ULA1|Add0~101\, ULA1|Add0~101, MIPS, 1
instance = comp, \ULA1|Mux10~0\, ULA1|Mux10~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[16]~feeder\, registradores|\G2:3:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[16]\, registradores|\G2:3:regb|Temp[16], MIPS, 1
instance = comp, \PIPE2|Temp[90]~feeder\, PIPE2|Temp[90]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[16]\, registradores|\G2:0:regb|Temp[16], MIPS, 1
instance = comp, \PIPE2|Temp[90]\, PIPE2|Temp[90], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux15~0\, mux_IN_ULA_4_1|Mux15~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux15~0\, mux_IN_ULA_4_2|Mux15~0, MIPS, 1
instance = comp, \ULA1|Mux31~3\, ULA1|Mux31~3, MIPS, 1
instance = comp, \PIPE3|Temp[22]\, PIPE3|Temp[22], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[18]\, registradores|\G2:2:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[18]~feeder\, registradores|\G2:0:regb|Temp[18]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[18]\, registradores|\G2:0:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[18]\, registradores|\G2:1:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData2|Mux13~1\, registradores|outData2|Mux13~1, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[18]~feeder\, registradores|\G2:6:regb|Temp[18]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[18]\, registradores|\G2:6:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[18]\, registradores|\G2:7:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[18]\, registradores|\G2:5:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[18]~feeder\, registradores|\G2:4:regb|Temp[18]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[18]\, registradores|\G2:4:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData2|Mux13~0\, registradores|outData2|Mux13~0, MIPS, 1
instance = comp, \registradores|outData2|Mux13~2\, registradores|outData2|Mux13~2, MIPS, 1
instance = comp, \PIPE2|Temp[60]\, PIPE2|Temp[60], MIPS, 1
instance = comp, \PIPE3|Temp[23]\, PIPE3|Temp[23], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[19]~feeder\, registradores|\G2:4:regb|Temp[19]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[19]\, registradores|\G2:4:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[19]~feeder\, registradores|\G2:7:regb|Temp[19]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[19]\, registradores|\G2:7:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[19]\, registradores|\G2:5:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[19]~feeder\, registradores|\G2:6:regb|Temp[19]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[19]\, registradores|\G2:6:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData2|Mux12~0\, registradores|outData2|Mux12~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[19]~feeder\, registradores|\G2:0:regb|Temp[19]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[19]\, registradores|\G2:0:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[19]\, registradores|\G2:2:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[19]\, registradores|\G2:1:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData2|Mux12~1\, registradores|outData2|Mux12~1, MIPS, 1
instance = comp, \registradores|outData2|Mux12~2\, registradores|outData2|Mux12~2, MIPS, 1
instance = comp, \PIPE2|Temp[61]\, PIPE2|Temp[61], MIPS, 1
instance = comp, \PIPE3|Temp[24]\, PIPE3|Temp[24], MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a10\, memD|altsyncram_component|auto_generated|ram_block1a10, MIPS, 1
instance = comp, \PIPE4|Temp[55]\, PIPE4|Temp[55], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux13~0\, mux_IN_ULA_4_2|Mux13~0, MIPS, 1
instance = comp, \ULA1|Add0~76\, ULA1|Add0~76, MIPS, 1
instance = comp, \ULA1|Add0~85\, ULA1|Add0~85, MIPS, 1
instance = comp, \ULA1|Add0~89\, ULA1|Add0~89, MIPS, 1
instance = comp, \ULA1|Mux13~1\, ULA1|Mux13~1, MIPS, 1
instance = comp, \rtl~165\, rtl~165, MIPS, 1
instance = comp, \PIPE4|Temp[28]\, PIPE4|Temp[28], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[22]\, registradores|\G2:1:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[22]\, registradores|\G2:0:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[22]\, registradores|\G2:2:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData2|Mux9~1\, registradores|outData2|Mux9~1, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[22]\, registradores|\G2:6:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[22]\, registradores|\G2:4:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[22]\, registradores|\G2:5:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[22]\, registradores|\G2:7:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData2|Mux9~0\, registradores|outData2|Mux9~0, MIPS, 1
instance = comp, \registradores|outData2|Mux9~2\, registradores|outData2|Mux9~2, MIPS, 1
instance = comp, \PIPE2|Temp[64]\, PIPE2|Temp[64], MIPS, 1
instance = comp, \PIPE3|Temp[27]\, PIPE3|Temp[27], MIPS, 1
instance = comp, \PIPE2|Temp[65]~DUPLICATE\, PIPE2|Temp[65]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[28]\, PIPE3|Temp[28], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[25]\, registradores|\G2:3:regb|Temp[25], MIPS, 1
instance = comp, \PIPE2|Temp[99]~feeder\, PIPE2|Temp[99]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[25]\, registradores|\G2:0:regb|Temp[25], MIPS, 1
instance = comp, \PIPE2|Temp[99]\, PIPE2|Temp[99], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux6~0\, mux_IN_ULA_4_1|Mux6~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux6~0\, mux_IN_ULA_4_2|Mux6~0, MIPS, 1
instance = comp, \ULA1|Mux6~0\, ULA1|Mux6~0, MIPS, 1
instance = comp, \PIPE2|Temp[66]~DUPLICATE\, PIPE2|Temp[66]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux7~0\, mux_IN_ULA_4_2|Mux7~0, MIPS, 1
instance = comp, \ULA1|Mux7~1\, ULA1|Mux7~1, MIPS, 1
instance = comp, \ULA1|Add0~105\, ULA1|Add0~105, MIPS, 1
instance = comp, \ULA1|Add0~109\, ULA1|Add0~109, MIPS, 1
instance = comp, \ULA1|Add0~113\, ULA1|Add0~113, MIPS, 1
instance = comp, \rtl~8\, rtl~8, MIPS, 1
instance = comp, \PIPE3|Temp[31]\, PIPE3|Temp[31], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[27]~feeder\, registradores|\G2:7:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[27]\, registradores|\G2:7:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[27]~feeder\, registradores|\G2:6:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[27]\, registradores|\G2:6:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[27]\, registradores|\G2:5:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[27]\, registradores|\G2:4:regb|Temp[27], MIPS, 1
instance = comp, \registradores|outData2|Mux4~0\, registradores|outData2|Mux4~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[27]~feeder\, registradores|\G2:0:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[27]\, registradores|\G2:0:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[27]~feeder\, registradores|\G2:1:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[27]\, registradores|\G2:1:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[27]\, registradores|\G2:2:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[27]~feeder\, registradores|\G2:3:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[27]\, registradores|\G2:3:regb|Temp[27], MIPS, 1
instance = comp, \registradores|outData2|Mux4~1\, registradores|outData2|Mux4~1, MIPS, 1
instance = comp, \registradores|outData2|Mux4~2\, registradores|outData2|Mux4~2, MIPS, 1
instance = comp, \PIPE2|Temp[69]\, PIPE2|Temp[69], MIPS, 1
instance = comp, \PIPE3|Temp[32]\, PIPE3|Temp[32], MIPS, 1
instance = comp, \PIPE3|Temp[33]\, PIPE3|Temp[33], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[29]\, registradores|\G2:4:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[29]~feeder\, registradores|\G2:7:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[29]\, registradores|\G2:7:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[29]\, registradores|\G2:5:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[29]~feeder\, registradores|\G2:6:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[29]\, registradores|\G2:6:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~0\, registradores|outData2|Mux2~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[29]\, registradores|\G2:1:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[29]\, registradores|\G2:2:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~1\, registradores|outData2|Mux2~1, MIPS, 1
instance = comp, \registradores|outData2|Mux2~2\, registradores|outData2|Mux2~2, MIPS, 1
instance = comp, \PIPE2|Temp[71]\, PIPE2|Temp[71], MIPS, 1
instance = comp, \PIPE3|Temp[34]\, PIPE3|Temp[34], MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a20\, memD|altsyncram_component|auto_generated|ram_block1a20, MIPS, 1
instance = comp, \PIPE4|Temp[63]\, PIPE4|Temp[63], MIPS, 1
instance = comp, \PIPE4|Temp[31]\, PIPE4|Temp[31], MIPS, 1
instance = comp, \muxEscReg2|X[26]~26\, muxEscReg2|X[26]~26, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[26]\, registradores|\G2:1:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[26]~feeder\, registradores|\G2:3:regb|Temp[26]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[26]\, registradores|\G2:3:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[26]~feeder\, registradores|\G2:0:regb|Temp[26]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[26]\, registradores|\G2:0:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[26]\, registradores|\G2:2:regb|Temp[26], MIPS, 1
instance = comp, \registradores|outData2|Mux5~1\, registradores|outData2|Mux5~1, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[26]\, registradores|\G2:7:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[26]\, registradores|\G2:6:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[26]\, registradores|\G2:5:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[26]\, registradores|\G2:4:regb|Temp[26], MIPS, 1
instance = comp, \registradores|outData2|Mux5~0\, registradores|outData2|Mux5~0, MIPS, 1
instance = comp, \registradores|outData2|Mux5~2\, registradores|outData2|Mux5~2, MIPS, 1
instance = comp, \PIPE2|Temp[68]\, PIPE2|Temp[68], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux5~0\, mux_IN_ULA_4_2|Mux5~0, MIPS, 1
instance = comp, \ULA1|Mux5~0\, ULA1|Mux5~0, MIPS, 1
instance = comp, \ULA1|Add0~117\, ULA1|Add0~117, MIPS, 1
instance = comp, \ULA1|Add0~121\, ULA1|Add0~121, MIPS, 1
instance = comp, \ULA1|Mux14~7\, ULA1|Mux14~7, MIPS, 1
instance = comp, \rtl~120\, rtl~120, MIPS, 1
instance = comp, \rtl~250\, rtl~250, MIPS, 1
instance = comp, \rtl~170\, rtl~170, MIPS, 1
instance = comp, \rtl~273\, rtl~273, MIPS, 1
instance = comp, \rtl~54\, rtl~54, MIPS, 1
instance = comp, \rtl~249\, rtl~249, MIPS, 1
instance = comp, \rtl~274\, rtl~274, MIPS, 1
instance = comp, \ULA1|Mux3~6\, ULA1|Mux3~6, MIPS, 1
instance = comp, \PIPE2|Temp[69]~DUPLICATE\, PIPE2|Temp[69]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux4~0\, mux_IN_ULA_4_2|Mux4~0, MIPS, 1
instance = comp, \ULA1|Mux12~0\, ULA1|Mux12~0, MIPS, 1
instance = comp, \ULA1|Add0~93\, ULA1|Add0~93, MIPS, 1
instance = comp, \ULA1|Mux14~14\, ULA1|Mux14~14, MIPS, 1
instance = comp, \ULA1|Add2~1\, ULA1|Add2~1, MIPS, 1
instance = comp, \ULA1|Add2~5\, ULA1|Add2~5, MIPS, 1
instance = comp, \ULA1|Add2~85\, ULA1|Add2~85, MIPS, 1
instance = comp, \ULA1|Add2~77\, ULA1|Add2~77, MIPS, 1
instance = comp, \ULA1|Add2~69\, ULA1|Add2~69, MIPS, 1
instance = comp, \ULA1|Add2~81\, ULA1|Add2~81, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux20~0\, mux_IN_ULA_4_2|Mux20~0, MIPS, 1
instance = comp, \ULA1|Add2~129\, ULA1|Add2~129, MIPS, 1
instance = comp, \ULA1|Add2~49\, ULA1|Add2~49, MIPS, 1
instance = comp, \ULA1|Add2~53\, ULA1|Add2~53, MIPS, 1
instance = comp, \ULA1|Add2~57\, ULA1|Add2~57, MIPS, 1
instance = comp, \ULA1|Add2~61\, ULA1|Add2~61, MIPS, 1
instance = comp, \ULA1|Add2~65\, ULA1|Add2~65, MIPS, 1
instance = comp, \ULA1|Add2~29\, ULA1|Add2~29, MIPS, 1
instance = comp, \ULA1|Add2~89\, ULA1|Add2~89, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux19~0\, mux_IN_ULA_4_2|Mux19~0, MIPS, 1
instance = comp, \ULA1|Add2~93\, ULA1|Add2~93, MIPS, 1
instance = comp, \ULA1|Add2~109\, ULA1|Add2~109, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux18~0\, mux_IN_ULA_4_2|Mux18~0, MIPS, 1
instance = comp, \ULA1|Add2~97\, ULA1|Add2~97, MIPS, 1
instance = comp, \rtl~45\, rtl~45, MIPS, 1
instance = comp, \rtl~44\, rtl~44, MIPS, 1
instance = comp, \rtl~46\, rtl~46, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[14]\, registradores|\G2:3:regb|Temp[14], MIPS, 1
instance = comp, \PIPE2|Temp[88]~feeder\, PIPE2|Temp[88]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[14]~feeder\, registradores|\G2:0:regb|Temp[14]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[14]\, registradores|\G2:0:regb|Temp[14], MIPS, 1
instance = comp, \PIPE2|Temp[88]\, PIPE2|Temp[88], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux17~0\, mux_IN_ULA_4_1|Mux17~0, MIPS, 1
instance = comp, \rtl~43\, rtl~43, MIPS, 1
instance = comp, \ULA1|Mux17~4\, ULA1|Mux17~4, MIPS, 1
instance = comp, \ULA1|Mux17~5\, ULA1|Mux17~5, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[12]~feeder\, registradores|\G2:3:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[12]\, registradores|\G2:3:regb|Temp[12], MIPS, 1
instance = comp, \PIPE2|Temp[86]~feeder\, PIPE2|Temp[86]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[12]~feeder\, registradores|\G2:0:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[12]\, registradores|\G2:0:regb|Temp[12], MIPS, 1
instance = comp, \PIPE2|Temp[86]\, PIPE2|Temp[86], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux19~0\, mux_IN_ULA_4_1|Mux19~0, MIPS, 1
instance = comp, \ULA1|Add0~49\, ULA1|Add0~49, MIPS, 1
instance = comp, \ULA1|Add0~53\, ULA1|Add0~53, MIPS, 1
instance = comp, \ULA1|Add0~57\, ULA1|Add0~57, MIPS, 1
instance = comp, \ULA1|Add0~61\, ULA1|Add0~61, MIPS, 1
instance = comp, \ULA1|Add0~65\, ULA1|Add0~65, MIPS, 1
instance = comp, \ULA1|Mux17~6\, ULA1|Mux17~6, MIPS, 1
instance = comp, \rtl~204\, rtl~204, MIPS, 1
instance = comp, \rtl~205\, rtl~205, MIPS, 1
instance = comp, \ULA1|sig_output~2\, ULA1|sig_output~2, MIPS, 1
instance = comp, \rtl~53\, rtl~53, MIPS, 1
instance = comp, \rtl~55\, rtl~55, MIPS, 1
instance = comp, \rtl~61\, rtl~61, MIPS, 1
instance = comp, \ULA1|Mux17~1\, ULA1|Mux17~1, MIPS, 1
instance = comp, \ULA1|Mux27~3\, ULA1|Mux27~3, MIPS, 1
instance = comp, \ULA1|Mux27~4\, ULA1|Mux27~4, MIPS, 1
instance = comp, \ULA1|Mux17~2\, ULA1|Mux17~2, MIPS, 1
instance = comp, \ULA1|ShiftRight2~7\, ULA1|ShiftRight2~7, MIPS, 1
instance = comp, \ULA1|LessThan0~12\, ULA1|LessThan0~12, MIPS, 1
instance = comp, \rtl~117\, rtl~117, MIPS, 1
instance = comp, \rtl~248\, rtl~248, MIPS, 1
instance = comp, \rtl~203\, rtl~203, MIPS, 1
instance = comp, \rtl~247\, rtl~247, MIPS, 1
instance = comp, \ULA1|Add2~17\, ULA1|Add2~17, MIPS, 1
instance = comp, \ULA1|Add2~21\, ULA1|Add2~21, MIPS, 1
instance = comp, \ULA1|Add2~25\, ULA1|Add2~25, MIPS, 1
instance = comp, \ULA1|Add2~13\, ULA1|Add2~13, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux16~0\, mux_IN_ULA_4_2|Mux16~0, MIPS, 1
instance = comp, \ULA1|Add2~101\, ULA1|Add2~101, MIPS, 1
instance = comp, \ULA1|Add2~105\, ULA1|Add2~105, MIPS, 1
instance = comp, \ULA1|Add2~33\, ULA1|Add2~33, MIPS, 1
instance = comp, \ULA1|ShiftRight0~4\, ULA1|ShiftRight0~4, MIPS, 1
instance = comp, \ULA1|Add2~9\, ULA1|Add2~9, MIPS, 1
instance = comp, \ULA1|Add2~37\, ULA1|Add2~37, MIPS, 1
instance = comp, \ULA1|Add2~41\, ULA1|Add2~41, MIPS, 1
instance = comp, \ULA1|Add2~45\, ULA1|Add2~45, MIPS, 1
instance = comp, \ULA1|ShiftRight0~5\, ULA1|ShiftRight0~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~0\, ULA1|ShiftRight0~0, MIPS, 1
instance = comp, \ULA1|sig_output~3\, ULA1|sig_output~3, MIPS, 1
instance = comp, \ULA1|Mux29~34\, ULA1|Mux29~34, MIPS, 1
instance = comp, \ULA1|Mux17~0\, ULA1|Mux17~0, MIPS, 1
instance = comp, \ULA1|Mux17~3\, ULA1|Mux17~3, MIPS, 1
instance = comp, \ULA1|Mux17~7\, ULA1|Mux17~7, MIPS, 1
instance = comp, \PIPE3|Temp[51]\, PIPE3|Temp[51], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux17~0\, mux_IN_ULA_4_2|Mux17~0, MIPS, 1
instance = comp, \ULA1|ShiftRight0~1\, ULA1|ShiftRight0~1, MIPS, 1
instance = comp, \ULA1|Add2~73\, ULA1|Add2~73, MIPS, 1
instance = comp, \ULA1|ShiftRight0~2\, ULA1|ShiftRight0~2, MIPS, 1
instance = comp, \ULA1|Mux29~5\, ULA1|Mux29~5, MIPS, 1
instance = comp, \ULA1|Mux14~13\, ULA1|Mux14~13, MIPS, 1
instance = comp, \ULA1|Mux7~0\, ULA1|Mux7~0, MIPS, 1
instance = comp, \ULA1|Mux29~36\, ULA1|Mux29~36, MIPS, 1
instance = comp, \rtl~134\, rtl~134, MIPS, 1
instance = comp, \rtl~206\, rtl~206, MIPS, 1
instance = comp, \rtl~219\, rtl~219, MIPS, 1
instance = comp, \rtl~177\, rtl~177, MIPS, 1
instance = comp, \ULA1|Mux12~2\, ULA1|Mux12~2, MIPS, 1
instance = comp, \rtl~71\, rtl~71, MIPS, 1
instance = comp, \rtl~70\, rtl~70, MIPS, 1
instance = comp, \rtl~69\, rtl~69, MIPS, 1
instance = comp, \rtl~80\, rtl~80, MIPS, 1
instance = comp, \ULA1|Mux14~9\, ULA1|Mux14~9, MIPS, 1
instance = comp, \ULA1|Mux12~3\, ULA1|Mux12~3, MIPS, 1
instance = comp, \ULA1|Mux14~15\, ULA1|Mux14~15, MIPS, 1
instance = comp, \rtl~131\, rtl~131, MIPS, 1
instance = comp, \rtl~220\, rtl~220, MIPS, 1
instance = comp, \rtl~209\, rtl~209, MIPS, 1
instance = comp, \ULA1|Mux12~5\, ULA1|Mux12~5, MIPS, 1
instance = comp, \ULA1|Mux14~17\, ULA1|Mux14~17, MIPS, 1
instance = comp, \ULA1|Mux12~6\, ULA1|Mux12~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~3\, ULA1|ShiftRight1~3, MIPS, 1
instance = comp, \ULA1|ShiftRight1~4\, ULA1|ShiftRight1~4, MIPS, 1
instance = comp, \ULA1|Mux14~11\, ULA1|Mux14~11, MIPS, 1
instance = comp, \ULA1|Mux12~4\, ULA1|Mux12~4, MIPS, 1
instance = comp, \ULA1|Mux14~4\, ULA1|Mux14~4, MIPS, 1
instance = comp, \rtl~73\, rtl~73, MIPS, 1
instance = comp, \rtl~74\, rtl~74, MIPS, 1
instance = comp, \rtl~75\, rtl~75, MIPS, 1
instance = comp, \PIPE2|Temp[105]\, PIPE2|Temp[105], MIPS, 1
instance = comp, \ULA1|ShiftRight0~6\, ULA1|ShiftRight0~6, MIPS, 1
instance = comp, \rtl~76\, rtl~76, MIPS, 1
instance = comp, \rtl~81\, rtl~81, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~3\, ULA1|ShiftLeft0~3, MIPS, 1
instance = comp, \ULA1|Mux12~1\, ULA1|Mux12~1, MIPS, 1
instance = comp, \ULA1|Mux12~7\, ULA1|Mux12~7, MIPS, 1
instance = comp, \ULA1|Mux12~8\, ULA1|Mux12~8, MIPS, 1
instance = comp, \PIPE3|Temp[56]\, PIPE3|Temp[56], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux12~0\, mux_IN_ULA_4_2|Mux12~0, MIPS, 1
instance = comp, \ULA1|Mux14~3\, ULA1|Mux14~3, MIPS, 1
instance = comp, \ULA1|Mux14~5\, ULA1|Mux14~5, MIPS, 1
instance = comp, \ULA1|Mux5~1\, ULA1|Mux5~1, MIPS, 1
instance = comp, \rtl~225\, rtl~225, MIPS, 1
instance = comp, \rtl~233\, rtl~233, MIPS, 1
instance = comp, \rtl~217\, rtl~217, MIPS, 1
instance = comp, \ULA1|Mux5~2\, ULA1|Mux5~2, MIPS, 1
instance = comp, \ULA1|ShiftRight2~2\, ULA1|ShiftRight2~2, MIPS, 1
instance = comp, \ULA1|Mux5~3\, ULA1|Mux5~3, MIPS, 1
instance = comp, \ULA1|Mux5~4\, ULA1|Mux5~4, MIPS, 1
instance = comp, \ULA1|Mux6~8\, ULA1|Mux6~8, MIPS, 1
instance = comp, \rtl~234\, rtl~234, MIPS, 1
instance = comp, \rtl~226\, rtl~226, MIPS, 1
instance = comp, \rtl~218\, rtl~218, MIPS, 1
instance = comp, \ULA1|Mux5~6\, ULA1|Mux5~6, MIPS, 1
instance = comp, \ULA1|Mux5~7\, ULA1|Mux5~7, MIPS, 1
instance = comp, \ULA1|Mux6~5\, ULA1|Mux6~5, MIPS, 1
instance = comp, \ULA1|ShiftRight1~9\, ULA1|ShiftRight1~9, MIPS, 1
instance = comp, \rtl~272\, rtl~272, MIPS, 1
instance = comp, \ULA1|Mux5~5\, ULA1|Mux5~5, MIPS, 1
instance = comp, \ULA1|Mux5~8\, ULA1|Mux5~8, MIPS, 1
instance = comp, \ULA1|Mux5~9\, ULA1|Mux5~9, MIPS, 1
instance = comp, \PIPE3|Temp[63]\, PIPE3|Temp[63], MIPS, 1
instance = comp, \PIPE2|Temp[100]~feeder\, PIPE2|Temp[100]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[100]\, PIPE2|Temp[100], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux5~0\, mux_IN_ULA_4_1|Mux5~0, MIPS, 1
instance = comp, \rtl~6\, rtl~6, MIPS, 1
instance = comp, \rtl~268\, rtl~268, MIPS, 1
instance = comp, \rtl~146\, rtl~146, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~4\, ULA1|ShiftLeft0~4, MIPS, 1
instance = comp, \rtl~90\, rtl~90, MIPS, 1
instance = comp, \rtl~267\, rtl~267, MIPS, 1
instance = comp, \ULA1|Mux7~2\, ULA1|Mux7~2, MIPS, 1
instance = comp, \rtl~221\, rtl~221, MIPS, 1
instance = comp, \rtl~211\, rtl~211, MIPS, 1
instance = comp, \rtl~229\, rtl~229, MIPS, 1
instance = comp, \rtl~196\, rtl~196, MIPS, 1
instance = comp, \ULA1|Mux7~3\, ULA1|Mux7~3, MIPS, 1
instance = comp, \rtl~17\, rtl~17, MIPS, 1
instance = comp, \ULA1|Mux7~4\, ULA1|Mux7~4, MIPS, 1
instance = comp, \ULA1|Mux7~5\, ULA1|Mux7~5, MIPS, 1
instance = comp, \rtl~141\, rtl~141, MIPS, 1
instance = comp, \rtl~87\, rtl~87, MIPS, 1
instance = comp, \ULA1|ShiftRight0~3\, ULA1|ShiftRight0~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~0\, ULA1|ShiftLeft1~0, MIPS, 1
instance = comp, \rtl~266\, rtl~266, MIPS, 1
instance = comp, \ULA1|Mux7~8\, ULA1|Mux7~8, MIPS, 1
instance = comp, \ULA1|Mux7~9\, ULA1|Mux7~9, MIPS, 1
instance = comp, \ULA1|Mux23~0\, ULA1|Mux23~0, MIPS, 1
instance = comp, \rtl~194\, rtl~194, MIPS, 1
instance = comp, \rtl~213\, rtl~213, MIPS, 1
instance = comp, \rtl~222\, rtl~222, MIPS, 1
instance = comp, \rtl~230\, rtl~230, MIPS, 1
instance = comp, \ULA1|Mux7~6\, ULA1|Mux7~6, MIPS, 1
instance = comp, \ULA1|Mux7~7\, ULA1|Mux7~7, MIPS, 1
instance = comp, \ULA1|Mux7~10\, ULA1|Mux7~10, MIPS, 1
instance = comp, \ULA1|Mux7~11\, ULA1|Mux7~11, MIPS, 1
instance = comp, \PIPE3|Temp[61]\, PIPE3|Temp[61], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[24]~feeder\, registradores|\G2:3:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[24]\, registradores|\G2:3:regb|Temp[24], MIPS, 1
instance = comp, \PIPE2|Temp[98]~feeder\, PIPE2|Temp[98]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[24]~feeder\, registradores|\G2:0:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[24]\, registradores|\G2:0:regb|Temp[24], MIPS, 1
instance = comp, \PIPE2|Temp[98]\, PIPE2|Temp[98], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux7~0\, mux_IN_ULA_4_1|Mux7~0, MIPS, 1
instance = comp, \rtl~223\, rtl~223, MIPS, 1
instance = comp, \rtl~231\, rtl~231, MIPS, 1
instance = comp, \rtl~215\, rtl~215, MIPS, 1
instance = comp, \rtl~200\, rtl~200, MIPS, 1
instance = comp, \ULA1|Mux6~2\, ULA1|Mux6~2, MIPS, 1
instance = comp, \rtl~245\, rtl~245, MIPS, 1
instance = comp, \rtl~23\, rtl~23, MIPS, 1
instance = comp, \ULA1|Mux6~3\, ULA1|Mux6~3, MIPS, 1
instance = comp, \ULA1|Mux6~4\, ULA1|Mux6~4, MIPS, 1
instance = comp, \rtl~105\, rtl~105, MIPS, 1
instance = comp, \rtl~246\, rtl~246, MIPS, 1
instance = comp, \rtl~158\, rtl~158, MIPS, 1
instance = comp, \rtl~270\, rtl~270, MIPS, 1
instance = comp, \rtl~244\, rtl~244, MIPS, 1
instance = comp, \rtl~27\, rtl~27, MIPS, 1
instance = comp, \rtl~271\, rtl~271, MIPS, 1
instance = comp, \ULA1|Mux6~1\, ULA1|Mux6~1, MIPS, 1
instance = comp, \ULA1|ShiftRight1~0\, ULA1|ShiftRight1~0, MIPS, 1
instance = comp, \ULA1|ShiftRight1~6\, ULA1|ShiftRight1~6, MIPS, 1
instance = comp, \rtl~102\, rtl~102, MIPS, 1
instance = comp, \rtl~243\, rtl~243, MIPS, 1
instance = comp, \rtl~153\, rtl~153, MIPS, 1
instance = comp, \rtl~269\, rtl~269, MIPS, 1
instance = comp, \ULA1|Mux6~6\, ULA1|Mux6~6, MIPS, 1
instance = comp, \rtl~232\, rtl~232, MIPS, 1
instance = comp, \rtl~198\, rtl~198, MIPS, 1
instance = comp, \rtl~224\, rtl~224, MIPS, 1
instance = comp, \ULA1|Mux6~7\, ULA1|Mux6~7, MIPS, 1
instance = comp, \ULA1|Mux6~9\, ULA1|Mux6~9, MIPS, 1
instance = comp, \ULA1|Mux6~10\, ULA1|Mux6~10, MIPS, 1
instance = comp, \ULA1|Mux6~11\, ULA1|Mux6~11, MIPS, 1
instance = comp, \PIPE3|Temp[62]\, PIPE3|Temp[62], MIPS, 1
instance = comp, \PIPE4|Temp[30]\, PIPE4|Temp[30], MIPS, 1
instance = comp, \PIPE4|Temp[62]\, PIPE4|Temp[62], MIPS, 1
instance = comp, \muxEscReg2|X[25]~25\, muxEscReg2|X[25]~25, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[25]\, registradores|\G2:7:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[25]\, registradores|\G2:6:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[25]\, registradores|\G2:5:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[25]\, registradores|\G2:4:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData2|Mux6~0\, registradores|outData2|Mux6~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[25]~feeder\, registradores|\G2:1:regb|Temp[25]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[25]\, registradores|\G2:1:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[25]\, registradores|\G2:2:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData2|Mux6~1\, registradores|outData2|Mux6~1, MIPS, 1
instance = comp, \registradores|outData2|Mux6~2\, registradores|outData2|Mux6~2, MIPS, 1
instance = comp, \PIPE2|Temp[67]\, PIPE2|Temp[67], MIPS, 1
instance = comp, \PIPE3|Temp[30]\, PIPE3|Temp[30], MIPS, 1
instance = comp, \PIPE4|Temp[61]\, PIPE4|Temp[61], MIPS, 1
instance = comp, \PIPE4|Temp[29]\, PIPE4|Temp[29], MIPS, 1
instance = comp, \muxEscReg2|X[24]~24\, muxEscReg2|X[24]~24, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[24]\, registradores|\G2:4:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[24]~feeder\, registradores|\G2:7:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[24]\, registradores|\G2:7:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[24]\, registradores|\G2:5:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[24]\, registradores|\G2:6:regb|Temp[24], MIPS, 1
instance = comp, \registradores|outData2|Mux7~0\, registradores|outData2|Mux7~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[24]~feeder\, registradores|\G2:1:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[24]\, registradores|\G2:1:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[24]\, registradores|\G2:2:regb|Temp[24], MIPS, 1
instance = comp, \registradores|outData2|Mux7~1\, registradores|outData2|Mux7~1, MIPS, 1
instance = comp, \registradores|outData2|Mux7~2\, registradores|outData2|Mux7~2, MIPS, 1
instance = comp, \PIPE2|Temp[66]\, PIPE2|Temp[66], MIPS, 1
instance = comp, \PIPE3|Temp[29]\, PIPE3|Temp[29], MIPS, 1
instance = comp, \PIPE4|Temp[60]\, PIPE4|Temp[60], MIPS, 1
instance = comp, \muxEscReg2|X[23]~23\, muxEscReg2|X[23]~23, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[23]\, registradores|\G2:1:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[23]\, registradores|\G2:2:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[23]~feeder\, registradores|\G2:3:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[23]\, registradores|\G2:3:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[23]~feeder\, registradores|\G2:0:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[23]\, registradores|\G2:0:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~1\, registradores|outData2|Mux8~1, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[23]~feeder\, registradores|\G2:4:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[23]\, registradores|\G2:4:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[23]~feeder\, registradores|\G2:6:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[23]\, registradores|\G2:6:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[23]\, registradores|\G2:5:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[23]~feeder\, registradores|\G2:7:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[23]\, registradores|\G2:7:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~0\, registradores|outData2|Mux8~0, MIPS, 1
instance = comp, \registradores|outData2|Mux8~2\, registradores|outData2|Mux8~2, MIPS, 1
instance = comp, \PIPE2|Temp[65]\, PIPE2|Temp[65], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux8~0\, mux_IN_ULA_4_2|Mux8~0, MIPS, 1
instance = comp, \ULA1|Mux8~0\, ULA1|Mux8~0, MIPS, 1
instance = comp, \rtl~228\, rtl~228, MIPS, 1
instance = comp, \ULA1|Mux8~6\, ULA1|Mux8~6, MIPS, 1
instance = comp, \ULA1|Mux8~7\, ULA1|Mux8~7, MIPS, 1
instance = comp, \rtl~227\, rtl~227, MIPS, 1
instance = comp, \ULA1|Mux8~2\, ULA1|Mux8~2, MIPS, 1
instance = comp, \ULA1|Mux8~3\, ULA1|Mux8~3, MIPS, 1
instance = comp, \ULA1|Mux8~4\, ULA1|Mux8~4, MIPS, 1
instance = comp, \rtl~265\, rtl~265, MIPS, 1
instance = comp, \rtl~264\, rtl~264, MIPS, 1
instance = comp, \ULA1|Mux8~1\, ULA1|Mux8~1, MIPS, 1
instance = comp, \rtl~278\, rtl~278, MIPS, 1
instance = comp, \rtl~263\, rtl~263, MIPS, 1
instance = comp, \ULA1|Mux8~5\, ULA1|Mux8~5, MIPS, 1
instance = comp, \ULA1|Mux8~8\, ULA1|Mux8~8, MIPS, 1
instance = comp, \ULA1|Mux8~9\, ULA1|Mux8~9, MIPS, 1
instance = comp, \PIPE3|Temp[60]\, PIPE3|Temp[60], MIPS, 1
instance = comp, \PIPE2|Temp[97]~feeder\, PIPE2|Temp[97]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[97]\, PIPE2|Temp[97], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux8~0\, mux_IN_ULA_4_1|Mux8~0, MIPS, 1
instance = comp, \rtl~22\, rtl~22, MIPS, 1
instance = comp, \rtl~20\, rtl~20, MIPS, 1
instance = comp, \rtl~21\, rtl~21, MIPS, 1
instance = comp, \ULA1|Mux18~4\, ULA1|Mux18~4, MIPS, 1
instance = comp, \ULA1|Mux18~5\, ULA1|Mux18~5, MIPS, 1
instance = comp, \ULA1|Mux18~6\, ULA1|Mux18~6, MIPS, 1
instance = comp, \rtl~199\, rtl~199, MIPS, 1
instance = comp, \ULA1|LessThan0~13\, ULA1|LessThan0~13, MIPS, 1
instance = comp, \ULA1|Mux18~0\, ULA1|Mux18~0, MIPS, 1
instance = comp, \ULA1|ShiftRight2~6\, ULA1|ShiftRight2~6, MIPS, 1
instance = comp, \rtl~201\, rtl~201, MIPS, 1
instance = comp, \rtl~26\, rtl~26, MIPS, 1
instance = comp, \rtl~36\, rtl~36, MIPS, 1
instance = comp, \rtl~28\, rtl~28, MIPS, 1
instance = comp, \ULA1|Mux18~1\, ULA1|Mux18~1, MIPS, 1
instance = comp, \ULA1|Mux18~2\, ULA1|Mux18~2, MIPS, 1
instance = comp, \ULA1|Mux18~3\, ULA1|Mux18~3, MIPS, 1
instance = comp, \ULA1|Mux18~7\, ULA1|Mux18~7, MIPS, 1
instance = comp, \PIPE3|Temp[50]\, PIPE3|Temp[50], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[13]\, registradores|\G2:3:regb|Temp[13], MIPS, 1
instance = comp, \PIPE2|Temp[87]~feeder\, PIPE2|Temp[87]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[87]\, PIPE2|Temp[87], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux18~0\, mux_IN_ULA_4_1|Mux18~0, MIPS, 1
instance = comp, \rtl~202\, rtl~202, MIPS, 1
instance = comp, \ULA1|Mux13~6\, ULA1|Mux13~6, MIPS, 1
instance = comp, \ULA1|Mux13~7\, ULA1|Mux13~7, MIPS, 1
instance = comp, \ULA1|ShiftRight1~2\, ULA1|ShiftRight1~2, MIPS, 1
instance = comp, \ULA1|Mux13~5\, ULA1|Mux13~5, MIPS, 1
instance = comp, \ULA1|Mux13~0\, ULA1|Mux13~0, MIPS, 1
instance = comp, \ULA1|Mux13~3\, ULA1|Mux13~3, MIPS, 1
instance = comp, \ULA1|Mux13~4\, ULA1|Mux13~4, MIPS, 1
instance = comp, \rtl~58\, rtl~58, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~2\, ULA1|ShiftLeft0~2, MIPS, 1
instance = comp, \ULA1|Mux13~2\, ULA1|Mux13~2, MIPS, 1
instance = comp, \ULA1|Mux13~8\, ULA1|Mux13~8, MIPS, 1
instance = comp, \ULA1|Mux13~9\, ULA1|Mux13~9, MIPS, 1
instance = comp, \PIPE3|Temp[55]\, PIPE3|Temp[55], MIPS, 1
instance = comp, \PIPE4|Temp[23]\, PIPE4|Temp[23], MIPS, 1
instance = comp, \muxEscReg2|X[18]~18\, muxEscReg2|X[18]~18, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[18]\, registradores|\G2:3:regb|Temp[18], MIPS, 1
instance = comp, \PIPE2|Temp[92]~feeder\, PIPE2|Temp[92]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[92]\, PIPE2|Temp[92], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux13~0\, mux_IN_ULA_4_1|Mux13~0, MIPS, 1
instance = comp, \rtl~68\, rtl~68, MIPS, 1
instance = comp, \ULA1|ShiftRight2~8\, ULA1|ShiftRight2~8, MIPS, 1
instance = comp, \rtl~207\, rtl~207, MIPS, 1
instance = comp, \rtl~79\, rtl~79, MIPS, 1
instance = comp, \rtl~208\, rtl~208, MIPS, 1
instance = comp, \ULA1|Add0~72\, ULA1|Add0~72, MIPS, 1
instance = comp, \ULA1|Mux3~4\, ULA1|Mux3~4, MIPS, 1
instance = comp, \ULA1|sig_output~6\, ULA1|sig_output~6, MIPS, 1
instance = comp, \ULA1|Mux16~6\, ULA1|Mux16~6, MIPS, 1
instance = comp, \ULA1|sig_output~7\, ULA1|sig_output~7, MIPS, 1
instance = comp, \ULA1|Add0~73\, ULA1|Add0~73, MIPS, 1
instance = comp, \rtl~210\, rtl~210, MIPS, 1
instance = comp, \ULA1|Add0~74\, ULA1|Add0~74, MIPS, 1
instance = comp, \ULA1|Mux16~1\, ULA1|Mux16~1, MIPS, 1
instance = comp, \ULA1|Add0~69\, ULA1|Add0~69, MIPS, 1
instance = comp, \ULA1|Mux16~0\, ULA1|Mux16~0, MIPS, 1
instance = comp, \ULA1|Mux16~2\, ULA1|Mux16~2, MIPS, 1
instance = comp, \PIPE3|Temp[52]\, PIPE3|Temp[52], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[15]~feeder\, registradores|\G2:3:regb|Temp[15]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[15]\, registradores|\G2:3:regb|Temp[15], MIPS, 1
instance = comp, \PIPE2|Temp[89]~feeder\, PIPE2|Temp[89]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[15]~feeder\, registradores|\G2:0:regb|Temp[15]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[15]\, registradores|\G2:0:regb|Temp[15], MIPS, 1
instance = comp, \PIPE2|Temp[89]\, PIPE2|Temp[89], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux16~0\, mux_IN_ULA_4_1|Mux16~0, MIPS, 1
instance = comp, \ULA1|Mux15~0\, ULA1|Mux15~0, MIPS, 1
instance = comp, \ULA1|Mux15~1\, ULA1|Mux15~1, MIPS, 1
instance = comp, \rtl~16\, rtl~16, MIPS, 1
instance = comp, \rtl~15\, rtl~15, MIPS, 1
instance = comp, \ULA1|ShiftRight2~1\, ULA1|ShiftRight2~1, MIPS, 1
instance = comp, \rtl~214\, rtl~214, MIPS, 1
instance = comp, \ULA1|Add0~82\, ULA1|Add0~82, MIPS, 1
instance = comp, \ULA1|Add0~83\, ULA1|Add0~83, MIPS, 1
instance = comp, \rtl~212\, rtl~212, MIPS, 1
instance = comp, \ULA1|Add0~79\, ULA1|Add0~79, MIPS, 1
instance = comp, \rtl~7\, rtl~7, MIPS, 1
instance = comp, \rtl~5\, rtl~5, MIPS, 1
instance = comp, \rtl~9\, rtl~9, MIPS, 1
instance = comp, \ULA1|Add0~80\, ULA1|Add0~80, MIPS, 1
instance = comp, \ULA1|Add0~81\, ULA1|Add0~81, MIPS, 1
instance = comp, \ULA1|Mux15~2\, ULA1|Mux15~2, MIPS, 1
instance = comp, \ULA1|Mux15~3\, ULA1|Mux15~3, MIPS, 1
instance = comp, \PIPE3|Temp[53]\, PIPE3|Temp[53], MIPS, 1
instance = comp, \PIPE4|Temp[21]\, PIPE4|Temp[21], MIPS, 1
instance = comp, \PIPE4|Temp[53]\, PIPE4|Temp[53], MIPS, 1
instance = comp, \muxEscReg2|X[16]~16\, muxEscReg2|X[16]~16, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[16]~feeder\, registradores|\G2:6:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[16]\, registradores|\G2:6:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[16]~feeder\, registradores|\G2:4:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[16]\, registradores|\G2:4:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[16]\, registradores|\G2:5:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[16]~feeder\, registradores|\G2:7:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[16]\, registradores|\G2:7:regb|Temp[16], MIPS, 1
instance = comp, \registradores|outData2|Mux15~0\, registradores|outData2|Mux15~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[16]\, registradores|\G2:2:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[16]\, registradores|\G2:1:regb|Temp[16], MIPS, 1
instance = comp, \registradores|outData2|Mux15~1\, registradores|outData2|Mux15~1, MIPS, 1
instance = comp, \registradores|outData2|Mux15~2\, registradores|outData2|Mux15~2, MIPS, 1
instance = comp, \PIPE2|Temp[58]\, PIPE2|Temp[58], MIPS, 1
instance = comp, \PIPE3|Temp[21]\, PIPE3|Temp[21], MIPS, 1
instance = comp, \PIPE4|Temp[52]~feeder\, PIPE4|Temp[52]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[52]\, PIPE4|Temp[52], MIPS, 1
instance = comp, \PIPE4|Temp[20]\, PIPE4|Temp[20], MIPS, 1
instance = comp, \muxEscReg2|X[15]~15\, muxEscReg2|X[15]~15, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[15]\, registradores|\G2:7:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[15]~feeder\, registradores|\G2:4:regb|Temp[15]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[15]\, registradores|\G2:4:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[15]\, registradores|\G2:5:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[15]\, registradores|\G2:6:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~0\, registradores|outData2|Mux16~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[15]\, registradores|\G2:1:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[15]\, registradores|\G2:2:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~1\, registradores|outData2|Mux16~1, MIPS, 1
instance = comp, \registradores|outData2|Mux16~2\, registradores|outData2|Mux16~2, MIPS, 1
instance = comp, \PIPE2|Temp[57]\, PIPE2|Temp[57], MIPS, 1
instance = comp, \PIPE3|Temp[20]\, PIPE3|Temp[20], MIPS, 1
instance = comp, \PIPE4|Temp[51]\, PIPE4|Temp[51], MIPS, 1
instance = comp, \PIPE4|Temp[19]\, PIPE4|Temp[19], MIPS, 1
instance = comp, \muxEscReg2|X[14]~14\, muxEscReg2|X[14]~14, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[14]~feeder\, registradores|\G2:7:regb|Temp[14]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[14]\, registradores|\G2:7:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[14]~feeder\, registradores|\G2:6:regb|Temp[14]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[14]\, registradores|\G2:6:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[14]\, registradores|\G2:5:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[14]~feeder\, registradores|\G2:4:regb|Temp[14]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[14]\, registradores|\G2:4:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData2|Mux17~0\, registradores|outData2|Mux17~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[14]\, registradores|\G2:1:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[14]\, registradores|\G2:2:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData2|Mux17~1\, registradores|outData2|Mux17~1, MIPS, 1
instance = comp, \registradores|outData2|Mux17~2\, registradores|outData2|Mux17~2, MIPS, 1
instance = comp, \PIPE2|Temp[56]\, PIPE2|Temp[56], MIPS, 1
instance = comp, \PIPE3|Temp[19]\, PIPE3|Temp[19], MIPS, 1
instance = comp, \PIPE4|Temp[50]\, PIPE4|Temp[50], MIPS, 1
instance = comp, \PIPE4|Temp[18]\, PIPE4|Temp[18], MIPS, 1
instance = comp, \PIPE4|Temp[70]\, PIPE4|Temp[70], MIPS, 1
instance = comp, \muxEscReg2|X[13]~13\, muxEscReg2|X[13]~13, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[13]\, registradores|\G2:0:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[13]\, registradores|\G2:1:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[13]\, registradores|\G2:2:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData2|Mux18~1\, registradores|outData2|Mux18~1, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[13]\, registradores|\G2:7:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[13]\, registradores|\G2:6:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[13]\, registradores|\G2:5:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[13]\, registradores|\G2:4:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData2|Mux18~0\, registradores|outData2|Mux18~0, MIPS, 1
instance = comp, \registradores|outData2|Mux18~2\, registradores|outData2|Mux18~2, MIPS, 1
instance = comp, \PIPE2|Temp[55]\, PIPE2|Temp[55], MIPS, 1
instance = comp, \PIPE3|Temp[18]\, PIPE3|Temp[18], MIPS, 1
instance = comp, \PIPE4|Temp[54]\, PIPE4|Temp[54], MIPS, 1
instance = comp, \PIPE4|Temp[22]\, PIPE4|Temp[22], MIPS, 1
instance = comp, \muxEscReg2|X[17]~17\, muxEscReg2|X[17]~17, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[17]~feeder\, registradores|\G2:4:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[17]\, registradores|\G2:4:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[17]~feeder\, registradores|\G2:6:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[17]\, registradores|\G2:6:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[17]\, registradores|\G2:5:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[17]~feeder\, registradores|\G2:7:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[17]\, registradores|\G2:7:regb|Temp[17], MIPS, 1
instance = comp, \registradores|outData2|Mux14~0\, registradores|outData2|Mux14~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[17]~feeder\, registradores|\G2:0:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[17]\, registradores|\G2:0:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[17]\, registradores|\G2:1:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[17]\, registradores|\G2:2:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[17]~feeder\, registradores|\G2:3:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[17]\, registradores|\G2:3:regb|Temp[17], MIPS, 1
instance = comp, \registradores|outData2|Mux14~1\, registradores|outData2|Mux14~1, MIPS, 1
instance = comp, \registradores|outData2|Mux14~2\, registradores|outData2|Mux14~2, MIPS, 1
instance = comp, \PIPE2|Temp[59]\, PIPE2|Temp[59], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux14~0\, mux_IN_ULA_4_2|Mux14~0, MIPS, 1
instance = comp, \ULA1|Mux14~2\, ULA1|Mux14~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~1\, ULA1|ShiftLeft0~1, MIPS, 1
instance = comp, \rtl~33\, rtl~33, MIPS, 1
instance = comp, \ULA1|Mux14~6\, ULA1|Mux14~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~1\, ULA1|ShiftRight1~1, MIPS, 1
instance = comp, \ULA1|Mux14~12\, ULA1|Mux14~12, MIPS, 1
instance = comp, \ULA1|Mux14~16\, ULA1|Mux14~16, MIPS, 1
instance = comp, \ULA1|Mux14~18\, ULA1|Mux14~18, MIPS, 1
instance = comp, \ULA1|Mux14~1\, ULA1|Mux14~1, MIPS, 1
instance = comp, \ULA1|Mux14~8\, ULA1|Mux14~8, MIPS, 1
instance = comp, \ULA1|Mux14~10\, ULA1|Mux14~10, MIPS, 1
instance = comp, \ULA1|Mux14~19\, ULA1|Mux14~19, MIPS, 1
instance = comp, \ULA1|Mux14~22\, ULA1|Mux14~22, MIPS, 1
instance = comp, \PIPE3|Temp[54]\, PIPE3|Temp[54], MIPS, 1
instance = comp, \PIPE2|Temp[91]~feeder\, PIPE2|Temp[91]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[91]\, PIPE2|Temp[91], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux14~0\, mux_IN_ULA_4_1|Mux14~0, MIPS, 1
instance = comp, \rtl~216\, rtl~216, MIPS, 1
instance = comp, \ULA1|Mux10~5\, ULA1|Mux10~5, MIPS, 1
instance = comp, \ULA1|Mux10~6\, ULA1|Mux10~6, MIPS, 1
instance = comp, \rtl~255\, rtl~255, MIPS, 1
instance = comp, \rtl~256\, rtl~256, MIPS, 1
instance = comp, \ULA1|Mux10~4\, ULA1|Mux10~4, MIPS, 1
instance = comp, \rtl~97\, rtl~97, MIPS, 1
instance = comp, \ULA1|Mux10~2\, ULA1|Mux10~2, MIPS, 1
instance = comp, \ULA1|Mux10~3\, ULA1|Mux10~3, MIPS, 1
instance = comp, \rtl~257\, rtl~257, MIPS, 1
instance = comp, \rtl~258\, rtl~258, MIPS, 1
instance = comp, \ULA1|Mux10~1\, ULA1|Mux10~1, MIPS, 1
instance = comp, \ULA1|Mux10~7\, ULA1|Mux10~7, MIPS, 1
instance = comp, \ULA1|Mux10~8\, ULA1|Mux10~8, MIPS, 1
instance = comp, \PIPE3|Temp[58]\, PIPE3|Temp[58], MIPS, 1
instance = comp, \PIPE4|Temp[26]\, PIPE4|Temp[26], MIPS, 1
instance = comp, \PIPE4|Temp[58]\, PIPE4|Temp[58], MIPS, 1
instance = comp, \muxEscReg2|X[21]~21\, muxEscReg2|X[21]~21, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[21]\, registradores|\G2:3:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[21]\, registradores|\G2:2:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[21]\, registradores|\G2:1:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~1\, registradores|outData2|Mux10~1, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[21]~feeder\, registradores|\G2:5:regb|Temp[21]~feeder, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[21]\, registradores|\G2:5:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[21]~feeder\, registradores|\G2:4:regb|Temp[21]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[21]\, registradores|\G2:4:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[21]\, registradores|\G2:7:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[21]\, registradores|\G2:6:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~0\, registradores|outData2|Mux10~0, MIPS, 1
instance = comp, \registradores|outData2|Mux10~2\, registradores|outData2|Mux10~2, MIPS, 1
instance = comp, \PIPE2|Temp[63]\, PIPE2|Temp[63], MIPS, 1
instance = comp, \PIPE3|Temp[26]\, PIPE3|Temp[26], MIPS, 1
instance = comp, \PIPE4|Temp[59]\, PIPE4|Temp[59], MIPS, 1
instance = comp, \muxEscReg2|X[22]~22\, muxEscReg2|X[22]~22, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[22]\, registradores|\G2:3:regb|Temp[22], MIPS, 1
instance = comp, \PIPE2|Temp[96]~feeder\, PIPE2|Temp[96]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[96]\, PIPE2|Temp[96], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux9~0\, mux_IN_ULA_4_1|Mux9~0, MIPS, 1
instance = comp, \ULA1|Mux9~0\, ULA1|Mux9~0, MIPS, 1
instance = comp, \ULA1|Mux9~5\, ULA1|Mux9~5, MIPS, 1
instance = comp, \ULA1|Mux9~6\, ULA1|Mux9~6, MIPS, 1
instance = comp, \rtl~112\, rtl~112, MIPS, 1
instance = comp, \ULA1|Mux9~2\, ULA1|Mux9~2, MIPS, 1
instance = comp, \ULA1|Mux9~3\, ULA1|Mux9~3, MIPS, 1
instance = comp, \rtl~262\, rtl~262, MIPS, 1
instance = comp, \rtl~261\, rtl~261, MIPS, 1
instance = comp, \ULA1|Mux9~1\, ULA1|Mux9~1, MIPS, 1
instance = comp, \rtl~260\, rtl~260, MIPS, 1
instance = comp, \rtl~259\, rtl~259, MIPS, 1
instance = comp, \ULA1|Mux9~4\, ULA1|Mux9~4, MIPS, 1
instance = comp, \ULA1|Mux9~7\, ULA1|Mux9~7, MIPS, 1
instance = comp, \ULA1|Mux9~8\, ULA1|Mux9~8, MIPS, 1
instance = comp, \PIPE3|Temp[59]\, PIPE3|Temp[59], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux9~0\, mux_IN_ULA_4_2|Mux9~0, MIPS, 1
instance = comp, \ULA1|Mux3~0\, ULA1|Mux3~0, MIPS, 1
instance = comp, \ULA1|Mux3~28\, ULA1|Mux3~28, MIPS, 1
instance = comp, \ULA1|Mux3~1\, ULA1|Mux3~1, MIPS, 1
instance = comp, \ULA1|Mux3~2\, ULA1|Mux3~2, MIPS, 1
instance = comp, \ULA1|Mux3~3\, ULA1|Mux3~3, MIPS, 1
instance = comp, \ULA1|Mux29~4\, ULA1|Mux29~4, MIPS, 1
instance = comp, \ULA1|LessThan0~14\, ULA1|LessThan0~14, MIPS, 1
instance = comp, \rtl~195\, rtl~195, MIPS, 1
instance = comp, \ULA1|Mux19~0\, ULA1|Mux19~0, MIPS, 1
instance = comp, \rtl~3\, rtl~3, MIPS, 1
instance = comp, \ULA1|Mux19~1\, ULA1|Mux19~1, MIPS, 1
instance = comp, \rtl~197\, rtl~197, MIPS, 1
instance = comp, \ULA1|Mux19~2\, ULA1|Mux19~2, MIPS, 1
instance = comp, \ULA1|Mux19~3\, ULA1|Mux19~3, MIPS, 1
instance = comp, \rtl~13\, rtl~13, MIPS, 1
instance = comp, \ULA1|Mux19~4\, ULA1|Mux19~4, MIPS, 1
instance = comp, \ULA1|Mux19~5\, ULA1|Mux19~5, MIPS, 1
instance = comp, \ULA1|Mux19~6\, ULA1|Mux19~6, MIPS, 1
instance = comp, \ULA1|Mux19~7\, ULA1|Mux19~7, MIPS, 1
instance = comp, \PIPE3|Temp[49]\, PIPE3|Temp[49], MIPS, 1
instance = comp, \PIPE4|Temp[17]\, PIPE4|Temp[17], MIPS, 1
instance = comp, \PIPE4|Temp[49]\, PIPE4|Temp[49], MIPS, 1
instance = comp, \muxEscReg2|X[12]~12\, muxEscReg2|X[12]~12, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[12]\, registradores|\G2:1:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[12]\, registradores|\G2:2:regb|Temp[12], MIPS, 1
instance = comp, \registradores|outData2|Mux19~1\, registradores|outData2|Mux19~1, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[12]~feeder\, registradores|\G2:7:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[12]\, registradores|\G2:7:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[12]~feeder\, registradores|\G2:6:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[12]\, registradores|\G2:6:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[12]\, registradores|\G2:5:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[12]~feeder\, registradores|\G2:4:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[12]\, registradores|\G2:4:regb|Temp[12], MIPS, 1
instance = comp, \registradores|outData2|Mux19~0\, registradores|outData2|Mux19~0, MIPS, 1
instance = comp, \registradores|outData2|Mux19~2\, registradores|outData2|Mux19~2, MIPS, 1
instance = comp, \PIPE2|Temp[54]\, PIPE2|Temp[54], MIPS, 1
instance = comp, \PIPE3|Temp[17]\, PIPE3|Temp[17], MIPS, 1
instance = comp, \PIPE4|Temp[48]\, PIPE4|Temp[48], MIPS, 1
instance = comp, \PIPE4|Temp[16]\, PIPE4|Temp[16], MIPS, 1
instance = comp, \muxEscReg2|X[11]~11\, muxEscReg2|X[11]~11, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[11]\, registradores|\G2:3:regb|Temp[11], MIPS, 1
instance = comp, \PIPE2|Temp[85]~feeder\, PIPE2|Temp[85]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[85]\, PIPE2|Temp[85], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux20~0\, mux_IN_ULA_4_1|Mux20~0, MIPS, 1
instance = comp, \rtl~189\, rtl~189, MIPS, 1
instance = comp, \rtl~277\, rtl~277, MIPS, 1
instance = comp, \rtl~237\, rtl~237, MIPS, 1
instance = comp, \rtl~238\, rtl~238, MIPS, 1
instance = comp, \ULA1|Mux4~1\, ULA1|Mux4~1, MIPS, 1
instance = comp, \ULA1|ShiftRight1~11\, ULA1|ShiftRight1~11, MIPS, 1
instance = comp, \ULA1|Mux4~2\, ULA1|Mux4~2, MIPS, 1
instance = comp, \ULA1|Mux4~3\, ULA1|Mux4~3, MIPS, 1
instance = comp, \ULA1|Add0~125\, ULA1|Add0~125, MIPS, 1
instance = comp, \ULA1|Mux4~0\, ULA1|Mux4~0, MIPS, 1
instance = comp, \rtl~276\, rtl~276, MIPS, 1
instance = comp, \rtl~275\, rtl~275, MIPS, 1
instance = comp, \rtl~235\, rtl~235, MIPS, 1
instance = comp, \rtl~236\, rtl~236, MIPS, 1
instance = comp, \ULA1|Mux4~4\, ULA1|Mux4~4, MIPS, 1
instance = comp, \ULA1|Mux4~5\, ULA1|Mux4~5, MIPS, 1
instance = comp, \ULA1|Mux4~6\, ULA1|Mux4~6, MIPS, 1
instance = comp, \ULA1|Mux4~7\, ULA1|Mux4~7, MIPS, 1
instance = comp, \PIPE3|Temp[64]\, PIPE3|Temp[64], MIPS, 1
instance = comp, \PIPE4|Temp[32]\, PIPE4|Temp[32], MIPS, 1
instance = comp, \PIPE4|Temp[64]\, PIPE4|Temp[64], MIPS, 1
instance = comp, \muxEscReg2|X[27]~27\, muxEscReg2|X[27]~27, MIPS, 1
instance = comp, \PIPE2|Temp[101]~feeder\, PIPE2|Temp[101]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[101]\, PIPE2|Temp[101], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux4~0\, mux_IN_ULA_4_1|Mux4~0, MIPS, 1
instance = comp, \ULA1|Add0~129\, ULA1|Add0~129, MIPS, 1
instance = comp, \ULA1|Add0~133\, ULA1|Add0~133, MIPS, 1
instance = comp, \ULA1|Add0~137\, ULA1|Add0~137, MIPS, 1
instance = comp, \ULA1|Mux1~7\, ULA1|Mux1~7, MIPS, 1
instance = comp, \ULA1|Mux3~21\, ULA1|Mux3~21, MIPS, 1
instance = comp, \ULA1|Mux3~22\, ULA1|Mux3~22, MIPS, 1
instance = comp, \ULA1|Mux1~4\, ULA1|Mux1~4, MIPS, 1
instance = comp, \ULA1|Mux3~25\, ULA1|Mux3~25, MIPS, 1
instance = comp, \ULA1|sig_output~4\, ULA1|sig_output~4, MIPS, 1
instance = comp, \ULA1|Mux3~24\, ULA1|Mux3~24, MIPS, 1
instance = comp, \ULA1|Mux1~0\, ULA1|Mux1~0, MIPS, 1
instance = comp, \ULA1|LessThan0~30\, ULA1|LessThan0~30, MIPS, 1
instance = comp, \ULA1|Mux29~6\, ULA1|Mux29~6, MIPS, 1
instance = comp, \ULA1|Mux29~7\, ULA1|Mux29~7, MIPS, 1
instance = comp, \ULA1|Mux1~1\, ULA1|Mux1~1, MIPS, 1
instance = comp, \ULA1|Mux3~14\, ULA1|Mux3~14, MIPS, 1
instance = comp, \ULA1|Mux3~15\, ULA1|Mux3~15, MIPS, 1
instance = comp, \ULA1|Mux1~2\, ULA1|Mux1~2, MIPS, 1
instance = comp, \ULA1|Mux3~18\, ULA1|Mux3~18, MIPS, 1
instance = comp, \ULA1|Mux3~19\, ULA1|Mux3~19, MIPS, 1
instance = comp, \ULA1|Mux1~3\, ULA1|Mux1~3, MIPS, 1
instance = comp, \ULA1|Mux1~5\, ULA1|Mux1~5, MIPS, 1
instance = comp, \ULA1|Mux3~12\, ULA1|Mux3~12, MIPS, 1
instance = comp, \ULA1|Mux1~8\, ULA1|Mux1~8, MIPS, 1
instance = comp, \PIPE3|Temp[67]\, PIPE3|Temp[67], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux1~0\, mux_IN_ULA_4_2|Mux1~0, MIPS, 1
instance = comp, \ULA1|Mux29~1\, ULA1|Mux29~1, MIPS, 1
instance = comp, \ULA1|sig_output~0\, ULA1|sig_output~0, MIPS, 1
instance = comp, \ULA1|Mux3~7\, ULA1|Mux3~7, MIPS, 1
instance = comp, \ULA1|Mux3~11\, ULA1|Mux3~11, MIPS, 1
instance = comp, \ULA1|Mux2~7\, ULA1|Mux2~7, MIPS, 1
instance = comp, \ULA1|Mux2~6\, ULA1|Mux2~6, MIPS, 1
instance = comp, \ULA1|Mux2~4\, ULA1|Mux2~4, MIPS, 1
instance = comp, \ULA1|Mux2~0\, ULA1|Mux2~0, MIPS, 1
instance = comp, \ULA1|Mux2~3\, ULA1|Mux2~3, MIPS, 1
instance = comp, \ULA1|Mux2~1\, ULA1|Mux2~1, MIPS, 1
instance = comp, \ULA1|LessThan0~31\, ULA1|LessThan0~31, MIPS, 1
instance = comp, \ULA1|Mux2~2\, ULA1|Mux2~2, MIPS, 1
instance = comp, \ULA1|Mux2~5\, ULA1|Mux2~5, MIPS, 1
instance = comp, \ULA1|Mux2~8\, ULA1|Mux2~8, MIPS, 1
instance = comp, \PIPE3|Temp[66]\, PIPE3|Temp[66], MIPS, 1
instance = comp, \PIPE4|Temp[34]\, PIPE4|Temp[34], MIPS, 1
instance = comp, \PIPE4|Temp[66]\, PIPE4|Temp[66], MIPS, 1
instance = comp, \muxEscReg2|X[29]~29\, muxEscReg2|X[29]~29, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux2~0\, mux_IN_ULA_4_2|Mux2~0, MIPS, 1
instance = comp, \ULA1|Mux3~5\, ULA1|Mux3~5, MIPS, 1
instance = comp, \ULA1|Mux29~12\, ULA1|Mux29~12, MIPS, 1
instance = comp, \ULA1|Mux29~13\, ULA1|Mux29~13, MIPS, 1
instance = comp, \ULA1|Mux29~14\, ULA1|Mux29~14, MIPS, 1
instance = comp, \ULA1|Mux29~16\, ULA1|Mux29~16, MIPS, 1
instance = comp, \ULA1|Mux29~17\, ULA1|Mux29~17, MIPS, 1
instance = comp, \rtl~18\, rtl~18, MIPS, 1
instance = comp, \rtl~19\, rtl~19, MIPS, 1
instance = comp, \ULA1|Mux30~0\, ULA1|Mux30~0, MIPS, 1
instance = comp, \ULA1|Mux29~9\, ULA1|Mux29~9, MIPS, 1
instance = comp, \ULA1|Mux29~10\, ULA1|Mux29~10, MIPS, 1
instance = comp, \ULA1|Mux30~1\, ULA1|Mux30~1, MIPS, 1
instance = comp, \ULA1|Mux30~2\, ULA1|Mux30~2, MIPS, 1
instance = comp, \rtl~35\, rtl~35, MIPS, 1
instance = comp, \rtl~34\, rtl~34, MIPS, 1
instance = comp, \ULA1|Mux30~3\, ULA1|Mux30~3, MIPS, 1
instance = comp, \ULA1|Mux30~4\, ULA1|Mux30~4, MIPS, 1
instance = comp, \ULA1|Mux30~5\, ULA1|Mux30~5, MIPS, 1
instance = comp, \ULA1|Mux30~6\, ULA1|Mux30~6, MIPS, 1
instance = comp, \ULA1|Mux30~10\, ULA1|Mux30~10, MIPS, 1
instance = comp, \PIPE3|Temp[38]\, PIPE3|Temp[38], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux30~0\, mux_IN_ULA_4_2|Mux30~0, MIPS, 1
instance = comp, \rtl~77\, rtl~77, MIPS, 1
instance = comp, \rtl~182\, rtl~182, MIPS, 1
instance = comp, \ULA1|Mux20~0\, ULA1|Mux20~0, MIPS, 1
instance = comp, \ULA1|LessThan0~5\, ULA1|LessThan0~5, MIPS, 1
instance = comp, \ULA1|Mux20~1\, ULA1|Mux20~1, MIPS, 1
instance = comp, \ULA1|Mux20~7\, ULA1|Mux20~7, MIPS, 1
instance = comp, \ULA1|Mux20~3\, ULA1|Mux20~3, MIPS, 1
instance = comp, \ULA1|Mux20~2\, ULA1|Mux20~2, MIPS, 1
instance = comp, \rtl~67\, rtl~67, MIPS, 1
instance = comp, \ULA1|Mux20~4\, ULA1|Mux20~4, MIPS, 1
instance = comp, \ULA1|Mux20~5\, ULA1|Mux20~5, MIPS, 1
instance = comp, \ULA1|Mux20~6\, ULA1|Mux20~6, MIPS, 1
instance = comp, \ULA1|Mux20~8\, ULA1|Mux20~8, MIPS, 1
instance = comp, \PIPE3|Temp[48]\, PIPE3|Temp[48], MIPS, 1
instance = comp, \PIPE4|Temp[41]\, PIPE4|Temp[41], MIPS, 1
instance = comp, \muxEscReg2|X[4]~4\, muxEscReg2|X[4]~4, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[4]\, registradores|\G2:3:regb|Temp[4], MIPS, 1
instance = comp, \PIPE2|Temp[78]~feeder\, PIPE2|Temp[78]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[78]\, PIPE2|Temp[78], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux27~0\, mux_IN_ULA_4_1|Mux27~0, MIPS, 1
instance = comp, \ULA1|Add0~17\, ULA1|Add0~17, MIPS, 1
instance = comp, \ULA1|Add0~21\, ULA1|Add0~21, MIPS, 1
instance = comp, \ULA1|Add0~25\, ULA1|Add0~25, MIPS, 1
instance = comp, \ULA1|Add0~29\, ULA1|Add0~29, MIPS, 1
instance = comp, \ULA1|Add0~33\, ULA1|Add0~33, MIPS, 1
instance = comp, \ULA1|Add0~37\, ULA1|Add0~37, MIPS, 1
instance = comp, \ULA1|Add0~41\, ULA1|Add0~41, MIPS, 1
instance = comp, \ULA1|Add0~45\, ULA1|Add0~45, MIPS, 1
instance = comp, \ULA1|ShiftRight1~10\, ULA1|ShiftRight1~10, MIPS, 1
instance = comp, \ULA1|Mux21~4\, ULA1|Mux21~4, MIPS, 1
instance = comp, \ULA1|Mux21~5\, ULA1|Mux21~5, MIPS, 1
instance = comp, \rtl~42\, rtl~42, MIPS, 1
instance = comp, \ULA1|ShiftRight1~8\, ULA1|ShiftRight1~8, MIPS, 1
instance = comp, \ULA1|Mux21~3\, ULA1|Mux21~3, MIPS, 1
instance = comp, \ULA1|LessThan0~9\, ULA1|LessThan0~9, MIPS, 1
instance = comp, \ULA1|Mux21~2\, ULA1|Mux21~2, MIPS, 1
instance = comp, \ULA1|Mux21~6\, ULA1|Mux21~6, MIPS, 1
instance = comp, \rtl~59\, rtl~59, MIPS, 1
instance = comp, \ULA1|Mux21~7\, ULA1|Mux21~7, MIPS, 1
instance = comp, \ULA1|Mux21~8\, ULA1|Mux21~8, MIPS, 1
instance = comp, \ULA1|Mux21~9\, ULA1|Mux21~9, MIPS, 1
instance = comp, \ULA1|Mux21~10\, ULA1|Mux21~10, MIPS, 1
instance = comp, \ULA1|Mux21~12\, ULA1|Mux21~12, MIPS, 1
instance = comp, \PIPE3|Temp[47]\, PIPE3|Temp[47], MIPS, 1
instance = comp, \PIPE4|Temp[46]\, PIPE4|Temp[46], MIPS, 1
instance = comp, \muxEscReg2|X[9]~9\, muxEscReg2|X[9]~9, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[9]~feeder\, registradores|\G2:3:regb|Temp[9]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[9]\, registradores|\G2:3:regb|Temp[9], MIPS, 1
instance = comp, \PIPE2|Temp[83]~feeder\, PIPE2|Temp[83]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[83]\, PIPE2|Temp[83], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux22~0\, mux_IN_ULA_4_1|Mux22~0, MIPS, 1
instance = comp, \ULA1|Mux22~5\, ULA1|Mux22~5, MIPS, 1
instance = comp, \ULA1|ShiftRight1~7\, ULA1|ShiftRight1~7, MIPS, 1
instance = comp, \ULA1|ShiftRight1~5\, ULA1|ShiftRight1~5, MIPS, 1
instance = comp, \ULA1|Mux22~1\, ULA1|Mux22~1, MIPS, 1
instance = comp, \ULA1|Mux22~2\, ULA1|Mux22~2, MIPS, 1
instance = comp, \ULA1|LessThan0~6\, ULA1|LessThan0~6, MIPS, 1
instance = comp, \ULA1|Mux22~0\, ULA1|Mux22~0, MIPS, 1
instance = comp, \ULA1|Mux22~3\, ULA1|Mux22~3, MIPS, 1
instance = comp, \ULA1|Mux22~4\, ULA1|Mux22~4, MIPS, 1
instance = comp, \ULA1|Mux22~6\, ULA1|Mux22~6, MIPS, 1
instance = comp, \PIPE3|Temp[46]\, PIPE3|Temp[46], MIPS, 1
instance = comp, \PIPE4|Temp[45]\, PIPE4|Temp[45], MIPS, 1
instance = comp, \PIPE4|Temp[13]\, PIPE4|Temp[13], MIPS, 1
instance = comp, \muxEscReg2|X[8]~8\, muxEscReg2|X[8]~8, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[8]~feeder\, registradores|\G2:7:regb|Temp[8]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[8]\, registradores|\G2:7:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[8]~feeder\, registradores|\G2:4:regb|Temp[8]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[8]\, registradores|\G2:4:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[8]\, registradores|\G2:5:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[8]~feeder\, registradores|\G2:6:regb|Temp[8]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[8]\, registradores|\G2:6:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~0\, registradores|outData2|Mux23~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[8]~DUPLICATE\, registradores|\G2:0:regb|Temp[8]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[8]\, registradores|\G2:2:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[8]\, registradores|\G2:1:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~1\, registradores|outData2|Mux23~1, MIPS, 1
instance = comp, \registradores|outData2|Mux23~2\, registradores|outData2|Mux23~2, MIPS, 1
instance = comp, \PIPE2|Temp[50]\, PIPE2|Temp[50], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux23~0\, mux_IN_ULA_4_2|Mux23~0, MIPS, 1
instance = comp, \rtl~12\, rtl~12, MIPS, 1
instance = comp, \ULA1|Mux23~5\, ULA1|Mux23~5, MIPS, 1
instance = comp, \ULA1|Mux23~6\, ULA1|Mux23~6, MIPS, 1
instance = comp, \ULA1|Mux23~7\, ULA1|Mux23~7, MIPS, 1
instance = comp, \ULA1|ShiftRight2~4\, ULA1|ShiftRight2~4, MIPS, 1
instance = comp, \ULA1|Mux23~1\, ULA1|Mux23~1, MIPS, 1
instance = comp, \rtl~1\, rtl~1, MIPS, 1
instance = comp, \ULA1|Mux23~2\, ULA1|Mux23~2, MIPS, 1
instance = comp, \ULA1|Mux23~3\, ULA1|Mux23~3, MIPS, 1
instance = comp, \ULA1|Mux23~4\, ULA1|Mux23~4, MIPS, 1
instance = comp, \ULA1|Mux23~8\, ULA1|Mux23~8, MIPS, 1
instance = comp, \PIPE3|Temp[45]\, PIPE3|Temp[45], MIPS, 1
instance = comp, \PIPE4|Temp[44]\, PIPE4|Temp[44], MIPS, 1
instance = comp, \PIPE4|Temp[12]\, PIPE4|Temp[12], MIPS, 1
instance = comp, \muxEscReg2|X[7]~7\, muxEscReg2|X[7]~7, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[7]\, registradores|\G2:7:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[7]~feeder\, registradores|\G2:4:regb|Temp[7]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[7]\, registradores|\G2:4:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[7]\, registradores|\G2:5:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[7]~feeder\, registradores|\G2:6:regb|Temp[7]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[7]\, registradores|\G2:6:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~0\, registradores|outData2|Mux24~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[7]\, registradores|\G2:1:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[7]\, registradores|\G2:2:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~1\, registradores|outData2|Mux24~1, MIPS, 1
instance = comp, \registradores|outData2|Mux24~2\, registradores|outData2|Mux24~2, MIPS, 1
instance = comp, \PIPE2|Temp[49]\, PIPE2|Temp[49], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux24~0\, mux_IN_ULA_4_2|Mux24~0, MIPS, 1
instance = comp, \ULA1|Mux24~5\, ULA1|Mux24~5, MIPS, 1
instance = comp, \rtl~66\, rtl~66, MIPS, 1
instance = comp, \ULA1|Mux24~4\, ULA1|Mux24~4, MIPS, 1
instance = comp, \ULA1|Mux24~6\, ULA1|Mux24~6, MIPS, 1
instance = comp, \ULA1|ShiftRight2~3\, ULA1|ShiftRight2~3, MIPS, 1
instance = comp, \ULA1|LessThan0~33\, ULA1|LessThan0~33, MIPS, 1
instance = comp, \ULA1|Mux24~0\, ULA1|Mux24~0, MIPS, 1
instance = comp, \rtl~78\, rtl~78, MIPS, 1
instance = comp, \ULA1|Mux24~1\, ULA1|Mux24~1, MIPS, 1
instance = comp, \ULA1|Mux24~2\, ULA1|Mux24~2, MIPS, 1
instance = comp, \ULA1|Mux24~3\, ULA1|Mux24~3, MIPS, 1
instance = comp, \ULA1|Mux24~7\, ULA1|Mux24~7, MIPS, 1
instance = comp, \PIPE3|Temp[44]\, PIPE3|Temp[44], MIPS, 1
instance = comp, \PIPE4|Temp[43]\, PIPE4|Temp[43], MIPS, 1
instance = comp, \muxEscReg2|X[6]~6\, muxEscReg2|X[6]~6, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[6]~feeder\, registradores|\G2:3:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[6]\, registradores|\G2:3:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[6]\, registradores|\G2:0:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[6]\, registradores|\G2:2:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[6]~feeder\, registradores|\G2:1:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[6]\, registradores|\G2:1:regb|Temp[6], MIPS, 1
instance = comp, \registradores|outData2|Mux25~1\, registradores|outData2|Mux25~1, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[6]\, registradores|\G2:5:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[6]\, registradores|\G2:7:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[6]~feeder\, registradores|\G2:4:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[6]\, registradores|\G2:4:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[6]\, registradores|\G2:6:regb|Temp[6], MIPS, 1
instance = comp, \registradores|outData2|Mux25~0\, registradores|outData2|Mux25~0, MIPS, 1
instance = comp, \registradores|outData2|Mux25~2\, registradores|outData2|Mux25~2, MIPS, 1
instance = comp, \PIPE2|Temp[48]\, PIPE2|Temp[48], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux25~0\, mux_IN_ULA_4_2|Mux25~0, MIPS, 1
instance = comp, \ULA1|Mux25~5\, ULA1|Mux25~5, MIPS, 1
instance = comp, \rtl~41\, rtl~41, MIPS, 1
instance = comp, \ULA1|Mux25~4\, ULA1|Mux25~4, MIPS, 1
instance = comp, \ULA1|Mux25~6\, ULA1|Mux25~6, MIPS, 1
instance = comp, \rtl~60\, rtl~60, MIPS, 1
instance = comp, \ULA1|Mux25~1\, ULA1|Mux25~1, MIPS, 1
instance = comp, \ULA1|Mux25~2\, ULA1|Mux25~2, MIPS, 1
instance = comp, \ULA1|LessThan0~32\, ULA1|LessThan0~32, MIPS, 1
instance = comp, \ULA1|Mux25~0\, ULA1|Mux25~0, MIPS, 1
instance = comp, \ULA1|Mux25~3\, ULA1|Mux25~3, MIPS, 1
instance = comp, \ULA1|Mux25~7\, ULA1|Mux25~7, MIPS, 1
instance = comp, \PIPE3|Temp[43]\, PIPE3|Temp[43], MIPS, 1
instance = comp, \PIPE4|Temp[42]\, PIPE4|Temp[42], MIPS, 1
instance = comp, \PIPE4|Temp[10]\, PIPE4|Temp[10], MIPS, 1
instance = comp, \muxEscReg2|X[5]~5\, muxEscReg2|X[5]~5, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[5]~feeder\, registradores|\G2:6:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[5]\, registradores|\G2:6:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[5]\, registradores|\G2:4:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[5]\, registradores|\G2:5:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[5]~feeder\, registradores|\G2:7:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[5]\, registradores|\G2:7:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~0\, registradores|outData2|Mux26~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[5]\, registradores|\G2:2:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[5]\, registradores|\G2:1:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~1\, registradores|outData2|Mux26~1, MIPS, 1
instance = comp, \registradores|outData2|Mux26~2\, registradores|outData2|Mux26~2, MIPS, 1
instance = comp, \PIPE2|Temp[47]~DUPLICATE\, PIPE2|Temp[47]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux26~0\, mux_IN_ULA_4_2|Mux26~0, MIPS, 1
instance = comp, \ULA1|Mux26~5\, ULA1|Mux26~5, MIPS, 1
instance = comp, \ULA1|Mux26~4\, ULA1|Mux26~4, MIPS, 1
instance = comp, \ULA1|Mux26~6\, ULA1|Mux26~6, MIPS, 1
instance = comp, \ULA1|Mux26~0\, ULA1|Mux26~0, MIPS, 1
instance = comp, \ULA1|Mux26~1\, ULA1|Mux26~1, MIPS, 1
instance = comp, \ULA1|Mux26~2\, ULA1|Mux26~2, MIPS, 1
instance = comp, \ULA1|Mux26~3\, ULA1|Mux26~3, MIPS, 1
instance = comp, \ULA1|Mux26~7\, ULA1|Mux26~7, MIPS, 1
instance = comp, \PIPE3|Temp[42]\, PIPE3|Temp[42], MIPS, 1
instance = comp, \PIPE4|Temp[40]\, PIPE4|Temp[40], MIPS, 1
instance = comp, \PIPE4|Temp[8]\, PIPE4|Temp[8], MIPS, 1
instance = comp, \muxEscReg2|X[3]~3\, muxEscReg2|X[3]~3, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[3]~feeder\, registradores|\G2:4:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[3]\, registradores|\G2:4:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[3]~feeder\, registradores|\G2:7:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[3]\, registradores|\G2:7:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[3]\, registradores|\G2:5:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[3]~feeder\, registradores|\G2:6:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[3]\, registradores|\G2:6:regb|Temp[3], MIPS, 1
instance = comp, \registradores|outData2|Mux28~0\, registradores|outData2|Mux28~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[3]~DUPLICATE\, registradores|\G2:0:regb|Temp[3]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[3]~feeder\, registradores|\G2:1:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[3]\, registradores|\G2:1:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[3]\, registradores|\G2:2:regb|Temp[3], MIPS, 1
instance = comp, \registradores|outData2|Mux28~1\, registradores|outData2|Mux28~1, MIPS, 1
instance = comp, \registradores|outData2|Mux28~2\, registradores|outData2|Mux28~2, MIPS, 1
instance = comp, \PIPE2|Temp[45]\, PIPE2|Temp[45], MIPS, 1
instance = comp, \PIPE2|Temp[11]\, PIPE2|Temp[11], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux28~0\, mux_IN_ULA_4_2|Mux28~0, MIPS, 1
instance = comp, \ULA1|Mux28~7\, ULA1|Mux28~7, MIPS, 1
instance = comp, \ULA1|Mux28~8\, ULA1|Mux28~8, MIPS, 1
instance = comp, \ULA1|Mux28~0\, ULA1|Mux28~0, MIPS, 1
instance = comp, \ULA1|Mux28~3\, ULA1|Mux28~3, MIPS, 1
instance = comp, \ULA1|Mux28~4\, ULA1|Mux28~4, MIPS, 1
instance = comp, \ULA1|Mux28~1\, ULA1|Mux28~1, MIPS, 1
instance = comp, \ULA1|Mux28~2\, ULA1|Mux28~2, MIPS, 1
instance = comp, \ULA1|Mux28~5\, ULA1|Mux28~5, MIPS, 1
instance = comp, \ULA1|Mux28~6\, ULA1|Mux28~6, MIPS, 1
instance = comp, \ULA1|Mux28~9\, ULA1|Mux28~9, MIPS, 1
instance = comp, \PIPE3|Temp[40]\, PIPE3|Temp[40], MIPS, 1
instance = comp, \PIPE4|Temp[39]\, PIPE4|Temp[39], MIPS, 1
instance = comp, \muxEscReg2|X[2]~2\, muxEscReg2|X[2]~2, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[2]\, registradores|\G2:4:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[2]\, registradores|\G2:6:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[2]\, registradores|\G2:5:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[2]\, registradores|\G2:7:regb|Temp[2], MIPS, 1
instance = comp, \registradores|outData2|Mux29~0\, registradores|outData2|Mux29~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[2]\, registradores|\G2:1:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[2]~DUPLICATE\, registradores|\G2:0:regb|Temp[2]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[2]\, registradores|\G2:2:regb|Temp[2], MIPS, 1
instance = comp, \registradores|outData2|Mux29~1\, registradores|outData2|Mux29~1, MIPS, 1
instance = comp, \registradores|outData2|Mux29~2\, registradores|outData2|Mux29~2, MIPS, 1
instance = comp, \PIPE2|Temp[44]\, PIPE2|Temp[44], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux29~0\, mux_IN_ULA_4_2|Mux29~0, MIPS, 1
instance = comp, \rtl~241\, rtl~241, MIPS, 1
instance = comp, \rtl~242\, rtl~242, MIPS, 1
instance = comp, \ULA1|Add0~147\, ULA1|Add0~147, MIPS, 1
instance = comp, \ULA1|sig_output~5\, ULA1|sig_output~5, MIPS, 1
instance = comp, \ULA1|Add0~148\, ULA1|Add0~148, MIPS, 1
instance = comp, \ULA1|Add0~153\, ULA1|Add0~153, MIPS, 1
instance = comp, \ULA1|Add0~150\, ULA1|Add0~150, MIPS, 1
instance = comp, \ULA1|Mux0~4\, ULA1|Mux0~4, MIPS, 1
instance = comp, \ULA1|sig_output~1\, ULA1|sig_output~1, MIPS, 1
instance = comp, \rtl~239\, rtl~239, MIPS, 1
instance = comp, \rtl~240\, rtl~240, MIPS, 1
instance = comp, \ULA1|Add0~145\, ULA1|Add0~145, MIPS, 1
instance = comp, \ULA1|Add0~146\, ULA1|Add0~146, MIPS, 1
instance = comp, \ULA1|Mux0~0\, ULA1|Mux0~0, MIPS, 1
instance = comp, \PIPE3|Temp[68]\, PIPE3|Temp[68], MIPS, 1
instance = comp, \PIPE4|Temp[36]~feeder\, PIPE4|Temp[36]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[36]\, PIPE4|Temp[36], MIPS, 1
instance = comp, \PIPE4|Temp[68]~feeder\, PIPE4|Temp[68]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[68]\, PIPE4|Temp[68], MIPS, 1
instance = comp, \muxEscReg2|X[31]~31\, muxEscReg2|X[31]~31, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[31]\, registradores|\G2:7:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[31]\, registradores|\G2:6:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[31]\, registradores|\G2:5:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[31]~feeder\, registradores|\G2:4:regb|Temp[31]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[31]\, registradores|\G2:4:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData2|Mux0~0\, registradores|outData2|Mux0~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[31]\, registradores|\G2:1:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[31]\, registradores|\G2:2:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData2|Mux0~1\, registradores|outData2|Mux0~1, MIPS, 1
instance = comp, \registradores|outData2|Mux0~2\, registradores|outData2|Mux0~2, MIPS, 1
instance = comp, \PIPE2|Temp[73]\, PIPE2|Temp[73], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux0~0\, mux_IN_ULA_4_2|Mux0~0, MIPS, 1
instance = comp, \ULA1|Mux29~8\, ULA1|Mux29~8, MIPS, 1
instance = comp, \ULA1|Mux27~14\, ULA1|Mux27~14, MIPS, 1
instance = comp, \rtl~11\, rtl~11, MIPS, 1
instance = comp, \ULA1|Mux27~9\, ULA1|Mux27~9, MIPS, 1
instance = comp, \ULA1|Mux27~11\, ULA1|Mux27~11, MIPS, 1
instance = comp, \ULA1|Mux27~12\, ULA1|Mux27~12, MIPS, 1
instance = comp, \rtl~82\, rtl~82, MIPS, 1
instance = comp, \rtl~2\, rtl~2, MIPS, 1
instance = comp, \ULA1|Mux27~2\, ULA1|Mux27~2, MIPS, 1
instance = comp, \rtl~253\, rtl~253, MIPS, 1
instance = comp, \rtl~254\, rtl~254, MIPS, 1
instance = comp, \ULA1|Mux27~5\, ULA1|Mux27~5, MIPS, 1
instance = comp, \rtl~252\, rtl~252, MIPS, 1
instance = comp, \rtl~251\, rtl~251, MIPS, 1
instance = comp, \ULA1|Mux27~1\, ULA1|Mux27~1, MIPS, 1
instance = comp, \ULA1|Mux27~7\, ULA1|Mux27~7, MIPS, 1
instance = comp, \ULA1|Mux27~13\, ULA1|Mux27~13, MIPS, 1
instance = comp, \PIPE3|Temp[41]\, PIPE3|Temp[41], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux27~0\, mux_IN_ULA_4_2|Mux27~0, MIPS, 1
instance = comp, \rtl~10\, rtl~10, MIPS, 1
instance = comp, \rtl~14\, rtl~14, MIPS, 1
instance = comp, \ULA1|Add0~11\, ULA1|Add0~11, MIPS, 1
instance = comp, \ULA1|Mux31~6\, ULA1|Mux31~6, MIPS, 1
instance = comp, \ULA1|LessThan0~27\, ULA1|LessThan0~27, MIPS, 1
instance = comp, \ULA1|LessThan0~24\, ULA1|LessThan0~24, MIPS, 1
instance = comp, \ULA1|LessThan0~28\, ULA1|LessThan0~28, MIPS, 1
instance = comp, \ULA1|LessThan0~25\, ULA1|LessThan0~25, MIPS, 1
instance = comp, \ULA1|LessThan0~29\, ULA1|LessThan0~29, MIPS, 1
instance = comp, \ULA1|Add0~4\, ULA1|Add0~4, MIPS, 1
instance = comp, \ULA1|Add0~5\, ULA1|Add0~5, MIPS, 1
instance = comp, \ULA1|LessThan0~23\, ULA1|LessThan0~23, MIPS, 1
instance = comp, \ULA1|LessThan0~22\, ULA1|LessThan0~22, MIPS, 1
instance = comp, \ULA1|LessThan0~26\, ULA1|LessThan0~26, MIPS, 1
instance = comp, \ULA1|LessThan0~17\, ULA1|LessThan0~17, MIPS, 1
instance = comp, \ULA1|LessThan0~18\, ULA1|LessThan0~18, MIPS, 1
instance = comp, \ULA1|LessThan0~16\, ULA1|LessThan0~16, MIPS, 1
instance = comp, \ULA1|LessThan0~2\, ULA1|LessThan0~2, MIPS, 1
instance = comp, \ULA1|LessThan0~3\, ULA1|LessThan0~3, MIPS, 1
instance = comp, \ULA1|LessThan0~4\, ULA1|LessThan0~4, MIPS, 1
instance = comp, \ULA1|LessThan0~1\, ULA1|LessThan0~1, MIPS, 1
instance = comp, \ULA1|LessThan0~7\, ULA1|LessThan0~7, MIPS, 1
instance = comp, \ULA1|LessThan0~0\, ULA1|LessThan0~0, MIPS, 1
instance = comp, \ULA1|LessThan0~8\, ULA1|LessThan0~8, MIPS, 1
instance = comp, \ULA1|LessThan0~19\, ULA1|LessThan0~19, MIPS, 1
instance = comp, \ULA1|LessThan0~20\, ULA1|LessThan0~20, MIPS, 1
instance = comp, \ULA1|LessThan0~10\, ULA1|LessThan0~10, MIPS, 1
instance = comp, \ULA1|LessThan0~11\, ULA1|LessThan0~11, MIPS, 1
instance = comp, \ULA1|LessThan0~15\, ULA1|LessThan0~15, MIPS, 1
instance = comp, \ULA1|LessThan0~21\, ULA1|LessThan0~21, MIPS, 1
instance = comp, \ULA1|Add0~6\, ULA1|Add0~6, MIPS, 1
instance = comp, \ULA1|Add0~7\, ULA1|Add0~7, MIPS, 1
instance = comp, \ULA1|Add0~8\, ULA1|Add0~8, MIPS, 1
instance = comp, \rtl~0\, rtl~0, MIPS, 1
instance = comp, \rtl~4\, rtl~4, MIPS, 1
instance = comp, \ULA1|Add0~9\, ULA1|Add0~9, MIPS, 1
instance = comp, \ULA1|Add0~10\, ULA1|Add0~10, MIPS, 1
instance = comp, \ULA1|Mux31~4\, ULA1|Mux31~4, MIPS, 1
instance = comp, \ULA1|Mux31~0\, ULA1|Mux31~0, MIPS, 1
instance = comp, \ULA1|Mux31~7\, ULA1|Mux31~7, MIPS, 1
instance = comp, \PIPE3|Temp[37]\, PIPE3|Temp[37], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux31~0\, mux_IN_ULA_4_2|Mux31~0, MIPS, 1
instance = comp, \ULA1|Mux29~15\, ULA1|Mux29~15, MIPS, 1
instance = comp, \ULA1|Mux29~20\, ULA1|Mux29~20, MIPS, 1
instance = comp, \ULA1|Mux29~21\, ULA1|Mux29~21, MIPS, 1
instance = comp, \ULA1|Mux30~8\, ULA1|Mux30~8, MIPS, 1
instance = comp, \ULA1|Mux29~24\, ULA1|Mux29~24, MIPS, 1
instance = comp, \ULA1|Mux29~25\, ULA1|Mux29~25, MIPS, 1
instance = comp, \ULA1|Mux29~26\, ULA1|Mux29~26, MIPS, 1
instance = comp, \ULA1|Mux29~27\, ULA1|Mux29~27, MIPS, 1
instance = comp, \ULA1|Mux29~28\, ULA1|Mux29~28, MIPS, 1
instance = comp, \ULA1|Mux29~29\, ULA1|Mux29~29, MIPS, 1
instance = comp, \ULA1|Mux29~30\, ULA1|Mux29~30, MIPS, 1
instance = comp, \ULA1|Mux29~31\, ULA1|Mux29~31, MIPS, 1
instance = comp, \ULA1|Mux29~32\, ULA1|Mux29~32, MIPS, 1
instance = comp, \ULA1|Mux29~33\, ULA1|Mux29~33, MIPS, 1
instance = comp, \PIPE3|Temp[39]\, PIPE3|Temp[39], MIPS, 1
instance = comp, \PIPE4|Temp[47]\, PIPE4|Temp[47], MIPS, 1
instance = comp, \PIPE4|Temp[15]\, PIPE4|Temp[15], MIPS, 1
instance = comp, \muxEscReg2|X[10]~10\, muxEscReg2|X[10]~10, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[10]\, registradores|\G2:1:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[10]\, registradores|\G2:2:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[10]~DUPLICATE\, registradores|\G2:3:regb|Temp[10]~DUPLICATE, MIPS, 1
instance = comp, \registradores|outData2|Mux21~1\, registradores|outData2|Mux21~1, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[10]\, registradores|\G2:6:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[10]~feeder\, registradores|\G2:7:regb|Temp[10]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[10]\, registradores|\G2:7:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[10]\, registradores|\G2:5:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[10]~feeder\, registradores|\G2:4:regb|Temp[10]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[10]\, registradores|\G2:4:regb|Temp[10], MIPS, 1
instance = comp, \registradores|outData2|Mux21~0\, registradores|outData2|Mux21~0, MIPS, 1
instance = comp, \registradores|outData2|Mux21~2\, registradores|outData2|Mux21~2, MIPS, 1
instance = comp, \PIPE2|Temp[52]\, PIPE2|Temp[52], MIPS, 1
instance = comp, \PIPE3|Temp[15]\, PIPE3|Temp[15], MIPS, 1
instance = comp, \PIPE4|Temp[56]\, PIPE4|Temp[56], MIPS, 1
instance = comp, \PIPE4|Temp[24]\, PIPE4|Temp[24], MIPS, 1
instance = comp, \muxEscReg2|X[19]~19\, muxEscReg2|X[19]~19, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[19]\, registradores|\G2:3:regb|Temp[19], MIPS, 1
instance = comp, \PIPE2|Temp[93]~feeder\, PIPE2|Temp[93]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[93]\, PIPE2|Temp[93], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux12~0\, mux_IN_ULA_4_1|Mux12~0, MIPS, 1
instance = comp, \ULA1|Mux11~4\, ULA1|Mux11~4, MIPS, 1
instance = comp, \ULA1|Mux11~5\, ULA1|Mux11~5, MIPS, 1
instance = comp, \ULA1|Mux11~6\, ULA1|Mux11~6, MIPS, 1
instance = comp, \ULA1|Mux11~2\, ULA1|Mux11~2, MIPS, 1
instance = comp, \ULA1|Mux11~3\, ULA1|Mux11~3, MIPS, 1
instance = comp, \ULA1|Mux11~1\, ULA1|Mux11~1, MIPS, 1
instance = comp, \ULA1|Mux11~7\, ULA1|Mux11~7, MIPS, 1
instance = comp, \ULA1|Mux11~8\, ULA1|Mux11~8, MIPS, 1
instance = comp, \PIPE3|Temp[57]\, PIPE3|Temp[57], MIPS, 1
instance = comp, \PIPE4|Temp[25]\, PIPE4|Temp[25], MIPS, 1
instance = comp, \PIPE4|Temp[57]\, PIPE4|Temp[57], MIPS, 1
instance = comp, \muxEscReg2|X[20]~20\, muxEscReg2|X[20]~20, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[20]\, registradores|\G2:7:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[20]\, registradores|\G2:4:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[20]\, registradores|\G2:5:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[20]\, registradores|\G2:6:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData2|Mux11~0\, registradores|outData2|Mux11~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[20]\, registradores|\G2:1:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[20]\, registradores|\G2:2:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData2|Mux11~1\, registradores|outData2|Mux11~1, MIPS, 1
instance = comp, \registradores|outData2|Mux11~2\, registradores|outData2|Mux11~2, MIPS, 1
instance = comp, \PIPE2|Temp[62]~DUPLICATE\, PIPE2|Temp[62]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[25]\, PIPE3|Temp[25], MIPS, 1
instance = comp, \PIPE4|Temp[65]\, PIPE4|Temp[65], MIPS, 1
instance = comp, \muxEscReg2|X[28]~28\, muxEscReg2|X[28]~28, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[28]~feeder\, registradores|\G2:0:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[28]\, registradores|\G2:0:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[28]\, registradores|\G2:2:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[28]\, registradores|\G2:1:regb|Temp[28], MIPS, 1
instance = comp, \registradores|outData2|Mux3~1\, registradores|outData2|Mux3~1, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[28]~feeder\, registradores|\G2:6:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[28]\, registradores|\G2:6:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[28]~feeder\, registradores|\G2:4:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[28]\, registradores|\G2:4:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[28]\, registradores|\G2:5:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[28]~feeder\, registradores|\G2:7:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[28]\, registradores|\G2:7:regb|Temp[28], MIPS, 1
instance = comp, \registradores|outData2|Mux3~0\, registradores|outData2|Mux3~0, MIPS, 1
instance = comp, \registradores|outData2|Mux3~2\, registradores|outData2|Mux3~2, MIPS, 1
instance = comp, \PIPE2|Temp[70]\, PIPE2|Temp[70], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux3~0\, mux_IN_ULA_4_2|Mux3~0, MIPS, 1
instance = comp, \ULA1|Mux3~27\, ULA1|Mux3~27, MIPS, 1
instance = comp, \ULA1|Mux3~23\, ULA1|Mux3~23, MIPS, 1
instance = comp, \ULA1|Mux3~20\, ULA1|Mux3~20, MIPS, 1
instance = comp, \ULA1|Mux3~13\, ULA1|Mux3~13, MIPS, 1
instance = comp, \ULA1|LessThan0~34\, ULA1|LessThan0~34, MIPS, 1
instance = comp, \ULA1|Mux3~16\, ULA1|Mux3~16, MIPS, 1
instance = comp, \ULA1|Mux3~17\, ULA1|Mux3~17, MIPS, 1
instance = comp, \ULA1|Mux3~26\, ULA1|Mux3~26, MIPS, 1
instance = comp, \ULA1|Mux3~29\, ULA1|Mux3~29, MIPS, 1
instance = comp, \ULA1|Equal0~2\, ULA1|Equal0~2, MIPS, 1
instance = comp, \ULA1|Equal0~1\, ULA1|Equal0~1, MIPS, 1
instance = comp, \ULA1|Equal0~3\, ULA1|Equal0~3, MIPS, 1
instance = comp, \ULA1|Equal0~0\, ULA1|Equal0~0, MIPS, 1
instance = comp, \ULA1|Equal0~5\, ULA1|Equal0~5, MIPS, 1
instance = comp, \ULA1|Equal0~4\, ULA1|Equal0~4, MIPS, 1
instance = comp, \ULA1|Equal0~7\, ULA1|Equal0~7, MIPS, 1
instance = comp, \ULA1|Equal0~8\, ULA1|Equal0~8, MIPS, 1
instance = comp, \ULA1|Equal0~6\, ULA1|Equal0~6, MIPS, 1
instance = comp, \ULA1|Equal0~9\, ULA1|Equal0~9, MIPS, 1
instance = comp, \ULA1|Equal0~10\, ULA1|Equal0~10, MIPS, 1
instance = comp, \PIPE3|Temp[69]\, PIPE3|Temp[69], MIPS, 1
instance = comp, \PC1|Temp[8]\, PC1|Temp[8], MIPS, 1
instance = comp, \PCP4|Add0~25\, PCP4|Add0~25, MIPS, 1
instance = comp, \PCP4|Add0~21\, PCP4|Add0~21, MIPS, 1
instance = comp, \PC1|Temp[11]~feeder\, PC1|Temp[11]~feeder, MIPS, 1
instance = comp, \PIPE1|Temp[43]\, PIPE1|Temp[43], MIPS, 1
instance = comp, \PIPE2|Temp[117]\, PIPE2|Temp[117], MIPS, 1
instance = comp, \PIPE1|Temp[42]\, PIPE1|Temp[42], MIPS, 1
instance = comp, \PIPE2|Temp[116]\, PIPE2|Temp[116], MIPS, 1
instance = comp, \PIPE1|Temp[41]\, PIPE1|Temp[41], MIPS, 1
instance = comp, \PIPE2|Temp[115]\, PIPE2|Temp[115], MIPS, 1
instance = comp, \inPC|Add0~29\, inPC|Add0~29, MIPS, 1
instance = comp, \inPC|Add0~25\, inPC|Add0~25, MIPS, 1
instance = comp, \inPC|Add0~21\, inPC|Add0~21, MIPS, 1
instance = comp, \PIPE3|Temp[81]\, PIPE3|Temp[81], MIPS, 1
instance = comp, \PC1|Temp[11]\, PC1|Temp[11], MIPS, 1
instance = comp, \memI|Mux2~0\, memI|Mux2~0, MIPS, 1
instance = comp, \memI|Mux16~0\, memI|Mux16~0, MIPS, 1
instance = comp, \PIPE1|Temp[0]\, PIPE1|Temp[0], MIPS, 1
instance = comp, \PIPE2|Temp[10]\, PIPE2|Temp[10], MIPS, 1
instance = comp, \PIPE3|Temp[72]\, PIPE3|Temp[72], MIPS, 1
instance = comp, \PC1|Temp[2]\, PC1|Temp[2], MIPS, 1
instance = comp, \PCP4|Add0~9\, PCP4|Add0~9, MIPS, 1
instance = comp, \PIPE3|Temp[73]\, PIPE3|Temp[73], MIPS, 1
instance = comp, \PC1|Temp[3]\, PC1|Temp[3], MIPS, 1
instance = comp, \PCP4|Add0~13\, PCP4|Add0~13, MIPS, 1
instance = comp, \PIPE3|Temp[74]\, PIPE3|Temp[74], MIPS, 1
instance = comp, \PC1|Temp[4]\, PC1|Temp[4], MIPS, 1
instance = comp, \PCP4|Add0~1\, PCP4|Add0~1, MIPS, 1
instance = comp, \PIPE3|Temp[75]\, PIPE3|Temp[75], MIPS, 1
instance = comp, \PC1|Temp[5]\, PC1|Temp[5], MIPS, 1
instance = comp, \PCP4|Add0~17\, PCP4|Add0~17, MIPS, 1
instance = comp, \PC1|Temp[6]~feeder\, PC1|Temp[6]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[76]\, PIPE3|Temp[76], MIPS, 1
instance = comp, \PC1|Temp[6]\, PC1|Temp[6], MIPS, 1
instance = comp, \PCP4|Add0~37\, PCP4|Add0~37, MIPS, 1
instance = comp, \PC1|Temp[7]~feeder\, PC1|Temp[7]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[77]\, PIPE3|Temp[77], MIPS, 1
instance = comp, \PC1|Temp[7]~DUPLICATE\, PC1|Temp[7]~DUPLICATE, MIPS, 1
instance = comp, \PCP4|Add0~33\, PCP4|Add0~33, MIPS, 1
instance = comp, \PC1|Temp[8]~feeder\, PC1|Temp[8]~feeder, MIPS, 1
instance = comp, \PC1|Temp[8]~DUPLICATE\, PC1|Temp[8]~DUPLICATE, MIPS, 1
instance = comp, \PCP4|Add0~29\, PCP4|Add0~29, MIPS, 1
instance = comp, \PC1|Temp[9]~feeder\, PC1|Temp[9]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[79]\, PIPE3|Temp[79], MIPS, 1
instance = comp, \PC1|Temp[9]\, PC1|Temp[9], MIPS, 1
instance = comp, \PC1|Temp[10]~feeder\, PC1|Temp[10]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[80]\, PIPE3|Temp[80], MIPS, 1
instance = comp, \PC1|Temp[10]\, PC1|Temp[10], MIPS, 1
instance = comp, \PC1|Temp[7]\, PC1|Temp[7], MIPS, 1
instance = comp, \memI|Mux1~0\, memI|Mux1~0, MIPS, 1
instance = comp, \memI|Mux1~1\, memI|Mux1~1, MIPS, 1
instance = comp, \PIPE1|Temp[29]\, PIPE1|Temp[29], MIPS, 1
instance = comp, \controle|Mux0~2\, controle|Mux0~2, MIPS, 1
instance = comp, \PIPE2|Temp[142]\, PIPE2|Temp[142], MIPS, 1
instance = comp, \PIPE3|Temp[106]\, PIPE3|Temp[106], MIPS, 1
instance = comp, \PIPE4|Temp[37]\, PIPE4|Temp[37], MIPS, 1
instance = comp, \PIPE4|Temp[5]\, PIPE4|Temp[5], MIPS, 1
instance = comp, \muxEscReg2|X[0]~0\, muxEscReg2|X[0]~0, MIPS, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, MIPS, 1
