{"vcs1":{"timestamp_begin":1732436445.653538382, "rt":1.75, "ut":0.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1732436447.474804764, "rt":1.09, "ut":0.24, "st":0.13}}
{"link":{"timestamp_begin":1732436448.625692458, "rt":0.33, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732436445.083159837}
{"VCS_COMP_START_TIME": 1732436445.083159837}
{"VCS_COMP_END_TIME": 1732436468.227087522}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334188}}
{"stitch_vcselab": {"peak_mem": 231560}}
