// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module ORx5 (
A,B,C,D,E,VDD,GND,OUT );
input  A;
input  B;
input  C;
input  D;
input  E;
input  VDD;
input  GND;
output  OUT;
wire VDD;
wire net29;
wire net31;
wire C;
wire A;
wire net010;
wire GND;
wire E;
wire OUT;
wire D;
wire B;
wire net30;
wire net28;

nmos1v    
 NM4  ( .S( GND ), .G( E ), .B( GND ), .D( net010 ) );

nmos1v    
 NM3  ( .S( GND ), .G( D ), .B( GND ), .D( net010 ) );

nmos1v    
 NM2  ( .S( GND ), .G( C ), .B( GND ), .D( net010 ) );

nmos1v    
 NM1  ( .S( GND ), .G( B ), .B( GND ), .D( net010 ) );

nmos1v    
 NM0  ( .S( GND ), .G( A ), .B( GND ), .D( net010 ) );

pmos1v    
 PM4  ( .S( net28 ), .G( E ), .B( VDD ), .D( net010 ) );

pmos1v    
 PM3  ( .S( VDD ), .G( A ), .B( VDD ), .D( net31 ) );

pmos1v    
 PM2  ( .S( net29 ), .G( D ), .B( VDD ), .D( net28 ) );

pmos1v    
 PM1  ( .S( net30 ), .G( C ), .B( VDD ), .D( net29 ) );

pmos1v    
 PM0  ( .S( net31 ), .G( B ), .B( VDD ), .D( net30 ) );

INV    
 I0  ( .VDD( VDD ), .Vin( net010 ), .Vout( OUT ), .GND( GND ) );

endmodule

