# References: Testbenches and Simulation

1. [Functional verification](https://en.wikipedia.org/wiki/Functional_verification) - Wikipedia - Overview of verification methodologies in digital design.

2. [Logic simulation](https://en.wikipedia.org/wiki/Logic_simulation) - Wikipedia - Explanation of digital simulation techniques and tools.

3. [Verilog Testbench](https://www.chipverify.com/verilog/verilog-testbench) - ChipVerify - Comprehensive guide to writing testbenches including stimulus generation and self-checking techniques.

4. [EDA Playground](https://www.edaplayground.com/) - EDA Playground - Free online simulation environment supporting Verilog, SystemVerilog, and multiple simulators.

5. [HDLBits: Verilog Practice](https://hdlbits.01xz.net/wiki/Main_Page) - HDLBits - Interactive exercises including testbench-related problems.
