strict digraph "" {
	"[1]DMAC_ADDR0_1.Write"	 [complexity=3,
		importance=0.023065223305,
		rank=0.00768840776834];
	"DMAC_ADDR0_1.DataOut"	 [complexity=2,
		importance=0.0215507377502,
		rank=0.0107753688751];
	"[1]DMAC_ADDR0_1.Write" -> "DMAC_ADDR0_1.DataOut";
	r_DMAC	 [complexity=0,
		importance=0.00848909149148,
		rank=0.0];
	"[1]DMAC_ADDR0_2.Write"	 [complexity=3,
		importance=0.023065223305,
		rank=0.00768840776834];
	"DMAC_ADDR0_2.DataOut"	 [complexity=2,
		importance=0.0215507377502,
		rank=0.0107753688751];
	"[1]DMAC_ADDR0_2.Write" -> "DMAC_ADDR0_2.DataOut";
	DMAC_ADDR0Out	 [complexity=2,
		importance=0.0176179606487,
		rank=0.00880898032433];
	DMAC_ADDR0Out -> r_DMAC;
	"[1]DMAC_ADDR0_2.Reset"	 [complexity=3,
		importance=0.0659249255704,
		rank=0.0219749751901];
	"[1]DMAC_ADDR0_2.Reset" -> "DMAC_ADDR0_2.DataOut";
	"[1]DMAC_ADDR0_3.Write"	 [complexity=3,
		importance=0.023065223305,
		rank=0.00768840776834];
	"DMAC_ADDR0_3.DataOut"	 [complexity=2,
		importance=0.0215507377502,
		rank=0.0107753688751];
	"[1]DMAC_ADDR0_3.Write" -> "DMAC_ADDR0_3.DataOut";
	"[1]Write"	 [complexity=15,
		importance=0.102091999122,
		rank=0.00680613327482];
	"[1]DMAC_ADDR1_Wr"	 [complexity=3,
		importance=0.0215554186393,
		rank=0.00718513954643];
	"[1]Write" -> "[1]DMAC_ADDR1_Wr";
	"[1]DMAC_ADDR0_Wr"	 [complexity=3,
		importance=0.0250479623966,
		rank=0.00834932079888];
	"[1]Write" -> "[1]DMAC_ADDR0_Wr";
	"DMAC_ADDR0_3.DataOut" -> DMAC_ADDR0Out;
	"[1]DMAC_ADDR1_0.Write"	 [complexity=3,
		importance=0.0196106776382,
		rank=0.00653689254606];
	"DMAC_ADDR1_0.DataOut"	 [complexity=2,
		importance=0.0178578799311,
		rank=0.00892893996555];
	"[1]DMAC_ADDR1_0.Write" -> "DMAC_ADDR1_0.DataOut";
	"[1]Address"	 [complexity=17,
		importance=0.102738405423,
		rank=0.00604343561311];
	"[1]DMAC_ADDR0_Sel"	 [complexity=15,
		importance=0.101471726153,
		rank=0.00676478174355];
	"[1]Address" -> "[1]DMAC_ADDR0_Sel";
	"[1]DMAC_ADDR1_Sel"	 [complexity=9,
		importance=0.0443907138453,
		rank=0.00493230153837];
	"[1]Address" -> "[1]DMAC_ADDR1_Sel";
	"DMAC_ADDR1_1.DataOut"	 [complexity=2,
		importance=0.0178578799311,
		rank=0.00892893996555];
	DMAC_ADDR1Out	 [complexity=2,
		importance=0.013806013482,
		rank=0.00690300674102];
	"DMAC_ADDR1_1.DataOut" -> DMAC_ADDR1Out;
	"[1]DMAC_ADDR0_0.SyncReset"	 [complexity=3,
		importance=0.04436815477,
		rank=0.0147893849233];
	"DMAC_ADDR0_0.DataOut"	 [complexity=2,
		importance=0.0215507377502,
		rank=0.0107753688751];
	"[1]DMAC_ADDR0_0.SyncReset" -> "DMAC_ADDR0_0.DataOut";
	"[1]DataIn"	 [complexity=4,
		importance=0.0240948330734,
		rank=0.00602370826835];
	"[1]DMAC_ADDR0_3.DataIn"	 [complexity=4,
		importance=0.0228281538039,
		rank=0.00570703845098];
	"[1]DataIn" -> "[1]DMAC_ADDR0_3.DataIn";
	"[1]DMAC_ADDR0_1.DataIn"	 [complexity=4,
		importance=0.0228281538039,
		rank=0.00570703845098];
	"[1]DataIn" -> "[1]DMAC_ADDR0_1.DataIn";
	"[1]DMAC_ADDR1_0.DataIn"	 [complexity=4,
		importance=0.0191352959848,
		rank=0.00478382399619];
	"[1]DataIn" -> "[1]DMAC_ADDR1_0.DataIn";
	"[1]DMAC_ADDR0_0.DataIn"	 [complexity=4,
		importance=0.0228281538039,
		rank=0.00570703845098];
	"[1]DataIn" -> "[1]DMAC_ADDR0_0.DataIn";
	"[1]DMAC_ADDR1_1.DataIn"	 [complexity=4,
		importance=0.0191352959848,
		rank=0.00478382399619];
	"[1]DataIn" -> "[1]DMAC_ADDR1_1.DataIn";
	"[1]DMAC_ADDR0_2.DataIn"	 [complexity=4,
		importance=0.0228281538039,
		rank=0.00570703845098];
	"[1]DataIn" -> "[1]DMAC_ADDR0_2.DataIn";
	"[1]DMAC_ADDR1_Wr" -> "[1]DMAC_ADDR1_0.Write";
	"[1]DMAC_ADDR1_1.Write"	 [complexity=3,
		importance=0.0196106776382,
		rank=0.00653689254606];
	"[1]DMAC_ADDR1_Wr" -> "[1]DMAC_ADDR1_1.Write";
	"[1]Cs"	 [complexity=18,
		importance=0.103358678392,
		rank=0.00574214879955];
	"[1]Cs" -> "[1]Write";
	"[1]DMAC_ADDR0_1.SyncReset"	 [complexity=3,
		importance=0.04436815477,
		rank=0.0147893849233];
	"[1]DMAC_ADDR0_1.SyncReset" -> "DMAC_ADDR0_1.DataOut";
	"[1]Rw"	 [complexity=18,
		importance=0.103358678392,
		rank=0.00574214879955];
	"[1]Rw" -> "[1]Write";
	DMAC_ADDR1Out -> r_DMAC;
	"[1]DMAC_ADDR0_3.DataIn" -> "DMAC_ADDR0_3.DataOut";
	"[1]DMAC_ADDR1_1.Reset"	 [complexity=3,
		importance=0.0548463521129,
		rank=0.018282117371];
	"[1]DMAC_ADDR1_1.Reset" -> "DMAC_ADDR1_1.DataOut";
	"[1]DMAC_ADDR0_2.SyncReset"	 [complexity=3,
		importance=0.04436815477,
		rank=0.0147893849233];
	"[1]DMAC_ADDR0_2.SyncReset" -> "DMAC_ADDR0_2.DataOut";
	"[1]DMAC_ADDR0_3.SyncReset"	 [complexity=3,
		importance=0.04436815477,
		rank=0.0147893849233];
	"[1]DMAC_ADDR0_3.SyncReset" -> "DMAC_ADDR0_3.DataOut";
	"[1]DMAC_ADDR1_0.Reset"	 [complexity=3,
		importance=0.0548463521129,
		rank=0.018282117371];
	"[1]DMAC_ADDR1_0.Reset" -> "DMAC_ADDR1_0.DataOut";
	"[1]DMAC_ADDR0_0.Write"	 [complexity=3,
		importance=0.023065223305,
		rank=0.00768840776834];
	"[1]DMAC_ADDR0_0.Write" -> "DMAC_ADDR0_0.DataOut";
	"DMAC_ADDR0_1.DataOut" -> DMAC_ADDR0Out;
	"[1]DMAC_ADDR1_0.SyncReset"	 [complexity=3,
		importance=0.0369824391317,
		rank=0.0123274797106];
	"[1]DMAC_ADDR1_0.SyncReset" -> "DMAC_ADDR1_0.DataOut";
	"[1]DMAC_ADDR0_Sel" -> "[1]DMAC_ADDR0_Wr";
	"[1]DMAC_ADDR0_1.DataIn" -> "DMAC_ADDR0_1.DataOut";
	"DMAC_ADDR1_0.DataOut" -> DMAC_ADDR1Out;
	"[1]DMAC_ADDR0_Wr" -> "[1]DMAC_ADDR0_1.Write";
	"[1]DMAC_ADDR0_Wr" -> "[1]DMAC_ADDR0_2.Write";
	"[1]DMAC_ADDR0_Wr" -> "[1]DMAC_ADDR0_3.Write";
	"[1]DMAC_ADDR0_Wr" -> "[1]DMAC_ADDR0_0.Write";
	"[1]DMAC_ADDR0_1.Reset"	 [complexity=3,
		importance=0.0659249255704,
		rank=0.0219749751901];
	"[1]DMAC_ADDR0_1.Reset" -> "DMAC_ADDR0_1.DataOut";
	"[1]DMAC_ADDR1_1.Write" -> "DMAC_ADDR1_1.DataOut";
	"DMAC_ADDR0_0.DataOut" -> DMAC_ADDR0Out;
	"[1]Reset"	 [complexity=3,
		importance=0.0671916048399,
		rank=0.0223972016133];
	"[1]Reset" -> "[1]DMAC_ADDR0_2.Reset";
	"[1]Reset" -> "[1]DMAC_ADDR1_1.Reset";
	"[1]Reset" -> "[1]DMAC_ADDR1_0.Reset";
	"[1]Reset" -> "[1]DMAC_ADDR0_1.Reset";
	"[1]DMAC_ADDR0_0.Reset"	 [complexity=3,
		importance=0.0659249255704,
		rank=0.0219749751901];
	"[1]Reset" -> "[1]DMAC_ADDR0_0.Reset";
	"[1]DMAC_ADDR0_3.Reset"	 [complexity=3,
		importance=0.0659249255704,
		rank=0.0219749751901];
	"[1]Reset" -> "[1]DMAC_ADDR0_3.Reset";
	"[1]DMAC_ADDR1_0.DataIn" -> "DMAC_ADDR1_0.DataOut";
	"[1]DMAC_ADDR0_0.DataIn" -> "DMAC_ADDR0_0.DataOut";
	"[1]DMAC_ADDR0_0.Reset" -> "DMAC_ADDR0_0.DataOut";
	"[1]DMAC_ADDR1_Sel" -> "[1]DMAC_ADDR1_Wr";
	"DMAC_ADDR0_2.DataOut" -> DMAC_ADDR0Out;
	"[1]DMAC_ADDR0_3.Reset" -> "DMAC_ADDR0_3.DataOut";
	"[1]DMAC_ADDR1_1.DataIn" -> "DMAC_ADDR1_1.DataOut";
	"[1]DMAC_ADDR1_1.SyncReset"	 [complexity=3,
		importance=0.0369824391317,
		rank=0.0123274797106];
	"[1]DMAC_ADDR1_1.SyncReset" -> "DMAC_ADDR1_1.DataOut";
	"[1]DMAC_ADDR0_2.DataIn" -> "DMAC_ADDR0_2.DataOut";
}
