/***********************************************************************************
*              Copyright 2012 - 2014, Hisilicon Tech. Co., Ltd.
*                           ALL RIGHTS RESERVED
* FileName: hi3136.c
* Description:
*
* History:
* Version   Date             Author     DefectNum        Description
* main\1    2012-08-08   j207467    NULL                Create this file.
***********************************************************************************/

#include <linux/delay.h>
#include <linux/kernel.h>
#include <asm/uaccess.h>
#include <linux/time.h>
#include <linux/module.h>
#include <asm/io.h>
#include <linux/kthread.h>

#include "hi_type.h"
#include "hi_drv_i2c.h"
#include "hi_drv_gpio.h"
#include "hi_debug.h"
#include "hi_error_mpi.h"
#include "hi_drv_proc.h"
#include "hi_drv_sys.h"

#include "drv_demod.h"
#include "drv_common.h"
#include "av2011.h"
#include "av2018.h"
#include "RDA5815.h"
#include "hi3136.h"

#define         DVBS2_CCM_MIS           0x1

extern TUNER_ATTR s_stTunerResumeInfo[];

HI3136_CFG_ITEM_S hi3136_cfg[TUNER_NUM];
HI_U32 u32LPF_KHz[TUNER_NUM] = {0};
static HI_U8  gs_u8IsiInit = 0;
static HI_U8  gs_u8IsiID = 0;
/* begin define global var for blindscan */
static HI_U32 hist_cnt, hist_fs[3200], hist_if[3200], hist_time[3200], hist_ok[3200], hist_num, low_cn_cnt, may_sfu, may_sfu_old, may_sfu_tmp, eq_fs_oked;
/* end*/


static HI_S32 hi3136_setlpf(HI_U32 u32TunerPort, HI_U32 u32SymbolRate/*unit BAUD , neither K, nor M*/)
{
    u32LPF_KHz[u32TunerPort] = (u32SymbolRate * 75 / 10000000 + 40) * 100;

    if (u32LPF_KHz[u32TunerPort] >= hi3136_cfg[u32TunerPort].u16TunerLPF_100Khz * 100)
    {
        u32LPF_KHz[u32TunerPort] = hi3136_cfg[u32TunerPort].u16TunerLPF_100Khz * 100;
    }
    return HI_SUCCESS;
}

static HI_VOID hi3136_HotReset_CHIP(HI_U32 u32TunerPort)
{
    HI_U8 u8Temp = 0;

    qam_read_byte(u32TunerPort, RSTN_CTRL, &u8Temp);
    u8Temp &= 0xfd;
    qam_write_byte(u32TunerPort, RSTN_CTRL, u8Temp);
    u8Temp |= 0x02;
    qam_write_byte(u32TunerPort, RSTN_CTRL, u8Temp);
}

HI_VOID hi3136_config_i2c_out(HI_U32 u32TunerPort, HI_BOOL bTuner)
{
    if (bTuner)
    {
        (HI_VOID)qam_write_bit(u32TunerPort, TUNER_SEL, 0, 1); /*set I2C_repeater_en 1*/
    }
}

HI3136_LOCK_STATUS_E hi3136_Read_Lock_Status(HI_U32 u32TunerPort)  //ÉèÖÃ×´Ì¬¼Ä´æÆ÷£¬
{
    HI_U8 u8Temp = 0;
    HI3136_LOCK_STATUS_E lockstatus = UNLOCKED;


    qam_read_byte(u32TunerPort, LOCK_FLAG, &u8Temp);

    if (u8Temp & (1 << 5))
    {
        lockstatus = FEC_LOCKED;
    }
    else if (u8Temp & (1 << 4))
    {
        lockstatus = CR_LOCKED;
    }
    else if (u8Temp & (1 << 3))
    {
        lockstatus = SYNC_LOCKED;
    }
    else if (u8Temp & (1 << 2))
    {
        lockstatus = TR_LOCKED;
    }
    else if (u8Temp & (1 << 1))
    {
        lockstatus = CBS_LOCKED;
    }
    else if (u8Temp & 1)
    {
        lockstatus = AGC_LOCKED;
    }
    else
    {
        lockstatus = UNLOCKED;
    }

    if(lockstatus < FEC_LOCKED)
    {
        qam_read_byte(u32TunerPort, TUNER_SEL, &u8Temp);
        u8Temp = (u8Temp >> 1);
        if((u8Temp & 0x7) == 0x7)
        {
            lockstatus = FEC_LOCKED;
        }
    }

    return lockstatus;
}

HI_S32 hi3136_set_scramble(HI_U32 u32TunerPort, HI_U32 u32N )
{
    HI_U32 i, u32Value = 1, u32Bit0Value, u32Bit7Value, u32New;
    HI_U8  u8Temp;

    for(i = 0; i < u32N; i++)
    {
        u32Bit0Value = u32Value & 0x1;
        u32Bit7Value = (u32Value >> 7) & 0x1;
        u32New = (u32Bit0Value + u32Bit7Value) % 2;
        u32Value = (u32Value >> 1) | (u32New << 17);
    }

    u8Temp = u32Value & 0xff;
    qam_write_byte(u32TunerPort, XREG_INIT_LOW, u8Temp);

    u8Temp = (u32Value >> 8) & 0xff;
    qam_write_byte(u32TunerPort, XREG_INIT_MID, u8Temp);

    qam_read_byte(u32TunerPort, XREG_INIT_HI, &u8Temp);
    u8Temp = u8Temp & 0xfc;
    u8Temp = u8Temp | ((u32Value >> 16) & 0x3);
    qam_write_byte(u32TunerPort, XREG_INIT_HI, u8Temp);

    return HI_SUCCESS;
}

HI_S32 hi3136_get_total_isi_number(HI_U32 u32TunerPort, HI_U32 *pu32TotalStream)
{
    HI_U32 u32DelayMs = 100;
    //HI_U8  u8CCMMode = 0;
    HI_U8  u8IsiNum = 0;
    HI_U8  u8Temp = 0;

    HI_TUNER_CHECKPOINTER(pu32TotalStream);

    if (u32TunerPort >= TUNER_NUM)
    {
        return HI_FAILURE;
    }

    qam_read_byte(u32TunerPort, LOCK_FLAG, &u8Temp);
    if(!(u8Temp & 0x8))
    {
        HI_INFO_TUNER("Not DVBS2 signal, or Not locked yet.\n");
        *pu32TotalStream = 0;
        return HI_SUCCESS;
    }

    //Start to search Stream ID.
    qam_read_byte(u32TunerPort, TS_PARALL_CTRL, &u8Temp);
    u8Temp = u8Temp | 0x80;
    qam_write_byte(u32TunerPort, TS_PARALL_CTRL, u8Temp);
    while(u32DelayMs > 0)
    {
        qam_read_byte(u32TunerPort, ISI_NUM, &u8Temp);
        u8IsiNum = u8Temp & 0x3F;
        if(0 != u8IsiNum)
            break;

        tuner_mdelay(2);
        u32DelayMs -= 2;
    }
    if(!u32DelayMs)
    {
        HI_ERR_TUNER("isi num is 0.\n");
        *pu32TotalStream = 0;
        return HI_FAILURE;
    }

    //Set the 'matype_out' register to output Stream0's 'matype1'.
    qam_read_byte(u32TunerPort, TS_CTRL3, &u8Temp);
    u8Temp &= 0x80;
    u8Temp |= (0x1 << 5);
    qam_write_byte(u32TunerPort, TS_CTRL3, u8Temp);

    /* MATYPE-1 's meaning is shown as below
     *
     *  TS/GS                         SIS/MIS        CCM/ACM         ISSYI              NPD             RO
     * 11 = Transport               1 = single       1 = CCM        1 = active      1 = active      00 = 0,35
     * 00 = Generic Packetized      0 = multiple     0 = ACM        0 = not-active  0 = not-active  01 = 0,25
     * 01 = Generic continuous                                                                      10 = 0,20
     * 10 = reserved                                                                                11 = reserved
     */
    qam_read_byte(u32TunerPort, MATYPE_OUT, &u8Temp);
    if(u8Temp & 0x20)
    {
        HI_INFO_TUNER("DVBS2 SIS mode.\n");
        *pu32TotalStream = 1;
    }
    else
    {
        HI_INFO_TUNER("DVBS2 MIS mode.\n");
        tuner_mdelay(u32DelayMs);
        qam_read_byte(u32TunerPort, ISI_NUM, &u8Temp);
        u8IsiNum = u8Temp & 0x3F;

        *pu32TotalStream = (HI_U32)u8IsiNum;
    }

    gs_u8IsiInit = 1;
    return HI_SUCCESS;
}

HI_S32  hi3136_get_isi_id(HI_U32 u32TunerPort, HI_U8 u8Stream, HI_U8 *pu8IsiId)
{
    HI_U8 u8Temp = 0;
    HI_U8 u8DelayMS = 5;

    if (u32TunerPort >= TUNER_NUM)
    {
        return HI_FAILURE;
    }

    HI_TUNER_CHECKPOINTER(pu8IsiId);

    //Set the 'matype_out' register to output the selected Stream's 'Stream ID'

    qam_read_byte(u32TunerPort, TS_CTRL3, &u8Temp);
    u8Temp &= 0x80;
    u8Temp |= (u8Stream & 0x1F);
    qam_write_byte(u32TunerPort, TS_CTRL3, u8Temp);

    tuner_mdelay(u8DelayMS);

    qam_read_byte(u32TunerPort, MATYPE_OUT, pu8IsiId);

    return HI_SUCCESS;
}

HI_S32  hi3136_set_isi_id(HI_U32 u32TunerPort, HI_U8 u8IsiId)
{
    HI_U8 u8Temp = 0;

    if (u32TunerPort >= TUNER_NUM)
    {
        return HI_FAILURE;
    }

    if(gs_u8IsiInit == 0)
    {
        HI_ERR_TUNER("please get vcm first, then set vcm.\n");
        return HI_FAILURE;
    }

    qam_read_byte(u32TunerPort, TS_CTRL4, &u8Temp);
    u8Temp |= 0x80;
    qam_write_byte(u32TunerPort, TS_CTRL4, u8Temp);
    qam_write_byte(u32TunerPort, ISI_SEL, u8IsiId);

    gs_u8IsiID = u8IsiId;

    return HI_SUCCESS;
}

static HI_S32 hi3136_check_ccm_mis(HI_U32 u32TunerPort)
{
    HI_U32 u32IsiNum = 0, i;
    HI_S32 s32Ret = HI_SUCCESS;
    HI_U8 u8Data = 0, u8MISFlag = 0;

    s32Ret = hi3136_get_total_isi_number(u32TunerPort, &u32IsiNum);
    if(HI_SUCCESS != s32Ret)
    {
        HI_ERR_TUNER("call hi3136_get_total_isi_number fail.\n");
        return s32Ret;
    }

    for(i = 0; i < u32IsiNum; i++)
    {
        u8Data = (0xA0 | i);
        qam_write_byte(u32TunerPort, TS_CTRL3, u8Data);
        qam_read_byte(u32TunerPort, MATYPE_OUT, &u8Data);
        HI_INFO_TUNER("isi:%d, matype out value:0x%x\n", i, u8Data);
        u8MISFlag = (u8Data >> 4) & 0x3;
        if(DVBS2_CCM_MIS == u8MISFlag)
        {
            break;
        }
    }

    if(DVBS2_CCM_MIS != u8MISFlag)
    {
        qam_read_byte(u32TunerPort, CR_CTRL_SW, &u8Data);
        u8Data &= 0xBF;
        qam_write_byte(u32TunerPort, CR_CTRL_SW, u8Data);
    }

    return HI_SUCCESS;
}

static HI_VOID hi3136_vcm_ts_clk(HI_U32 u32TunerPort, HI_U32 fs_cur)
{
    HI_U8 u8Temp = 0;
    HI_U8 u8IsiNum = 0;
    HI_U8 u8IsCCM = 0;      //CCM or VCM/ACM ?
    HI_U8 u8IsSyncOK = 0;
    HI_U8 FEC_L = 0, FEC_M = 0, FEC_H = 0, out_div = 0;
    HI_U32 fec_clk_freq = 0, out_bps_max = 0, clk_ratio = 0, u32Temp = 0;

    qam_read_byte(u32TunerPort, ISI_NUM, &u8Temp);
    u8IsiNum = u8Temp & 0x3f;

    qam_read_byte(u32TunerPort, TS_CTRL3, &u8Temp);
    u8IsCCM = u8Temp & 0x80;

    qam_read_byte(u32TunerPort, CR_STATE, &u8Temp);
    u8IsSyncOK = u8Temp & 0x01;
    if((!u8IsCCM && u8IsSyncOK) || (u8IsiNum > 1))
    {
        qam_read_byte(u32TunerPort, CLK_FEC_L, &FEC_L);
        qam_read_byte(u32TunerPort, CLK_FEC_M, &FEC_M);
        qam_read_byte(u32TunerPort, CLK_FEC_H, &FEC_H);
        fec_clk_freq = FEC_L + FEC_M * 256 + FEC_H * 65536;
        out_bps_max = fs_cur / 1000 * 5;
        if(out_bps_max > 118000)
        {
            out_bps_max = 118000;
        }

        clk_ratio = fec_clk_freq * 8 * 256 / out_bps_max;

        out_div = clk_ratio /256;
        if(out_div > 31)
        {
            out_div = 31;
        }

        qam_read_byte(u32TunerPort, TS_CTRL4, &u8Temp);
        u8Temp &= 0x80;
        u8Temp |= out_div;
        qam_write_byte(u32TunerPort, TS_CTRL4, u8Temp);
        u32Temp = clk_ratio % 256;
        qam_write_byte(u32TunerPort, TS_CLK_DIV_F_H, (HI_U8)u32Temp);

        hi3136_HotReset_CHIP(u32TunerPort);
    }
}

HI_VOID hi3136_read_registers(HI_U32 u32TunerPort, void *p)
{
    HI_U8 i;
    HI_U8 u8Data = 0;

    PROC_PRINT(p, "  addr ");
    for(i = 0; i <= 0x0F; i++)
    {
        PROC_PRINT(p, "%2x ", i);
    }

    for(i = 0; i < 0xFF; i++)
    {
        qam_read_byte(u32TunerPort, i, &u8Data);
        if(i % 16 == 0)
        {
            PROC_PRINT(p, "\n %04x0:", i / 16);
        }
        PROC_PRINT(p, "%2x ", u8Data);
    }
    PROC_PRINT(p, "\n");
}

HI_S32 hi3136_get_signal_strength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength)
{
    HI_U8 au8RegVal[2] = {0};

    HI_TUNER_CHECKPOINTER(pu32SignalStrength);

    qam_read_byte(u32TunerPort, AGC_CTRL_L, &au8RegVal[0]);
    qam_read_byte(u32TunerPort, AGC_CTRL_H, &au8RegVal[1]);

    if (au8RegVal[1] >> 7)
    {
        pu32SignalStrength[1] = ((au8RegVal[1] & 0x0f) << 8) + au8RegVal[0];
    }
    else
    {
        HI_ERR_TUNER("AGC not locked!\n");
        return HI_FAILURE;
    }

    return HI_SUCCESS;
}

HI_S32 hi3136_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR)
{
    HI_U8 au8RegVal[2] = {0};
    HI_U32 u32SNR = 0;
    HI_U8 u8Times = 0;

    HI_TUNER_CHECKPOINTER(pu32SNR);

    do
    {
        qam_read_byte(u32TunerPort, NOISE_POW_CPU_H, &au8RegVal[0]);
        u8Times++;
    } while(!(au8RegVal[0] & (1 << 7)) && (u8Times < 10));

    if (!(au8RegVal[0] & (1 << 7)) && (10 == u8Times))
    {
        return HI_FAILURE;
    }
    qam_read_byte(u32TunerPort, NOISE_POW_CPU_L, &au8RegVal[1]);
    u32SNR = ((au8RegVal[0] & 0x7f) << 8) + au8RegVal[1];

    *pu32SNR = u32SNR;

    return HI_SUCCESS;
}

static HI_U32 hi3136_get_ber_dvbs_directv(HI_U32 u32TunerPort, HI_U32 u32SigMode)
{
    HI_U8 u8Temp = 0;
    HI_U8 temp1 = 0;
    HI_U8 temp2 = 0;
    HI_U32 temp3 = 0;
    HI_U32 a;
    HI_U32 total_num = 0;
    HI_U32 u32ErrorRate = 0;

    //DVBS
    qam_read_byte(u32TunerPort, BER_CTRL, &u8Temp);

    temp1 = (u8Temp & 0x70) >> 4;
    switch(temp1)
    {
        case 0 :
            a = 0x10;
            break;
        case 1 :
            a = 0x40;
            break;
        case 2 :
            a = 0x100;
            break;
        case 3 :
            a = 0x400;
            break;
        case 4 :
            a = 0x1000;
            break;
        case 5 :
            a = 0x4000;
            break;
        case 6 :
            a = 0x10000;
            break;
        default:
            a = 0x40000;
    }

    if (u32SigMode == 0)    //DVB-S
    {
        total_num = a * 204 * 8;
    }
    else                   //DirecTV
    {
        total_num = a * 146 * 8;
    }

    qam_read_byte(u32TunerPort, FEC_BER_L, &temp2);
    qam_read_byte(u32TunerPort, FEC_BER_H, &temp1);

    temp3 = (temp1 << 8) + temp2;
    u32ErrorRate = tuner_get_div(temp3, total_num, 9);

    return u32ErrorRate;
}

static HI_U32 hi3136_get_ber_dvbs2(HI_U32 u32TunerPort)
{
    HI_U8 u8Temp = 0;
    HI_U8 temp = 0;
    HI_U8 temp1 = 0;
    HI_U8 temp2 = 0;
    HI_U32 temp3 = 0;
    HI_U32 a;
    HI_U32 b;
    HI_U32 total_num = 0;
    HI_U32 u32ErrorRate = 0;
    HI_U32 auLFModCod[] = {
                16200,  //qpsk 1/4
                21600,  //qpsk 1/3
                25920,  //qpsk 2/5
                32400,  //qpsk 1/2
                38880,  //qpsk 3/5
                43200,  //qpsk 2/3
                48600,  //qpsk 3/4
                51840,  //qpsk 4/5
                54000,  //qpsk 5/6
                57600,  //qpsk 8/9
                58320,  //qpsk 9/10
                38880,  //8psk 3/5
                43200,  //8psk 2/3
                48600,  //8psk 3/4
                54000,  //8psk 5/6
                57600,  //8psk 8/9
                58320,  //8psk 9/10
                43200,  //16apsk 2/3
                48600,  //16apsk 3/4
                51840,  //16apsk 4/5
                54000,  //16apsk 5/6
                57600,  //16apsk 8/9
                58320,  //16apsk 9/10
                48600,  //32APSK 3/4
                51840,  //32APSK 4/5
                54000,  //32APSK 5/6
                57600,  //32APSK 8/9
                58320,  //32APSK 9/10
        };
    HI_U32 auSFModCod[] = {
            3240,  5400,  6480,  7200,  9720,    10800, 11880, 12600, 13320, 14400,
            14400, 9720,  10800, 11880, 13320,   14400, 14400, 10800, 11880, 12600,
            13320, 14400, 14400, 11880, 12600,   13320, 14400};

    //DVBS2
    qam_read_byte(u32TunerPort, CR_PLS_CODE, &u8Temp);
    temp = ((u8Temp & 0x7c) >> 2);
    temp1 = ((u8Temp & 0x02) >> 1);
    if(temp1 == 0) /*long frame*/
    {
        if (temp >= 1 && temp <= 28)
        {
            b = auLFModCod[temp - 1];
        }
        else
        {
            b = 583200;
        }
    }
    else  /*short frame*/
    {
        if (temp >= 1 && temp <= 27)
        {
            b = auSFModCod[temp - 1];
        }
        else
        {
            b = 14400;
        }
    }

    qam_read_byte(u32TunerPort, BER_CTRL, &u8Temp);

    temp1 = (u8Temp & 0x70) >> 4;
    switch(temp1)
    {
        case 0 :
            a = 0x4;
            break;
        case 1 :
            a = 0x10;
            break;
        case 2 :
            a = 0x80;
            break;
        case 3 :
            a = 0x100;
            break;
        case 4 :
            a = 0x800;
            break;
        case 5 :
            a = 0x1000;
            break;
        case 6 :
            a = 0x8000;
            break;
        default:
            a = 0xFFFF;
            break;
    }
    total_num = a * b;
    qam_read_byte(u32TunerPort, FEC_BER_L, &temp2);
    qam_read_byte(u32TunerPort, FEC_BER_H, &temp1);
    temp3 = (temp1 << 8) + temp2;
    u32ErrorRate = tuner_get_div(temp3, total_num, 9);

    return u32ErrorRate;
}


HI_S32 hi3136_get_ber(HI_U32 u32TunerPort, HI_U32 *pu32ber)
{
    HI_U8 u8Temp = 0;
    HI_U8 u8Mode = 0;   //0-DVBS, 1-DirecTV, 2-DVBS2
    HI_U32 u32ErrorRate = 0;

    HI_TUNER_CHECKPOINTER(pu32ber);

    if (hi3136_Read_Lock_Status(u32TunerPort) >= SYNC_LOCKED)
    {
        qam_read_byte(u32TunerPort, SEAR_RESULT, &u8Temp);
        u8Mode = u8Temp & 0x01;     //DVBS OR DIRECT TV
        qam_read_byte(u32TunerPort, LOCK_FLAG, &u8Temp);
        if(u8Temp & (1 << 3))
        {
            u8Mode = 2;     //sync_ok
        }

        switch(u8Mode)
        {
            case 0: //0-DVBS
            {
                u32ErrorRate = hi3136_get_ber_dvbs_directv(u32TunerPort, 0);
                break;
            }
            case 1: //1-DirecTV
            {
                u32ErrorRate = hi3136_get_ber_dvbs_directv(u32TunerPort, 1);
                break;
            }
            case 2: //DVB-S2
            {
                u32ErrorRate = hi3136_get_ber_dvbs2(u32TunerPort);
            }
        }

        pu32ber[0] = u32ErrorRate;
        pu32ber[1] = 0;
        pu32ber[2] = 9;
    }

    return HI_SUCCESS;
}

/*static HI_BOOL hi3136_Set_BS_Mode(HI_U32 u32TunerPort, HI_BOOL bs)   //blind sacn mode
{
    HI_U8 temp1, temp2;
    HI_U8  u8Temp = 0;

    qam_read_byte(u32TunerPort, CBS_CTRL_RDADDR, &u8Temp);

    temp1 = u8Temp | 0x80;//defalult blind scan mode
    temp2 = u8Temp & 0x7f;

    if(bs == 1)
    {
        qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, temp1);
    }
    else if(bs == 0)
    {
        qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, temp2);
    }

    return HI_SUCCESS;
}*/

/* 0 Power off, 1 power on */
HI_S32 hi3136_lnbctrl_power(HI_U32 u32TunerPort, HI_U8 u8Power)
{
    HI_U8 u8Temp = 0 ;


    /* Check tuner port and init. */
    if (u32TunerPort >= TUNER_NUM)
    {
        HI_INFO_TUNER("Bad u32TunerPort\n");
        return HI_FAILURE;
    }

    if (u8Power)
    {
        qam_read_byte(u32TunerPort, DSEC_EN, &u8Temp);
        u8Temp |= 0x80;
        qam_write_byte(u32TunerPort, DSEC_EN, u8Temp);
    }
    else
    {
        qam_read_byte(u32TunerPort, DSEC_EN, &u8Temp);
        u8Temp &= 0x7f;
        qam_write_byte(u32TunerPort, DSEC_EN, u8Temp);
    }

    return HI_SUCCESS;
}

HI_S32 hi3136_set_lnb_out(HI_U32 u32TunerPort, TUNER_LNB_OUT_E enOut)
{
    switch (enOut)
    {
        case TUNER_LNB_OUT_0V:
        case TUNER_LNB_OUT_BUTT:
        default:
            return HI_FAILURE;

        case TUNER_LNB_OUT_13V:
        case TUNER_LNB_OUT_14V:
            qam_write_bit(u32TunerPort, TX_CTRL, 0, 0);
            break;

        case TUNER_LNB_OUT_18V:
        case TUNER_LNB_OUT_19V:
            qam_write_bit(u32TunerPort, TX_CTRL, 0, 1);
            break;
    }

    return HI_SUCCESS;
}

HI_S32 hi3136_send_continuous_22K(HI_U32 u32TunerPort, HI_BOOL b22k_on) // ÉèÖÃ22k,
{
    HI_U8   u8Temp = 0;
    HI_U32  diseqc_Ratio;

    //diseqc_Ratio = (HI3136_SYSCLK_SAMPLE / 22) & 0xffff;
    diseqc_Ratio = (hi3136_cfg[u32TunerPort].u32CLK_DEMO_kHz / 22) & 0xffff;

    qam_write_byte(u32TunerPort, DSEC_RATIO_L, (HI_U8)(diseqc_Ratio & 0xff));
    qam_write_byte(u32TunerPort, DSEC_RATIO_H, (HI_U8)((diseqc_Ratio & 0xff00) >> 8));

    qam_read_byte(u32TunerPort, TX_CTRL, &u8Temp);
    u8Temp &= 0xf1;
    if(b22k_on)
    {
        u8Temp |= (1 << 1);
    }
    else
    {
        u8Temp &= ~(1 << 1);
    }

    msleep_interruptible(10);
    qam_write_byte(u32TunerPort, TX_CTRL, u8Temp);

    //qam_read_byte(u32TunerPort, TX_CTRL, &u8Temp);
    return HI_SUCCESS;
}

static HI_S32 hi3136_set_symrate(HI_U32 u32TunerPort, HI_U32 u32SymRate)  /*u32SymRate unit hz*/
{
    HI_U8 u8Temp = 0;
    HI_S32 Center_shift_Value = 0;
    HI_U16 u16Cut;

    if(u32SymRate == 0)
        return HI_FAILURE;

    if(u32SymRate >= 6000000)
    {
        qam_read_byte(u32TunerPort, TS_CTRL4, &u8Temp);
        u8Temp |= 1 << 6;
        qam_write_byte(u32TunerPort, TS_CTRL4, u8Temp);
    }
    else
    {
        qam_read_byte(u32TunerPort, TS_CTRL4, &u8Temp);
        u8Temp &= 0x80;
        u8Temp += 31;
        qam_write_byte(u32TunerPort, TS_CTRL4, u8Temp);
        u8Temp = 0;
        qam_write_byte(u32TunerPort, TS_CLK_DIV_F_L, u8Temp);
        qam_write_byte(u32TunerPort, TS_CLK_DIV_F_H, u8Temp);
    }

    u32SymRate = (u32SymRate / 1000) & 0xffff;
    qam_write_byte(u32TunerPort, FS_L, (HI_U8)(u32SymRate & 0xff));
    qam_write_byte(u32TunerPort, FS_H, (HI_U8)((u32SymRate & 0xff00) >> 8));

    if(u32SymRate <= 5000)
    {
        Center_shift_Value = 4000;
    }

    if(u32SymRate <= 3500)
    {
        /*tp symbrate <= 4.5Mhz, max blindscan carrier error set 3MHz, add by wangjq 20150311*/
        qam_write_byte(u32TunerPort, FC_MAX_RELIABLE, 0x34);
    }
    else
    {
        /*tp symbrate >4.5Mhz, max blindscan carrier error set 5MHz, add by wangjq 20150311*/
        qam_write_byte(u32TunerPort, FC_MAX_RELIABLE, 0xb4);
    }

    u16Cut = (HI_U16)Center_shift_Value;
    qam_write_byte(u32TunerPort, CENT_FREQ_L, (HI_U8)(u16Cut));
    qam_write_byte(u32TunerPort, CENT_FREQ_H, (HI_U8)(u16Cut >> 8));


    return HI_SUCCESS;
}


static HI_VOID hi3136_get_signal_info_s(HI_U32 u32TunerPort, HI_U8 u8SearResult, HI_UNF_TUNER_SIGNALINFO_S *pstInfo)
{
    HI_U8 u8Temp1 = 0;

    pstInfo->unSignalInfo.stSat.enSATType = HI_UNF_TUNER_FE_DVBS;
    pstInfo->unSignalInfo.stSat.enModType = HI_UNF_MOD_TYPE_QPSK;
    pstInfo->unSignalInfo.stSat.enCodeModulation = HI_UNF_TUNER_CODE_MODULATION_CCM;

    u8Temp1 = ((u8SearResult & 0x0e) >> 1);
    switch(u8Temp1)
    {
        case 0:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_1_2;
            break;
        }
        case 1:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_2_3;
            break;
        }
        case 2:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_3_4;
            break;
        }
        case 3:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_5_6;
            break;
        }
        case 4:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_7_8;
            break;
        }
        default:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FECRATE_BUTT;
            break;
        }
    }

    return;
}

static HI_VOID hi3136_get_signal_info_directv(HI_U32 u32TunerPort, HI_U8 u8SearResult, HI_UNF_TUNER_SIGNALINFO_S *pstInfo)
{
    HI_U8 u8Temp1 = 0;


    pstInfo->unSignalInfo.stSat.enSATType = HI_UNF_TUNER_FE_DIRECTV;
    pstInfo->unSignalInfo.stSat.enModType = HI_UNF_MOD_TYPE_QPSK;
    pstInfo->unSignalInfo.stSat.enCodeModulation = HI_UNF_TUNER_CODE_MODULATION_CCM;

    u8Temp1 = ((u8SearResult & 0x0e) >> 1);
    switch(u8Temp1)
    {
        case 0:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_1_2;
            break;
        }
        case 1:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_2_3;
            break;
        }
        case 5:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FEC_6_7;
            break;
        }
        default:
        {
            pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FECRATE_BUTT;
            break;
        }
    }

    return;
}

static HI_VOID hi3136_get_signal_info_s2(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo)
{
    HI_U32 u32TotalStream = 0, i;
    HI_S32 s32Ret = HI_SUCCESS;
    HI_U8 u8Temp = 0;
    HI_U8 u8ModCod = 0, u8PlsCode = 0;
    HI_U8 u8CCMMode = 0;
    HI_U8 u8StreamIdx = 0;
    typedef struct{
        HI_UNF_MODULATION_TYPE_E enModType;
        HI_UNF_TUNER_FE_FECRATE_E enFECRate;
    }MOD_FEC_INFO;
    MOD_FEC_INFO astInfo[] = {{HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_AUTO},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_1_4},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_1_3},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_2_5},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_1_2},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_3_5},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_2_3},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_3_4},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_4_5},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_5_6},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_8_9},
                              {HI_UNF_MOD_TYPE_QPSK, HI_UNF_TUNER_FE_FEC_9_10},
                              {HI_UNF_MOD_TYPE_8PSK, HI_UNF_TUNER_FE_FEC_3_5},
                              {HI_UNF_MOD_TYPE_8PSK, HI_UNF_TUNER_FE_FEC_2_3},
                              {HI_UNF_MOD_TYPE_8PSK, HI_UNF_TUNER_FE_FEC_3_4},
                              {HI_UNF_MOD_TYPE_8PSK, HI_UNF_TUNER_FE_FEC_5_6},
                              {HI_UNF_MOD_TYPE_8PSK, HI_UNF_TUNER_FE_FEC_8_9},
                              {HI_UNF_MOD_TYPE_8PSK, HI_UNF_TUNER_FE_FEC_9_10},
                              {HI_UNF_MOD_TYPE_16APSK, HI_UNF_TUNER_FE_FEC_2_3},
                              {HI_UNF_MOD_TYPE_16APSK, HI_UNF_TUNER_FE_FEC_3_4},
                              {HI_UNF_MOD_TYPE_16APSK, HI_UNF_TUNER_FE_FEC_4_5},
                              {HI_UNF_MOD_TYPE_16APSK, HI_UNF_TUNER_FE_FEC_5_6},
                              {HI_UNF_MOD_TYPE_16APSK, HI_UNF_TUNER_FE_FEC_8_9},
                              {HI_UNF_MOD_TYPE_16APSK, HI_UNF_TUNER_FE_FEC_9_10},
                              {HI_UNF_MOD_TYPE_32APSK, HI_UNF_TUNER_FE_FEC_3_4},
                              {HI_UNF_MOD_TYPE_32APSK, HI_UNF_TUNER_FE_FEC_4_5},
                              {HI_UNF_MOD_TYPE_32APSK, HI_UNF_TUNER_FE_FEC_5_6},
                              {HI_UNF_MOD_TYPE_32APSK, HI_UNF_TUNER_FE_FEC_8_9},
                              {HI_UNF_MOD_TYPE_32APSK, HI_UNF_TUNER_FE_FEC_9_10},
                              {HI_UNF_MOD_TYPE_BUTT, HI_UNF_TUNER_FE_FECRATE_BUTT}};
    HI_U32 u32ArrayNum = 0;


    pstInfo->unSignalInfo.stSat.enSATType = HI_UNF_TUNER_FE_DVBS2;

    s32Ret = hi3136_get_total_isi_number(u32TunerPort, &u32TotalStream);
    if(HI_SUCCESS != s32Ret)
    {
        HI_ERR_TUNER("hi3136_get_total_isi_number err:%d.\n",s32Ret);
        return ;
    }

    qam_read_byte(u32TunerPort, CR_PLS_CODE, &u8PlsCode);

    qam_read_byte(u32TunerPort, TS_CTRL4, &u8Temp);
    if (u8Temp & 0x80)
    {
        for(i = 0; i < u32TotalStream; i++)
        {
            qam_write_byte(u32TunerPort, TS_CTRL3, i);
            qam_read_byte(u32TunerPort, MATYPE_OUT, &u8Temp);
            if(u8Temp == gs_u8IsiID)
            {
                u8StreamIdx = i;
                break;
            }
        }
        if(i >= u32TotalStream)
        {
            HI_ERR_TUNER("isi id err:%d\n", gs_u8IsiID);
            u8StreamIdx = 0;
        }
    }
    else
    {
        u8StreamIdx = 0;
    }

    if( u32TotalStream <= 1)
    {
        u8ModCod = ((u8PlsCode & 0x7c) >> 2);
    }
    else
    {
        qam_read_byte(u32TunerPort, TS_CTRL3, &u8Temp);
        u8Temp = (0x2 << 5) | (u8StreamIdx & 0x1f);
        qam_write_byte(u32TunerPort, TS_CTRL3, u8Temp);
        qam_read_byte(u32TunerPort, MATYPE_OUT, &u8Temp);

        u8ModCod = ((u8Temp & 0x3e) >> 1);
    }

    u32ArrayNum = sizeof(astInfo) / sizeof(astInfo[0]) - 1; //×îºóÒ»¸ö·Ç·¨Öµ²»ËãÔÚÄÚ
    if (u8ModCod < u32ArrayNum)
    {
        pstInfo->unSignalInfo.stSat.enModType = astInfo[u8ModCod].enModType;
        pstInfo->unSignalInfo.stSat.enFECRate = astInfo[u8ModCod].enFECRate;
    }
    else
    {
        pstInfo->unSignalInfo.stSat.enModType = astInfo[u32ArrayNum].enModType;
        pstInfo->unSignalInfo.stSat.enFECRate = astInfo[u32ArrayNum].enFECRate;
    }

    qam_read_byte(u32TunerPort, TS_CTRL3, &u8Temp);
    u8CCMMode = (u8Temp & 0x80);
    if (0 == u8CCMMode)
    {
        pstInfo->unSignalInfo.stSat.enCodeModulation = HI_UNF_TUNER_CODE_MODULATION_VCM_ACM;
    }
    else
    {
        if(u32TotalStream >= 2)
        {
            pstInfo->unSignalInfo.stSat.enCodeModulation = HI_UNF_TUNER_CODE_MODULATION_MULTISTREAM;
        }
        else
        {
            pstInfo->unSignalInfo.stSat.enCodeModulation = HI_UNF_TUNER_CODE_MODULATION_CCM;
        }
    }

    qam_read_byte(u32TunerPort, TS_CTRL3, &u8Temp);
    u8Temp = (0x1 << 5) | (u8StreamIdx & 0x1f);
    qam_write_byte(u32TunerPort, TS_CTRL3, u8Temp);
    qam_read_byte(u32TunerPort, MATYPE_OUT, &u8Temp);
    switch (u8Temp >> 6)
    {
        case 0:
            pstInfo->unSignalInfo.stSat.enStreamType = HI_UNF_TUNER_SAT_STREAM_TYPE_GENERIC_PACKETIZED;
            break;
        case 1:
            pstInfo->unSignalInfo.stSat.enStreamType = HI_UNF_TUNER_SAT_STREAM_TYPE_GENERIC_CONTINUOUS;
            break;
        case 2:
            pstInfo->unSignalInfo.stSat.enStreamType = HI_UNF_TUNER_SAT_STREAM_TYPE_GSE_HEM;
            break;
        case 3:
            pstInfo->unSignalInfo.stSat.enStreamType = HI_UNF_TUNER_SAT_STREAM_TYPE_TRANSPORT;
            break;
        default:
            pstInfo->unSignalInfo.stSat.enRollOff = HI_UNF_TUNER_SAT_STREAM_TYPE_BUTT;
            break;
    }

    if (u8PlsCode & 0x02)
    {
        pstInfo->unSignalInfo.stSat.enFECFrameMode = HI_UNF_TUNER_SAT_FEC_FRAME_SHORT;
    }
    else
    {
        pstInfo->unSignalInfo.stSat.enFECFrameMode = HI_UNF_TUNER_SAT_FEC_FRAME_NORMAL;
    }

    if (u8PlsCode & 0x01)
    {
        pstInfo->unSignalInfo.stSat.enPilot = HI_UNF_TUNER_PILOT_ON;
    }
    else
    {
        pstInfo->unSignalInfo.stSat.enPilot = HI_UNF_TUNER_PILOT_OFF;
    }

    qam_read_byte(u32TunerPort, ISI_NUM, &u8Temp);
    switch (u8Temp >> 6)
    {
        case 0:
            pstInfo->unSignalInfo.stSat.enRollOff = HI_UNF_TUNER_ROLLOFF_35;
            break;
        case 1:
            pstInfo->unSignalInfo.stSat.enRollOff = HI_UNF_TUNER_ROLLOFF_25;
            break;
        case 2:
            pstInfo->unSignalInfo.stSat.enRollOff = HI_UNF_TUNER_ROLLOFF_20;
            break;
        default:
            pstInfo->unSignalInfo.stSat.enRollOff = HI_UNF_TUNER_ROLLOFF_BUTT;
            break;
    }

    return;
}

HI_S32 hi3136_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo)
{
    HI_U8 u8Temp = 0;
    HI_U8 u8Mode = 0;   //0-DVBS, 1-DirecTV, 2-DVBS2
    HI_U8 u8Temp2 = 0;


    HI_TUNER_CHECKPOINTER(pstInfo);

    pstInfo->enSigType = HI_UNF_TUNER_SIG_TYPE_SAT;
    qam_read_byte(u32TunerPort, TX_CTRL, &u8Temp);

    if (hi3136_Read_Lock_Status(u32TunerPort) != FEC_LOCKED)
    {
        HI_INFO_TUNER("Signal drop!\n");
        return HI_FAILURE;
    }

    qam_read_byte(u32TunerPort, SEAR_RESULT, &u8Temp);
    u8Mode = u8Temp & 0x01;

    qam_read_byte(u32TunerPort, LOCK_FLAG, &u8Temp2);
    if (u8Temp2 & 0x08)
    {
        u8Mode = 2;    //sync_ok
    }

    pstInfo->unSignalInfo.stSat.enSATType = HI_UNF_TUNER_FE_BUTT;
    pstInfo->unSignalInfo.stSat.enModType = HI_UNF_MOD_TYPE_BUTT;
    pstInfo->unSignalInfo.stSat.enFECRate = HI_UNF_TUNER_FE_FECRATE_BUTT;

    switch (u8Mode)
    {
        case 0:
        {
            hi3136_get_signal_info_s(u32TunerPort, u8Temp, pstInfo);
            break;
        }
        case 1:
        {
            hi3136_get_signal_info_directv(u32TunerPort, u8Temp, pstInfo);
            break;
        }
        default://case 2:
        {
            hi3136_get_signal_info_s2(u32TunerPort, pstInfo);
            break;
        }
    }

    return HI_SUCCESS;
}

/*HI_S32 hi3136_lock_TP(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *tp)
{
    HI_U8 temp = 0, temp1 = 0;
    HI_S16 center_shift_KHz = 0;
    HI_S32 s32FuncRet = HI_SUCCESS;

    HI_TUNER_CHECKPOINTER(tp);

    hi3136_Set_BS_Mode(u32TunerPort, 0);

    hi3136_set_symrate(u32TunerPort, tp->unSRBW.u32SymbolRate);
    qam_read_byte(u32TunerPort, CENT_FREQ_L, &temp1);
    qam_read_byte(u32TunerPort, CENT_FREQ_H, &temp);

    center_shift_KHz = (HI_S16)((temp << 8) + temp1);

    if(hi3136_cfg[u32TunerPort].enIQSpectrum)
    {
        center_shift_KHz = -center_shift_KHz;
    }

    hi3136_setlpf(u32TunerPort, tp->unSRBW.u32SymbolRate + abs(center_shift_KHz));
    if (g_stTunerOps[u32TunerPort].set_tuner)
    {
        s32FuncRet = g_stTunerOps[u32TunerPort].set_tuner(u32TunerPort, g_stTunerOps[u32TunerPort].enI2cChannel, tp->u32Frequency -center_shift_KHz + 500);
        if (HI_SUCCESS != s32FuncRet)
        {
            HI_ERR_TUNER( "set tuner error, s32FuncRet = %d\n", s32FuncRet);
            return s32FuncRet;
        }
    }

    hi3136_HotReset_CHIP(u32TunerPort);
    mdelay(20);

    return HI_SUCCESS;
}*/

#if 0
static HI_VOID hi3136_change_iterNum(HI_U32 u32TunerPort)
{
    HI_U8 s2_sync_bit = 0, temp1 = 0, temp2 = 0, temp3 = 0, u8Temp = 0, M = 0;
    HI_U32 fs_cur = 0;
    HI_U16 ldpc_iter_num = 0;
    HI_U32 fec_clk = 0, ldpc_iter_lmt = 0;
    HI_U8 fec_freq_l = 0, fec_freq_m = 0, fec_freq_h = 0;

    qam_read_bit(u32TunerPort, LOCK_FLAG, 3, &s2_sync_bit);
    if(s2_sync_bit)
    {
        if(HI_UNF_DEMOD_DEV_TYPE_3136 == g_stTunerOps[u32TunerPort].enDemodDevType)
        {
            qam_read_byte(u32TunerPort, CLK_FEC_L, &fec_freq_l);
            qam_read_byte(u32TunerPort, CLK_FEC_M, &fec_freq_m);
            qam_read_byte(u32TunerPort, CLK_FEC_H, &fec_freq_h);

            fec_clk = fec_freq_l + fec_freq_m * 256 + fec_freq_h*65536;
        }
        else
        {
            fec_clk = 187500;
        }

        qam_read_byte(u32TunerPort, FS_L, &temp1);
        qam_read_byte(u32TunerPort, FS_H, &temp2);
        fs_cur = temp1 + temp2 * 256;

        qam_read_byte(u32TunerPort, CR_PLS_CODE, &u8Temp);
        temp3 = ((u8Temp & 0x7c) >> 2);
        if(temp3 > 0 && temp3 <= 11)
            M = 2;
        else if(temp3 > 11 && temp3 <= 17)
            M = 3;
        else if(temp3 > 17 && temp3 <= 23)
            M = 4;
        else
            M = 5;

        ldpc_iter_lmt = ((648 * fec_clk) / (450 * 3 * 4032)) - 1;

        if(ldpc_iter_lmt > LDPC_ITER_45M)
            ldpc_iter_lmt = LDPC_ITER_45M;

        if(0 != fs_cur)
        {
            ldpc_iter_num = (HI_U16)((((4500000 / fs_cur) * ldpc_iter_lmt) / (M * 100)) * 3);
        }

        if(ldpc_iter_num > LDPC_ITER_MAX)
            ldpc_iter_num = LDPC_ITER_MAX;

        qam_write_byte(u32TunerPort, LDPC_ITER_ADDR, ldpc_iter_num | 0xc0);
    }
}
#endif

HI_S32 hi3136_lock_TP_BS(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *tp)
{
    HI_U8  j = 0, u8Temp = 0, temp_TPnum = 0, tempL = 0, tempH = 0;
    HI_U8 fs_grade = 0, read_reliable = 0, fec_ok_bit = 0, old_bw_max = 0;
    HI_U32 fs_cur = 0, time_cnt = 0, fec_ok_wait = 0, max_reliablity = 0, reliablity = 0, cbs_fs_sel = 0;
    HI_S16 fc_true, center_shift_KHz, cbs_fc, cbs_fc_sel = 0;
    HI_S32 s32FuncRet = HI_SUCCESS;
    HI_U16 u16Cut;
    TIME_COST_DEFINE(1);

    HI_TUNER_CHECKPOINTER(tp);

    qam_read_byte(u32TunerPort, TS_CTRL4, &u8Temp);
    u8Temp = u8Temp & 0x7F;
    qam_write_byte(u32TunerPort, TS_CTRL4, u8Temp);

    qam_read_byte (u32TunerPort, CR_BW_MAX, &old_bw_max);
    qam_write_byte(u32TunerPort, CR_BW_MAX, 0x12);

    qam_write_byte(u32TunerPort, LDPC_ITER_ADDR, 0x50);

    qam_write_byte(u32TunerPort, FS_SPAN, 0x05);

    //qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0xc0);    //bs with symbrate known

    fs_cur = tp->unSRBW.u32SymbolRate;
    hi3136_set_symrate(u32TunerPort, fs_cur);
    qam_read_byte(u32TunerPort, CENT_FREQ_L, &tempL);
    qam_read_byte(u32TunerPort, CENT_FREQ_H, &tempH);
    fc_true = (HI_S16) (tempL + (tempH<<8));

    center_shift_KHz = (hi3136_cfg[u32TunerPort].enIQSpectrum) ? (-fc_true) : fc_true;

    //fs_gradeÅÐ¶Ï£¬ unit Hz
    if      (fs_cur< 2000000)                        fs_grade = 0;
    else if (fs_cur>= 2000000 && fs_cur<3000000)     fs_grade = 1;
    else if (fs_cur>= 3000000 && fs_cur<4900000)     fs_grade = 2;
    else if (fs_cur>= 4900000 && fs_cur<8000000)     fs_grade = 3;
    else if (fs_cur>= 8000000 && fs_cur<15000000)    fs_grade = 4;
    else                                             fs_grade = 5;

    if(HI_UNF_TUNER_DEV_TYPE_RDA5815 == g_stTunerOps[u32TunerPort].enTunerDevType)
    {
        g_stTunerOps[u32TunerPort].stCurrPara.unSRBW.u32SymbolRate = fs_cur;
    }
    else
    {
        hi3136_setlpf(u32TunerPort, fs_cur / 10 * 7 + abs(center_shift_KHz) * 1000 + 5000000);
    }

    if (g_stTunerOps[u32TunerPort].set_tuner)
    {
        TIME_COST_START(1);

        s32FuncRet = g_stTunerOps[u32TunerPort].set_tuner(u32TunerPort, g_stTunerOps[u32TunerPort].enI2cChannel, tp->u32Frequency - (HI_S32)(center_shift_KHz));
        if (s32FuncRet != HI_SUCCESS)
        {
            HI_ERR_TUNER( "set tuner error\n");
            TIME_COST_END(1, "3136_set_tuner_failed");

            return s32FuncRet;
        }

        TIME_COST_END(1, "3136_set_tuner");
    }

    tuner_mdelay(2);
    qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0xc0);    //bs with symbrate known
    hi3136_HotReset_CHIP(u32TunerPort);

    time_cnt = 0;
    do
    {
        tuner_mdelay(2);
        time_cnt += 2;
        qam_read_bit(u32TunerPort, CBS_FINISH, 0, &u8Temp);
    } while(!u8Temp && time_cnt < 300);

    temp_TPnum = 0;
    if(u8Temp)  //cbs_finish ±êÖ¾Î»1±íÊ¾ÒÑÍê³É
    {
        qam_read_byte(u32TunerPort, CBS_R2_NUM, &tempL);
        temp_TPnum = tempL & 0x1f;
    }

    if(temp_TPnum > 0)
    {
        max_reliablity = 0;
        qam_read_byte(u32TunerPort, CBS_CTRL_RDADDR, &u8Temp);
        for(j = 0; j < temp_TPnum; j++)     //ÒÑÖªFs FcÇé¿öÏÂ£¬¶ÁÃ¤É¨ÐÅÏ¢²ÎÊý£¬Í¬Ê±ÕÒ×î´ó×ÛºÏ¿É¿¿¶È
        {
            qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, (u8Temp & 0xe0) | j);

            qam_read_byte(u32TunerPort, CBS_RELIABLITY, &read_reliable);
            qam_read_byte(u32TunerPort, CBS_FC_L, &tempL);
            qam_read_byte(u32TunerPort, CBS_FC_H, &tempH);
            cbs_fc = (HI_S16)(tempL + (tempH << 8));
            reliablity = abs(cbs_fc) / 64 + read_reliable;      //¼ÆËã×ÛºÏ¿É¿¿¶È ? Òç³ö

            if(reliablity > max_reliablity)
            {
                max_reliablity = reliablity;
                qam_read_byte(u32TunerPort, CBS_FS_L, &tempL);
                qam_read_byte(u32TunerPort, CBS_FS_H, &tempH);
                cbs_fs_sel = tempL + (tempH<<8);
                cbs_fc_sel = cbs_fc;
            }
        }

        //½«Ã¤É¨µÄ½á¹ûÖÃÈëÅäÖÃ¼Ä´æÆ÷£¬ÔÙ¹Ø±ÕÃ¤É¨£¬¸´Î»
        fs_cur = cbs_fs_sel*1000;
        hi3136_set_symrate(u32TunerPort, cbs_fs_sel * 1000);
        fc_true += cbs_fc_sel;
        //HI_INFO_TUNER("%s, %d, cbs_fc_sel=%d\n", __func__, __LINE__,  cbs_fc_sel);

        u16Cut = (HI_U16)fc_true;
        qam_write_byte(u32TunerPort, CENT_FREQ_L, (HI_U8)u16Cut);
        qam_write_byte(u32TunerPort, CENT_FREQ_H, (HI_U8)(u16Cut >> 8));

        qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0x00);    //¹Ø±ÕÃ¤É¨£¬RamµØÖ·Îª0
        hi3136_setlpf(u32TunerPort, cbs_fs_sel * 1000 / 10 * 7 + abs(fc_true) * 1000 + 3500000);    //ÖÐÐÄ×¼È·ÒÑÖª£¬ÓàÁ¿Ð¡Ð©£¬¼Ó3.5M

        tuner_mdelay(10); //Ã»ÓÐÃ¤É¨£¬¶ÔTUNERÊä³ö²»ÎÈ¶¨µÄµÖ¿¹Á¦Ç¿£¬¿ÉÒÔÉÙµÈ´ý¡£ÁíÍâtuner½ö¸Ä´ø¿í£¬Ó¦¸ÃºÜ¿ìÎÈ¶¨¡£
        hi3136_HotReset_CHIP(u32TunerPort);

        fec_ok_wait = (320 - fs_grade * 20) * 2 + 600;
        time_cnt = 0;
        do      //µÈ´ýFEC-OK
        {
            tuner_mdelay(2);
            time_cnt += 2;
            qam_read_bit(u32TunerPort, LOCK_FLAG, 5, &fec_ok_bit);
            if(fec_ok_bit)
            {
                //hi3136_change_iterNum(u32TunerPort);
            }
        } while(!fec_ok_bit && (time_cnt < fec_ok_wait));
    }
    else
    {
        qam_write_byte(u32TunerPort, CR_BW_MAX, old_bw_max);
        hi3136_HotReset_CHIP(u32TunerPort);
        return HI_SUCCESS;
    }

    qam_write_byte(u32TunerPort, CR_BW_MAX, old_bw_max);
    (HI_VOID)hi3136_check_ccm_mis(u32TunerPort);

    hi3136_vcm_ts_clk(u32TunerPort, fs_cur);

    return HI_SUCCESS;
}

HI_U32 hi3136_BS_one_Window(HI_U32 u32TunerPort, HI_U32 Fcenter/*MHz*/, HI_U32 Lpf_BW_window/*kHz*/, HI_UNF_TUNER_SAT_TPINFO_S *pstChannel)
{
    HI_U32  TP_Num = 0, time_cnt = 0;
    HI_U8   i;
    HI_U8   u8Temp = 0, tempL = 0, tempH = 0, reliablity = 0;
    HI_S16  Fc_offset_Bs;
    HI_S32  s32FuncRet = HI_SUCCESS;
    HI_U32  Fs_Bs;

    HI_TUNER_CHECKPOINTER(pstChannel);

    qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0x80);

    if(HI_UNF_TUNER_DEV_TYPE_RDA5815 == g_stTunerOps[u32TunerPort].enTunerDevType)
    {
        g_stTunerOps[u32TunerPort].stCurrPara.unSRBW.u32SymbolRate = Lpf_BW_window * 1000;
    }
    else
    {
        hi3136_setlpf(u32TunerPort, Lpf_BW_window * 1000);
    }

    if (g_stTunerOps[u32TunerPort].set_tuner)
    {
        s32FuncRet = g_stTunerOps[u32TunerPort].set_tuner(u32TunerPort, g_stTunerOps[u32TunerPort].enI2cChannel, Fcenter * 1000);
        if (HI_SUCCESS != s32FuncRet)
        {
            HI_ERR_TUNER( "set tuner error\n");
            return 0;
        }
    }

    tuner_mdelay(12);
    hi3136_HotReset_CHIP(u32TunerPort);

    time_cnt = 0;
    do
    {
        tuner_mdelay(5);
        time_cnt += 5;
        qam_read_bit(u32TunerPort, CBS_FINISH, 0, &u8Temp);
    } while(!u8Temp && (time_cnt < 300));       //µÈ´ý¶ÁÈ¡CBS_FINISH ²Ù×÷, µ±Ç°ÑÓÊ±10000ms£¬ÐèÈ·ÈÏÑÓÊ±

    if(u8Temp)  //cbs_finish ±êÖ¾Î»1±íÊ¾ÒÑÍê³É
    {
        qam_read_byte(u32TunerPort, CBS_R2_NUM, &tempL);
        TP_Num = tempL & 0x1f;
    }

    if(TP_Num != 0)
    {
        qam_read_byte(u32TunerPort, CBS_CTRL_RDADDR, &u8Temp);
        for(i = 0; i < TP_Num; i++)
        {
            qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, (u8Temp & 0xe0) | i);
            qam_read_byte(u32TunerPort, CBS_FC_L, &tempL);
            qam_read_byte(u32TunerPort, CBS_FC_H, &tempH);
            Fc_offset_Bs = (HI_S16)(tempL + (tempH << 8));

            if(hi3136_cfg[u32TunerPort].enIQSpectrum)
            {
                Fc_offset_Bs = -Fc_offset_Bs;  //¾ßÌå¸ù¾ÝÊµ¼ÊÓ²¼þÅäÖÃÀ´
            }

            pstChannel->u32Freq = (Fcenter * 1000) + Fc_offset_Bs;

            qam_read_byte(u32TunerPort, CBS_FS_L, &tempL);
            qam_read_byte(u32TunerPort, CBS_FS_H, &tempH);
            Fs_Bs = tempL + (tempH << 8);
            pstChannel->u32SymbolRate = Fs_Bs * 1000;//·ûºÅÂÊ

            qam_read_byte(u32TunerPort, CBS_RELIABLITY, &reliablity);
            pstChannel->cbs_reliablity = reliablity;    //cbs ½á¹û¿É¿¿¶È£¬Ô½´óÔ½¿É¿¿
            pstChannel++;
        }
    }
    else
    {
        return 0;
    }

    return TP_Num;
}

HI_S32 hi3136_set_funcmode(HI_U32 u32TunerPort, TUNER_FUNC_MODE_E enFuncMode)
{
    return HI_SUCCESS;
}

HI_S32 hi3136_blindscan_init(HI_U32 u32TunerPort, TUNER_BLINDSCAN_INITPARA_S *pstPara)
{
    HI_TUNER_CHECKPOINTER(pstPara);

    /* Check tuner port and init. */
    if (u32TunerPort >= TUNER_NUM)
    {
        HI_INFO_TUNER("Bad u32TunerPort\n");
        return HI_FAILURE;
    }

    g_stTunerOps[u32TunerPort].stCurrPara.unSRBW.u32SymbolRate = 30000000;

    return HI_SUCCESS;
}
HI_S32 hi3136_blindscan_action(HI_U32 u32TunerPort, TUNER_BLINDSCAN_PARA_S *pstPara)
{
    HI_U8 u8Temp = 0;

    HI_TUNER_CHECKPOINTER(pstPara);

    pstPara->u16Count = hi3136_BS_one_Window(u32TunerPort, pstPara->u32CentreFreq, HI3136_BS_WINDOW_STEP_KHZ, pstPara->unResult.astSat);

    qam_read_byte(u32TunerPort, CBS_CTRL_RDADDR, &u8Temp);
    u8Temp &= 0xe0;
    qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, u8Temp);//½«cbs_rd_addr ÇåÁã

    return HI_SUCCESS;
}

static HI_S32 hi3136_init_tuner(HI_U32 u32TunerPort, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType)
{
    switch (enTunerDevType)
    {
#if defined(TUNER_DEV_TYPE_AV2011)
        case HI_UNF_TUNER_DEV_TYPE_AV2011:
            av2011_init_tuner(u32TunerPort);
            break;
#endif

#if defined(TUNER_DEV_TYPE_AV2018)
        case HI_UNF_TUNER_DEV_TYPE_AV2018:
            av2018_init_tuner(u32TunerPort);
            break;
#endif

#if defined(TUNER_DEV_TYPE_RDA5815)
        case HI_UNF_TUNER_DEV_TYPE_RDA5815:
            RDA5815_init_tuner(u32TunerPort);
            break;
#endif

        default:
            HI_ERR_TUNER("Tuner type not supported!type:%d\n", enTunerDevType);
            return HI_FAILURE;
    }

    return HI_SUCCESS;
}

HI_S32 hi3136_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType)
{
    HI_S32 s32Ret = HI_FAILURE;
    TIME_COST_DEFINE(1);

    if (u32TunerPort >= TUNER_NUM)
    {
        return HI_FAILURE;
    }

    TIME_COST_START(1);

    gs_u8IsiInit = 0;

    //Restart ADC
    qam_write_byte(u32TunerPort, ADC_CTRL1, 0x7a);//adc power down
    qam_write_byte(u32TunerPort, ADC_CTRL1, 0x4a);//adc power on

    qam_write_byte(u32TunerPort, TS_CTRL4, 0x8);

    //Don't modify 'PCR'
    qam_write_byte(u32TunerPort, TS_CTRL0, 0x12);

    /*TS¹Ü½ÅÇý¶¯µçÁ÷µ÷ÕûÎª8mA*/
    qam_write_byte(u32TunerPort, TS_CTRL1, 0x48);
    qam_write_byte(u32TunerPort, IO_CTRL1, 0x12);
    qam_write_byte(u32TunerPort, IO_CTRL2, 0x12);

    /* Init tuner fuctions */
    s32Ret = hi3136_init_tuner(u32TunerPort, enTunerDevType);
    if (HI_SUCCESS != s32Ret)
    {
        HI_ERR_TUNER("Init tuner %d failed.\n", enTunerDevType);
        TIME_COST_END(1, "3136_init_failed");

        return HI_FAILURE;
    }

    qam_write_byte(u32TunerPort, 0x22, 0x1e);      //reset waiting time
    qam_write_byte(u32TunerPort, 0x8c, 0x85 | (0<<5) | (1<<3));      //fec not search direcTV,
    qam_write_byte(u32TunerPort, 0x8d, 0x5e);      //fec not search direcTV,

    //ÉèÖÃÃ¤É¨µÄËÑË÷·¶Î§
    qam_write_byte(u32TunerPort, FS_SPAN, 0x05);

    TIME_COST_END(1, "3136_init");

    return HI_SUCCESS;
}

HI_S32 hi3136_set_sat_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_SAT_ATTR_S *pstSatTunerAttr)
{
    HI_UNF_TUNER_SAT_ATTR_S* pstAttr;
    HI_U32 clk_xo_khz;
    HI_U32 clk_demo_khz, demo_div, demo_div_int, demo_div_fh, demo_div_fl;
    HI_U32 clk_fec_khz, fec_div, fec_div_int, fec_div_fh, fec_div_fl;
    TIME_COST_DEFINE(1);

    if (u32TunerPort >= TUNER_NUM)
    {
        return HI_FAILURE;
    }

    HI_TUNER_CHECKPOINTER(pstSatTunerAttr);

    TIME_COST_START(1);

    pstAttr = (HI_UNF_TUNER_SAT_ATTR_S*)pstSatTunerAttr;

    hi3136_cfg[u32TunerPort].u16TunerLPF_100Khz = pstAttr->u16TunerMaxLPF * 10;
    hi3136_cfg[u32TunerPort].enIQSpectrum = pstAttr->enIQSpectrum;

    //ÐÞ¸Äagc_inverse
    switch (pstAttr->enRFAGC)
    {
        case HI_UNF_TUNER_RFAGC_INVERT:
        default:
            qam_write_bit(u32TunerPort, AGC_CTRL, 1, 1);
            break;
        case HI_UNF_TUNER_RFAGC_NORMAL:
            qam_write_bit(u32TunerPort, AGC_CTRL, 1, 0);
            break;
    }

    clk_demo_khz = 125000;
    clk_fec_khz  = 180100;
    clk_xo_khz = pstAttr->u32DemodClk;
    demo_div = clk_demo_khz * 6 * 4096 / clk_xo_khz;
    demo_div_int = demo_div / 4096;
    demo_div_fh = (demo_div / 256) % 16;
    demo_div_fl =  demo_div % 256;

    fec_div = clk_fec_khz  * 6 * 2048 / clk_xo_khz * 2;  // ·ÀU32Òç³ö
    fec_div_int = fec_div / 4096;
    fec_div_fh = (fec_div / 256) % 16;
    fec_div_fl =  fec_div % 256;


    qam_write_bit(u32TunerPort, ADC_CTRL2, 4, 1);   // change to xo clock
    //set PLL1 for demo clock
    qam_write_bit (u32TunerPort, PLL_CTRL1, 7, 1);  // power down
    qam_write_byte(u32TunerPort, PLL_CTRL3, (HI_U8)demo_div_int);   // ·ÖÆµ±ÈµÄÕûÊý²¿·Ö
    qam_write_byte(u32TunerPort, PLL_CTRL4, (HI_U8)demo_div_fl);    // ·ÖÆµ±ÈµÄÐ¡Êý²¿·ÖµÄµÍ8Î»
    qam_write_byte(u32TunerPort, PLL_CTRL5, (HI_U8)demo_div_fh);    // ·ÖÆµ±ÈµÄÐ¡Êý²¿·ÖµÄ¸ß4Î»

    //set PLL2 for fec clock
    qam_write_bit (u32TunerPort, PLL_CTRL6, 7, 1);
    qam_write_byte(u32TunerPort, PLL_CTRL8, (HI_U8)fec_div_int);
    qam_write_byte(u32TunerPort, PLL_CTRL9, (HI_U8)fec_div_fl);
    qam_write_byte(u32TunerPort, PLL_CTRL10, (HI_U8)fec_div_fh);

    mdelay(5);
    qam_write_bit(u32TunerPort, PLL_CTRL1, 7, 0);   // quit from power down
    qam_write_bit(u32TunerPort, PLL_CTRL6, 7, 0);   // quit from power down
    qam_write_bit(u32TunerPort, ADC_CTRL2, 4, 0);   // change to pll clock

    qam_write_byte(u32TunerPort, CLK_DEMO_L, (HI_U8)( clk_demo_khz      & 0xff));
    qam_write_byte(u32TunerPort, CLK_DEMO_M, (HI_U8)((clk_demo_khz>>8 ) & 0xff));
    qam_write_byte(u32TunerPort, CLK_DEMO_H, (HI_U8)((clk_demo_khz>>16) & 0xff));
    hi3136_cfg[u32TunerPort].u32CLK_DEMO_kHz = clk_demo_khz;

    qam_write_byte(u32TunerPort, CLK_FEC_L, (HI_U8)( clk_fec_khz      & 0xff));
    qam_write_byte(u32TunerPort, CLK_FEC_M, (HI_U8)((clk_fec_khz>>8 ) & 0xff));
    qam_write_byte(u32TunerPort, CLK_FEC_H, (HI_U8)((clk_fec_khz>>16) & 0xff));

    TIME_COST_END(1, "3136_set_sat_attr");

    return HI_SUCCESS;
}

HI_S32 hi3136_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel)
{
    HI_S32 s32FuncRet = HI_SUCCESS;
    HI_U8 u8Temp = 0;
    TIME_COST_DEFINE(1);

    HI_TUNER_CHECKPOINTER(pstChannel);

    TIME_COST_START(1);

    hi3136_HotReset_CHIP(u32TunerPort);
    hi3136_set_scramble(u32TunerPort, pstChannel->u32ScrambleValue);
    tuner_mdelay(1);

    //Allow dummy frame in CCM.
    qam_read_byte(u32TunerPort, CR_CTRL_SW, &u8Temp);
    u8Temp |= 0x40 ;
    qam_write_byte(u32TunerPort, CR_CTRL_SW, u8Temp);

    s32FuncRet = hi3136_lock_TP_BS(u32TunerPort, pstChannel); //¸Ä³É¿ªååBS
    if (HI_SUCCESS != s32FuncRet)
    {
        HI_ERR_TUNER("set tuner error\n");
        TIME_COST_END(1, "3136_connect_failed");

        return s32FuncRet;
    }

    TIME_COST_END(1, "3136_connect");

    return HI_SUCCESS;
}

HI_S32 hi3136_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus)
{
    HI_TUNER_CHECKPOINTER(penTunerStatus);

    if (hi3136_Read_Lock_Status(u32TunerPort) == FEC_LOCKED)
    {
        *penTunerStatus = HI_UNF_TUNER_SIGNAL_LOCKED;
    }
    else
    {
        *penTunerStatus = HI_UNF_TUNER_SIGNAL_DROPPED;
    }

    return HI_SUCCESS;
}

HI_S32 hi3136_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType)
{
    HI_U8 u8Temp = 0;


    if (u32TunerPort >= TUNER_NUM)
    {
        return HI_FAILURE;
    }

    /*ts type control*/
    switch (enTsType)
    {
        case HI_UNF_TUNER_OUTPUT_MODE_PARALLEL_MODE_A:
        case HI_UNF_TUNER_OUTPUT_MODE_PARALLEL_MODE_B:
        case HI_UNF_TUNER_OUTPUT_MODE_DEFAULT:
        {
            qam_read_byte(u32TunerPort, TS_PARALL_CTRL, &u8Temp);
            u8Temp = u8Temp & 0xe0;
            u8Temp = u8Temp | (1 << 5) | 0x0a;
            qam_write_byte(u32TunerPort, TS_PARALL_CTRL, u8Temp);/*config ts_out_10bit*/
            //qam_write_byte(u32TunerPort, TS_OUT98_SEL, 0x98);/*config ts_out_9&8bit*/
            //qam_write_byte(u32TunerPort, TS_OUT76_SEL, 0x76 );/*config ts_out_7&6bit*/
            //qam_write_byte(u32TunerPort, TS_OUT54_SEL, 0x54 );/*config ts_out_5&4bit*/
            //qam_write_byte(u32TunerPort, TS_OUT32_SEL, 0x32 );/*config ts_out_3&2bit*/
            //qam_write_byte(u32TunerPort, TS_OUT10_SEL, 0x10 );/*config ts_out_1&0bit*/
            //qam_write_bit(u32TunerPort,  TS_CTRL0, 1, 1);
            break;
        }
        case HI_UNF_TUNER_OUTPUT_MODE_SERIAL:
        {
            qam_write_bit(u32TunerPort, TS_PARALL_CTRL, 5, 0);/*SERIAL MODE*/
            qam_write_bit(u32TunerPort, TS_CTRL0, 3, 1);
            //qam_write_byte(u32TunerPort, TS_OUT98_SEL, 0x0f);/*config ts_out_9&8bit*/
            //qam_write_byte(u32TunerPort, TS_OUT76_SEL, 0x76 );/*config ts_out_7&6bit   ÔÚ´®ÐÐÅäÖÃ¾ßÌå¿Éµ÷Õû*/
            //qam_write_bit(u32TunerPort, TS_CTRL0, 1, 1);
            break;
        }
        case HI_UNF_TUNER_OUTPUT_MODE_SERIAL_2BIT:
        {
            qam_read_byte(u32TunerPort, TS_PARALL_CTRL, &u8Temp);
            u8Temp = u8Temp | (1 << 5) | (1 << 4);
            qam_write_byte(u32TunerPort, TS_PARALL_CTRL, u8Temp);
            //qam_write_byte(u32TunerPort, TS_OUT98_SEL, 0x01);/*config ts_out_9&8bit*/
            //qam_write_byte(u32TunerPort, TS_OUT76_SEL, 0x76 );/*config ts_out_7&6bit   ÔÚ´®ÐÐÅäÖÃ¾ßÌå¿Éµ÷Õû*/
            //qam_write_bit(u32TunerPort, TS_CTRL0, 1, 1);
            break;
        }
        default:
            break;
    }

    g_stTunerOps[u32TunerPort].enTsType = enTsType;

    return HI_SUCCESS;
}

HI_S32 hi3136_DiSEqC_send_msg(HI_U32 u32TunerPort, HI_UNF_TUNER_DISEQC_SENDMSG_S *pstSendMsg)
{
    HI_U8 i = 0;
    HI_U8 u8Temp = 0, u8Int;
    HI_U8     diseqc_mode = 0;
    HI_U32    diseqc_Ratio = 0, u32DelayMs;

    HI_TUNER_CHECKPOINTER(pstSendMsg);

    diseqc_Ratio = (hi3136_cfg[u32TunerPort].u32CLK_DEMO_kHz / 22) & 0xffff;
    qam_write_byte(u32TunerPort, DSEC_RATIO_L, (HI_U8)(diseqc_Ratio & 0xff));
    qam_write_byte(u32TunerPort, DSEC_RATIO_H, (HI_U8)((diseqc_Ratio & 0xff00) >> 8)); //ÉèÖÃ22K Ê±ÖÓ

    qam_read_byte(u32TunerPort, TX_CTRL, &diseqc_mode);
    u8Temp = diseqc_mode & 0x01;   /*diseqc ´¦ÓÚ¿ÕÏÐ×´Ì¬£¬¼´Ê¹diseqc module ¸´Î»£¬ÆÁ±ÎÒ²¿ÉÓÃ*/
    qam_write_byte(u32TunerPort, TX_CTRL, u8Temp);


    for (i = 0; i < pstSendMsg->u8Length; i++)
    {
        qam_write_byte(u32TunerPort, DSEC_DATA, pstSendMsg->au8Msg[i]);
        qam_write_byte(u32TunerPort, DSEC_ADDR, i);
    }

    u8Temp =  (diseqc_mode & 0x01) | (1 << 3) | (((pstSendMsg->u8Length - 1) & 7) << 4);
    qam_write_byte(u32TunerPort, TX_CTRL, u8Temp); /*·¢ËÍnum+1¸ö×Ö½Ú, ²¢·¢ËÍÍêÕûdiseqcÐÅÏ¢*/

    /**calculating time-consuming for sending one DiSEqC message,including 3 parts:
       1,16ms waiting time before sending DiSEqC message in SOC
       2,time-consuming according to the length of DiSEqC message,every byte costs 13.5ms
       3,16ms waiting time after sending DiSEqC message in SOC
    **/
    u8Int = pstSendMsg->u8Length / 2;
    u32DelayMs = (HI_U32)(u8Int * 27 + (pstSendMsg->u8Length % 2) * 14) + 16 + 16;
    msleep_interruptible(u32DelayMs);   //ÖÁÉÙÑÓÊ±30ms

    return HI_SUCCESS;
}

HI_U8 hi3136_check_timeout(HI_U32 u32TunerPort, HI_U8 u8Reg, HI_U8 u8Bit, HI_U32 u32TimeOut/*ms*/)
{
    HI_U32 time_cnt;
    HI_U8 u8Temp = 0;

    time_cnt = 0;
    do
    {
        tuner_mdelay(5);
        time_cnt += 5;
        qam_read_bit(u32TunerPort, u8Reg, u8Bit, &u8Temp);
    }
    while(!u8Temp && (time_cnt < u32TimeOut));

    return u8Temp;
}

HI_VOID tp_verify_set_fs_fc(HI_U32 u32TunerPort, HI_S32 fs_kHz, HI_U32 fc_kHz)
{
    qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0x00);    // stop blindscan, set ram addr to 0
    hi3136_set_symrate(u32TunerPort, fs_kHz * 1000);
    qam_write_byte(u32TunerPort, CENT_FREQ_L, fc_kHz & 0xff);
    qam_write_byte(u32TunerPort, CENT_FREQ_H, (fc_kHz >> 8) & 0xff);
    hi3136_HotReset_CHIP(u32TunerPort);      //reset man_ctrl state

    return;
}

HI_S32 tp_verify_single_tp_init(HI_U32 fs_kHz, TP_VERIFY_INIT_PARAM_ST* pstTpVerifyInitPara)
{
    HI_TUNER_CHECKPOINTER(pstTpVerifyInitPara);

    if (fs_kHz <  2000)             pstTpVerifyInitPara->fs_grade = 0;
    else if (fs_kHz < 3000)         pstTpVerifyInitPara->fs_grade = 1;
    else if (fs_kHz < 4900)         pstTpVerifyInitPara->fs_grade = 2;
    else if (fs_kHz < 8000)         pstTpVerifyInitPara->fs_grade = 3;
    else if (fs_kHz <15000)         pstTpVerifyInitPara->fs_grade = 4;
    else                            pstTpVerifyInitPara->fs_grade = 5;


    if     (fs_kHz < 1600)          pstTpVerifyInitPara->scan_wait_s2_q = 100 + 80000/fs_kHz;
    else if(fs_kHz < 2200)          pstTpVerifyInitPara->scan_wait_s2_q = 90 + 80000/fs_kHz;
    else if(fs_kHz < 3000)          pstTpVerifyInitPara->scan_wait_s2_q = 80 + 80000/fs_kHz;
    else if(fs_kHz < 5000)          pstTpVerifyInitPara->scan_wait_s2_q = 60 + 70000/fs_kHz;
    else if(fs_kHz < 10000)         pstTpVerifyInitPara->scan_wait_s2_q = 60 + 70000/fs_kHz;
    else if(fs_kHz < 20000)         pstTpVerifyInitPara->scan_wait_s2_q = 50 + 60000/fs_kHz;
    else                            pstTpVerifyInitPara->scan_wait_s2_q = 40 + 50000/fs_kHz;

    if     (fs_kHz < 1600)          pstTpVerifyInitPara->scan_wait_s2_8 = 90 + 60000/fs_kHz;  //other 220000/fs_khz
    else if(fs_kHz < 2200)          pstTpVerifyInitPara->scan_wait_s2_8 = 90 + 60000/fs_kHz;
    else if(fs_kHz < 3000)          pstTpVerifyInitPara->scan_wait_s2_8 = 90 + 60000/fs_kHz;
    else if(fs_kHz < 5000)          pstTpVerifyInitPara->scan_wait_s2_8 = 80 + 50000/fs_kHz;
    else if(fs_kHz < 10000)         pstTpVerifyInitPara->scan_wait_s2_8 = 70 + 50000/fs_kHz;
    else if(fs_kHz < 20000)         pstTpVerifyInitPara->scan_wait_s2_8 = 60 + 50000/fs_kHz;
    else                            pstTpVerifyInitPara->scan_wait_s2_8 = 40 + 50000/fs_kHz;


    if     (fs_kHz < 1800)          pstTpVerifyInitPara->average_num = 4;
    else if(fs_kHz < 2800)          pstTpVerifyInitPara->average_num = 5;
    else if(fs_kHz < 4100)          pstTpVerifyInitPara->average_num = 5;
    else if(fs_kHz < 6000)          pstTpVerifyInitPara->average_num = 7;
    else if(fs_kHz < 8200)          pstTpVerifyInitPara->average_num = 8;
    else if(fs_kHz <14000)          pstTpVerifyInitPara->average_num = 10;
    else if(fs_kHz <21000)          pstTpVerifyInitPara->average_num = 12;
    else                            pstTpVerifyInitPara->average_num = 14;

    pstTpVerifyInitPara->tim_ok_wait = (50 - pstTpVerifyInitPara->fs_grade * 5);
    pstTpVerifyInitPara->fec_wait_s1 = 90 + 340000/fs_kHz;
    pstTpVerifyInitPara->scan_wait_s1 = 110 + 170000/fs_kHz;  //not include state = 0 time

    return HI_SUCCESS;
}

/*function:after blindscan several times, delelte some old tp inside buffer*/
HI_VOID tp_verify_del_history_tp(HI_U32 fec_ok_cnt, HI_U32 fec_no_ok_cnt)
{
    HI_U32 point_tmp, i;

    if((fec_ok_cnt == 0)  && (fec_no_ok_cnt == 0))
    {
        hist_cnt += 1;
        may_sfu_old = may_sfu;
        may_sfu = 0;
        low_cn_cnt = 0;

        //discard too old histroy, and move histroy
        point_tmp = 0;
        if(hist_num > 0)
            for(i = 0; i < hist_num; i++)
            {
                if(hist_time[i] + 8 >= hist_cnt)
                {
                    hist_if[point_tmp] = hist_if[i];
                    hist_fs[point_tmp] = hist_fs[i];
                    hist_time[point_tmp] = hist_time[i];
                    hist_ok[point_tmp] = hist_ok[i];
                    point_tmp += 1;
                }
            }
        hist_num = point_tmp;
    }

    return;
}

/*function:analyse history tp, find out whether same tp exist*/
HI_S32 tp_verify_mark_same_tp(HI_U32 if_cur, HI_U32 fs_kHz, TP_VERIFY_INIT_PARAM_ST* pstTpVerifyInitPara)
{
    HI_U32 i, fs_dlt, if_dlt, equal_fs, equal_if;

    HI_TUNER_CHECKPOINTER(pstTpVerifyInitPara);

    if(hist_num > 0)
        for(i = 0; i < hist_num; i++)
        {
            fs_dlt = abs((HI_S32)hist_fs[i] - (HI_S32)fs_kHz)*1000/fs_kHz;
            if_dlt = abs((HI_S32)hist_if[i] - (HI_S32)if_cur);

            if(fs_dlt < 4)
            {
                equal_fs = 1;
                if(hist_time[i] + 4 >= hist_cnt && eq_fs_oked == 0)
                {
                    pstTpVerifyInitPara->eq_fs_no_cnt = hist_ok[i]  ?  0  :  (pstTpVerifyInitPara->eq_fs_no_cnt + 1);   //only for sfu
                    pstTpVerifyInitPara->eq_fs_no_cnt2= hist_ok[i]  ?  0  :  (pstTpVerifyInitPara->eq_fs_no_cnt2 + (hist_time[i]== hist_cnt ? 1 : 0));   //only for sfu, current band fs equal
                    eq_fs_oked = hist_ok[i];
                }
            }
            else
                equal_fs = 0;

            if(if_dlt < (fs_kHz*15/100+2000))
                equal_if = 1;
            else
                equal_if = 0;

            if(equal_if && equal_fs)
            {
                if(!pstTpVerifyInitPara->hist_is_ok&& hist_ok[i])
                    pstTpVerifyInitPara->hist_is_ok = 1;
                //else if(!hist_no_ok && !hist_ok[i])
                    //hist_no_ok = 1;
            }
        }

    return HI_SUCCESS;
}

HI_VOID tp_verify_mark_whether_sfu(TP_VERIFY_INIT_PARAM_ST stTpVerifyInitPara)
{

    if(stTpVerifyInitPara.fec_ok_cnt >= 2)
    {
        may_sfu = 0;
        may_sfu_old = 0;
    }

    //sfu discard
    if(stTpVerifyInitPara.tp_all > 120)
        may_sfu_tmp = (low_cn_cnt > 8);
    else if(stTpVerifyInitPara.tp_all > 85)
        may_sfu_tmp = (low_cn_cnt > 12);
    else if(stTpVerifyInitPara.tp_all > 60 || may_sfu_old)
        may_sfu_tmp = (low_cn_cnt > 14) && (stTpVerifyInitPara.eq_fs_no_cnt > 10);
    else if(stTpVerifyInitPara.tp_all > 48)
        may_sfu_tmp = (low_cn_cnt > 20) && (stTpVerifyInitPara.eq_fs_no_cnt > 12);
    else
        may_sfu_tmp = (low_cn_cnt > 30) && (stTpVerifyInitPara.eq_fs_no_cnt > 15);

    may_sfu = may_sfu ||  ((stTpVerifyInitPara.fec_ok_cnt <= 1) && may_sfu_tmp);

    return;
}

HI_S32 tp_verify_reliablity_threshold(TP_VERIFY_INIT_PARAM_ST stTpVerifyInitPara, HI_U32* reliablity_temp3)
{
    HI_U32 u32temp, reliablity_temp1, reliablity_temp2;

    HI_TUNER_CHECKPOINTER(reliablity_temp3);

    u32temp =   stTpVerifyInitPara.eq_fs_no_cnt/6 + stTpVerifyInitPara.eq_fs_no_cnt2/3;
    reliablity_temp1 = stTpVerifyInitPara.pre_reliablity + 10 - stTpVerifyInitPara.fs_grade * 2;
    reliablity_temp2 = (reliablity_temp1 > low_cn_cnt/2)   ?   (reliablity_temp1 - low_cn_cnt/2)  :  0;
    *reliablity_temp3 = (reliablity_temp2 > u32temp)   ?   (reliablity_temp2 - u32temp)  :  0;

    return HI_SUCCESS;
}

HI_S32 tp_verify_set_tuner(HI_U32 u32TunerPort, HI_U32 fc_kHz, HI_U32 fs_Hz)
{
    HI_S32 s32FuncRet = HI_SUCCESS;

    qam_write_byte(u32TunerPort, LDPC_ITER_ADDR, 0x50);

    if(HI_UNF_TUNER_DEV_TYPE_RDA5815 == g_stTunerOps[u32TunerPort].enTunerDevType)
    {
        g_stTunerOps[u32TunerPort].stCurrPara.unSRBW.u32SymbolRate = fs_Hz;
    }
    else
    {
        hi3136_setlpf(u32TunerPort, (fs_Hz)/10*9);
    }

    if (g_stTunerOps[u32TunerPort].set_tuner)
    {
        s32FuncRet = g_stTunerOps[u32TunerPort].set_tuner(u32TunerPort, g_stTunerOps[u32TunerPort].enI2cChannel, fc_kHz );
        if (HI_SUCCESS != s32FuncRet)
            return s32FuncRet;
    }

    return s32FuncRet;
}

HI_S32 tp_verify_check_fec_status(HI_U32 u32TunerPort, TP_VERIFY_INFO_ST* pstTpVerifyInfo)
{
    HI_U32 fec_num_cnt = 0, s2_fec_resync = 0, fec_wait_all = 0, fec_ok_wait, u32temp, time_cnt = 0, fs_kHz;
    HI_S16 cr_cn = 0;
    HI_U8 u8Temp = 0, s2_sync_old, cr_ok_bit = 0, j;

    HI_TUNER_CHECKPOINTER(pstTpVerifyInfo);

    s2_sync_old = pstTpVerifyInfo->s2_sync_bit;
    fs_kHz = pstTpVerifyInfo->fs_Hz/1000;

    qam_write_byte(u32TunerPort, CR_BW_MAX, pstTpVerifyInfo->old_bw_max);
    //s2_fec_resync = 0;
    if(pstTpVerifyInfo->scan_ok_bit)
        //wait for fec ok,  give one chance, defined by fec_num
        for(j = 0; j<pstTpVerifyInfo->fec_num; j++)
        {
            time_cnt = 0;
            do      //µÈ´ýFEC-OK
            {
                tuner_mdelay(10);
                time_cnt += 10;
                fec_wait_all += 10;
                qam_read_byte(u32TunerPort, LOCK_FLAG, &u8Temp);
                pstTpVerifyInfo->s2_sync_bit = (u8Temp>>3) & 0x1;
                cr_ok_bit    = (u8Temp>>4) & 0x1;
                pstTpVerifyInfo->fec_ok_bit  = (u8Temp>>5) & 0x1;

                if(j>0  && !cr_ok_bit)
                {
                    //quit_point = 4;
                    pstTpVerifyInfo->cr_ok_err = 1;
                    break;
                }

                // get modcod
                if(pstTpVerifyInfo->s2_sync_bit)
                {
                    if(!s2_sync_old)
                    {
                        time_cnt = 0;
                        s2_fec_resync = 1;
                    }
                    s2_sync_old = pstTpVerifyInfo->s2_sync_bit;
                }

                //read and compare CN
                qam_read_byte(u32TunerPort, CR_CN, &u8Temp);
                cr_cn = (u8Temp>= 128)   ?   (u8Temp - 256)  :  u8Temp;
                cr_cn *= 1875/100;

                //HI_INFO_TUNER("%s, %d, fec_loop=%d, cr_cn=%d, cn_th=%d, s2_syn=%d, modcod=%d\n", __func__, __LINE__, j, cr_cn, cn_th, s2_sync_bit, modcod);
                u32temp = may_sfu ? 140000 : 200000;
                if((cr_cn < (CN_TH - pstTpVerifyInfo->cn_drop)) && !(pstTpVerifyInfo->s2_sync_bit)  &&  (j>0 || time_cnt > (20+u32temp/fs_kHz)))
                {
                    //quit_point = 5;
                    pstTpVerifyInfo->low_cn = 1;
                    low_cn_cnt += 1;
                }
                if(pstTpVerifyInfo->cr_ok_err || pstTpVerifyInfo->low_cn)
                    break;
                fec_ok_wait = (pstTpVerifyInfo->s2_sync_bit  ?  pstTpVerifyInfo->fec_wait_s1/2  :  pstTpVerifyInfo->fec_wait_s1)   +   (j == 0 && s2_fec_resync  ?  (100 + 220000/fs_kHz)  :  0);
            }while(!(pstTpVerifyInfo->fec_ok_bit) && (time_cnt < fec_ok_wait));

            fec_num_cnt += 1;
            if(fec_num_cnt >= pstTpVerifyInfo->fec_num_all && !(pstTpVerifyInfo->fec_ok_bit))
            {
                pstTpVerifyInfo->try_enough = 1;
            }

            if(pstTpVerifyInfo->cr_ok_err || pstTpVerifyInfo->fec_ok_bit || pstTpVerifyInfo->low_cn || pstTpVerifyInfo->try_enough)
                break;
            else
            {
                qam_write_byte(u32TunerPort, MAN_RST_CTRL0, 0x9f); //reset fec and outp
                qam_write_byte(u32TunerPort, MAN_RST_CTRL0, 0xff);
            }
        }

        return HI_SUCCESS;
}

/*calculate reliability to jude whether to tp verify once more, if result is true, then try once more, else it is no necessary to try*/
HI_U32 tp_verify_get_retry_chance(HI_U32 fec_ok_cnt, HI_U32 fs_kHz, HI_S32 mean_reliable, HI_U8 scan_ok_bit, HI_U8 cr_ok_err)
{
    HI_U32 chance_2a, chance_2, find_up;

    find_up = fec_ok_cnt > 0  ?  10  :  0;
    if       (fs_kHz <1500)        chance_2a = mean_reliable > (52 + find_up + low_cn_cnt*15/10);
    else if(fs_kHz <2000)        chance_2a = mean_reliable > (47 + find_up + low_cn_cnt*13/10);
    else if(fs_kHz <3000)        chance_2a = mean_reliable > (44 + find_up + low_cn_cnt*11/10);
    else if(fs_kHz <5000)        chance_2a = mean_reliable > (42 + find_up + low_cn_cnt);
    else                                 chance_2a = mean_reliable > (40 + find_up + low_cn_cnt);

    chance_2 = cr_ok_err || (!scan_ok_bit && chance_2a);

    return chance_2;
}

HI_S32 tp_verify_first_check_lock_status(HI_U32 u32TunerPort, TP_VERIFY_INFO_ST* pstTpVerifyInfo)
{
    HI_S32 sum_fc = 0, sum_fs = 0, sum_reliable = 0, fs_kHz;
    HI_U32 cbs_fs_sel = 0, u32temp, time_cnt = 0;
    HI_S16 cr_cn = 0, cbs_fc = 0, cbs_fc_sel = 0;
    HI_U8 sum_num = 0, j, m, try_one = 0, try_one_old = 0, max_finded = 0, max_reliablity = 0;
    HI_U8 temp_TPnum = 0, u8Temp = 0, tempL = 0, tempH = 0, read_reliable = 0, tim_ok_bit;

    HI_TUNER_CHECKPOINTER(pstTpVerifyInfo);

    fs_kHz = pstTpVerifyInfo->fs_Hz / 1000;
    pstTpVerifyInfo->low_cn = 0;
    pstTpVerifyInfo->s2_sync_bit = 0;
    pstTpVerifyInfo->scan_ok_bit = 0;

    qam_write_byte(u32TunerPort, CR_BW_MAX, BW_MAX_SET);

    for(m = 0; m<(pstTpVerifyInfo->average_num); m++) // calculating average value of carrier error after several blindscan
    {
        //set key register
        if((m == 0) || (try_one != try_one_old))
        {
            try_one_old = try_one;
            qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0xc0);    // blindscan type of known frequency and symbolrate
            hi3136_set_symrate(u32TunerPort, pstTpVerifyInfo->fs_Hz );
            qam_write_byte(u32TunerPort, CENT_FREQ_L, 0x00);
            qam_write_byte(u32TunerPort, CENT_FREQ_H, 0x00);//hi3136_set_symrate include the centre of carrier offset, so do not add offset when blindscan
        }

        //reset system or module
        if(m == 0)
            hi3136_HotReset_CHIP(u32TunerPort);
        else
        {
            qam_write_byte(u32TunerPort, MAN_RST_CTRL0, 0x81);   //reset module except agc and fsk
            qam_write_byte(u32TunerPort, MAN_RST_CTRL0, 0xff);        //remove reset
        }

        //wait cbs finish
        u8Temp = hi3136_check_timeout(u32TunerPort, CBS_FINISH, 0, 300);//wait for blindscan finish

        //read TP num
        temp_TPnum = 0;
        if(u8Temp)  //wait for cbs_finish flag to 1, then read num of tp
        {
            qam_read_byte(u32TunerPort, CBS_R2_NUM, &tempL);
            temp_TPnum = tempL & 0x1f;
        }


        max_finded = 0;
        max_reliablity = 0;

        // TP>= 1 blindscan success, then starting blindscan known frequency and symbolrate, pick out the most reliable tp
        for(j = 0; j < temp_TPnum; j++)     //read the result of blindscan
        {
            qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0xc0 | j);    // set bit[4:0] to select which tp to read
            qam_read_byte(u32TunerPort, CBS_RELIABLITY, &read_reliable);
            qam_read_byte(u32TunerPort, CBS_FC_L, &tempL);
            qam_read_byte(u32TunerPort, CBS_FC_H, &tempH);
            cbs_fc = (HI_S16) (tempL + (tempH<<8));
            if((abs(cbs_fc) < (fs_kHz*25/100+700))  &&  (read_reliable > max_reliablity))   // condition:carrier error less than 0.25 times of symbolrate?
            {
                max_finded = 1; //find max reliable
                max_reliablity = read_reliable;
                qam_read_byte(u32TunerPort, CBS_FS_L, &tempL);
                qam_read_byte(u32TunerPort, CBS_FS_H, &tempH);
                cbs_fs_sel = tempL + (tempH<<8);
                cbs_fc_sel = cbs_fc;
            }
        }

        //average cbs_fs and reliablity
        if(max_finded)
        {
            sum_num += 1;
            sum_fc += (HI_S32)cbs_fc_sel;
            sum_fs += cbs_fs_sel;
            max_reliablity += (((fs_kHz > 2000) || max_reliablity > 160)  ?  0 : max_reliablity/2);
            sum_reliable += max_reliablity;
            pstTpVerifyInfo->mean_fc = sum_fc/sum_num;
            pstTpVerifyInfo->mean_fs = sum_fs/sum_num;
            pstTpVerifyInfo->mean_reliable = sum_reliable/sum_num;
            //HI_INFO_TUNER("%s, %d, cbs_fc_sel=%d, sum_fc=%d, reliable=%d, sum_num=%d  \n", __func__, __LINE__, cbs_fc_sel, sum_fc, max_reliablity, sum_num);
        }

        //try once to find wether is dvb-s2 (check s2_sync_bit)
        if(max_finded && !try_one && (fs_kHz >= 3000 || may_sfu))
        {
            try_one = 1;
            qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0x00);    // stop blindscan, set ram addr to 0
            tp_verify_set_fs_fc(u32TunerPort, pstTpVerifyInfo->mean_fs, (HI_U32)pstTpVerifyInfo->mean_fc);//reset man_ctrl state

            //wait for timing ok
            tim_ok_bit = hi3136_check_timeout(u32TunerPort, LOCK_FLAG, 2, pstTpVerifyInfo->tim_ok_wait);
            if(tim_ok_bit)
            {
                time_cnt = 0;
                do      //µÈ´ýSCAN-OK
                {
                    tuner_mdelay(5);
                    time_cnt += 5;
                    qam_read_byte(u32TunerPort, CR_STATE, &u8Temp);   //scan_state
                    pstTpVerifyInfo->s2_sync_bit  = (u8Temp>>0) & 0x1;
                    pstTpVerifyInfo->scan_ok_bit = (u8Temp>>1) & 0x1;

                    // read CN and compare CN
                    u32temp = may_sfu ? 180000 : 220000;
                    if(time_cnt > u32temp/fs_kHz)
                    {
                        qam_read_byte(u32TunerPort, CR_CN, &u8Temp);
                        cr_cn = (u8Temp>= 128)   ?   (u8Temp - 256)  :  u8Temp;
                        cr_cn *= 1875/100;      //unit=0.01 dB

                        if(cr_cn < (CN_TH - 400) && !(pstTpVerifyInfo->s2_sync_bit))
                        {
                            //quit_point = 1;
                            pstTpVerifyInfo->low_cn = 1;
                            low_cn_cnt += 1;
                        }
                        break;
                    }
                }while(time_cnt < 20000);
            }
            else
            {
                //quit_point = 2;
                pstTpVerifyInfo->low_cn = 1;
                low_cn_cnt += 1;
            }
        }

        if((pstTpVerifyInfo->low_cn) || (pstTpVerifyInfo->s2_sync_bit) || (pstTpVerifyInfo->scan_ok_bit))
            break;
    }

    if(!(pstTpVerifyInfo->low_cn) && m ==(pstTpVerifyInfo->average_num) && sum_num < (pstTpVerifyInfo->average_num)*3/4)
    {
         //quit_point = 3;
         pstTpVerifyInfo->low_cn = 1;
         low_cn_cnt += 1;
    }

    return HI_SUCCESS;
}

HI_S32 tp_verify_second_check_lock_status(HI_U32 u32TunerPort, TP_VERIFY_INFO_ST* pstTpVerifyInfo)
{
    HI_U32 scan_ok_wait, scan_st1_wait = 0, scan_state, s2_tryed;
    HI_U32 scan_state_old = 0, time_cnt = 0, fs_kHz;
    HI_S16 cr_cn = 0;
    HI_U8 tim_ok_bit, u8Temp, m, scan_num = pstTpVerifyInfo->ScanNum;
    HI_U8 modcod = 0;

    HI_TUNER_CHECKPOINTER(pstTpVerifyInfo);

    fs_kHz = pstTpVerifyInfo->fs_Hz / 1000;
    for(m = 0; m<scan_num; m++)
    {
        if(m>0)
        {
            qam_write_byte(u32TunerPort, CR_BW_MAX, BW_MAX_SET);
            hi3136_HotReset_CHIP(u32TunerPort);      //reset man_ctrl state
            pstTpVerifyInfo->s2_sync_bit = 0;
            pstTpVerifyInfo->scan_ok_bit = 0;
        }

        //µÈ´ý¶¨Ê±OK
        tim_ok_bit = hi3136_check_timeout(u32TunerPort, LOCK_FLAG, 2, pstTpVerifyInfo->tim_ok_wait + 10);//add 10ms for agc
        if(tim_ok_bit)
        {
            s2_tryed = 0;
            scan_state_old = 0;
            scan_st1_wait = 0;
            time_cnt = 0;
            do      //wait for SCAN-OK
            {
                tuner_mdelay(5);
                time_cnt += 5;
                qam_read_byte(u32TunerPort, CR_STATE, &u8Temp);   //scan_state
                scan_state = (u8Temp>>6) & 0x3;
                pstTpVerifyInfo->s2_sync_bit  = (u8Temp>>0) & 0x1;
                pstTpVerifyInfo->scan_ok_bit = (u8Temp>>1) & 0x1;

                //read modcod
                if(pstTpVerifyInfo->s2_sync_bit)
                {
                    qam_read_byte(u32TunerPort, CR_PLS_CODE, &u8Temp); //read modcod of pls_code
                    modcod = (u8Temp>>2) & 0x1f;
                }

                //compare CN
                qam_read_byte(u32TunerPort, CR_CN , &u8Temp);
                cr_cn = (u8Temp>= 128)   ?   (u8Temp - 256)  :  u8Temp;
                cr_cn *= 1875/100;      //unit=0.01 dB

                if(cr_cn < (CN_TH - 400) && !(pstTpVerifyInfo->s2_sync_bit) && scan_state>0)
                {
                    //quit_point = 8;
                    pstTpVerifyInfo->low_cn = 1;
                    low_cn_cnt += 1;
                    break;
                }

                if(cr_cn > 800 && !(pstTpVerifyInfo->s2_sync_bit) && scan_state>0)
                {
                    pstTpVerifyInfo->s1_high_cn = 1;
                    scan_num = 5;
                }

                if(scan_state == 0 && scan_state_old!= 0)
                {
                    if((!(pstTpVerifyInfo->s2_sync_bit) || s2_tryed) && !(pstTpVerifyInfo->s1_high_cn))
                    {
                        //quit_point = 9;
                        break;
                    }
                    s2_tryed = 1;
                }
                scan_state_old = scan_state;

                if(scan_state>0)
                    scan_st1_wait += 5;
                else
                     scan_st1_wait = 0;

                scan_ok_wait = pstTpVerifyInfo->s2_sync_bit   ?   (modcod >= 12 ? pstTpVerifyInfo->scan_wait_s2_8 : pstTpVerifyInfo->scan_wait_s2_q)   : pstTpVerifyInfo->scan_wait_s1;
                scan_ok_wait = pstTpVerifyInfo->s2_sync_bit && (modcod <= 3 || modcod == 12 || modcod == 13 || modcod == 18  || modcod == 24)  ?  scan_ok_wait * 15/10  :  scan_ok_wait;
            }while(!(pstTpVerifyInfo->scan_ok_bit) && (time_cnt < 1500) && (scan_st1_wait < scan_ok_wait));

            //if(!scan_ok_bit)
                //scan_time = time_cnt;

            if(pstTpVerifyInfo->low_cn)
                break;

            tp_verify_check_fec_status(u32TunerPort, pstTpVerifyInfo);
        }
        else
        {
            //quit_point = 7;
            pstTpVerifyInfo->low_cn = 1;
            low_cn_cnt += 1;
        }
/*
        qam_read_byte(u32TunerPort, 0x66, &tempL);
        qam_read_byte(u32TunerPort, 0x67, &tempH);
        s16temp = tempL + (tempH<<8);
        s32temp = (HI_S32)(s16temp);
        freq_tr = (s32temp * (HI_S32)(fs_kHz))/65536;
        qam_read_byte(u32TunerPort, 0x68, &tempL);
        qam_read_byte(u32TunerPort, 0x69, &tempH);
        freq_loop = tempL + (tempH<<8);
*/
    //HI_INFO_TUNER("%s, %d, freq_tuner=%d, mean_fc=%d, freq_tr=%d, freq_loop=%d \n", __func__, __LINE__, if_cur/1000, mean_fc, freq_tr, freq_loop);
    //HI_INFO_TUNER("%s, %d, freq=%d, sym=%d, loop=%d, scan_lp=%d, fec_lp=%d, reliable=%d, low_cn=%d, sfu=%d, hist_no=%d, hist_ok=%d, scan_ok=%d, fec_ok=%d , scan_time=%d,  time=%d, quit_point=%d\n", __func__, __LINE__, if_cur, fs_kHz, i, m, j, mean_reliable, low_cn, may_sfu, hist_no_ok, hist_is_ok, scan_ok_bit, fec_ok_bit, scan_time, time_cnt, quit_point);

    if(pstTpVerifyInfo->cr_ok_err || pstTpVerifyInfo->fec_ok_bit || pstTpVerifyInfo->low_cn || pstTpVerifyInfo->try_enough)
        break;
    }

    return HI_SUCCESS;
}

HI_S32 tp_verify_exit(HI_U32 u32TunerPort, TP_VERIFY_INFO_ST* pstTpVerifyInfo, TUNER_TP_VERIFY_PARAMS_S* pstChannel)
{
    HI_U32 time2, fs_kHz = pstTpVerifyInfo->fs_Hz / 1000;
    HI_S32 freq_tr, s32temp;
    HI_S16 s16temp, freq_err;
    HI_U8 tempL = 0, tempH = 0;

    HI_TUNER_CHECKPOINTER(pstTpVerifyInfo);
    HI_TUNER_CHECKPOINTER(pstChannel);

    //renew histroy
    if(hist_num<3200)
    {
        hist_fs[hist_num] = fs_kHz;
        hist_if[hist_num] = pstTpVerifyInfo->if_kHz;
        hist_ok[hist_num] = pstTpVerifyInfo->fec_ok_bit;
        hist_time[hist_num] = hist_cnt;
        hist_num += 1;
    }


    if(!(pstTpVerifyInfo->s2_sync_bit) && !(pstTpVerifyInfo->scan_ok_bit) && !(pstTpVerifyInfo->low_cn))
        low_cn_cnt += 1;

    if(pstTpVerifyInfo->fec_ok_bit)
    {
        //read spectrum inverse bit,  read frequency error,  renew the if frequency
        /*        if(s2_sync_bit)
            qam_read_bit(u32TunerPort, 0x5d, 0, &freq_inverse);      //spectrum inverse for dvb-s2
        else
            qam_read_bit(u32TunerPort, 0x8f, 2, &freq_inverse);     //spectrum inverse for dvb-s1
        */
        qam_read_byte(u32TunerPort, TR_FREQ_FB_L, &tempL);
        qam_read_byte(u32TunerPort, TR_FREQ_FB_H, &tempH);

        s16temp = tempL + (tempH<<8);
        s32temp = (HI_S32)(s16temp);
        freq_tr = (s32temp * (HI_S32)(fs_kHz))/65536;
        freq_err = pstTpVerifyInfo->mean_fc  + freq_tr;

        if(hi3136_cfg[u32TunerPort].enIQSpectrum)
            freq_err = -freq_err;  //value depend on hardware
        pstChannel->u32Frequency  += freq_err;
        pstChannel->u32SymbolRate = (pstTpVerifyInfo->mean_fs)*1000;
        //if_cur = *(pstChannel->pu32Frequency);
        //HI_INFO_TUNER("%s, %d, if=%d, mean_fc=%d, freq_tr=%d, freq_err=%d, freq_inverse=%d, new_freq=%d, new_fs=%d\n", __func__, __LINE__, if_cur, mean_fc, freq_tr, freq_err, freq_inverse, *(pstChannel->pu32Frequency), *(pstChannel->pu32SymbolRate));
    }

    (HI_VOID)HI_DRV_SYS_GetTimeStampMs(&time2);
    //time_msec =  time2 - time_start;
    //HI_INFO_TUNER("if=%8d, fs=%5d, lp=%d, scanlp=%d, feclp=%d, reliab=%3d, low_cn=%d, hno=%d, hok=%d, scan_ok=%d,  fec_ok= %d , scan_t=%3d, fec_t=%4d, time=%4d, quit=%d, eqfsno=%2d, s2=%d, mc=%2d, cn=%3d\n", if_cur, fs_kHz, i, m, fec_num_cnt, mean_reliable, low_cn, hist_no_ok, hist_is_ok, scan_ok_bit, fec_ok_bit, scan_time, fec_wait_all, time_msec, quit_point, eq_fs_no_cnt, s2_sync_bit, modcod, cr_cn/10);


    if(pstTpVerifyInfo->fec_ok_bit)
    {
        pstChannel->fec_ok_cnt += 1;
    }
    else
    {
        pstChannel->fec_no_ok_cnt += 1;
    }

    return HI_SUCCESS;
}

HI_S32 hi3136_tp_verify(HI_U32 u32TunerPort, TUNER_TP_VERIFY_PARAMS_S * pstChannel)
{
    HI_U8 s2_sync_bit = 0, fec_ok_bit = 0;
    HI_U32 i, fs_cur, tim_ok_wait = 0, fec_wait_s1 ;
    HI_U32 reliablity_temp3 = 0, fs_grade = 0;
    HI_U32 scan_wait_s1, scan_wait_s2_8, scan_wait_s2_q, pre_reliablity, fec_num_all, try_enough = 0, tp_all = 0;
    HI_U8 scan_ok_bit = 0;

    HI_U32 if_cur, fs_kHz, fec_ok_cnt, fec_no_ok_cnt, hist_is_ok = 0, eq_fs_no_cnt = 0, eq_fs_no_cnt2 = 0,  time_start, time1;
    HI_U32 chance_2, fec_num_true;
    HI_S16 cn_drop;
    HI_U8 average_num = 6, cr_ok_err = 0, low_cn = 0, scan_num = 0, fec_num = 0,  old_rst_wait = 0, old_bw_max = 0, s1_high_cn = 0;
    HI_S32 mean_fc = 0, mean_fs = 0, mean_reliable = 0;

    TP_VERIFY_INFO_ST stTpVerifyInfo = {0};
    TP_VERIFY_INIT_PARAM_ST stTpVerifyInitPara = {0};

    HI_TUNER_CHECKPOINTER(pstChannel);

    (HI_VOID)HI_DRV_SYS_GetTimeStampMs(&time_start);

    if_cur = pstChannel->u32Frequency;
    fs_cur = pstChannel->u32SymbolRate; //hz
    pre_reliablity = (pstChannel->cbs_reliablity);
    fec_ok_cnt = pstChannel->fec_ok_cnt;
    fec_no_ok_cnt = pstChannel->fec_no_ok_cnt;
    tp_all = (pstChannel->CBS_TH);      //notice: not match, changed by zouzhiyong

    fs_kHz = fs_cur / 1000;
    tp_verify_single_tp_init(fs_kHz, &stTpVerifyInitPara);
    fs_grade = stTpVerifyInitPara.fs_grade;
    scan_wait_s2_q = stTpVerifyInitPara.scan_wait_s2_q;
    scan_wait_s2_8 = stTpVerifyInitPara.scan_wait_s2_8;
    average_num = stTpVerifyInitPara.average_num;
    tim_ok_wait = stTpVerifyInitPara.tim_ok_wait;
    fec_wait_s1 = stTpVerifyInitPara.fec_wait_s1;
    scan_wait_s1 = stTpVerifyInitPara.scan_wait_s1;

    if(fs_kHz < 2000)
        pre_reliablity += pre_reliablity/2;

    if(fs_kHz < 990 || pre_reliablity < 20 - fs_grade)
        return HI_SUCCESS;

    cn_drop = 180;
    scan_num = 1;
    fec_num = 2;
    fec_num_all = 3;


    //histroy analysis, begin
    tp_verify_del_history_tp(fec_ok_cnt, fec_no_ok_cnt);

    eq_fs_oked  = 0;
    mean_reliable = pre_reliablity;  //temp, only for right print

    stTpVerifyInitPara.hist_is_ok = hist_is_ok;
    stTpVerifyInitPara.eq_fs_no_cnt = eq_fs_no_cnt;
    stTpVerifyInitPara.eq_fs_no_cnt2 = eq_fs_no_cnt2;
    tp_verify_mark_same_tp(if_cur, fs_kHz, &stTpVerifyInitPara);
    hist_is_ok = stTpVerifyInitPara.hist_is_ok;
    eq_fs_no_cnt = stTpVerifyInitPara.eq_fs_no_cnt;
    eq_fs_no_cnt2 = stTpVerifyInitPara.eq_fs_no_cnt2;
    //histroy analysis, end

    stTpVerifyInitPara.fec_ok_cnt = fec_ok_cnt;
    stTpVerifyInitPara.tp_all = tp_all;
    stTpVerifyInitPara.eq_fs_no_cnt = eq_fs_no_cnt;
    tp_verify_mark_whether_sfu(stTpVerifyInitPara);

    stTpVerifyInitPara.eq_fs_no_cnt2 = eq_fs_no_cnt2;
    stTpVerifyInitPara.fs_grade = fs_grade;
    stTpVerifyInitPara.pre_reliablity = pre_reliablity;
    tp_verify_reliablity_threshold(stTpVerifyInitPara, &reliablity_temp3);
    if((may_sfu && reliablity_temp3  < 50)  || (fec_ok_cnt == 2 && low_cn_cnt > 40 && reliablity_temp3 < 25))
    {
        //printk("goto return_proc\n");
        goto return_proc;
    }

    if(may_sfu)
    {
        scan_num = 1;
        fec_num = 1;
        cn_drop = 80;
    }

    tp_verify_set_tuner(u32TunerPort, pstChannel->u32Frequency, fs_cur);

    tuner_mdelay(8);

    qam_read_byte (u32TunerPort, STATE_WAITS, &old_rst_wait);
    qam_write_byte(u32TunerPort, STATE_WAITS, 0xc0);
    qam_read_byte (u32TunerPort, CR_BW_MAX, &old_bw_max);

    for (i = 0; i < 3; i++)
    {
        low_cn = 0;
        cr_ok_err = 0;
        //s2_sync_bit = 0;
        scan_ok_bit = 0;

        stTpVerifyInfo.fs_Hz = fs_cur;
        stTpVerifyInfo.average_num = average_num;
        stTpVerifyInfo.mean_fc = mean_fc;
        stTpVerifyInfo.mean_fs = mean_fs;
        stTpVerifyInfo.mean_reliable = mean_reliable;
        stTpVerifyInfo.tim_ok_wait = tim_ok_wait;
        stTpVerifyInfo.s2_sync_bit = 0;
        stTpVerifyInfo.scan_ok_bit = scan_ok_bit;
        stTpVerifyInfo.low_cn = low_cn;
        tp_verify_first_check_lock_status(u32TunerPort, &stTpVerifyInfo);
        mean_fc = stTpVerifyInfo.mean_fc;
        mean_fs = stTpVerifyInfo.mean_fs;
        mean_reliable = stTpVerifyInfo.mean_reliable;
        s2_sync_bit = stTpVerifyInfo.s2_sync_bit;
        scan_ok_bit = stTpVerifyInfo.scan_ok_bit;
        low_cn = stTpVerifyInfo.low_cn;

        (HI_VOID)HI_DRV_SYS_GetTimeStampMs(&time1);
        //time_msec =  time1 - time_start;
        //HI_INFO_TUNER("%s, %d, average finish : sfu=%d, eq_fs_no_cnt=%d, hist_is_ok=%d, hist_no_ok=%d, cbs_fc_sel=%d, mean_fc=%d, sum_num=%d, cn_th=%d, low_cn=%d, m=%d, try_one=%d,  tim_ok_bit=%d, time=%d \n", __func__, __LINE__, may_sfu, eq_fs_no_cnt, hist_is_ok, hist_no_ok, cbs_fc_sel, mean_fc, sum_num, cn_th, low_cn, m, try_one, tim_ok_bit, time_msec);

        if(!low_cn)
        {
            //if is dvb-s2, needn't restart system,   else reset fs and fc, then restart
            if(!s2_sync_bit && !scan_ok_bit)
            {

                tp_verify_set_fs_fc(u32TunerPort, mean_fs, (HI_U32)mean_fc);
            }

            fec_num_true = (i == 0)  ?  fec_num  :  1;
            stTpVerifyInfo.fec_num  = fec_num_true;
            stTpVerifyInfo.scan_wait_s2_q = scan_wait_s2_q;
            stTpVerifyInfo.scan_wait_s2_8 = scan_wait_s2_8;
            stTpVerifyInfo.tim_ok_wait = tim_ok_wait;
            stTpVerifyInfo.scan_wait_s1 = scan_wait_s1;
            stTpVerifyInfo.fec_num_all = fec_num_all;
            stTpVerifyInfo.fs_Hz = fs_kHz*1000;
            stTpVerifyInfo.fec_wait_s1 = fec_wait_s1;
            stTpVerifyInfo.cn_drop = cn_drop;
            stTpVerifyInfo.ScanNum = scan_num;
            stTpVerifyInfo.old_bw_max = old_bw_max;
            stTpVerifyInfo.low_cn = low_cn;
            stTpVerifyInfo.fec_ok_bit = fec_ok_bit;
            stTpVerifyInfo.s2_sync_bit = s2_sync_bit;
            stTpVerifyInfo.scan_ok_bit = scan_ok_bit;
            stTpVerifyInfo.s1_high_cn = s1_high_cn;
            stTpVerifyInfo.try_enough = try_enough;
            stTpVerifyInfo.cr_ok_err = cr_ok_err;
            tp_verify_second_check_lock_status(u32TunerPort, &stTpVerifyInfo);
            low_cn = stTpVerifyInfo.low_cn;
            fec_ok_bit = stTpVerifyInfo.fec_ok_bit;
            s2_sync_bit = stTpVerifyInfo.s2_sync_bit;
            scan_ok_bit = stTpVerifyInfo.scan_ok_bit;
            s1_high_cn = stTpVerifyInfo.scan_ok_bit;
            try_enough = stTpVerifyInfo.try_enough;
            cr_ok_err = stTpVerifyInfo.cr_ok_err;
        }

        chance_2 = tp_verify_get_retry_chance(fec_ok_cnt, fs_kHz, mean_reliable, scan_ok_bit, cr_ok_err);
        if(fec_ok_bit || ((i == 0) && !hist_is_ok && !s1_high_cn && (low_cn  || try_enough ||may_sfu  || !chance_2)) || ((i == 1) && (!s1_high_cn ||try_enough))) //²»Âú×ãÔÙÊÔÌõ¼þ
            break;
     }


    qam_write_byte(u32TunerPort, STATE_WAITS, old_rst_wait);
    qam_write_byte(u32TunerPort, CR_BW_MAX, old_bw_max);

return_proc:

    stTpVerifyInfo.if_kHz = if_cur;
    tp_verify_exit(u32TunerPort, &stTpVerifyInfo, pstChannel);


    return HI_SUCCESS;
}

HI_S32 hi3136_set_ts_out(HI_U32 u32TunerPort, HI_UNF_TUNER_TSOUT_SET_S *pstTSOut)
{
    HI_U8 u8Temp = 0, i;

    /* Check tuner port and init. */
    if (u32TunerPort >= TUNER_NUM)
    {
        HI_INFO_TUNER("Bad u32TunerPort\n");
        return HI_FAILURE;
    }

    HI_TUNER_CHECKPOINTER(pstTSOut);

    for (i = 0; i < MAX_TS_LINE; i++)
    {
        if (HI_UNF_TUNER_OUTPUT_BUTT <= pstTSOut->enTSOutput[i])
        {
            HI_INFO_TUNER("Error pin define!\n");
            return HI_FAILURE;
        }
    }

    qam_read_byte(u32TunerPort, TS_PARALL_CTRL, &u8Temp);
    u8Temp = u8Temp & 0xf0;
    u8Temp = u8Temp | (pstTSOut->enTSOutput[10] & 0xf);
    qam_write_byte(u32TunerPort, TS_PARALL_CTRL, u8Temp);

    qam_write_byte(u32TunerPort, TS_OUT98_SEL, ((pstTSOut->enTSOutput[9]& 0xf)<<4) | pstTSOut->enTSOutput[8]);/*config ts_out_9&8bit*/
    qam_write_byte(u32TunerPort, TS_OUT76_SEL, ((pstTSOut->enTSOutput[7]& 0xf)<<4) | pstTSOut->enTSOutput[6]);/*config ts_out_7&6bit*/
    qam_write_byte(u32TunerPort, TS_OUT54_SEL, ((pstTSOut->enTSOutput[5]& 0xf)<<4) | pstTSOut->enTSOutput[4]);/*config ts_out_5&4bit*/
    qam_write_byte(u32TunerPort, TS_OUT32_SEL, ((pstTSOut->enTSOutput[3]& 0xf)<<4) | pstTSOut->enTSOutput[2]);/*config ts_out_3&2bit*/
    qam_write_byte(u32TunerPort, TS_OUT10_SEL, ((pstTSOut->enTSOutput[1]& 0xf)<<4) | pstTSOut->enTSOutput[0]);/*config ts_out_1&0bit*/

    s_stTunerResumeInfo[u32TunerPort].bSetTsOut = HI_TRUE;
    memcpy(&s_stTunerResumeInfo[u32TunerPort].stTsOut, pstTSOut, sizeof(HI_UNF_TUNER_TSOUT_SET_S));

    return HI_SUCCESS;
}


HI_S32 hi3136_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb )
{
    HI_U8 u8Temp_L = 0, u8Temp_H = 0;
    HI_U32 u32SymbKHz = 0;
    HI_S32 s32Temp = 0,s32FsDeltaKHz;

    HI_TUNER_CHECKPOINTER(pu32Freq);
    HI_TUNER_CHECKPOINTER(pu32Symb);

    qam_read_byte(u32TunerPort, FS_OFFSET_FC_L, &u8Temp_L);
    qam_read_byte(u32TunerPort, FS_OFFSET_FC_H, &u8Temp_H);
    s32Temp = u8Temp_H * 256 + u8Temp_L;
    if (s32Temp >= 32768)
    {
        s32Temp -= 65536;
    }
    s32FsDeltaKHz = s32Temp * ((HI_S32)hi3136_cfg[u32TunerPort].u32CLK_DEMO_kHz)/(1<<22);
    qam_read_byte(u32TunerPort, FS_L, &u8Temp_L);
    qam_read_byte(u32TunerPort, FS_H, &u8Temp_H);
    u32SymbKHz = (u8Temp_H << 8) + u8Temp_L;
    *pu32Symb = (HI_U32)((HI_S32)u32SymbKHz + s32FsDeltaKHz);

    qam_read_byte(u32TunerPort, FREQ_OFFSET_FC_L, &u8Temp_L);
    qam_read_byte(u32TunerPort, FREQ_OFFSET_FC_H, &u8Temp_H);
    s32Temp = u8Temp_H * 256 + u8Temp_L;
    if (s32Temp >= 32768)
    {
        s32Temp -= 65536;
    }
    *pu32Freq = (HI_S64)s32Temp * hi3136_cfg[u32TunerPort].u32CLK_DEMO_kHz/(1<<17) ;

    return HI_SUCCESS;
}

HI_S32 hi3136_send_tone(HI_U32 u32TunerPort, HI_U32 u32Tone)
{
    HI_U32 u32DiseRatio = 0;
    HI_U8  u8DiseMode = 0, u8Temp = 0;

    qam_read_byte(u32TunerPort, TX_CTRL, &u8DiseMode);
    //diseqc_Ratio = (HI3136_SYSCLK_SAMPLE / 22) & 0xffff;
    u32DiseRatio = (hi3136_cfg[u32TunerPort].u32CLK_DEMO_kHz / 22) & 0xffff;
    //HI_INFO_TUNER("diseqc_mode = 0x%x, diseqc_Ratio = 0x%x\n", diseqc_mode, diseqc_Ratio);
    qam_write_byte(u32TunerPort, DSEC_RATIO_L, (HI_U8)(u32DiseRatio & 0xff));
    qam_write_byte(u32TunerPort, DSEC_RATIO_H, (HI_U8)((u32DiseRatio & 0xff00) >> 8)); //ÉèÖÃ22K Ê±ÖÓ


    u8Temp = u8DiseMode & 0x01;   /*diseqc ´¦ÓÚ¿ÕÏÐ×´Ì¬£¬¼´Ê¹diseqc module ¸´Î»£¬ÆÁ±ÎÒ²¿ÉÓÃ*/
    qam_write_byte(u32TunerPort, TX_CTRL, u8Temp);
    switch(u32Tone)
    {
        case 0:
            qam_read_byte(u32TunerPort, TX_CTRL, &u8DiseMode);
            u8DiseMode = (u8DiseMode & 0xf1) | (0x2<<1);
            qam_write_byte(u32TunerPort, TX_CTRL, u8DiseMode);
            break;
        case 1:
            qam_read_byte(u32TunerPort, TX_CTRL, &u8DiseMode);
            u8DiseMode = (u8DiseMode & 0xf1) | (0x3<<1);
            qam_write_byte(u32TunerPort, TX_CTRL, u8DiseMode);
            break;
        default:
            HI_ERR_TUNER("u32Tone value is err.%d.\n", u32Tone);
            return HI_FAILURE;
    }
    return HI_SUCCESS;
}

//sample data of AD or EQU
HI_S32 hi3136_get_data_sample(HI_U32 u32TunerPort, TUNER_DATA_SRC_E enDataSrc, HI_U32 u32DataLen, HI_UNF_TUNER_SAMPLE_DATA_S *pstData)
{
    HI_U8 agc_ctrl = 0, u8Temp = 0, data_l = 0, data_m = 0, data_h = 0;
    HI_U16 u16TimeOut = 0;
    HI_U32 i, u32Temp = 0;

    HI_TUNER_CHECKPOINTER(pstData);

    //config enable ctrl
    qam_write_byte(u32TunerPort, 0xe0, 0);
    qam_write_byte(u32TunerPort, 0xe1, 0);
    qam_write_byte(u32TunerPort, 0xe2, 1);
    qam_write_byte(u32TunerPort, 0xe3, 0);
    qam_write_byte(u32TunerPort, 0xe4, 0);

    //config trig ctrl
    qam_write_byte(u32TunerPort, 0xe5, 0);
    qam_write_byte(u32TunerPort, 0xe6, 0);
    qam_write_byte(u32TunerPort, 0xe7, 1);
    qam_write_byte(u32TunerPort, 0xeb, 0);
    qam_write_byte(u32TunerPort, 0xec, 0);

    //config sample num
    qam_write_byte(u32TunerPort, 0xe8, (u32DataLen & 0xff));
    qam_write_byte(u32TunerPort, 0xe9, (u32DataLen & 0xff00) >> 8);

    switch (enDataSrc)
    {
    case TUNER_DATA_SRC_ADC:
        qam_write_byte(u32TunerPort, ILA_SEL, 0x30);  //select la_sel to adc, for FFT
        break;
    case TUNER_DATA_SRC_EQU:
        qam_write_byte(u32TunerPort, ILA_SEL, 0x7c);  //select la_sel to equ, for display constellation
        break;
    default:
        HI_ERR_TUNER("Sample data source error!\n");
        return HI_FAILURE;
    }

    //select low 32bit data from vector
    for (i = 0; i < 0x10; i++)
    {
        qam_write_byte(u32TunerPort, 0xf0 + i, i);
    }

    //judge whether agc ok, if not, return
#if 0
    u16TimeOut = 0;
    do
    {
        msleep_interruptible(2);
        qam_read_byte(u32TunerPort, AGC_CTRL_L, &agc_ctrl[0]);
        qam_read_byte(u32TunerPort, AGC_CTRL_H, &agc_ctrl[1]);
        u16TimeOut += 2;
    } while((agc_ctrl[1] < 128) && (u16TimeOut < 10));
#endif

    qam_read_byte(u32TunerPort, AGC_CTRL_H, &agc_ctrl);
    if (!(agc_ctrl & (1 << 7)))
    {
        HI_INFO_TUNER("AGC not ok!\n");
        return HI_FAILURE;
    }

    //set catch_data_start
    //first reset logic
    qam_write_byte(u32TunerPort, 0xea, 0);
    tuner_mdelay(5);
    qam_write_byte(u32TunerPort, 0xea, 0x20);

    //wait for catch data finished
    u16TimeOut = 0;
    do
    {
        tuner_mdelay(2);
        qam_read_byte(u32TunerPort, 0xea, &u8Temp);
        u16TimeOut += 2;
    } while(!(u8Temp & (1 << 6)) && (u16TimeOut < 20));

    //read sample data
    qam_write_byte(u32TunerPort, 0xed, 0);
    qam_write_byte(u32TunerPort, 0xee, 0);

    if (TUNER_DATA_SRC_ADC == enDataSrc)
    {
        for (i = 0; i < u32DataLen; i++)
        {
            qam_read_byte(u32TunerPort, 0xef, &data_l);
            qam_read_byte(u32TunerPort, 0xef, &data_m);
            qam_read_byte(u32TunerPort, 0xef, &data_h);
            qam_read_byte(u32TunerPort, 0xef, &u8Temp);

            pstData[i].s32DataIP = ((data_m & 0x01) << 8) + data_l - 256;
            u32Temp = ((data_h & 0x03) << 8) + data_m;
            pstData[i].s32DataQP = (u32Temp >> 1) - 256;
        }
    }
    else
    {
        for (i = 0; i < u32DataLen; i++)
        {
            qam_read_byte(u32TunerPort, 0xef, &data_l);
            qam_read_byte(u32TunerPort, 0xef, &data_m);
            qam_read_byte(u32TunerPort, 0xef, &data_h);
            qam_read_byte(u32TunerPort, 0xef, &u8Temp);

            u32Temp = ((data_m & 0x0f) << 8) + data_l;
            pstData[i].s32DataQP = (u32Temp >> 4);
            if(pstData[i].s32DataQP >= 128)
            {
                pstData[i].s32DataQP -= 256;
            }

            u32Temp = ((data_h & 0x0f) << 8) + data_m;
            pstData[i].s32DataIP = (u32Temp >> 4);
            if(pstData[i].s32DataIP >= 128)
            {
                pstData[i].s32DataIP -= 256;
            }
        }
    }

    return HI_SUCCESS;
}

HI_S32 hi3136_get_agc(HI_U32 u32TunerPort, HI_U32 Fcenter, HI_U32 *pu32Agc)
{
    HI_S32 s32FuncRet = HI_SUCCESS;
    HI_U32 u32SignalStrength = 0;
    HI_U8  au8RegVal[2] = {0};
    HI_U8  u8Data = 0;

    qam_write_byte(u32TunerPort, CBS_CTRL_RDADDR, 0x80);

    u32LPF_KHz[u32TunerPort] = 15000;
    g_stTunerOps[u32TunerPort].stCurrPara.unSRBW.u32SymbolRate = 30000;
    if (g_stTunerOps[u32TunerPort].set_tuner)
    {
        s32FuncRet = g_stTunerOps[u32TunerPort].set_tuner(u32TunerPort, g_stTunerOps[u32TunerPort].enI2cChannel, Fcenter * 1000);
        if (HI_SUCCESS != s32FuncRet)
        {
            HI_ERR_TUNER( "set tuner error\n");
            return s32FuncRet;
        }
    }
    hi3136_set_symrate(u32TunerPort, 30000000);

    qam_read_byte(u32TunerPort, AGC_SPEED_BOUND, &u8Data);
    qam_write_byte(u32TunerPort, AGC_SPEED_BOUND, 0x7f);
    tuner_mdelay(20);

    qam_read_byte(u32TunerPort, AGC_CTRL_L, &au8RegVal[0]);
    qam_read_byte(u32TunerPort, AGC_CTRL_H, &au8RegVal[1]);

    if (au8RegVal[1] >> 7)
    {
        u32SignalStrength = ((au8RegVal[1] & 0x0f) << 8) + au8RegVal[0];
    }
    else
    {
        u32SignalStrength = 0x77777777;
        //s32FuncRet =  HI_FAILURE;
    }

    qam_write_byte(u32TunerPort, AGC_SPEED_BOUND, u8Data);
    *pu32Agc = u32SignalStrength;

    return s32FuncRet;
}

