<pre>name: asicworld_code_verilog_tutorial_if_else
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_if_else.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module if_else;
	reg dff;
	wire clk;
	wire din;
	wire reset;
	always @(posedge clk) if (reset) begin
		dff <= 0;
	end
	else begin
		dff <= din;
	end
endmodule
</pre>