[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13546       tick       2530289       1155252       1110245       2530289 
      2  13546       tick       4305585       2098953       2080750       4305585 
      3  13546       tick       4302062       2096224       2080336       4302062 
      4  13546       tick       4310270       2100930       2082217       4310270 
      5  13546       tick       4305107       2098453       2079918       4305107 
      6  13546       tick       4309914       2100622       2082636       4309914 
      7  13546       tick       4308366       2099919       2077798       4308366 
      8  13546       tick       4307519       2100508       2078950       4307519 
      9  13546       tick       4302761       2097244       2082002       4302761 
     10  13546       tick       4286757       2090008       2070311       4286757 
     11  13546       tick       4300189       2096333       2080282       4300189 
     12  13546       tick       4302868       2097570       2079253       4302868 
     13  13546       tick       4303100       2097169       2081384       4303100 
     14  13546       tick       4307201       2099243       2080168       4307201 
     15  13546       tick       4303470       2097493       2081861       4303470 
     16  13546       tick       4302862       2097972       2079201       4302862 
     17  13546       tick       4307330       2099922       2078253       4307330 
     18  13546       tick       4306555       2099057       2079657       4306555 
     19  13546       tick       4305548       2097775       2079552       4305548 
     20  13546       exit       2074264       1011365       1002696       2074264 
