
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv el2_def.sv el2_lib.sv beh_lib.sv el2_dec.sv el2_dec_decode_ctl.sv el2_dec_gpr_ctl.sv el2_dec_ib_ctl.sv el2_dec_tlu_ctl.sv el2_dec_trigger.sv

yosys> verific -sv el2_def.sv el2_lib.sv beh_lib.sv el2_dec.sv el2_dec_decode_ctl.sv el2_dec_gpr_ctl.sv el2_dec_ib_ctl.sv el2_dec_tlu_ctl.sv el2_dec_trigger.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_def.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lib.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'beh_lib.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_dec_decode_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_dec_gpr_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_dec_ib_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_dec_tlu_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_dec_trigger.sv'

yosys> synth_rs -top el2_dec -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top el2_dec

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] el2_dec.sv:30: compiling module 'el2_dec'
VERIFIC-INFO [VERI-1018] el2_dec_ib_ctl.sv:16: compiling module 'el2_dec_ib_ctl'
VERIFIC-INFO [VERI-1018] el2_dec_decode_ctl.sv:17: compiling module 'el2_dec_decode_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie'
VERIFIC-INFO [VERI-1018] beh_lib.sv:772: compiling module 'rvclkhdr'
VERIFIC-INFO [VERI-1018] beh_lib.sv:746: compiling module 'clockhdr'
VERIFIC-WARNING [VERI-2580] beh_lib.sv:765: latch inferred for net 'en_ff'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie(WIDTH=10)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=10)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff'
VERIFIC-INFO [VERI-1018] el2_dec_decode_ctl.sv:1524: compiling module 'el2_dec_dec_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=5)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=37)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=37)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=32)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=32)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:239: compiling module 'rvdfflie(WIDTH=17,LEFT=9)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:374: compiling module 'rvdffiee(WIDTH=9)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=9)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=9)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=3)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=3)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:239: compiling module 'rvdfflie(WIDTH=24,LEFT=15)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:374: compiling module 'rvdffiee(WIDTH=15)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=15)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=15)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=12)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=12)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=5,OVERRIDE=1)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=31)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=31)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:206: compiling module 'rvdffpcie'
VERIFIC-INFO [VERI-1018] beh_lib.sv:239: compiling module 'rvdfflie(WIDTH=31,LEFT=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:374: compiling module 'rvdffiee(WIDTH=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:472: compiling module 'rvbradder'
VERIFIC-WARNING [VERI-1209] beh_lib.sv:488: expression size 20 truncated to fit in target size 19
VERIFIC-WARNING [VERI-1209] beh_lib.sv:490: expression size 32 truncated to fit in target size 19
VERIFIC-WARNING [VERI-1330] el2_dec.sv:403: actual bit length 5 differs from formal bit length 4 for port 'dec_i0_bp_fghr'
VERIFIC-INFO [VERI-1018] el2_dec_tlu_ctl.sv:26: compiling module 'el2_dec_tlu_ctl'
VERIFIC-INFO [VERI-1018] el2_dec_tlu_ctl.sv:2796: compiling module 'el2_dec_timer_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=24)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=24)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:410: compiling module 'rvsyncss(WIDTH=7)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=7)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:788: compiling module 'rvoclkhdr'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie(WIDTH=11)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=11)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie(WIDTH=16)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=16)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie(WIDTH=18)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=18)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie(WIDTH=12)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=6)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=10)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=16)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=6)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=2)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=2)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=22)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=22)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=14)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=14)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=17)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=17)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=7,OVERRIDE=1)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie(WIDTH=31)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:337: compiling module 'rvdffie(WIDTH=6,OVERRIDE=1)'
VERIFIC-INFO [VERI-1018] el2_dec_gpr_ctl.sv:16: compiling module 'el2_dec_gpr_ctl'
VERIFIC-INFO [VERI-1018] el2_dec_trigger.sv:25: compiling module 'el2_dec_trigger'
VERIFIC-INFO [VERI-1018] beh_lib.sv:563: compiling module 'rvmaskandmatch'
Importing module el2_dec.
Importing module el2_dec_decode_ctl.
Importing module el2_dec_dec_ctl.
Importing module el2_dec_gpr_ctl.
Importing module el2_dec_ib_ctl.
Importing module el2_dec_tlu_ctl.
Importing module el2_dec_timer_ctl.
Importing module el2_dec_trigger.
Importing module rvbradder.
Importing module rvdff.
Importing module rvdff(WIDTH=2).
Importing module rvdff(WIDTH=3).
Importing module rvdff(WIDTH=4).
Importing module rvdff(WIDTH=5).
Importing module rvdff(WIDTH=6).
Importing module rvdffe(WIDTH=10).
Importing module rvclkhdr.
Importing module clockhdr.
Importing module rvdff(WIDTH=10).
Importing module rvdffe(WIDTH=12).
Importing module rvdff(WIDTH=12).
Importing module rvdffe(WIDTH=14).
Importing module rvdff(WIDTH=14).
Importing module rvdffe(WIDTH=16).
Importing module rvdff(WIDTH=16).
Importing module rvdffe(WIDTH=17).
Importing module rvdff(WIDTH=17).
Importing module rvdffe(WIDTH=22).
Importing module rvdff(WIDTH=22).
Importing module rvdffe(WIDTH=24).
Importing module rvdff(WIDTH=24).
Importing module rvdffe(WIDTH=31).
Importing module rvdff(WIDTH=31).
Importing module rvdffe(WIDTH=32).
Importing module rvdff(WIDTH=32).
Importing module rvdffe(WIDTH=37).
Importing module rvdff(WIDTH=37).
Importing module rvdffe(WIDTH=5,OVERRIDE=1).
Importing module rvdffe(WIDTH=7,OVERRIDE=1).
Importing module rvdff(WIDTH=7).
Importing module rvdffe(WIDTH=8).
Importing module rvdff(WIDTH=8).
Importing module rvdffie.
Importing module rvdffie(WIDTH=10).
Importing module rvdffie(WIDTH=11).
Importing module rvdff(WIDTH=11).
Importing module rvdffie(WIDTH=12).
Importing module rvdffie(WIDTH=16).
Importing module rvdffie(WIDTH=18).
Importing module rvdff(WIDTH=18).
Importing module rvdffie(WIDTH=31).
Importing module rvdffie(WIDTH=6,OVERRIDE=1).
Importing module rvdfflie(WIDTH=17,LEFT=9).
Importing module rvdffiee(WIDTH=9).
Importing module rvdffe(WIDTH=9).
Importing module rvdff(WIDTH=9).
Importing module rvdfflie(WIDTH=24,LEFT=15).
Importing module rvdffiee(WIDTH=15).
Importing module rvdffe(WIDTH=15).
Importing module rvdff(WIDTH=15).
Importing module rvdffpcie.
Importing module rvdfflie(WIDTH=31,LEFT=19).
Importing module rvdffiee(WIDTH=19).
Importing module rvdffe(WIDTH=19).
Importing module rvdff(WIDTH=19).
Importing module rvdffs.
Importing module rvdffs(WIDTH=2).
Importing module rvdffs(WIDTH=3).
Importing module rvdffs(WIDTH=4).
Importing module rvdffs(WIDTH=6).
Importing module rvmaskandmatch.
Importing module rvoclkhdr.
Importing module rvsyncss(WIDTH=7).

3.4.1. Analyzing design hierarchy..
Top module:  \el2_dec
Used module:     \el2_dec_trigger
Used module:         \rvmaskandmatch
Used module:     \el2_dec_gpr_ctl
Used module:         \rvdffe(WIDTH=32)
Used module:             \rvdff(WIDTH=32)
Used module:             \rvclkhdr
Used module:                 \clockhdr
Used module:     \el2_dec_tlu_ctl
Used module:         \rvdffie(WIDTH=6,OVERRIDE=1)
Used module:             \rvdff(WIDTH=6)
Used module:         \rvdffs(WIDTH=6)
Used module:         \rvdffe(WIDTH=10)
Used module:             \rvdff(WIDTH=10)
Used module:         \rvdffie(WIDTH=31)
Used module:             \rvdff(WIDTH=31)
Used module:         \rvdff(WIDTH=2)
Used module:         \rvdffe(WIDTH=7,OVERRIDE=1)
Used module:             \rvdff(WIDTH=7)
Used module:         \rvdffe(WIDTH=17)
Used module:             \rvdff(WIDTH=17)
Used module:         \rvdffe(WIDTH=31)
Used module:         \rvdffe(WIDTH=14)
Used module:             \rvdff(WIDTH=14)
Used module:         \rvdff(WIDTH=4)
Used module:         \rvdffe(WIDTH=8)
Used module:             \rvdff(WIDTH=8)
Used module:         \rvdffe(WIDTH=22)
Used module:             \rvdff(WIDTH=22)
Used module:         \rvdffs(WIDTH=2)
Used module:         \rvdff
Used module:         \rvdffe(WIDTH=16)
Used module:             \rvdff(WIDTH=16)
Used module:         \rvdffpcie
Used module:             \rvdfflie(WIDTH=31,LEFT=19)
Used module:                 \rvdffe(WIDTH=12)
Used module:                     \rvdff(WIDTH=12)
Used module:                 \rvdffiee(WIDTH=19)
Used module:                     \rvdffe(WIDTH=19)
Used module:                         \rvdff(WIDTH=19)
Used module:         \rvdffe(WIDTH=24)
Used module:             \rvdff(WIDTH=24)
Used module:         \rvdffie(WIDTH=12)
Used module:         \rvdffie(WIDTH=10)
Used module:         \rvdffie(WIDTH=18)
Used module:             \rvdff(WIDTH=18)
Used module:         \rvdffie(WIDTH=16)
Used module:         \rvdffie(WIDTH=11)
Used module:             \rvdff(WIDTH=11)
Used module:         \rvoclkhdr
Used module:         \rvsyncss(WIDTH=7)
Used module:         \el2_dec_timer_ctl
Used module:             \rvdffs(WIDTH=4)
Used module:             \rvdffs(WIDTH=3)
Used module:                 \rvdff(WIDTH=3)
Used module:     \el2_dec_decode_ctl
Used module:         \rvbradder
Used module:         \rvdffe(WIDTH=5,OVERRIDE=1)
Used module:             \rvdff(WIDTH=5)
Used module:         \rvdfflie(WIDTH=24,LEFT=15)
Used module:             \rvdffe(WIDTH=9)
Used module:                 \rvdff(WIDTH=9)
Used module:             \rvdffiee(WIDTH=15)
Used module:                 \rvdffe(WIDTH=15)
Used module:                     \rvdff(WIDTH=15)
Used module:         \rvdfflie(WIDTH=17,LEFT=9)
Used module:             \rvdffiee(WIDTH=9)
Used module:         \rvdffe(WIDTH=37)
Used module:             \rvdff(WIDTH=37)
Used module:         \el2_dec_dec_ctl
Used module:         \rvdffs
Used module:         \rvdffie
Used module:     \el2_dec_ib_ctl

3.4.2. Analyzing design hierarchy..
Top module:  \el2_dec
Used module:     \el2_dec_trigger
Used module:         \rvmaskandmatch
Used module:     \el2_dec_gpr_ctl
Used module:         \rvdffe(WIDTH=32)
Used module:             \rvdff(WIDTH=32)
Used module:             \rvclkhdr
Used module:                 \clockhdr
Used module:     \el2_dec_tlu_ctl
Used module:         \rvdffie(WIDTH=6,OVERRIDE=1)
Used module:             \rvdff(WIDTH=6)
Used module:         \rvdffs(WIDTH=6)
Used module:         \rvdffe(WIDTH=10)
Used module:             \rvdff(WIDTH=10)
Used module:         \rvdffie(WIDTH=31)
Used module:             \rvdff(WIDTH=31)
Used module:         \rvdff(WIDTH=2)
Used module:         \rvdffe(WIDTH=7,OVERRIDE=1)
Used module:             \rvdff(WIDTH=7)
Used module:         \rvdffe(WIDTH=17)
Used module:             \rvdff(WIDTH=17)
Used module:         \rvdffe(WIDTH=31)
Used module:         \rvdffe(WIDTH=14)
Used module:             \rvdff(WIDTH=14)
Used module:         \rvdff(WIDTH=4)
Used module:         \rvdffe(WIDTH=8)
Used module:             \rvdff(WIDTH=8)
Used module:         \rvdffe(WIDTH=22)
Used module:             \rvdff(WIDTH=22)
Used module:         \rvdffs(WIDTH=2)
Used module:         \rvdff
Used module:         \rvdffe(WIDTH=16)
Used module:             \rvdff(WIDTH=16)
Used module:         \rvdffpcie
Used module:             \rvdfflie(WIDTH=31,LEFT=19)
Used module:                 \rvdffe(WIDTH=12)
Used module:                     \rvdff(WIDTH=12)
Used module:                 \rvdffiee(WIDTH=19)
Used module:                     \rvdffe(WIDTH=19)
Used module:                         \rvdff(WIDTH=19)
Used module:         \rvdffe(WIDTH=24)
Used module:             \rvdff(WIDTH=24)
Used module:         \rvdffie(WIDTH=12)
Used module:         \rvdffie(WIDTH=10)
Used module:         \rvdffie(WIDTH=18)
Used module:             \rvdff(WIDTH=18)
Used module:         \rvdffie(WIDTH=16)
Used module:         \rvdffie(WIDTH=11)
Used module:             \rvdff(WIDTH=11)
Used module:         \rvoclkhdr
Used module:         \rvsyncss(WIDTH=7)
Used module:         \el2_dec_timer_ctl
Used module:             \rvdffs(WIDTH=4)
Used module:             \rvdffs(WIDTH=3)
Used module:                 \rvdff(WIDTH=3)
Used module:     \el2_dec_decode_ctl
Used module:         \rvbradder
Used module:         \rvdffe(WIDTH=5,OVERRIDE=1)
Used module:             \rvdff(WIDTH=5)
Used module:         \rvdfflie(WIDTH=24,LEFT=15)
Used module:             \rvdffe(WIDTH=9)
Used module:                 \rvdff(WIDTH=9)
Used module:             \rvdffiee(WIDTH=15)
Used module:                 \rvdffe(WIDTH=15)
Used module:                     \rvdff(WIDTH=15)
Used module:         \rvdfflie(WIDTH=17,LEFT=9)
Used module:             \rvdffiee(WIDTH=9)
Used module:         \rvdffe(WIDTH=37)
Used module:             \rvdff(WIDTH=37)
Used module:         \el2_dec_dec_ctl
Used module:         \rvdffs
Used module:         \rvdffie
Used module:     \el2_dec_ib_ctl
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvsyncss(WIDTH=7).
Optimizing module rvoclkhdr.
Optimizing module rvmaskandmatch.
Optimizing module rvdffs(WIDTH=6).
Optimizing module rvdffs(WIDTH=4).
Optimizing module rvdffs(WIDTH=3).
Optimizing module rvdffs(WIDTH=2).
Optimizing module rvdffs.
Optimizing module rvdff(WIDTH=19).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=19).
Optimizing module rvdffiee(WIDTH=19).
Optimizing module rvdfflie(WIDTH=31,LEFT=19).
Optimizing module rvdffpcie.
Optimizing module rvdff(WIDTH=15).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=15).
Optimizing module rvdffiee(WIDTH=15).
Optimizing module rvdfflie(WIDTH=24,LEFT=15).
Optimizing module rvdff(WIDTH=9).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=9).
Optimizing module rvdffiee(WIDTH=9).
Optimizing module rvdfflie(WIDTH=17,LEFT=9).
Optimizing module rvdffie(WIDTH=6,OVERRIDE=1).
Optimizing module rvdffie(WIDTH=31).
Optimizing module rvdff(WIDTH=18).
<suppressed ~2 debug messages>
Optimizing module rvdffie(WIDTH=18).
Optimizing module rvdffie(WIDTH=16).
Optimizing module rvdffie(WIDTH=12).
Optimizing module rvdff(WIDTH=11).
<suppressed ~2 debug messages>
Optimizing module rvdffie(WIDTH=11).
Optimizing module rvdffie(WIDTH=10).
Optimizing module rvdffie.
Optimizing module rvdff(WIDTH=8).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=8).
Optimizing module rvdff(WIDTH=7).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=7,OVERRIDE=1).
Optimizing module rvdffe(WIDTH=5,OVERRIDE=1).
Optimizing module rvdff(WIDTH=37).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=37).
Optimizing module rvdff(WIDTH=32).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=32).
Optimizing module rvdff(WIDTH=31).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=31).
Optimizing module rvdff(WIDTH=24).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=24).
Optimizing module rvdff(WIDTH=22).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=22).
Optimizing module rvdff(WIDTH=17).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=17).
Optimizing module rvdff(WIDTH=16).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=16).
Optimizing module rvdff(WIDTH=14).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=14).
Optimizing module rvdff(WIDTH=12).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=12).
Optimizing module rvdff(WIDTH=10).
<suppressed ~2 debug messages>
Optimizing module clockhdr.
<suppressed ~1 debug messages>
Optimizing module rvclkhdr.
Optimizing module rvdffe(WIDTH=10).
Optimizing module rvdff(WIDTH=6).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=5).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=4).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=3).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=2).
<suppressed ~2 debug messages>
Optimizing module rvdff.
<suppressed ~1 debug messages>
Optimizing module rvbradder.
Optimizing module el2_dec_trigger.
Optimizing module el2_dec_timer_ctl.
Optimizing module el2_dec_tlu_ctl.
<suppressed ~2 debug messages>
Optimizing module el2_dec_ib_ctl.
<suppressed ~1 debug messages>
Optimizing module el2_dec_gpr_ctl.
Optimizing module el2_dec_dec_ctl.
Optimizing module el2_dec_decode_ctl.
<suppressed ~40 debug messages>
Optimizing module el2_dec.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module clockhdr.
Deleting now unused module el2_dec_dec_ctl.
Deleting now unused module el2_dec_decode_ctl.
Deleting now unused module el2_dec_gpr_ctl.
Deleting now unused module el2_dec_ib_ctl.
Deleting now unused module el2_dec_timer_ctl.
Deleting now unused module el2_dec_tlu_ctl.
Deleting now unused module el2_dec_trigger.
Deleting now unused module rvbradder.
Deleting now unused module rvclkhdr.
Deleting now unused module rvdff.
Deleting now unused module rvdff(WIDTH=10).
Deleting now unused module rvdff(WIDTH=11).
Deleting now unused module rvdff(WIDTH=12).
Deleting now unused module rvdff(WIDTH=14).
Deleting now unused module rvdff(WIDTH=15).
Deleting now unused module rvdff(WIDTH=16).
Deleting now unused module rvdff(WIDTH=17).
Deleting now unused module rvdff(WIDTH=18).
Deleting now unused module rvdff(WIDTH=19).
Deleting now unused module rvdff(WIDTH=2).
Deleting now unused module rvdff(WIDTH=22).
Deleting now unused module rvdff(WIDTH=24).
Deleting now unused module rvdff(WIDTH=3).
Deleting now unused module rvdff(WIDTH=31).
Deleting now unused module rvdff(WIDTH=32).
Deleting now unused module rvdff(WIDTH=37).
Deleting now unused module rvdff(WIDTH=4).
Deleting now unused module rvdff(WIDTH=5).
Deleting now unused module rvdff(WIDTH=6).
Deleting now unused module rvdff(WIDTH=7).
Deleting now unused module rvdff(WIDTH=8).
Deleting now unused module rvdff(WIDTH=9).
Deleting now unused module rvdffe(WIDTH=10).
Deleting now unused module rvdffe(WIDTH=12).
Deleting now unused module rvdffe(WIDTH=14).
Deleting now unused module rvdffe(WIDTH=15).
Deleting now unused module rvdffe(WIDTH=16).
Deleting now unused module rvdffe(WIDTH=17).
Deleting now unused module rvdffe(WIDTH=19).
Deleting now unused module rvdffe(WIDTH=22).
Deleting now unused module rvdffe(WIDTH=24).
Deleting now unused module rvdffe(WIDTH=31).
Deleting now unused module rvdffe(WIDTH=32).
Deleting now unused module rvdffe(WIDTH=37).
Deleting now unused module rvdffe(WIDTH=5,OVERRIDE=1).
Deleting now unused module rvdffe(WIDTH=7,OVERRIDE=1).
Deleting now unused module rvdffe(WIDTH=8).
Deleting now unused module rvdffe(WIDTH=9).
Deleting now unused module rvdffie.
Deleting now unused module rvdffie(WIDTH=10).
Deleting now unused module rvdffie(WIDTH=11).
Deleting now unused module rvdffie(WIDTH=12).
Deleting now unused module rvdffie(WIDTH=16).
Deleting now unused module rvdffie(WIDTH=18).
Deleting now unused module rvdffie(WIDTH=31).
Deleting now unused module rvdffie(WIDTH=6,OVERRIDE=1).
Deleting now unused module rvdffiee(WIDTH=15).
Deleting now unused module rvdffiee(WIDTH=19).
Deleting now unused module rvdffiee(WIDTH=9).
Deleting now unused module rvdfflie(WIDTH=17,LEFT=9).
Deleting now unused module rvdfflie(WIDTH=24,LEFT=15).
Deleting now unused module rvdfflie(WIDTH=31,LEFT=19).
Deleting now unused module rvdffpcie.
Deleting now unused module rvdffs.
Deleting now unused module rvdffs(WIDTH=2).
Deleting now unused module rvdffs(WIDTH=3).
Deleting now unused module rvdffs(WIDTH=4).
Deleting now unused module rvdffs(WIDTH=6).
Deleting now unused module rvmaskandmatch.
Deleting now unused module rvoclkhdr.
Deleting now unused module rvsyncss(WIDTH=7).
<suppressed ~221 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 303 unused cells and 20847 unused wires.
<suppressed ~2178 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module el2_dec...
Warning: Wire el2_dec.\dec_fa_error_index [4] is used but has no driver.
Warning: Wire el2_dec.\dec_fa_error_index [3] is used but has no driver.
Warning: Wire el2_dec.\dec_fa_error_index [2] is used but has no driver.
Warning: Wire el2_dec.\dec_fa_error_index [1] is used but has no driver.
Warning: Wire el2_dec.\dec_fa_error_index [0] is used but has no driver.
Found and reported 5 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~151 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\decode.$verific$i146$el2_dec_decode_ctl.sv:629$3490: $flatten\decode.$verific$n390$2661 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.$verific$i144$el2_dec_decode_ctl.sv:626$3488: $flatten\decode.$verific$n390$2661 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.$verific$i153$el2_dec_decode_ctl.sv:629$3496: $flatten\decode.$verific$n397$2666 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.$verific$i151$el2_dec_decode_ctl.sv:626$3494: $flatten\decode.$verific$n397$2666 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.$verific$i160$el2_dec_decode_ctl.sv:629$3502: $flatten\decode.$verific$n404$2671 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.$verific$i158$el2_dec_decode_ctl.sv:626$3500: $flatten\decode.$verific$n404$2671 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.$verific$i167$el2_dec_decode_ctl.sv:629$3508: $flatten\decode.$verific$n411$2676 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.$verific$i165$el2_dec_decode_ctl.sv:626$3506: $flatten\decode.$verific$n411$2676 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.$verific$i174$el2_dec_decode_ctl.sv:629$3514: $flatten\decode.$verific$n418$2681 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.$verific$i172$el2_dec_decode_ctl.sv:626$3512: $flatten\decode.$verific$n418$2681 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\tlu.$verific$mux_1337$el2_dec_tlu_ctl.sv:1616$16432.
Removed 1 multiplexer ports.
<suppressed ~248 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\tlu.$verific$i1525$el2_dec_tlu_ctl.sv:1925$17062 in front of them:
        $flatten\tlu.$verific$i1520$el2_dec_tlu_ctl.sv:1924$17058
        $flatten\tlu.$verific$i1524$el2_dec_tlu_ctl.sv:1925$17061

    Found cells that share an operand and can be merged by moving the $mux $flatten\tlu.$verific$i1534$el2_dec_tlu_ctl.sv:1929$17071 in front of them:
        $flatten\tlu.$verific$i1530$el2_dec_tlu_ctl.sv:1928$17067
        $flatten\tlu.$verific$i1533$el2_dec_tlu_ctl.sv:1929$17070


yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\tlu.\traceskidff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20255 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\syncro_ff.\sync_ff2.$verific$dout_reg$beh_lib.sv:42$20902 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\syncro_ff.\sync_ff1.$verific$dout_reg$beh_lib.sv:42$20902 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\pwbc_ff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21747 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\pwbc_ff.\genblock.dff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20351 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\npwbc_ff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21747 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\npwbc_ff.\genblock.dff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20351 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtvec_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20689 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtval_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtsel_ff.$verific$dout_reg$beh_lib.sv:42$20219 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata2_t3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata2_t2_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata2_t1_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata2_t0_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata1_t3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata1_t2_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata1_t1_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mtdata1_t0_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mscratch_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mscause_ff.$verific$dout_reg$beh_lib.sv:42$20237 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mrac_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mpvhalt_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20441 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mpmc_ff.$verific$dout_reg[0]$beh_lib.sv:42$20210 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\minstretl_bff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20612 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\minstretl_aff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\minstreth_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mie_ff.$verific$dout_reg$beh_lib.sv:42$20255 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\micect_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\miccmect_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpme6_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpme5_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpme4_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpme3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc6h_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc6_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc5h_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc5_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc4h_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc4_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc3h_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhpmc3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mfdht_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20255 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mfdhs_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20219 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mfdc_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20441 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mepc_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20689 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\meivt_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20549 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\meipt_ff.$verific$dout_reg$beh_lib.sv:42$20237 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\meihap_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\meicurpl_ff.$verific$dout_reg$beh_lib.sv:42$20237 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mdseac_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mdccmect_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mcyclel_bff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20612 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mcyclel_aff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mcycleh_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mcountinhibit_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20255 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mcgc_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mcause_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitctl1_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20237 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitctl0_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20228 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitcnt1_ffb.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20612 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitcnt1_ffa.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitcnt0_ffb.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20612 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitcnt0_ffa.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitb1_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\int_timers.\mitb0_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\halt_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$21167 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\genblk7.mstatus_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20689 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\genblk4.dicad1_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20902 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\freeff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$21033 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\forcehaltctr_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\flush_lower_ff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21747 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\flush_lower_ff.\genblock.dff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20351 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\exthaltff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\exctype_wb_ff.$verific$dout_reg[0]$beh_lib.sv:42$20210 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\excinfo_wb_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20351 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\dpc_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20689 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\dicawics_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20490 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\dicad0h_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\dicad0_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\tlu.\dcsr_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20394 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\write_csr_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\wbnbloaddelayff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$20210 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\wbff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21509 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_xff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21367 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_xff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_r_ff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21367 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_r_ff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\r_d_ff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21509 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\r_d_ff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21367 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\misc2ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\misc1ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\lsu_idle_ff.$verific$dout_reg[0]$beh_lib.sv:42$20210 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\illegal_any_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0xinstff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0wbpcff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20689 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0wbinstff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0rdff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20246 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0cinstff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0cgff.$verific$dout_reg$beh_lib.sv:42$20228 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0_x_c_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20228 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0_result_r_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0_r_c_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20228 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0_pc_r_ff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21747 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0_pc_r_ff.\genblock.dff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20351 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1ff.\genblock.dff_left.\genblock.dff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21509 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1ff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$21367 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1brpcff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20351 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\csrmiscff.$verific$dout_reg$beh_lib.sv:42$20246 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\csr_rddata_x_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20857 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[7].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[6].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[5].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[4].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[3].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[2].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[1].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam_array[0].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[9].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[8].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[7].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[6].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[5].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[4].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[3].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[31].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[30].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[2].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[29].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[28].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[27].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[26].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[25].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[24].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[23].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[22].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[21].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[20].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[1].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[19].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[18].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[17].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[16].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[15].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[14].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[13].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[12].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[11].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Changing const-value async load to async reset on $flatten\arf.\gpr[10].gprff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($aldff) from module el2_dec.
Setting constant 0-bit at position 4 on $flatten\decode.\trap_xff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($adff) from module el2_dec.
Setting constant 0-bit at position 6 on $flatten\decode.\trap_xff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($adff) from module el2_dec.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 56 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $flatten\decode.\trap_r_ff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($adff) from module el2_dec.
Setting constant 0-bit at position 6 on $flatten\decode.\trap_r_ff.\genblock.dff_extra.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20933 ($adff) from module el2_dec.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\tlu.\mtsel_ff.$verific$dout_reg$beh_lib.sv:42$20219 ($adff) from module el2_dec (D = \decode.dec_csr_wrdata_r [1:0], Q = \tlu.mtsel_ff.dout).
Adding EN signal on $flatten\tlu.\mtdata1_t3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec (D = { \tlu.tdata_wrdata_r [9] \decode.dec_csr_wrdata_r [19] \tlu.tdata_action \tlu.tdata_chain \decode.dec_csr_wrdata_r [7:6] \tlu.tdata_opcode \decode.dec_csr_wrdata_r [1] \tlu.tdata_load }, Q = { \tlu.mtdata1_t3_ff.genblock.genblock.dff.dout [9] \tlu.mtdata1_t3_ff.genblock.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\mtdata1_t2_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec (D = { \tlu.tdata_wrdata_r [9] \decode.dec_csr_wrdata_r [19] \tlu.tdata_action \tlu.tdata_chain \decode.dec_csr_wrdata_r [7:6] \tlu.tdata_opcode \decode.dec_csr_wrdata_r [1] \tlu.tdata_load }, Q = { \tlu.mtdata1_t2_ff.genblock.genblock.dff.dout [9] \tlu.mtdata1_t2_ff.genblock.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\mtdata1_t1_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec (D = { \tlu.tdata_wrdata_r [9] \decode.dec_csr_wrdata_r [19] \tlu.tdata_action \tlu.tdata_chain \decode.dec_csr_wrdata_r [7:6] \tlu.tdata_opcode \decode.dec_csr_wrdata_r [1] \tlu.tdata_load }, Q = { \tlu.mtdata1_t1_ff.genblock.genblock.dff.dout [9] \tlu.mtdata1_t1_ff.genblock.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\mtdata1_t0_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec (D = { \tlu.tdata_wrdata_r [9] \decode.dec_csr_wrdata_r [19] \tlu.tdata_action \tlu.tdata_chain \decode.dec_csr_wrdata_r [7:6] \tlu.tdata_opcode \decode.dec_csr_wrdata_r [1] \tlu.tdata_load }, Q = { \tlu.mtdata1_t0_ff.genblock.genblock.dff.dout [9] \tlu.mtdata1_t0_ff.genblock.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\micect_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($adff) from module el2_dec (D = \tlu.csr_sat, Q = \tlu.micect_ff.genblock.genblock.dff.dout [31:27]).
Adding EN signal on $flatten\tlu.\miccmect_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($adff) from module el2_dec (D = \tlu.csr_sat, Q = \tlu.miccmect_ff.genblock.genblock.dff.dout [31:27]).
Adding EN signal on $flatten\tlu.\mfdht_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20255 ($adff) from module el2_dec (D = \decode.dec_csr_wrdata_r [5:0], Q = \tlu.mfdht_ff.genblock.dffs.dout).
Adding EN signal on $flatten\tlu.\mfdhs_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20219 ($adff) from module el2_dec (D = \tlu.mfdhs_ff.din, Q = \tlu.mfdhs_ff.genblock.dffs.dout).
Adding EN signal on $flatten\tlu.\meipt_ff.$verific$dout_reg$beh_lib.sv:42$20237 ($adff) from module el2_dec (D = \decode.dec_csr_wrdata_r [3:0], Q = \tlu.meipt_ff.dout).
Adding EN signal on $flatten\tlu.\meicurpl_ff.$verific$dout_reg$beh_lib.sv:42$20237 ($adff) from module el2_dec (D = \decode.dec_csr_wrdata_r [3:0], Q = \tlu.meicurpl_ff.dout).
Adding EN signal on $flatten\tlu.\mdccmect_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($adff) from module el2_dec (D = \tlu.csr_sat, Q = \tlu.mdccmect_ff.genblock.genblock.dff.dout [31:27]).
Adding EN signal on $flatten\tlu.\mcountinhibit_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20255 ($adff) from module el2_dec (D = { \decode.dec_csr_wrdata_r [6:2] \decode.dec_csr_wrdata_r [0] }, Q = \tlu.mcountinhibit_ff.genblock.dffs.dout).
Adding EN signal on $flatten\tlu.\mcgc_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec (D = { $flatten\tlu.$verific$n4693$12406 \decode.dec_csr_wrdata_r [8:0] }, Q = \tlu.mcgc_ff.genblock.genblock.dff.dout).
Adding EN signal on $flatten\tlu.\int_timers.\mitctl1_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20237 ($adff) from module el2_dec (D = { \decode.dec_csr_wrdata_r [3:1] \tlu.int_timers.mitctl1_0_b_ns }, Q = \tlu.int_timers.mitctl1_ff.genblock.dffs.dout).
Adding EN signal on $flatten\tlu.\int_timers.\mitctl0_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20228 ($adff) from module el2_dec (D = { \decode.dec_csr_wrdata_r [2:1] \tlu.int_timers.mitctl0_0_b_ns }, Q = \tlu.int_timers.mitctl0_ff.genblock.dffs.dout).
Adding EN signal on $flatten\tlu.\forcehaltctr_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20768 ($adff) from module el2_dec (D = \tlu.force_halt_ctr, Q = \tlu.forcehaltctr_ff.genblock.genblock.dff.dout).
Adding EN signal on $flatten\tlu.\dcsr_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20394 ($adff) from module el2_dec (D = $flatten\tlu.$verific$n15175$13630 [1], Q = \tlu.dcsr_ff.genblock.genblock.dff.dout [1]).
Adding EN signal on $flatten\tlu.\dcsr_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20394 ($adff) from module el2_dec (D = { \decode.dec_csr_wrdata_r [15] 3'000 \decode.dec_csr_wrdata_r [11:10] 3'000 \decode.dec_csr_wrdata_r [2] }, Q = { \tlu.dcsr_ff.genblock.genblock.dff.dout [13:7] \tlu.dcsr_ff.genblock.genblock.dff.dout [3:2] \tlu.dcsr_ff.genblock.genblock.dff.dout [0] }).
Adding EN signal on $flatten\tlu.\dcsr_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20394 ($adff) from module el2_dec (D = \tlu.dcsr_cause, Q = \tlu.dcsr_ff.genblock.genblock.dff.dout [6:4]).
Adding EN signal on $flatten\decode.\wbnbloaddelayff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$20210 ($adff) from module el2_dec (D = \lsu_nonblock_load_valid_m, Q = \decode.wbnbloaddelayff.genblock.dffs.dout).
Adding EN signal on $flatten\decode.\i0_x_c_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20228 ($adff) from module el2_dec (D = { \decode.i0_d_c[mul] \decode.d_d[i0load] \decode.i0_d_c[alu] }, Q = \decode.i0_x_c_ff.genblock.dffs.dout).
Adding EN signal on $flatten\decode.\i0_r_c_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$20228 ($adff) from module el2_dec (D = \decode.i0_x_c_ff.genblock.dffs.dout, Q = \decode.i0_r_c_ff.genblock.dffs.dout).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$22205 ($adffe) from module el2_dec.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22205 ($adffe) from module el2_dec.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$22205 ($adffe) from module el2_dec.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$22205 ($adffe) from module el2_dec.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$22205 ($adffe) from module el2_dec.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$22205 ($adffe) from module el2_dec.
Setting constant 0-bit at position 6 on $flatten\tlu.\mhpme3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 7 on $flatten\tlu.\mhpme3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 8 on $flatten\tlu.\mhpme3_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 6 on $flatten\tlu.\mhpme4_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 7 on $flatten\tlu.\mhpme4_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 8 on $flatten\tlu.\mhpme4_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 6 on $flatten\tlu.\mhpme5_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 7 on $flatten\tlu.\mhpme5_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 8 on $flatten\tlu.\mhpme5_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 6 on $flatten\tlu.\mhpme6_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 7 on $flatten\tlu.\mhpme6_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.
Setting constant 0-bit at position 8 on $flatten\tlu.\mhpme6_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20312 ($adff) from module el2_dec.

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 13 unused cells and 20 unused wires.
<suppressed ~33 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~238 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 2

yosys> wreduce -keepdc

3.49. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\instbuff.$verific$equal_43$el2_dec_ib_ctl.sv:148$11748 ($eq).
Removed top 1 bits (of 2) from port B of cell el2_dec.$flatten\instbuff.$verific$equal_25$el2_dec_ib_ctl.sv:127$11734 ($eq).
Removed top 1 bits (of 14) from port B of cell el2_dec.$flatten\instbuff.$verific$and_60$el2_dec_ib_ctl.sv:134$11744 ($and).
Removed top 3 bits (of 4) from mux cell el2_dec.$flatten\tlu.\int_timers.$verific$mux_84$el2_dec_tlu_ctl.sv:2940$19834 ($mux).
Removed top 2 bits (of 3) from mux cell el2_dec.$flatten\tlu.\int_timers.$verific$mux_75$el2_dec_tlu_ctl.sv:2923$19816 ($mux).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$equal_9$el2_dec_tlu_ctl.sv:2855$19473 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$equal_81$el2_dec_tlu_ctl.sv:2939$19831 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$equal_72$el2_dec_tlu_ctl.sv:2922$19813 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$equal_66$el2_dec_tlu_ctl.sv:2908$19740 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$equal_60$el2_dec_tlu_ctl.sv:2897$19666 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$equal_33$el2_dec_tlu_ctl.sv:2873$19570 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$and_112$el2_dec_tlu_ctl.sv:2951$19863 ($and).
Removed top 1 bits (of 4) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$and_111$el2_dec_tlu_ctl.sv:2950$19466 ($and).
Removed top 23 bits (of 24) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$add_50$el2_dec_tlu_ctl.sv:2883$19585 ($add).
Removed top 7 bits (of 8) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$add_48$el2_dec_tlu_ctl.sv:2882$19582 ($add).
Removed top 23 bits (of 24) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$add_23$el2_dec_tlu_ctl.sv:2860$19488 ($add).
Removed top 7 bits (of 8) from port B of cell el2_dec.$flatten\tlu.\int_timers.$verific$add_21$el2_dec_tlu_ctl.sv:2859$19485 ($add).
Removed top 4 bits (of 10) from port A of cell el2_dec.$flatten\tlu.$verific$LessThan_2713$el2_dec_tlu_ctl.sv:2285$18648 ($lt).
Removed top 4 bits (of 10) from port B of cell el2_dec.$flatten\tlu.$verific$LessThan_2716$el2_dec_tlu_ctl.sv:2286$18651 ($lt).
Removed top 4 bits (of 10) from port A of cell el2_dec.$flatten\tlu.$verific$LessThan_2717$el2_dec_tlu_ctl.sv:2286$18652 ($lt).
Removed top 30 bits (of 31) from port B of cell el2_dec.$flatten\tlu.$verific$add_1157$el2_dec_tlu_ctl.sv:1399$15797 ($add).
Removed top 26 bits (of 27) from port B of cell el2_dec.$flatten\tlu.$verific$add_1299$el2_dec_tlu_ctl.sv:1572$16190 ($add).
Removed top 26 bits (of 27) from port B of cell el2_dec.$flatten\tlu.$verific$add_1312$el2_dec_tlu_ctl.sv:1586$16271 ($add).
Removed top 26 bits (of 27) from port B of cell el2_dec.$flatten\tlu.$verific$add_1325$el2_dec_tlu_ctl.sv:1600$16352 ($add).
Removed top 31 bits (of 32) from port B of cell el2_dec.$flatten\tlu.$verific$add_1350$el2_dec_tlu_ctl.sv:1633$16465 ($add).
Removed top 63 bits (of 64) from port B of cell el2_dec.$flatten\tlu.$verific$add_2638$el2_dec_tlu_ctl.sv:2214$18032 ($add).
Removed top 63 bits (of 64) from port B of cell el2_dec.$flatten\tlu.$verific$add_2658$el2_dec_tlu_ctl.sv:2232$18187 ($add).
Removed top 63 bits (of 64) from port B of cell el2_dec.$flatten\tlu.$verific$add_2678$el2_dec_tlu_ctl.sv:2250$18342 ($add).
Removed top 63 bits (of 64) from port B of cell el2_dec.$flatten\tlu.$verific$add_2698$el2_dec_tlu_ctl.sv:2268$18497 ($add).
Removed top 25 bits (of 30) from port B of cell el2_dec.$flatten\tlu.$verific$add_795$el2_dec_tlu_ctl.sv:1069$14691 ($add).
Removed top 7 bits (of 8) from port B of cell el2_dec.$flatten\tlu.$verific$add_948$el2_dec_tlu_ctl.sv:1226$14992 ($add).
Removed top 23 bits (of 24) from port B of cell el2_dec.$flatten\tlu.$verific$add_950$el2_dec_tlu_ctl.sv:1227$14995 ($add).
Removed top 31 bits (of 32) from port B of cell el2_dec.$flatten\tlu.$verific$add_960$el2_dec_tlu_ctl.sv:1243$15078 ($add).
Removed top 7 bits (of 8) from port B of cell el2_dec.$flatten\tlu.$verific$add_975$el2_dec_tlu_ctl.sv:1263$15160 ($add).
Removed top 23 bits (of 24) from port B of cell el2_dec.$flatten\tlu.$verific$add_977$el2_dec_tlu_ctl.sv:1264$15163 ($add).
Removed top 31 bits (of 32) from port B of cell el2_dec.$flatten\tlu.$verific$add_996$el2_dec_tlu_ctl.sv:1287$15254 ($add).
Removed top 5 bits (of 32) from port B of cell el2_dec.$flatten\tlu.$verific$and_1305$el2_dec_tlu_ctl.sv:1577$16264 ($and).
Removed top 5 bits (of 32) from port B of cell el2_dec.$flatten\tlu.$verific$and_1319$el2_dec_tlu_ctl.sv:1591$16346 ($and).
Removed top 5 bits (of 32) from port B of cell el2_dec.$flatten\tlu.$verific$and_1331$el2_dec_tlu_ctl.sv:1605$16426 ($and).
Removed top 25 bits (of 32) from port B of cell el2_dec.$flatten\tlu.$verific$and_3850$el2_dec_tlu_ctl.sv:2765$19335 ($and).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$and_4092$el2_dec_tlu_ctl.sv:1966$16667 ($and).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$and_4093$el2_dec_tlu_ctl.sv:1967$17215 ($and).
Removed top 1 bits (of 24) from port B of cell el2_dec.$flatten\tlu.$verific$and_4094$el2_dec_tlu_ctl.sv:1964$17217 ($and).
Removed top 1 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$and_4135$el2_dec_tlu_ctl.sv:2739$19282 ($and).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$and_4136$el2_dec_tlu_ctl.sv:2741$19283 ($and).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$and_4137$el2_dec_tlu_ctl.sv:2742$19287 ($and).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$and_4138$el2_dec_tlu_ctl.sv:2750$19289 ($and).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$and_4141$el2_dec_tlu_ctl.sv:2756$19315 ($and).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$and_4142$el2_dec_tlu_ctl.sv:2757$19317 ($and).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$and_4143$el2_dec_tlu_ctl.sv:2758$19319 ($and).
Removed top 1 bits (of 11) from port B of cell el2_dec.$flatten\tlu.$verific$and_4144$el2_dec_tlu_ctl.sv:2759$19321 ($and).
Removed top 1 bits (of 20) from port B of cell el2_dec.$flatten\tlu.$verific$and_4145$el2_dec_tlu_ctl.sv:2760$19323 ($and).
Removed top 1 bits (of 16) from port B of cell el2_dec.$flatten\tlu.$verific$and_4146$el2_dec_tlu_ctl.sv:2761$19325 ($and).
Removed top 1 bits (of 18) from port B of cell el2_dec.$flatten\tlu.$verific$and_4147$el2_dec_tlu_ctl.sv:2766$19327 ($and).
Removed top 1 bits (of 3) from port B of cell el2_dec.$flatten\tlu.$verific$and_4148$el2_dec_tlu_ctl.sv:2767$19337 ($and).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$and_4149$el2_dec_tlu_ctl.sv:2781$19339 ($and).
Removed top 1 bits (of 3) from port B of cell el2_dec.$flatten\tlu.$verific$and_4150$el2_dec_tlu_ctl.sv:2782$19367 ($and).
Removed top 1 bits (of 11) from port B of cell el2_dec.$flatten\tlu.$verific$and_4151$el2_dec_tlu_ctl.sv:2783$19369 ($and).
Removed top 1 bits (of 11) from port B of cell el2_dec.$flatten\tlu.$verific$and_4152$el2_dec_tlu_ctl.sv:2784$19371 ($and).
Removed top 1 bits (of 11) from port B of cell el2_dec.$flatten\tlu.$verific$and_4153$el2_dec_tlu_ctl.sv:2785$19373 ($and).
Removed top 1 bits (of 11) from port B of cell el2_dec.$flatten\tlu.$verific$and_4154$el2_dec_tlu_ctl.sv:2786$19375 ($and).
Removed top 1 bits (of 8) from port B of cell el2_dec.$flatten\tlu.$verific$and_4155$el2_dec_tlu_ctl.sv:2787$19377 ($and).
Removed top 1 bits (of 2) from port B of cell el2_dec.$flatten\tlu.$verific$and_4156$el2_dec_tlu_ctl.sv:2788$19379 ($and).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1003$el2_dec_tlu_ctl.sv:1298$15329 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1040$el2_dec_tlu_ctl.sv:1329$15556 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1062$el2_dec_tlu_ctl.sv:1344$15638 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1100$el2_dec_tlu_ctl.sv:1368$15737 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1123$el2_dec_tlu_ctl.sv:1390$15767 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1183$el2_dec_tlu_ctl.sv:1422$15885 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1200$el2_dec_tlu_ctl.sv:1461$15926 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1224$el2_dec_tlu_ctl.sv:1498$15982 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1274$el2_dec_tlu_ctl.sv:1552$16164 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1296$el2_dec_tlu_ctl.sv:1571$16187 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1308$el2_dec_tlu_ctl.sv:1585$16267 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1322$el2_dec_tlu_ctl.sv:1599$16349 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1334$el2_dec_tlu_ctl.sv:1614$16429 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1339$el2_dec_tlu_ctl.sv:1627$16449 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1407$el2_dec_tlu_ctl.sv:1740$16674 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1410$el2_dec_tlu_ctl.sv:1746$16677 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1437$el2_dec_tlu_ctl.sv:1761$16724 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1462$el2_dec_tlu_ctl.sv:1783$16810 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1468$el2_dec_tlu_ctl.sv:1803$16853 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1475$el2_dec_tlu_ctl.sv:1817$16927 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1482$el2_dec_tlu_ctl.sv:1830$17001 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1493$el2_dec_tlu_ctl.sv:1864$17030 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1497$el2_dec_tlu_ctl.sv:1865$17033 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1502$el2_dec_tlu_ctl.sv:1876$17038 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1537$el2_dec_tlu_ctl.sv:1942$17074 ($eq).
Removed top 1 bits (of 2) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1550$el2_dec_tlu_ctl.sv:1946$17084 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1625$el2_dec_tlu_ctl.sv:2007$17243 ($eq).
Removed top 6 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1680$el2_dec_tlu_ctl.sv:2104$17546 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1681$el2_dec_tlu_ctl.sv:2105$17547 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1684$el2_dec_tlu_ctl.sv:2106$17548 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1687$el2_dec_tlu_ctl.sv:2107$17549 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1692$el2_dec_tlu_ctl.sv:2108$17550 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1699$el2_dec_tlu_ctl.sv:2109$17551 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1705$el2_dec_tlu_ctl.sv:2110$17552 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1708$el2_dec_tlu_ctl.sv:2111$17553 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1711$el2_dec_tlu_ctl.sv:2112$17554 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1714$el2_dec_tlu_ctl.sv:2113$17555 ($eq).
Removed top 3 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1715$el2_dec_tlu_ctl.sv:2113$17556 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1718$el2_dec_tlu_ctl.sv:2114$17557 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1724$el2_dec_tlu_ctl.sv:2115$17558 ($eq).
Removed top 2 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1725$el2_dec_tlu_ctl.sv:2115$17559 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1728$el2_dec_tlu_ctl.sv:2116$17560 ($eq).
Removed top 2 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1729$el2_dec_tlu_ctl.sv:2116$17561 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1732$el2_dec_tlu_ctl.sv:2117$17562 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1737$el2_dec_tlu_ctl.sv:2119$17563 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1742$el2_dec_tlu_ctl.sv:2121$17564 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1743$el2_dec_tlu_ctl.sv:2121$17565 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1746$el2_dec_tlu_ctl.sv:2122$17566 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1747$el2_dec_tlu_ctl.sv:2122$17567 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1750$el2_dec_tlu_ctl.sv:2123$17568 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1751$el2_dec_tlu_ctl.sv:2123$17569 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1754$el2_dec_tlu_ctl.sv:2124$17570 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1755$el2_dec_tlu_ctl.sv:2124$17571 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1758$el2_dec_tlu_ctl.sv:2125$17572 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1762$el2_dec_tlu_ctl.sv:2126$17574 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1766$el2_dec_tlu_ctl.sv:2127$17576 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1770$el2_dec_tlu_ctl.sv:2128$17578 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1774$el2_dec_tlu_ctl.sv:2129$17580 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1778$el2_dec_tlu_ctl.sv:2130$17582 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1784$el2_dec_tlu_ctl.sv:2132$17585 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1790$el2_dec_tlu_ctl.sv:2133$17586 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1796$el2_dec_tlu_ctl.sv:2134$17587 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1802$el2_dec_tlu_ctl.sv:2135$17588 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1808$el2_dec_tlu_ctl.sv:2137$17589 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1811$el2_dec_tlu_ctl.sv:2138$17590 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1814$el2_dec_tlu_ctl.sv:2139$17591 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1817$el2_dec_tlu_ctl.sv:2140$17592 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1820$el2_dec_tlu_ctl.sv:2141$17593 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1823$el2_dec_tlu_ctl.sv:2142$17594 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1828$el2_dec_tlu_ctl.sv:2143$17595 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1833$el2_dec_tlu_ctl.sv:2144$17596 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1836$el2_dec_tlu_ctl.sv:2145$17597 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1839$el2_dec_tlu_ctl.sv:2146$17598 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1844$el2_dec_tlu_ctl.sv:2147$17599 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1847$el2_dec_tlu_ctl.sv:2148$17600 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1850$el2_dec_tlu_ctl.sv:2149$17601 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1853$el2_dec_tlu_ctl.sv:2150$17602 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1856$el2_dec_tlu_ctl.sv:2151$17603 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1859$el2_dec_tlu_ctl.sv:2152$17604 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1862$el2_dec_tlu_ctl.sv:2153$17605 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1865$el2_dec_tlu_ctl.sv:2154$17606 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1869$el2_dec_tlu_ctl.sv:2155$17607 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1876$el2_dec_tlu_ctl.sv:2156$17610 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1880$el2_dec_tlu_ctl.sv:2157$17612 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1886$el2_dec_tlu_ctl.sv:2158$17613 ($eq).
Removed top 6 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1910$el2_dec_tlu_ctl.sv:2104$17619 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1911$el2_dec_tlu_ctl.sv:2105$17620 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1914$el2_dec_tlu_ctl.sv:2106$17621 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1917$el2_dec_tlu_ctl.sv:2107$17622 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1922$el2_dec_tlu_ctl.sv:2108$17623 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1929$el2_dec_tlu_ctl.sv:2109$17624 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1935$el2_dec_tlu_ctl.sv:2110$17625 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1938$el2_dec_tlu_ctl.sv:2111$17626 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1941$el2_dec_tlu_ctl.sv:2112$17627 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1944$el2_dec_tlu_ctl.sv:2113$17628 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1948$el2_dec_tlu_ctl.sv:2114$17629 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1954$el2_dec_tlu_ctl.sv:2115$17630 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1958$el2_dec_tlu_ctl.sv:2116$17631 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1962$el2_dec_tlu_ctl.sv:2117$17632 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1967$el2_dec_tlu_ctl.sv:2119$17633 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1972$el2_dec_tlu_ctl.sv:2121$17634 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1976$el2_dec_tlu_ctl.sv:2122$17635 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1980$el2_dec_tlu_ctl.sv:2123$17636 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1984$el2_dec_tlu_ctl.sv:2124$17637 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1988$el2_dec_tlu_ctl.sv:2125$17638 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1992$el2_dec_tlu_ctl.sv:2126$17639 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_1996$el2_dec_tlu_ctl.sv:2127$17640 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2000$el2_dec_tlu_ctl.sv:2128$17641 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2004$el2_dec_tlu_ctl.sv:2129$17642 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2008$el2_dec_tlu_ctl.sv:2130$17643 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2014$el2_dec_tlu_ctl.sv:2132$17644 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2020$el2_dec_tlu_ctl.sv:2133$17645 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2026$el2_dec_tlu_ctl.sv:2134$17646 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2032$el2_dec_tlu_ctl.sv:2135$17647 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2038$el2_dec_tlu_ctl.sv:2137$17648 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2041$el2_dec_tlu_ctl.sv:2138$17649 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2044$el2_dec_tlu_ctl.sv:2139$17650 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2047$el2_dec_tlu_ctl.sv:2140$17651 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2050$el2_dec_tlu_ctl.sv:2141$17652 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2053$el2_dec_tlu_ctl.sv:2142$17653 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2058$el2_dec_tlu_ctl.sv:2143$17654 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2063$el2_dec_tlu_ctl.sv:2144$17655 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2066$el2_dec_tlu_ctl.sv:2145$17656 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2069$el2_dec_tlu_ctl.sv:2146$17657 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2074$el2_dec_tlu_ctl.sv:2147$17658 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2077$el2_dec_tlu_ctl.sv:2148$17659 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2080$el2_dec_tlu_ctl.sv:2149$17660 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2083$el2_dec_tlu_ctl.sv:2150$17661 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2086$el2_dec_tlu_ctl.sv:2151$17662 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2089$el2_dec_tlu_ctl.sv:2152$17663 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2092$el2_dec_tlu_ctl.sv:2153$17664 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2095$el2_dec_tlu_ctl.sv:2154$17665 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2099$el2_dec_tlu_ctl.sv:2155$17666 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2106$el2_dec_tlu_ctl.sv:2156$17667 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2110$el2_dec_tlu_ctl.sv:2157$17668 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2116$el2_dec_tlu_ctl.sv:2158$17669 ($eq).
Removed top 6 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2140$el2_dec_tlu_ctl.sv:2104$17675 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2141$el2_dec_tlu_ctl.sv:2105$17676 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2144$el2_dec_tlu_ctl.sv:2106$17677 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2147$el2_dec_tlu_ctl.sv:2107$17678 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2152$el2_dec_tlu_ctl.sv:2108$17679 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2159$el2_dec_tlu_ctl.sv:2109$17680 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2165$el2_dec_tlu_ctl.sv:2110$17681 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2168$el2_dec_tlu_ctl.sv:2111$17682 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2171$el2_dec_tlu_ctl.sv:2112$17683 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2174$el2_dec_tlu_ctl.sv:2113$17684 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2178$el2_dec_tlu_ctl.sv:2114$17685 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2184$el2_dec_tlu_ctl.sv:2115$17686 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2188$el2_dec_tlu_ctl.sv:2116$17687 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2192$el2_dec_tlu_ctl.sv:2117$17688 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2197$el2_dec_tlu_ctl.sv:2119$17689 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2202$el2_dec_tlu_ctl.sv:2121$17690 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2206$el2_dec_tlu_ctl.sv:2122$17691 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2210$el2_dec_tlu_ctl.sv:2123$17692 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2214$el2_dec_tlu_ctl.sv:2124$17693 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2218$el2_dec_tlu_ctl.sv:2125$17694 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2222$el2_dec_tlu_ctl.sv:2126$17695 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2226$el2_dec_tlu_ctl.sv:2127$17696 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2230$el2_dec_tlu_ctl.sv:2128$17697 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2234$el2_dec_tlu_ctl.sv:2129$17698 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2238$el2_dec_tlu_ctl.sv:2130$17699 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2244$el2_dec_tlu_ctl.sv:2132$17700 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2250$el2_dec_tlu_ctl.sv:2133$17701 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2256$el2_dec_tlu_ctl.sv:2134$17702 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2262$el2_dec_tlu_ctl.sv:2135$17703 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2268$el2_dec_tlu_ctl.sv:2137$17704 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2271$el2_dec_tlu_ctl.sv:2138$17705 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2274$el2_dec_tlu_ctl.sv:2139$17706 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2277$el2_dec_tlu_ctl.sv:2140$17707 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2280$el2_dec_tlu_ctl.sv:2141$17708 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2283$el2_dec_tlu_ctl.sv:2142$17709 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2288$el2_dec_tlu_ctl.sv:2143$17710 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2293$el2_dec_tlu_ctl.sv:2144$17711 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2296$el2_dec_tlu_ctl.sv:2145$17712 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2299$el2_dec_tlu_ctl.sv:2146$17713 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2304$el2_dec_tlu_ctl.sv:2147$17714 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2307$el2_dec_tlu_ctl.sv:2148$17715 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2310$el2_dec_tlu_ctl.sv:2149$17716 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2313$el2_dec_tlu_ctl.sv:2150$17717 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2316$el2_dec_tlu_ctl.sv:2151$17718 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2319$el2_dec_tlu_ctl.sv:2152$17719 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2322$el2_dec_tlu_ctl.sv:2153$17720 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2325$el2_dec_tlu_ctl.sv:2154$17721 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2329$el2_dec_tlu_ctl.sv:2155$17722 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2336$el2_dec_tlu_ctl.sv:2156$17723 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2340$el2_dec_tlu_ctl.sv:2157$17724 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2346$el2_dec_tlu_ctl.sv:2158$17725 ($eq).
Removed top 6 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2370$el2_dec_tlu_ctl.sv:2104$17732 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2371$el2_dec_tlu_ctl.sv:2105$17733 ($eq).
Removed top 5 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2374$el2_dec_tlu_ctl.sv:2106$17736 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2377$el2_dec_tlu_ctl.sv:2107$17739 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2382$el2_dec_tlu_ctl.sv:2108$17743 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2389$el2_dec_tlu_ctl.sv:2109$17749 ($eq).
Removed top 4 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2395$el2_dec_tlu_ctl.sv:2110$17754 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2398$el2_dec_tlu_ctl.sv:2111$17757 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2401$el2_dec_tlu_ctl.sv:2112$17760 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2404$el2_dec_tlu_ctl.sv:2113$17763 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2408$el2_dec_tlu_ctl.sv:2114$17766 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2414$el2_dec_tlu_ctl.sv:2115$17771 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2418$el2_dec_tlu_ctl.sv:2116$17774 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2422$el2_dec_tlu_ctl.sv:2117$17777 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2427$el2_dec_tlu_ctl.sv:2119$17781 ($eq).
Removed top 3 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2432$el2_dec_tlu_ctl.sv:2121$17785 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2436$el2_dec_tlu_ctl.sv:2122$17788 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2440$el2_dec_tlu_ctl.sv:2123$17791 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2444$el2_dec_tlu_ctl.sv:2124$17794 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2448$el2_dec_tlu_ctl.sv:2125$17797 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2452$el2_dec_tlu_ctl.sv:2126$17800 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2456$el2_dec_tlu_ctl.sv:2127$17803 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2460$el2_dec_tlu_ctl.sv:2128$17806 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2464$el2_dec_tlu_ctl.sv:2129$17809 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2468$el2_dec_tlu_ctl.sv:2130$17812 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2474$el2_dec_tlu_ctl.sv:2132$17816 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2480$el2_dec_tlu_ctl.sv:2133$17821 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2486$el2_dec_tlu_ctl.sv:2134$17826 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2492$el2_dec_tlu_ctl.sv:2135$17832 ($eq).
Removed top 2 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2498$el2_dec_tlu_ctl.sv:2137$17837 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2501$el2_dec_tlu_ctl.sv:2138$17840 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2504$el2_dec_tlu_ctl.sv:2139$17843 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2507$el2_dec_tlu_ctl.sv:2140$17846 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2510$el2_dec_tlu_ctl.sv:2141$17849 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2513$el2_dec_tlu_ctl.sv:2142$17852 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2518$el2_dec_tlu_ctl.sv:2143$17857 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2523$el2_dec_tlu_ctl.sv:2144$17862 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2526$el2_dec_tlu_ctl.sv:2145$17865 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2529$el2_dec_tlu_ctl.sv:2146$17868 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2534$el2_dec_tlu_ctl.sv:2147$17873 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2537$el2_dec_tlu_ctl.sv:2148$17876 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2540$el2_dec_tlu_ctl.sv:2149$17879 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2543$el2_dec_tlu_ctl.sv:2150$17882 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2546$el2_dec_tlu_ctl.sv:2151$17885 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2549$el2_dec_tlu_ctl.sv:2152$17888 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2552$el2_dec_tlu_ctl.sv:2153$17891 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2555$el2_dec_tlu_ctl.sv:2154$17894 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2559$el2_dec_tlu_ctl.sv:2155$17897 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2566$el2_dec_tlu_ctl.sv:2156$17900 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2570$el2_dec_tlu_ctl.sv:2157$17903 ($eq).
Removed top 1 bits (of 7) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2576$el2_dec_tlu_ctl.sv:2158$17908 ($eq).
Removed top 5 bits (of 10) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2720$el2_dec_tlu_ctl.sv:2287$18655 ($eq).
Removed top 4 bits (of 10) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2722$el2_dec_tlu_ctl.sv:2288$18657 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2727$el2_dec_tlu_ctl.sv:2293$18662 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2730$el2_dec_tlu_ctl.sv:2300$18689 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2733$el2_dec_tlu_ctl.sv:2307$18716 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2736$el2_dec_tlu_ctl.sv:2314$18743 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_2739$el2_dec_tlu_ctl.sv:2334$18770 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_491$el2_dec_tlu_ctl.sv:905$14454 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_888$el2_dec_tlu_ctl.sv:1157$14859 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_924$el2_dec_tlu_ctl.sv:1179$14888 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\tlu.$verific$equal_932$el2_dec_tlu_ctl.sv:1208$14962 ($eq).
Removed top 5 bits (of 32) from mux cell el2_dec.$flatten\tlu.$verific$mux_1301$el2_dec_tlu_ctl.sv:1573$16192 ($mux).
Removed top 5 bits (of 32) from mux cell el2_dec.$flatten\tlu.$verific$mux_1314$el2_dec_tlu_ctl.sv:1587$16273 ($mux).
Removed top 5 bits (of 32) from mux cell el2_dec.$flatten\tlu.$verific$mux_1327$el2_dec_tlu_ctl.sv:1601$16354 ($mux).
Removed top 1 bits (of 10) from mux cell el2_dec.$flatten\tlu.$verific$mux_1546$el2_dec_tlu_ctl.sv:1944$17082 ($mux).
Removed top 1 bits (of 10) from mux cell el2_dec.$flatten\tlu.$verific$mux_1559$el2_dec_tlu_ctl.sv:1948$17093 ($mux).
Removed top 1 bits (of 10) from mux cell el2_dec.$flatten\tlu.$verific$mux_1570$el2_dec_tlu_ctl.sv:1952$17101 ($mux).
Removed top 1 bits (of 10) from mux cell el2_dec.$flatten\tlu.$verific$mux_1583$el2_dec_tlu_ctl.sv:1956$17111 ($mux).
Removed top 9 bits (of 11) from mux cell el2_dec.$flatten\tlu.$verific$mux_3906$el2_dec_tlu_ctl.sv:1752$16453 ($mux).
Removed top 3 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$or_1107$el2_dec_tlu_ctl.sv:1374$15744 ($or).
Removed top 2 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$or_1108$el2_dec_tlu_ctl.sv:1375$15745 ($or).
Removed top 2 bits (of 3) from port B of cell el2_dec.$flatten\tlu.$verific$or_1403$el2_dec_tlu_ctl.sv:1737$16670 ($or).
Removed top 1 bits (of 3) from port B of cell el2_dec.$flatten\tlu.$verific$or_1404$el2_dec_tlu_ctl.sv:1738$16671 ($or).
Removed top 4 bits (of 6) from port B of cell el2_dec.$flatten\tlu.$verific$or_3912$el2_dec_tlu_ctl.sv:977$14723 ($or).
Removed top 1 bits (of 4) from port A of cell el2_dec.$flatten\tlu.$verific$or_4083$el2_dec_tlu_ctl.sv:970$14292 ($or).
Removed top 2 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$or_4083$el2_dec_tlu_ctl.sv:970$14292 ($or).
Removed top 1 bits (of 4) from port Y of cell el2_dec.$flatten\tlu.$verific$or_4083$el2_dec_tlu_ctl.sv:970$14292 ($or).
Removed top 1 bits (of 4) from port A of cell el2_dec.$flatten\tlu.$verific$or_4084$el2_dec_tlu_ctl.sv:971$14534 ($or).
Removed top 3 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$or_4084$el2_dec_tlu_ctl.sv:971$14534 ($or).
Removed top 1 bits (of 4) from port Y of cell el2_dec.$flatten\tlu.$verific$or_4084$el2_dec_tlu_ctl.sv:971$14534 ($or).
Removed top 1 bits (of 2) from port B of cell el2_dec.$flatten\tlu.$verific$or_4091$el2_dec_tlu_ctl.sv:1736$15659 ($or).
Removed top 1 bits (of 4) from port A of cell el2_dec.$flatten\tlu.$verific$or_4130$el2_dec_tlu_ctl.sv:2735$17912 ($or).
Removed top 2 bits (of 4) from port B of cell el2_dec.$flatten\tlu.$verific$or_4130$el2_dec_tlu_ctl.sv:2735$17912 ($or).
Removed top 1 bits (of 4) from port Y of cell el2_dec.$flatten\tlu.$verific$or_4130$el2_dec_tlu_ctl.sv:2735$17912 ($or).
Removed top 1 bits (of 5) from port A of cell el2_dec.$flatten\tlu.$verific$or_4131$el2_dec_tlu_ctl.sv:2736$19278 ($or).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_4131$el2_dec_tlu_ctl.sv:2736$19278 ($or).
Removed top 1 bits (of 5) from port Y of cell el2_dec.$flatten\tlu.$verific$or_4131$el2_dec_tlu_ctl.sv:2736$19278 ($or).
Removed top 1 bits (of 5) from port A of cell el2_dec.$flatten\tlu.$verific$or_4132$el2_dec_tlu_ctl.sv:2737$19279 ($or).
Removed top 4 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_4132$el2_dec_tlu_ctl.sv:2737$19279 ($or).
Removed top 1 bits (of 5) from port Y of cell el2_dec.$flatten\tlu.$verific$or_4132$el2_dec_tlu_ctl.sv:2737$19279 ($or).
Removed top 1 bits (of 31) from port A of cell el2_dec.$flatten\tlu.$verific$or_4134$el2_dec_tlu_ctl.sv:2738$19281 ($or).
Removed top 1 bits (of 5) from port A of cell el2_dec.$flatten\tlu.$verific$or_598$el2_dec_tlu_ctl.sv:972$14536 ($or).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_601$el2_dec_tlu_ctl.sv:975$14539 ($or).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_602$el2_dec_tlu_ctl.sv:976$14540 ($or).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_605$el2_dec_tlu_ctl.sv:978$14543 ($or).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_608$el2_dec_tlu_ctl.sv:979$14546 ($or).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_611$el2_dec_tlu_ctl.sv:980$14548 ($or).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_613$el2_dec_tlu_ctl.sv:981$14550 ($or).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\tlu.$verific$or_615$el2_dec_tlu_ctl.sv:983$14552 ($or).
Removed top 18 bits (of 19) from port B of cell el2_dec.$flatten\decode.\ibradder_correct.$verific$add_5$beh_lib.sv:488$20186 ($add).
Removed top 1 bits (of 38) from port B of cell el2_dec.$flatten\decode.$verific$and_1400$el2_dec_decode_ctl.sv:962$4255 ($and).
Removed top 1 bits (of 6) from port B of cell el2_dec.$flatten\decode.$verific$and_1403$el2_dec_decode_ctl.sv:1013$4565 ($and).
Removed top 4 bits (of 5) from port B of cell el2_dec.$flatten\decode.$verific$equal_724$el2_dec_decode_ctl.sv:813$4215 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\decode.$verific$equal_725$el2_dec_decode_ctl.sv:813$4216 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\decode.$verific$equal_870$el2_dec_decode_ctl.sv:945$4352 ($eq).
Removed top 2 bits (of 12) from port B of cell el2_dec.$flatten\decode.$verific$equal_871$el2_dec_decode_ctl.sv:945$4353 ($eq).
Removed top 1 bits (of 12) from port B of cell el2_dec.$flatten\decode.$verific$equal_955$el2_dec_decode_ctl.sv:1038$4590 ($eq).
Removed top 31 bits (of 32) from port B of cell el2_dec.$flatten\decode.$verific$sub_915$el2_dec_decode_ctl.sv:994$4485 ($sub).
Removed top 1 bits (of 20) from port A of cell el2_dec.$flatten\decode.\ibradder_correct.$verific$sub_7$beh_lib.sv:490$20188 ($sub).
Removed top 19 bits (of 20) from port B of cell el2_dec.$flatten\decode.\ibradder_correct.$verific$sub_7$beh_lib.sv:490$20188 ($sub).
Removed top 1 bits (of 20) from port Y of cell el2_dec.$flatten\decode.\ibradder_correct.$verific$sub_7$beh_lib.sv:490$20188 ($sub).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_100$el2_dec_gpr_ctl.sv:67$11279 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_104$el2_dec_gpr_ctl.sv:68$11283 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_108$el2_dec_gpr_ctl.sv:67$11287 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_112$el2_dec_gpr_ctl.sv:68$11291 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_116$el2_dec_gpr_ctl.sv:67$11295 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_12$el2_dec_gpr_ctl.sv:67$11191 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_120$el2_dec_gpr_ctl.sv:68$11299 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_16$el2_dec_gpr_ctl.sv:68$11195 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_20$el2_dec_gpr_ctl.sv:67$11199 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_24$el2_dec_gpr_ctl.sv:68$11203 ($eq).
Removed top 4 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_252$el2_dec_gpr_ctl.sv:73$11431 ($eq).
Removed top 4 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_255$el2_dec_gpr_ctl.sv:74$11432 ($eq).
Removed top 4 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_258$el2_dec_gpr_ctl.sv:75$11433 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_267$el2_dec_gpr_ctl.sv:73$11439 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_270$el2_dec_gpr_ctl.sv:74$11440 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_273$el2_dec_gpr_ctl.sv:75$11441 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_28$el2_dec_gpr_ctl.sv:67$11207 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_282$el2_dec_gpr_ctl.sv:73$11447 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_285$el2_dec_gpr_ctl.sv:74$11448 ($eq).
Removed top 3 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_288$el2_dec_gpr_ctl.sv:75$11449 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_297$el2_dec_gpr_ctl.sv:73$11455 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_300$el2_dec_gpr_ctl.sv:74$11456 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_303$el2_dec_gpr_ctl.sv:75$11457 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_312$el2_dec_gpr_ctl.sv:73$11463 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_315$el2_dec_gpr_ctl.sv:74$11464 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_318$el2_dec_gpr_ctl.sv:75$11465 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_32$el2_dec_gpr_ctl.sv:68$11211 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_327$el2_dec_gpr_ctl.sv:73$11471 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_330$el2_dec_gpr_ctl.sv:74$11472 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_333$el2_dec_gpr_ctl.sv:75$11473 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_342$el2_dec_gpr_ctl.sv:73$11479 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_345$el2_dec_gpr_ctl.sv:74$11480 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_348$el2_dec_gpr_ctl.sv:75$11481 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_357$el2_dec_gpr_ctl.sv:73$11487 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_36$el2_dec_gpr_ctl.sv:67$11215 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_360$el2_dec_gpr_ctl.sv:74$11488 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_363$el2_dec_gpr_ctl.sv:75$11489 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_372$el2_dec_gpr_ctl.sv:73$11495 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_375$el2_dec_gpr_ctl.sv:74$11496 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_378$el2_dec_gpr_ctl.sv:75$11497 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_387$el2_dec_gpr_ctl.sv:73$11503 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_390$el2_dec_gpr_ctl.sv:74$11504 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_393$el2_dec_gpr_ctl.sv:75$11505 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_40$el2_dec_gpr_ctl.sv:68$11219 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_402$el2_dec_gpr_ctl.sv:73$11511 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_405$el2_dec_gpr_ctl.sv:74$11512 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_408$el2_dec_gpr_ctl.sv:75$11513 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_417$el2_dec_gpr_ctl.sv:73$11519 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_420$el2_dec_gpr_ctl.sv:74$11520 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_423$el2_dec_gpr_ctl.sv:75$11521 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_432$el2_dec_gpr_ctl.sv:73$11527 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_435$el2_dec_gpr_ctl.sv:74$11528 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_438$el2_dec_gpr_ctl.sv:75$11529 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_44$el2_dec_gpr_ctl.sv:67$11223 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_447$el2_dec_gpr_ctl.sv:73$11535 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_450$el2_dec_gpr_ctl.sv:74$11536 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_453$el2_dec_gpr_ctl.sv:75$11537 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_462$el2_dec_gpr_ctl.sv:73$11543 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_465$el2_dec_gpr_ctl.sv:74$11544 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_468$el2_dec_gpr_ctl.sv:75$11545 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_48$el2_dec_gpr_ctl.sv:68$11227 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_52$el2_dec_gpr_ctl.sv:67$11231 ($eq).
Removed top 2 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_56$el2_dec_gpr_ctl.sv:68$11235 ($eq).
Removed top 4 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_6$el2_dec_gpr_ctl.sv:67$11185 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_60$el2_dec_gpr_ctl.sv:67$11239 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_64$el2_dec_gpr_ctl.sv:68$11243 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_68$el2_dec_gpr_ctl.sv:67$11247 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_72$el2_dec_gpr_ctl.sv:68$11251 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_76$el2_dec_gpr_ctl.sv:67$11255 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_80$el2_dec_gpr_ctl.sv:68$11259 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_84$el2_dec_gpr_ctl.sv:67$11263 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_88$el2_dec_gpr_ctl.sv:68$11267 ($eq).
Removed top 4 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_9$el2_dec_gpr_ctl.sv:68$11188 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_92$el2_dec_gpr_ctl.sv:67$11271 ($eq).
Removed top 1 bits (of 5) from port B of cell el2_dec.$flatten\arf.$verific$equal_96$el2_dec_gpr_ctl.sv:68$11275 ($eq).
Removed top 1 bits (of 32) from wire el2_dec.$flatten\tlu.$verific$n11606$13521.
Removed top 1 bits (of 32) from wire el2_dec.$flatten\tlu.$verific$n11639$13522.
Removed top 1 bits (of 32) from wire el2_dec.$flatten\tlu.$verific$n11672$13523.
Removed top 9 bits (of 11) from wire el2_dec.$flatten\tlu.$verific$n15175$13630.
Removed top 1 bits (of 5) from wire el2_dec.$flatten\tlu.$verific$n836$13339.
Removed top 1 bits (of 5) from wire el2_dec.$flatten\tlu.$verific$n842$13340.

yosys> peepopt

3.50. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.52. Executing BMUXMAP pass.

yosys> demuxmap

3.53. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.54. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module el2_dec:
  creating $macc model for $flatten\decode.$verific$sub_915$el2_dec_decode_ctl.sv:994$4485 ($sub).
  creating $macc model for $flatten\decode.\ibradder_correct.$verific$add_3$beh_lib.sv:486$20183 ($add).
  creating $macc model for $flatten\decode.\ibradder_correct.$verific$add_5$beh_lib.sv:488$20186 ($add).
  creating $macc model for $flatten\decode.\ibradder_correct.$verific$sub_7$beh_lib.sv:490$20188 ($sub).
  creating $macc model for $flatten\tlu.$verific$add_1157$el2_dec_tlu_ctl.sv:1399$15797 ($add).
  creating $macc model for $flatten\tlu.$verific$add_1299$el2_dec_tlu_ctl.sv:1572$16190 ($add).
  creating $macc model for $flatten\tlu.$verific$add_1312$el2_dec_tlu_ctl.sv:1586$16271 ($add).
  creating $macc model for $flatten\tlu.$verific$add_1325$el2_dec_tlu_ctl.sv:1600$16352 ($add).
  creating $macc model for $flatten\tlu.$verific$add_1350$el2_dec_tlu_ctl.sv:1633$16465 ($add).
  creating $macc model for $flatten\tlu.$verific$add_2638$el2_dec_tlu_ctl.sv:2214$18032 ($add).
  creating $macc model for $flatten\tlu.$verific$add_2658$el2_dec_tlu_ctl.sv:2232$18187 ($add).
  creating $macc model for $flatten\tlu.$verific$add_2678$el2_dec_tlu_ctl.sv:2250$18342 ($add).
  creating $macc model for $flatten\tlu.$verific$add_2698$el2_dec_tlu_ctl.sv:2268$18497 ($add).
  creating $macc model for $flatten\tlu.$verific$add_795$el2_dec_tlu_ctl.sv:1069$14691 ($add).
  creating $macc model for $flatten\tlu.$verific$add_948$el2_dec_tlu_ctl.sv:1226$14992 ($add).
  creating $macc model for $flatten\tlu.$verific$add_950$el2_dec_tlu_ctl.sv:1227$14995 ($add).
  creating $macc model for $flatten\tlu.$verific$add_960$el2_dec_tlu_ctl.sv:1243$15078 ($add).
  creating $macc model for $flatten\tlu.$verific$add_975$el2_dec_tlu_ctl.sv:1263$15160 ($add).
  creating $macc model for $flatten\tlu.$verific$add_977$el2_dec_tlu_ctl.sv:1264$15163 ($add).
  creating $macc model for $flatten\tlu.$verific$add_996$el2_dec_tlu_ctl.sv:1287$15254 ($add).
  creating $macc model for $flatten\tlu.\int_timers.$verific$add_21$el2_dec_tlu_ctl.sv:2859$19485 ($add).
  creating $macc model for $flatten\tlu.\int_timers.$verific$add_23$el2_dec_tlu_ctl.sv:2860$19488 ($add).
  creating $macc model for $flatten\tlu.\int_timers.$verific$add_48$el2_dec_tlu_ctl.sv:2882$19582 ($add).
  creating $macc model for $flatten\tlu.\int_timers.$verific$add_50$el2_dec_tlu_ctl.sv:2883$19585 ($add).
  creating $alu model for $macc $flatten\tlu.\int_timers.$verific$add_50$el2_dec_tlu_ctl.sv:2883$19585.
  creating $alu model for $macc $flatten\tlu.\int_timers.$verific$add_48$el2_dec_tlu_ctl.sv:2882$19582.
  creating $alu model for $macc $flatten\tlu.\int_timers.$verific$add_23$el2_dec_tlu_ctl.sv:2860$19488.
  creating $alu model for $macc $flatten\tlu.\int_timers.$verific$add_21$el2_dec_tlu_ctl.sv:2859$19485.
  creating $alu model for $macc $flatten\tlu.$verific$add_996$el2_dec_tlu_ctl.sv:1287$15254.
  creating $alu model for $macc $flatten\tlu.$verific$add_977$el2_dec_tlu_ctl.sv:1264$15163.
  creating $alu model for $macc $flatten\tlu.$verific$add_975$el2_dec_tlu_ctl.sv:1263$15160.
  creating $alu model for $macc $flatten\tlu.$verific$add_960$el2_dec_tlu_ctl.sv:1243$15078.
  creating $alu model for $macc $flatten\tlu.$verific$add_950$el2_dec_tlu_ctl.sv:1227$14995.
  creating $alu model for $macc $flatten\tlu.$verific$add_948$el2_dec_tlu_ctl.sv:1226$14992.
  creating $alu model for $macc $flatten\tlu.$verific$add_795$el2_dec_tlu_ctl.sv:1069$14691.
  creating $alu model for $macc $flatten\tlu.$verific$add_2698$el2_dec_tlu_ctl.sv:2268$18497.
  creating $alu model for $macc $flatten\tlu.$verific$add_2678$el2_dec_tlu_ctl.sv:2250$18342.
  creating $alu model for $macc $flatten\tlu.$verific$add_2658$el2_dec_tlu_ctl.sv:2232$18187.
  creating $alu model for $macc $flatten\tlu.$verific$add_2638$el2_dec_tlu_ctl.sv:2214$18032.
  creating $alu model for $macc $flatten\tlu.$verific$add_1350$el2_dec_tlu_ctl.sv:1633$16465.
  creating $alu model for $macc $flatten\tlu.$verific$add_1325$el2_dec_tlu_ctl.sv:1600$16352.
  creating $alu model for $macc $flatten\tlu.$verific$add_1312$el2_dec_tlu_ctl.sv:1586$16271.
  creating $alu model for $macc $flatten\tlu.$verific$add_1299$el2_dec_tlu_ctl.sv:1572$16190.
  creating $alu model for $macc $flatten\tlu.$verific$add_1157$el2_dec_tlu_ctl.sv:1399$15797.
  creating $alu model for $macc $flatten\decode.\ibradder_correct.$verific$sub_7$beh_lib.sv:490$20188.
  creating $alu model for $macc $flatten\decode.\ibradder_correct.$verific$add_5$beh_lib.sv:488$20186.
  creating $alu model for $macc $flatten\decode.\ibradder_correct.$verific$add_3$beh_lib.sv:486$20183.
  creating $alu model for $macc $flatten\decode.$verific$sub_915$el2_dec_decode_ctl.sv:994$4485.
  creating $alu model for $flatten\tlu.$verific$LessThan_1293$el2_dec_tlu_ctl.sv:1569$16184 ($lt): new $alu
  creating $alu model for $flatten\tlu.$verific$LessThan_2709$el2_dec_tlu_ctl.sv:2283$18644 ($lt): new $alu
  creating $alu model for $flatten\tlu.$verific$LessThan_2712$el2_dec_tlu_ctl.sv:2285$18647 ($lt): new $alu
  creating $alu model for $flatten\tlu.$verific$LessThan_2713$el2_dec_tlu_ctl.sv:2285$18648 ($lt): new $alu
  creating $alu model for $flatten\tlu.$verific$LessThan_2716$el2_dec_tlu_ctl.sv:2286$18651 ($lt): new $alu
  creating $alu model for $flatten\tlu.$verific$LessThan_2717$el2_dec_tlu_ctl.sv:2286$18652 ($lt): new $alu
  creating $alu model for $flatten\tlu.\int_timers.$verific$LessThan_3$el2_dec_tlu_ctl.sv:2844$19467 ($le): new $alu
  creating $alu model for $flatten\tlu.\int_timers.$verific$LessThan_5$el2_dec_tlu_ctl.sv:2845$19469 ($le): new $alu
  creating $alu cell for $flatten\tlu.\int_timers.$verific$LessThan_5$el2_dec_tlu_ctl.sv:2845$19469: $auto$alumacc.cc:485:replace_alu$22233
  creating $alu cell for $flatten\tlu.\int_timers.$verific$LessThan_3$el2_dec_tlu_ctl.sv:2844$19467: $auto$alumacc.cc:485:replace_alu$22242
  creating $alu cell for $flatten\tlu.$verific$LessThan_2717$el2_dec_tlu_ctl.sv:2286$18652: $auto$alumacc.cc:485:replace_alu$22251
  creating $alu cell for $flatten\tlu.$verific$LessThan_2716$el2_dec_tlu_ctl.sv:2286$18651: $auto$alumacc.cc:485:replace_alu$22256
  creating $alu cell for $flatten\tlu.$verific$LessThan_2713$el2_dec_tlu_ctl.sv:2285$18648: $auto$alumacc.cc:485:replace_alu$22267
  creating $alu cell for $flatten\tlu.$verific$LessThan_2712$el2_dec_tlu_ctl.sv:2285$18647: $auto$alumacc.cc:485:replace_alu$22272
  creating $alu cell for $flatten\tlu.$verific$LessThan_2709$el2_dec_tlu_ctl.sv:2283$18644: $auto$alumacc.cc:485:replace_alu$22277
  creating $alu cell for $flatten\tlu.$verific$LessThan_1293$el2_dec_tlu_ctl.sv:1569$16184: $auto$alumacc.cc:485:replace_alu$22288
  creating $alu cell for $flatten\decode.$verific$sub_915$el2_dec_decode_ctl.sv:994$4485: $auto$alumacc.cc:485:replace_alu$22293
  creating $alu cell for $flatten\decode.\ibradder_correct.$verific$add_3$beh_lib.sv:486$20183: $auto$alumacc.cc:485:replace_alu$22296
  creating $alu cell for $flatten\decode.\ibradder_correct.$verific$add_5$beh_lib.sv:488$20186: $auto$alumacc.cc:485:replace_alu$22299
  creating $alu cell for $flatten\decode.\ibradder_correct.$verific$sub_7$beh_lib.sv:490$20188: $auto$alumacc.cc:485:replace_alu$22302
  creating $alu cell for $flatten\tlu.$verific$add_1157$el2_dec_tlu_ctl.sv:1399$15797: $auto$alumacc.cc:485:replace_alu$22305
  creating $alu cell for $flatten\tlu.$verific$add_1299$el2_dec_tlu_ctl.sv:1572$16190: $auto$alumacc.cc:485:replace_alu$22308
  creating $alu cell for $flatten\tlu.$verific$add_1312$el2_dec_tlu_ctl.sv:1586$16271: $auto$alumacc.cc:485:replace_alu$22311
  creating $alu cell for $flatten\tlu.$verific$add_1325$el2_dec_tlu_ctl.sv:1600$16352: $auto$alumacc.cc:485:replace_alu$22314
  creating $alu cell for $flatten\tlu.$verific$add_1350$el2_dec_tlu_ctl.sv:1633$16465: $auto$alumacc.cc:485:replace_alu$22317
  creating $alu cell for $flatten\tlu.$verific$add_2638$el2_dec_tlu_ctl.sv:2214$18032: $auto$alumacc.cc:485:replace_alu$22320
  creating $alu cell for $flatten\tlu.$verific$add_2658$el2_dec_tlu_ctl.sv:2232$18187: $auto$alumacc.cc:485:replace_alu$22323
  creating $alu cell for $flatten\tlu.$verific$add_2678$el2_dec_tlu_ctl.sv:2250$18342: $auto$alumacc.cc:485:replace_alu$22326
  creating $alu cell for $flatten\tlu.$verific$add_2698$el2_dec_tlu_ctl.sv:2268$18497: $auto$alumacc.cc:485:replace_alu$22329
  creating $alu cell for $flatten\tlu.$verific$add_795$el2_dec_tlu_ctl.sv:1069$14691: $auto$alumacc.cc:485:replace_alu$22332
  creating $alu cell for $flatten\tlu.$verific$add_948$el2_dec_tlu_ctl.sv:1226$14992: $auto$alumacc.cc:485:replace_alu$22335
  creating $alu cell for $flatten\tlu.$verific$add_950$el2_dec_tlu_ctl.sv:1227$14995: $auto$alumacc.cc:485:replace_alu$22338
  creating $alu cell for $flatten\tlu.$verific$add_960$el2_dec_tlu_ctl.sv:1243$15078: $auto$alumacc.cc:485:replace_alu$22341
  creating $alu cell for $flatten\tlu.$verific$add_975$el2_dec_tlu_ctl.sv:1263$15160: $auto$alumacc.cc:485:replace_alu$22344
  creating $alu cell for $flatten\tlu.$verific$add_977$el2_dec_tlu_ctl.sv:1264$15163: $auto$alumacc.cc:485:replace_alu$22347
  creating $alu cell for $flatten\tlu.$verific$add_996$el2_dec_tlu_ctl.sv:1287$15254: $auto$alumacc.cc:485:replace_alu$22350
  creating $alu cell for $flatten\tlu.\int_timers.$verific$add_21$el2_dec_tlu_ctl.sv:2859$19485: $auto$alumacc.cc:485:replace_alu$22353
  creating $alu cell for $flatten\tlu.\int_timers.$verific$add_23$el2_dec_tlu_ctl.sv:2860$19488: $auto$alumacc.cc:485:replace_alu$22356
  creating $alu cell for $flatten\tlu.\int_timers.$verific$add_48$el2_dec_tlu_ctl.sv:2882$19582: $auto$alumacc.cc:485:replace_alu$22359
  creating $alu cell for $flatten\tlu.\int_timers.$verific$add_50$el2_dec_tlu_ctl.sv:2883$19585: $auto$alumacc.cc:485:replace_alu$22362
  created 32 $alu and 0 $macc cells.

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~238 debug messages>

yosys> opt_reduce

3.58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.60. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.61. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_muxtree

3.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~238 debug messages>

yosys> opt_reduce

3.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.67. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.68. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..

yosys> opt_expr

3.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 2

yosys> stat

3.71. Printing statistics.

=== el2_dec ===

   Number of wires:               9801
   Number of wire bits:          50555
   Number of public wires:        5438
   Number of public wire bits:   29009
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5639
     $adff                         134
     $adffe                         23
     $alu                           32
     $and                         2818
     $dlatch                       128
     $eq                           521
     $logic_not                      7
     $mux                          322
     $ne                             1
     $not                          411
     $or                           900
     $reduce_and                   135
     $reduce_bool                    5
     $reduce_or                     42
     $shl                            4
     $xnor                           1
     $xor                          155


yosys> memory -nomap

3.72. Executing MEMORY pass.

yosys> opt_mem

3.72.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.72.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.72.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.72.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.72.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.72.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..

yosys> memory_share

3.72.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.72.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.72.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..

yosys> memory_collect

3.72.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.73. Printing statistics.

=== el2_dec ===

   Number of wires:               9801
   Number of wire bits:          50555
   Number of public wires:        5438
   Number of public wire bits:   29009
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5639
     $adff                         134
     $adffe                         23
     $alu                           32
     $and                         2818
     $dlatch                       128
     $eq                           521
     $logic_not                      7
     $mux                          322
     $ne                             1
     $not                          411
     $or                           900
     $reduce_and                   135
     $reduce_bool                    5
     $reduce_or                     42
     $shl                            4
     $xnor                           1
     $xor                          155


yosys> muxpack

3.74. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~308 debug messages>

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..

yosys> pmuxtree

3.76. Executing PMUXTREE pass.

yosys> muxpack

3.77. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~308 debug messages>

yosys> memory_map

3.78. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.79. Printing statistics.

=== el2_dec ===

   Number of wires:               9801
   Number of wire bits:          50555
   Number of public wires:        5438
   Number of public wire bits:   29009
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5639
     $adff                         134
     $adffe                         23
     $alu                           32
     $and                         2818
     $dlatch                       128
     $eq                           521
     $logic_not                      7
     $mux                          322
     $ne                             1
     $not                          411
     $or                           900
     $reduce_and                   135
     $reduce_bool                    5
     $reduce_or                     42
     $shl                            4
     $xnor                           1
     $xor                          155


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.80. Executing TECHMAP pass (map to technology primitives).

3.80.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.80.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.80.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using template $paramod$38cb0f029412d9c5be508a54230c018d83428929\_80_rs_alu for cells of type $alu.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using template $paramod$9c32b45917accb56be6667e7eba7742d064d7fbb\_90_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod$a24c0f30c86f49dd1f1bef064461629307a66786\_80_rs_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$444ec89efad303ee6c3795e4d741348eb03e8a41\_80_rs_alu for cells of type $alu.
Using template $paramod$0b74551fe2f65b51dce7db372f01b4c9ed39bdce\_80_rs_alu for cells of type $alu.
Using template $paramod$f036170c3ac363b304b2a4223006d8fc29167753\_80_rs_alu for cells of type $alu.
Using template $paramod$constmap:a40e3cf6629147c9dca71662bcd34ce89a9f9989$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xnor.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_90_alu for cells of type $alu.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_90_alu for cells of type $alu.
Using template $paramod$466c1ff2c677f9c08ccf46d9467344bbd175f515\_90_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~11069 debug messages>

yosys> stat

3.81. Printing statistics.

=== el2_dec ===

   Number of wires:              15583
   Number of wire bits:         106109
   Number of public wires:        5438
   Number of public wire bits:   29009
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              40705
     $_AND_                      14957
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                  138
     $_DFF_PN0_                   2861
     $_DLATCH_N_                   128
     $_MUX_                       2785
     $_NOT_                       1931
     $_OR_                       12293
     $_XOR_                       5274
     adder_carry                   337


yosys> opt_expr

3.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~7536 debug messages>

yosys> opt_merge -nomux

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
<suppressed ~15456 debug messages>
Removed a total of 5152 cells.

yosys> opt_muxtree

3.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.87. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.88. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 751 unused cells and 5539 unused wires.
<suppressed ~752 debug messages>

yosys> opt_expr

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~440 debug messages>

yosys> techmap -map +/techmap.v

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 1

yosys> abc -dff

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Summary of detected clock domains:
  355 cells in clk=\arf.gpr[9].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=\arf.gpr[8].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=\arf.gpr[7].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=\arf.gpr[6].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=\arf.gpr[5].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  338 cells in clk=\arf.gpr[4].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=\arf.gpr[3].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\arf.gpr[31].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  338 cells in clk=\arf.gpr[30].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  270 cells in clk=\arf.gpr[2].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  338 cells in clk=\arf.gpr[29].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  340 cells in clk=\arf.gpr[28].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  341 cells in clk=\arf.gpr[27].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  340 cells in clk=\arf.gpr[26].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  343 cells in clk=\arf.gpr[25].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  341 cells in clk=\arf.gpr[24].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  345 cells in clk=\arf.gpr[23].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  343 cells in clk=\arf.gpr[22].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\arf.gpr[21].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\arf.gpr[20].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=\arf.gpr[1].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  341 cells in clk=\arf.gpr[19].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  338 cells in clk=\arf.gpr[18].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\arf.gpr[17].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  344 cells in clk=\arf.gpr[16].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  343 cells in clk=\arf.gpr[15].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=\arf.gpr[14].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=\arf.gpr[13].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=\arf.gpr[12].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=\arf.gpr[11].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=\arf.gpr[10].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  399 cells in clk=\decode.write_csr_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  190 cells in clk=\active_clk, en=\decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  48 cells in clk=\decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  690 cells in clk=\decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  22 cells in clk=\tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  163 cells in clk=\decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  83 cells in clk=\decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  63 cells in clk=\decode.misc2ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  472 cells in clk=\decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  120 cells in clk=\decode.illegal_any_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0xinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i0wbinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\decode.i0rdff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0cinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=\decode.i0_result_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\tlu.dcsr_ff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22208, arst=!\rst_l, srst={ }
  308 cells in clk=\decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  50 cells in clk=\decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=\decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  275 cells in clk=\decode.e1brpcff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  228 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  1758 cells in clk=\decode.csr_rddata_x_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=\decode.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  96 cells in clk=\decode.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  96 cells in clk=\decode.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  96 cells in clk=\decode.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  96 cells in clk=\decode.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  97 cells in clk=\decode.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  94 cells in clk=\decode.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  113 cells in clk=\decode.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=\tlu.dcsr_ff.genblock.genblock.dff.clk, en=\tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  159 cells in clk=\tlu.mhpme3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\tlu.mdccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  144 cells in clk=\tlu.miccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  144 cells in clk=\tlu.micect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=\tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1451 cells in clk=\decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  30 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=\tlu.wr_mtsel_r, arst=!\rst_l, srst={ }
  20 cells in clk=\tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\tlu.traceskidff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  30 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  97 cells in clk=\tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=\tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  192 cells in clk=\tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  107 cells in clk=\tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  171 cells in clk=\tlu.mtvec_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  498 cells in clk=\tlu.mtval_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=\tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en=\tlu.wr_mtdata1_t3_r, arst=!\rst_l, srst={ }
  179 cells in clk=\tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  175 cells in clk=\tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  175 cells in clk=\tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  175 cells in clk=\tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  42 cells in clk=\tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en=\tlu.wr_mtdata1_t2_r, arst=!\rst_l, srst={ }
  40 cells in clk=\tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en=\tlu.wr_mtdata1_t1_r, arst=!\rst_l, srst={ }
  38 cells in clk=\tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en=\tlu.wr_mtdata1_t0_r, arst=!\rst_l, srst={ }
  85 cells in clk=\tlu.micect_ff.genblock.genblock.dff.clk, en=\tlu.wr_micect_r, arst=!\rst_l, srst={ }
  75 cells in clk=\tlu.mscratch_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  59 cells in clk=\tlu.mscause_ff.clk, en={ }, arst=!\rst_l, srst={ }
  91 cells in clk=\tlu.mrac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  97 cells in clk=\tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=\tlu.minstretl_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  49 cells in clk=\tlu.minstretl_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  105 cells in clk=\tlu.minstreth_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=\tlu.miccmect_ff.genblock.genblock.dff.clk, en=\tlu.wr_miccmect_r, arst=!\rst_l, srst={ }
  112 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=\tlu.mfdht_ff.en, arst=!\rst_l, srst={ }
  44 cells in clk=\tlu.mhpme6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  47 cells in clk=\tlu.mhpme5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=\tlu.mhpme4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  198 cells in clk=\tlu.mhpmc6h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  197 cells in clk=\tlu.mhpmc6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  201 cells in clk=\tlu.mhpmc5h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  192 cells in clk=\tlu.mhpmc5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  202 cells in clk=\tlu.mhpmc4h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  192 cells in clk=\tlu.mhpmc4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  199 cells in clk=\tlu.mhpmc3h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  197 cells in clk=\tlu.mhpmc3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  18 cells in clk=\free_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22191, arst=!\rst_l, srst={ }
  17 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=\tlu.wr_meipt_r, arst=!\rst_l, srst={ }
  129 cells in clk=\tlu.mfdc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=\tlu.mepc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  76 cells in clk=\tlu.meivt_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=\tlu.wr_meicurpl_r, arst=!\rst_l, srst={ }
  24 cells in clk=\tlu.meihap_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  73 cells in clk=\tlu.mdccmect_ff.genblock.genblock.dff.clk, en=\tlu.wr_mdccmect_r, arst=!\rst_l, srst={ }
  70 cells in clk=\tlu.mdseac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=\tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  106 cells in clk=\tlu.mcyclel_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  49 cells in clk=\tlu.mcyclel_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  100 cells in clk=\tlu.mcycleh_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=\tlu.mcgc_ff.genblock.genblock.dff.clk, en=\tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  26 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=\tlu.int_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  203 cells in clk=\tlu.mcause_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  97 cells in clk=\tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=\tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  64 cells in clk=\tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  161 cells in clk=\tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  65 cells in clk=\tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  163 cells in clk=\tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  182 cells in clk=\tlu.forcehaltctr_ff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:194:make_patterns_logic$22202, arst=!\rst_l, srst={ }
  24 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=\tlu.int_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  182 cells in clk=\tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1617 cells in clk=\tlu.genblk7.mstatus_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  79 cells in clk=\tlu.freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  15 cells in clk=\tlu.dcsr_ff.genblock.genblock.dff.clk, en=!\tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  306 cells in clk=\tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  173 cells in clk=\tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=\tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  23 cells in clk=\tlu.exctype_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  199 cells in clk=\tlu.excinfo_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  265 cells in clk=\tlu.dpc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  45 cells in clk=\tlu.dicawics_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  105 cells in clk=\tlu.dicad0h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=\tlu.dicad0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  55 cells in clk=\active_clk, en=\decode.i0_r_c_ff.en, arst=!\rst_l, srst={ }
  7 cells in clk=\tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.108.2. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[9].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 354 gates and 543 wires to a netlist network with 189 inputs and 69 outputs.

3.108.2.1. Executing ABC.

3.108.3. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[8].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 509 wires to a netlist network with 174 inputs and 67 outputs.

3.108.3.1. Executing ABC.

3.108.4. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[7].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 509 wires to a netlist network with 174 inputs and 67 outputs.

3.108.4.1. Executing ABC.

3.108.5. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[6].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 509 wires to a netlist network with 174 inputs and 67 outputs.

3.108.5.1. Executing ABC.

3.108.6. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[5].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 509 wires to a netlist network with 174 inputs and 68 outputs.

3.108.6.1. Executing ABC.

3.108.7. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[4].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 337 gates and 512 wires to a netlist network with 175 inputs and 69 outputs.

3.108.7.1. Executing ABC.

3.108.8. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[3].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 509 wires to a netlist network with 174 inputs and 67 outputs.

3.108.8.1. Executing ABC.

3.108.9. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[31].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 514 wires to a netlist network with 176 inputs and 68 outputs.

3.108.9.1. Executing ABC.

3.108.10. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[30].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 337 gates and 513 wires to a netlist network with 176 inputs and 67 outputs.

3.108.10.1. Executing ABC.

3.108.11. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[2].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 269 gates and 378 wires to a netlist network with 109 inputs and 67 outputs.

3.108.11.1. Executing ABC.

3.108.12. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[29].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 337 gates and 513 wires to a netlist network with 176 inputs and 67 outputs.

3.108.12.1. Executing ABC.

3.108.13. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[28].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 339 gates and 516 wires to a netlist network with 177 inputs and 69 outputs.

3.108.13.1. Executing ABC.

3.108.14. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[27].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 340 gates and 517 wires to a netlist network with 177 inputs and 70 outputs.

3.108.14.1. Executing ABC.

3.108.15. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[26].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 339 gates and 517 wires to a netlist network with 178 inputs and 69 outputs.

3.108.15.1. Executing ABC.

3.108.16. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[25].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 342 gates and 523 wires to a netlist network with 181 inputs and 72 outputs.

3.108.16.1. Executing ABC.

3.108.17. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[24].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 340 gates and 519 wires to a netlist network with 179 inputs and 70 outputs.

3.108.17.1. Executing ABC.

3.108.18. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[23].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 344 gates and 525 wires to a netlist network with 181 inputs and 74 outputs.

3.108.18.1. Executing ABC.

3.108.19. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[22].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 342 gates and 521 wires to a netlist network with 179 inputs and 72 outputs.

3.108.19.1. Executing ABC.

3.108.20. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[21].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 515 wires to a netlist network with 177 inputs and 68 outputs.

3.108.20.1. Executing ABC.

3.108.21. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[20].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 515 wires to a netlist network with 177 inputs and 68 outputs.

3.108.21.1. Executing ABC.

3.108.22. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[1].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 511 wires to a netlist network with 175 inputs and 69 outputs.

3.108.22.1. Executing ABC.

3.108.23. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[19].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 340 gates and 519 wires to a netlist network with 179 inputs and 70 outputs.

3.108.23.1. Executing ABC.

3.108.24. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[18].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 337 gates and 513 wires to a netlist network with 176 inputs and 67 outputs.

3.108.24.1. Executing ABC.

3.108.25. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[17].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 515 wires to a netlist network with 177 inputs and 68 outputs.

3.108.25.1. Executing ABC.

3.108.26. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[16].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 343 gates and 523 wires to a netlist network with 180 inputs and 70 outputs.

3.108.26.1. Executing ABC.

3.108.27. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[15].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 342 gates and 519 wires to a netlist network with 177 inputs and 74 outputs.

3.108.27.1. Executing ABC.

3.108.28. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[14].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 511 wires to a netlist network with 175 inputs and 68 outputs.

3.108.28.1. Executing ABC.

3.108.29. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[13].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 511 wires to a netlist network with 175 inputs and 68 outputs.

3.108.29.1. Executing ABC.

3.108.30. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[12].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 511 wires to a netlist network with 175 inputs and 68 outputs.

3.108.30.1. Executing ABC.

3.108.31. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[11].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 511 wires to a netlist network with 175 inputs and 68 outputs.

3.108.31.1. Executing ABC.

3.108.32. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf.gpr[10].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 511 wires to a netlist network with 175 inputs and 68 outputs.

3.108.32.1. Executing ABC.

3.108.33. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.write_csr_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 398 gates and 531 wires to a netlist network with 133 inputs and 48 outputs.

3.108.33.1. Executing ABC.

3.108.34. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by \decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 190 gates and 246 wires to a netlist network with 55 inputs and 43 outputs.

3.108.34.1. Executing ABC.

3.108.35. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 47 gates and 66 wires to a netlist network with 19 inputs and 3 outputs.

3.108.35.1. Executing ABC.

3.108.36. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 689 gates and 970 wires to a netlist network with 280 inputs and 19 outputs.

3.108.36.1. Executing ABC.

3.108.37. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 21 gates and 39 wires to a netlist network with 18 inputs and 5 outputs.

3.108.37.1. Executing ABC.

3.108.38. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 32 gates and 55 wires to a netlist network with 22 inputs and 16 outputs.

3.108.38.1. Executing ABC.

3.108.39. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 162 gates and 278 wires to a netlist network with 116 inputs and 111 outputs.

3.108.39.1. Executing ABC.

3.108.40. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 82 gates and 101 wires to a netlist network with 19 inputs and 32 outputs.

3.108.40.1. Executing ABC.

3.108.41. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.misc2ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 62 gates and 93 wires to a netlist network with 30 inputs and 15 outputs.

3.108.41.1. Executing ABC.

3.108.42. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 471 gates and 730 wires to a netlist network with 258 inputs and 84 outputs.

3.108.42.1. Executing ABC.

3.108.43. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.illegal_any_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 119 gates and 183 wires to a netlist network with 63 inputs and 79 outputs.

3.108.43.1. Executing ABC.

3.108.44. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0xinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.108.44.1. Executing ABC.

3.108.45. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0wbinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.108.45.1. Executing ABC.

3.108.46. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0rdff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 96 wires to a netlist network with 25 inputs and 56 outputs.

3.108.46.1. Executing ABC.

3.108.47. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0cinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.108.47.1. Executing ABC.

3.108.48. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0_result_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 199 wires to a netlist network with 101 inputs and 66 outputs.

3.108.48.1. Executing ABC.

3.108.49. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22208, asynchronously reset by !\rst_l
Extracted 32 gates and 56 wires to a netlist network with 24 inputs and 22 outputs.

3.108.49.1. Executing ABC.

3.108.50. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 307 gates and 333 wires to a netlist network with 26 inputs and 97 outputs.

3.108.50.1. Executing ABC.

3.108.51. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 49 gates and 72 wires to a netlist network with 23 inputs and 41 outputs.

3.108.51.1. Executing ABC.

3.108.52. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 114 wires to a netlist network with 33 inputs and 28 outputs.

3.108.52.1. Executing ABC.

3.108.53. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e1brpcff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 274 gates and 402 wires to a netlist network with 127 inputs and 77 outputs.

3.108.53.1. Executing ABC.

3.108.54. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 228 gates and 365 wires to a netlist network with 136 inputs and 124 outputs.

3.108.54.1. Executing ABC.

3.108.55. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.csr_rddata_x_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1757 gates and 3162 wires to a netlist network with 1405 inputs and 144 outputs.

3.108.55.1. Executing ABC.

3.108.56. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 141 wires to a netlist network with 42 inputs and 30 outputs.

3.108.56.1. Executing ABC.

3.108.57. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 95 gates and 136 wires to a netlist network with 40 inputs and 28 outputs.

3.108.57.1. Executing ABC.

3.108.58. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 95 gates and 136 wires to a netlist network with 40 inputs and 28 outputs.

3.108.58.1. Executing ABC.

3.108.59. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 95 gates and 136 wires to a netlist network with 40 inputs and 28 outputs.

3.108.59.1. Executing ABC.

3.108.60. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 95 gates and 136 wires to a netlist network with 40 inputs and 28 outputs.

3.108.60.1. Executing ABC.

3.108.61. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 96 gates and 138 wires to a netlist network with 40 inputs and 28 outputs.

3.108.61.1. Executing ABC.

3.108.62. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 93 gates and 133 wires to a netlist network with 39 inputs and 27 outputs.

3.108.62.1. Executing ABC.

3.108.63. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 112 gates and 159 wires to a netlist network with 46 inputs and 32 outputs.

3.108.63.1. Executing ABC.

3.108.64. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by \tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 19 gates and 29 wires to a netlist network with 10 inputs and 6 outputs.

3.108.64.1. Executing ABC.

3.108.65. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpme3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 158 gates and 218 wires to a netlist network with 59 inputs and 35 outputs.

3.108.65.1. Executing ABC.

3.108.66. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mdccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 198 wires to a netlist network with 85 inputs and 80 outputs.

3.108.66.1. Executing ABC.

3.108.67. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.miccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 116 gates and 202 wires to a netlist network with 86 inputs and 82 outputs.

3.108.67.1. Executing ABC.

3.108.68. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.micect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 116 gates and 203 wires to a netlist network with 87 inputs and 82 outputs.

3.108.68.1. Executing ABC.

3.108.69. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 5 outputs.

3.108.69.1. Executing ABC.

3.108.70. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1450 gates and 1619 wires to a netlist network with 168 inputs and 176 outputs.

3.108.70.1. Executing ABC.

3.108.71. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by \tlu.wr_mtsel_r, asynchronously reset by !\rst_l
Extracted 29 gates and 51 wires to a netlist network with 21 inputs and 17 outputs.

3.108.71.1. Executing ABC.

3.108.72. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 5 outputs.

3.108.72.1. Executing ABC.

3.108.73. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.traceskidff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 46 wires to a netlist network with 12 inputs and 10 outputs.

3.108.73.1. Executing ABC.

3.108.74. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, asynchronously reset by !\rst_l
Extracted 30 gates and 50 wires to a netlist network with 20 inputs and 20 outputs.

3.108.74.1. Executing ABC.

3.108.75. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 96 gates and 119 wires to a netlist network with 23 inputs and 21 outputs.

3.108.75.1. Executing ABC.

3.108.76. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 38 gates and 53 wires to a netlist network with 15 inputs and 14 outputs.

3.108.76.1. Executing ABC.

3.108.77. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 191 gates and 255 wires to a netlist network with 64 inputs and 40 outputs.

3.108.77.1. Executing ABC.

3.108.78. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 153 wires to a netlist network with 47 inputs and 30 outputs.

3.108.78.1. Executing ABC.

3.108.79. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtvec_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 140 gates and 217 wires to a netlist network with 77 inputs and 125 outputs.

3.108.79.1. Executing ABC.

3.108.80. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtval_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 497 gates and 643 wires to a netlist network with 146 inputs and 67 outputs.

3.108.80.1. Executing ABC.

3.108.81. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, enabled by \tlu.wr_mtdata1_t3_r, asynchronously reset by !\rst_l
Extracted 43 gates and 67 wires to a netlist network with 24 inputs and 31 outputs.

3.108.81.1. Executing ABC.

3.108.82. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 178 gates and 251 wires to a netlist network with 73 inputs and 131 outputs.

3.108.82.1. Executing ABC.

3.108.83. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 174 gates and 244 wires to a netlist network with 70 inputs and 130 outputs.

3.108.83.1. Executing ABC.

3.108.84. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 174 gates and 244 wires to a netlist network with 70 inputs and 130 outputs.

3.108.84.1. Executing ABC.

3.108.85. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 174 gates and 244 wires to a netlist network with 70 inputs and 130 outputs.

3.108.85.1. Executing ABC.

3.108.86. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, enabled by \tlu.wr_mtdata1_t2_r, asynchronously reset by !\rst_l
Extracted 42 gates and 63 wires to a netlist network with 21 inputs and 28 outputs.

3.108.86.1. Executing ABC.

3.108.87. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, enabled by \tlu.wr_mtdata1_t1_r, asynchronously reset by !\rst_l
Extracted 40 gates and 61 wires to a netlist network with 21 inputs and 27 outputs.

3.108.87.1. Executing ABC.

3.108.88. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, enabled by \tlu.wr_mtdata1_t0_r, asynchronously reset by !\rst_l
Extracted 38 gates and 56 wires to a netlist network with 18 inputs and 27 outputs.

3.108.88.1. Executing ABC.

3.108.89. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, enabled by \tlu.wr_micect_r, asynchronously reset by !\rst_l
Extracted 85 gates and 106 wires to a netlist network with 19 inputs and 43 outputs.

3.108.89.1. Executing ABC.

3.108.90. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mscratch_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 35 outputs.

3.108.90.1. Executing ABC.

3.108.91. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mscause_ff.clk, asynchronously reset by !\rst_l
Extracted 58 gates and 86 wires to a netlist network with 27 inputs and 10 outputs.

3.108.91.1. Executing ABC.

3.108.92. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mrac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 149 wires to a netlist network with 59 inputs and 71 outputs.

3.108.92.1. Executing ABC.

3.108.93. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 96 gates and 125 wires to a netlist network with 28 inputs and 21 outputs.

3.108.93.1. Executing ABC.

3.108.94. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.minstretl_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 136 wires to a netlist network with 56 inputs and 51 outputs.

3.108.94.1. Executing ABC.

3.108.95. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.minstretl_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 48 gates and 66 wires to a netlist network with 18 inputs and 13 outputs.

3.108.95.1. Executing ABC.

3.108.96. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.minstreth_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 145 wires to a netlist network with 71 inputs and 35 outputs.

3.108.96.1. Executing ABC.

3.108.97. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, asynchronously reset by !\rst_l
Extracted 36 gates and 58 wires to a netlist network with 22 inputs and 22 outputs.

3.108.97.1. Executing ABC.

3.108.98. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, enabled by \tlu.wr_miccmect_r, asynchronously reset by !\rst_l
Extracted 70 gates and 85 wires to a netlist network with 13 inputs and 36 outputs.

3.108.98.1. Executing ABC.

3.108.99. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by \tlu.mfdht_ff.en, asynchronously reset by !\rst_l
Extracted 111 gates and 162 wires to a netlist network with 49 inputs and 42 outputs.

3.108.99.1. Executing ABC.

3.108.100. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpme6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 60 wires to a netlist network with 17 inputs and 26 outputs.

3.108.100.1. Executing ABC.

3.108.101. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpme5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 46 gates and 66 wires to a netlist network with 20 inputs and 29 outputs.

3.108.101.1. Executing ABC.

3.108.102. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpme4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 59 wires to a netlist network with 16 inputs and 27 outputs.

3.108.102.1. Executing ABC.

3.108.103. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc6h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 197 gates and 244 wires to a netlist network with 47 inputs and 34 outputs.

3.108.103.1. Executing ABC.

3.108.104. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 196 gates and 245 wires to a netlist network with 49 inputs and 41 outputs.

3.108.104.1. Executing ABC.

3.108.105. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc5h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 200 gates and 250 wires to a netlist network with 50 inputs and 35 outputs.

3.108.105.1. Executing ABC.

3.108.106. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 191 gates and 235 wires to a netlist network with 44 inputs and 41 outputs.

3.108.106.1. Executing ABC.

3.108.107. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc4h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 201 gates and 252 wires to a netlist network with 51 inputs and 36 outputs.

3.108.107.1. Executing ABC.

3.108.108. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 191 gates and 235 wires to a netlist network with 44 inputs and 40 outputs.

3.108.108.1. Executing ABC.

3.108.109. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc3h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 198 gates and 246 wires to a netlist network with 48 inputs and 34 outputs.

3.108.109.1. Executing ABC.

3.108.110. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mhpmc3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 196 gates and 244 wires to a netlist network with 48 inputs and 44 outputs.

3.108.110.1. Executing ABC.

3.108.111. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22191, asynchronously reset by !\rst_l
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 6 outputs.

3.108.111.1. Executing ABC.

3.108.112. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by \tlu.wr_meipt_r, asynchronously reset by !\rst_l
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 13 outputs.

3.108.112.1. Executing ABC.

3.108.113. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mfdc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 198 wires to a netlist network with 69 inputs and 43 outputs.

3.108.113.1. Executing ABC.

3.108.114. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mepc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 442 wires to a netlist network with 112 inputs and 66 outputs.

3.108.114.1. Executing ABC.

3.108.115. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.meivt_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 75 gates and 109 wires to a netlist network with 34 inputs and 68 outputs.

3.108.115.1. Executing ABC.

3.108.116. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by \tlu.wr_meicurpl_r, asynchronously reset by !\rst_l
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 16 outputs.

3.108.116.1. Executing ABC.

3.108.117. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.meihap_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 23 outputs.

3.108.117.1. Executing ABC.

3.108.118. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, enabled by \tlu.wr_mdccmect_r, asynchronously reset by !\rst_l
Extracted 73 gates and 90 wires to a netlist network with 15 inputs and 38 outputs.

3.108.118.1. Executing ABC.

3.108.119. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mdseac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 106 wires to a netlist network with 37 inputs and 36 outputs.

3.108.119.1. Executing ABC.

3.108.120. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by \tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 33 gates and 57 wires to a netlist network with 24 inputs and 20 outputs.

3.108.120.1. Executing ABC.

3.108.121. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mcyclel_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 136 wires to a netlist network with 56 inputs and 51 outputs.

3.108.121.1. Executing ABC.

3.108.122. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mcyclel_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 48 gates and 65 wires to a netlist network with 17 inputs and 16 outputs.

3.108.122.1. Executing ABC.

3.108.123. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mcycleh_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 136 wires to a netlist network with 67 inputs and 33 outputs.

3.108.123.1. Executing ABC.

3.108.124. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mcgc_ff.genblock.genblock.dff.clk, enabled by \tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 37 gates and 64 wires to a netlist network with 27 inputs and 29 outputs.

3.108.124.1. Executing ABC.

3.108.125. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by \tlu.int_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 12 outputs.

3.108.125.1. Executing ABC.

3.108.126. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mcause_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 202 gates and 259 wires to a netlist network with 57 inputs and 34 outputs.

3.108.126.1. Executing ABC.

3.108.127. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 96 gates and 134 wires to a netlist network with 38 inputs and 61 outputs.

3.108.127.1. Executing ABC.

3.108.128. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 107 wires to a netlist network with 38 inputs and 34 outputs.

3.108.128.1. Executing ABC.

3.108.129. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 63 gates and 81 wires to a netlist network with 17 inputs and 23 outputs.

3.108.129.1. Executing ABC.

3.108.130. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 136 gates and 198 wires to a netlist network with 61 inputs and 76 outputs.

3.108.130.1. Executing ABC.

3.108.131. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 64 gates and 84 wires to a netlist network with 19 inputs and 22 outputs.

3.108.131.1. Executing ABC.

3.108.132. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 202 wires to a netlist network with 63 inputs and 76 outputs.

3.108.132.1. Executing ABC.

3.108.133. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.forcehaltctr_ff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22202, asynchronously reset by !\rst_l
Extracted 182 gates and 218 wires to a netlist network with 35 inputs and 33 outputs.

3.108.133.1. Executing ABC.

3.108.134. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by \tlu.int_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 12 outputs.

3.108.134.1. Executing ABC.

3.108.135. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 181 gates and 259 wires to a netlist network with 78 inputs and 55 outputs.

3.108.135.1. Executing ABC.

3.108.136. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.genblk7.mstatus_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1546 gates and 1977 wires to a netlist network with 431 inputs and 159 outputs.

3.108.136.1. Executing ABC.

3.108.137. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 32 gates and 59 wires to a netlist network with 27 inputs and 20 outputs.

3.108.137.1. Executing ABC.

3.108.138. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 78 gates and 118 wires to a netlist network with 39 inputs and 31 outputs.

3.108.138.1. Executing ABC.

3.108.139. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by !$abc$88849$tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 8 outputs.

3.108.139.1. Executing ABC.

3.108.140. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 305 gates and 504 wires to a netlist network with 199 inputs and 40 outputs.

3.108.140.1. Executing ABC.

3.108.141. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 172 gates and 302 wires to a netlist network with 130 inputs and 29 outputs.

3.108.141.1. Executing ABC.

3.108.142. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 186 wires to a netlist network with 58 inputs and 36 outputs.

3.108.142.1. Executing ABC.

3.108.143. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.exctype_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 13 outputs.

3.108.143.1. Executing ABC.

3.108.144. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.excinfo_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 198 gates and 264 wires to a netlist network with 66 inputs and 46 outputs.

3.108.144.1. Executing ABC.

3.108.145. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.dpc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 264 gates and 370 wires to a netlist network with 106 inputs and 65 outputs.

3.108.145.1. Executing ABC.

3.108.146. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.dicawics_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 44 gates and 73 wires to a netlist network with 29 inputs and 38 outputs.

3.108.146.1. Executing ABC.

3.108.147. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.dicad0h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 68 outputs.

3.108.147.1. Executing ABC.

3.108.148. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.dicad0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 68 outputs.

3.108.148.1. Executing ABC.

3.108.149. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by \decode.i0_r_c_ff.en, asynchronously reset by !\rst_l
Extracted 55 gates and 97 wires to a netlist network with 42 inputs and 26 outputs.

3.108.149.1. Executing ABC.

3.108.150. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.108.150.1. Executing ABC.

yosys> abc -dff

3.109. Executing ABC pass (technology mapping using ABC).

3.109.1. Summary of detected clock domains:
  61 cells in clk=\tlu.dicawics_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=\tlu.dicad0h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  163 cells in clk=\tlu.excinfo_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  22 cells in clk=\tlu.exctype_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=\tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  11 cells in clk=$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=!$abc$88849$tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  52 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$93601$tlu.mfdht_ff.en, arst=!\rst_l, srst={ }
  45 cells in clk=\tlu.mhpme4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=\tlu.mhpme5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=\tlu.mhpme6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=\tlu.minstretl_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, en=$abc$93529$tlu.wr_miccmect_r, arst=!\rst_l, srst={ }
  114 cells in clk=\tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=\tlu.mscause_ff.clk, en={ }, arst=!\rst_l, srst={ }
  17 cells in clk=\tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  28 cells in clk=\tlu.traceskidff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  15 cells in clk=\tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i0rdff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  162 cells in clk=\tlu.mdccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  144 cells in clk=\decode.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=\tlu.mhpme3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  120 cells in clk=\decode.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  120 cells in clk=\decode.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  120 cells in clk=\decode.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=\decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  120 cells in clk=\decode.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  195 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  167 cells in clk=\tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  53 cells in clk=\tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en=$abc$91579$tlu.wr_mtdata1_t3_r, arst=!\rst_l, srst={ }
  177 cells in clk=\tlu.mtvec_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  16 cells in clk=$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=$abc$88849$tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  115 cells in clk=\decode.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=\tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  121 cells in clk=\decode.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.misc2ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  56 cells in clk=$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, en=$abc$92723$tlu.wr_micect_r, arst=!\rst_l, srst={ }
  99 cells in clk=\tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  26 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en=$abc$92618$tlu.wr_mtdata1_t1_r, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en=$abc$92563$tlu.wr_mtdata1_t2_r, arst=!\rst_l, srst={ }
  171 cells in clk=\tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  167 cells in clk=\tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  169 cells in clk=\tlu.miccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  223 cells in clk=\decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  553 cells in clk=\decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  77 cells in clk=\decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=\tlu.dcsr_ff.genblock.genblock.dff.clk, en=$abc$85148$auto$opt_dff.cc:219:make_patterns_logic$22208, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0cinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  92 cells in clk=\decode.i0xinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  110 cells in clk=\decode.illegal_any_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=\decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  142 cells in clk=\tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  224 cells in clk=\tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  194 cells in clk=\tlu.mhpmc6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  174 cells in clk=\tlu.mhpmc3h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  181 cells in clk=\tlu.mhpmc4h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  186 cells in clk=\tlu.mhpmc5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  180 cells in clk=\tlu.mhpmc5h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  173 cells in clk=\tlu.mhpmc6h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  207 cells in clk=\tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=\tlu.mscratch_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  283 cells in clk=\tlu.dpc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  77 cells in clk=\tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  80 cells in clk=\tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  98 cells in clk=\tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  28 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$96524$tlu.int_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  204 cells in clk=\tlu.mcause_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  29 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$96179$tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  48 cells in clk=\tlu.mcyclel_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  233 cells in clk=\decode.e1brpcff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  98 cells in clk=\tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  475 cells in clk=\tlu.mtval_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=\tlu.mcgc_ff.genblock.genblock.dff.clk, en=$abc$96469$tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  185 cells in clk=\tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$97694$tlu.int_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  202 cells in clk=\tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  101 cells in clk=\decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1741 cells in clk=\decode.csr_rddata_x_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  116 cells in clk=\tlu.minstretl_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  109 cells in clk=\tlu.mcyclel_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  351 cells in clk=\tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=\active_clk, en=$abc$100745$decode.i0_r_c_ff.en, arst=!\rst_l, srst={ }
  24 cells in clk=\tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$90221$tlu.wr_mtsel_r, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en=$abc$92671$tlu.wr_mtdata1_t0_r, arst=!\rst_l, srst={ }
  99 cells in clk=\tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=\tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  144 cells in clk=\active_clk, en=$abc$82771$decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  17 cells in clk=\tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  549 cells in clk=\decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  170 cells in clk=\tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=\tlu.minstreth_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  167 cells in clk=\tlu.micect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  191 cells in clk=\tlu.mhpmc4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  16 cells in clk=\free_clk, en=$abc$95322$auto$opt_dff.cc:219:make_patterns_logic$22191, arst=!\rst_l, srst={ }
  19 cells in clk=\tlu.meihap_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  17 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$95932$tlu.wr_meicurpl_r, arst=!\rst_l, srst={ }
  322 cells in clk=\tlu.mepc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=\tlu.mfdc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, en=$abc$96002$tlu.wr_mdccmect_r, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$95338$tlu.wr_meipt_r, arst=!\rst_l, srst={ }
  107 cells in clk=\tlu.dicad0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\tlu.mdseac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=\decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=\decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  201 cells in clk=\decode.write_csr_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  341 cells in clk=\arf.gpr[10].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[11].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[12].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[13].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[14].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=\arf.gpr[15].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  343 cells in clk=\arf.gpr[16].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=\arf.gpr[17].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1225 cells in clk=\tlu.genblk7.mstatus_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=\tlu.freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  103 cells in clk=\tlu.mcycleh_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=\tlu.forcehaltctr_ff.genblock.genblock.dff.clk, en=$abc$97504$auto$opt_dff.cc:194:make_patterns_logic$22202, arst=!\rst_l, srst={ }
  92 cells in clk=\tlu.mrac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  191 cells in clk=\tlu.mhpmc3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=\decode.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  802 cells in clk=\decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  79 cells in clk=\tlu.meivt_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i0wbinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=\decode.i0_result_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  348 cells in clk=\arf.gpr[9].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\arf.gpr[8].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  335 cells in clk=\arf.gpr[7].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  335 cells in clk=\arf.gpr[6].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\arf.gpr[5].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\arf.gpr[4].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=\arf.gpr[3].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  335 cells in clk=\arf.gpr[31].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=\arf.gpr[30].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  273 cells in clk=\arf.gpr[2].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=\arf.gpr[29].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=\arf.gpr[28].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=\arf.gpr[27].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=\arf.gpr[26].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[25].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[24].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[23].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[22].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[21].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[20].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=\arf.gpr[1].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=\arf.gpr[19].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=\arf.gpr[18].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  12 cells in clk=$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.109.2. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100394$tlu.dicawics_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 60 gates and 107 wires to a netlist network with 47 inputs and 55 outputs.

3.109.2.1. Executing ABC.

3.109.3. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100472$tlu.dicad0h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 69 outputs.

3.109.3.1. Executing ABC.

3.109.4. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99952$tlu.excinfo_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 162 gates and 236 wires to a netlist network with 74 inputs and 41 outputs.

3.109.4.1. Executing ABC.

3.109.5. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99928$tlu.exctype_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 10 outputs.

3.109.5.1. Executing ABC.

3.109.6. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99090$tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 19 outputs.

3.109.6.1. Executing ABC.

3.109.7. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by !$abc$88849$tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.109.7.1. Executing ABC.

3.109.8. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$93601$tlu.mfdht_ff.en, asynchronously reset by !\rst_l
Extracted 51 gates and 69 wires to a netlist network with 18 inputs and 37 outputs.

3.109.8.1. Executing ABC.

3.109.9. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93817$tlu.mhpme4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 44 gates and 62 wires to a netlist network with 18 inputs and 33 outputs.

3.109.9.1. Executing ABC.

3.109.10. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93767$tlu.mhpme5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 38 gates and 55 wires to a netlist network with 17 inputs and 27 outputs.

3.109.10.1. Executing ABC.

3.109.11. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93720$tlu.mhpme6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 65 wires to a netlist network with 22 inputs and 30 outputs.

3.109.11.1. Executing ABC.

3.109.12. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93335$tlu.minstretl_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 54 wires to a netlist network with 12 inputs and 12 outputs.

3.109.12.1. Executing ABC.

3.109.13. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, enabled by $abc$93529$tlu.wr_miccmect_r, asynchronously reset by !\rst_l
Extracted 48 gates and 64 wires to a netlist network with 16 inputs and 37 outputs.

3.109.13.1. Executing ABC.

3.109.14. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93113$tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 147 wires to a netlist network with 33 inputs and 24 outputs.

3.109.14.1. Executing ABC.

3.109.15. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$92917$tlu.mscause_ff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 90 wires to a netlist network with 33 inputs and 7 outputs.

3.109.15.1. Executing ABC.

3.109.16. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 3 outputs.

3.109.16.1. Executing ABC.

3.109.17. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90270$tlu.traceskidff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 27 gates and 39 wires to a netlist network with 12 inputs and 10 outputs.

3.109.17.1. Executing ABC.

3.109.18. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 2 outputs.

3.109.18.1. Executing ABC.

3.109.19. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$84833$decode.i0rdff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 92 wires to a netlist network with 27 inputs and 49 outputs.

3.109.19.1. Executing ABC.

3.109.20. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 136 gates and 217 wires to a netlist network with 81 inputs and 80 outputs.

3.109.20.1. Executing ABC.

3.109.21. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87826$decode.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 143 gates and 183 wires to a netlist network with 40 inputs and 22 outputs.

3.109.21.1. Executing ABC.

3.109.22. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88867$tlu.mhpme3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 133 gates and 188 wires to a netlist network with 55 inputs and 29 outputs.

3.109.22.1. Executing ABC.

3.109.23. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88337$decode.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 119 gates and 159 wires to a netlist network with 40 inputs and 23 outputs.

3.109.23.1. Executing ABC.

3.109.24. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88216$decode.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 119 gates and 159 wires to a netlist network with 40 inputs and 23 outputs.

3.109.24.1. Executing ABC.

3.109.25. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87974$decode.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 119 gates and 159 wires to a netlist network with 40 inputs and 23 outputs.

3.109.25.1. Executing ABC.

3.109.26. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85468$decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 37 gates and 53 wires to a netlist network with 16 inputs and 37 outputs.

3.109.26.1. Executing ABC.

3.109.27. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88095$decode.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 119 gates and 159 wires to a netlist network with 40 inputs and 23 outputs.

3.109.27.1. Executing ABC.

3.109.28. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 195 gates and 332 wires to a netlist network with 137 inputs and 140 outputs.

3.109.28.1. Executing ABC.

3.109.29. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$91636$tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 166 gates and 236 wires to a netlist network with 70 inputs and 130 outputs.

3.109.29.1. Executing ABC.

3.109.30. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, enabled by $abc$91579$tlu.wr_mtdata1_t3_r, asynchronously reset by !\rst_l
Extracted 52 gates and 85 wires to a netlist network with 33 inputs and 30 outputs.

3.109.30.1. Executing ABC.

3.109.31. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90893$tlu.mtvec_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 146 gates and 228 wires to a netlist network with 82 inputs and 133 outputs.

3.109.31.1. Executing ABC.

3.109.32. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by $abc$101263$abc$88849$tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 16 gates and 23 wires to a netlist network with 7 inputs and 5 outputs.

3.109.32.1. Executing ABC.

3.109.33. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88579$decode.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 114 gates and 154 wires to a netlist network with 40 inputs and 24 outputs.

3.109.33.1. Executing ABC.

3.109.34. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, asynchronously reset by !\rst_l
Extracted 38 gates and 59 wires to a netlist network with 21 inputs and 22 outputs.

3.109.34.1. Executing ABC.

3.109.35. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90503$tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 37 gates and 52 wires to a netlist network with 15 inputs and 13 outputs.

3.109.35.1. Executing ABC.

3.109.36. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88458$decode.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 120 gates and 161 wires to a netlist network with 41 inputs and 24 outputs.

3.109.36.1. Executing ABC.

3.109.37. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83882$decode.misc2ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 96 wires to a netlist network with 31 inputs and 16 outputs.

3.109.37.1. Executing ABC.

3.109.38. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, enabled by $abc$92723$tlu.wr_micect_r, asynchronously reset by !\rst_l
Extracted 56 gates and 74 wires to a netlist network with 18 inputs and 34 outputs.

3.109.38.1. Executing ABC.

3.109.39. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90777$tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 141 wires to a netlist network with 43 inputs and 38 outputs.

3.109.39.1. Executing ABC.

3.109.40. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, asynchronously reset by !\rst_l
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 17 outputs.

3.109.40.1. Executing ABC.

3.109.41. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, enabled by $abc$92618$tlu.wr_mtdata1_t1_r, asynchronously reset by !\rst_l
Extracted 38 gates and 63 wires to a netlist network with 25 inputs and 30 outputs.

3.109.41.1. Executing ABC.

3.109.42. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, enabled by $abc$92563$tlu.wr_mtdata1_t2_r, asynchronously reset by !\rst_l
Extracted 40 gates and 63 wires to a netlist network with 23 inputs and 31 outputs.

3.109.42.1. Executing ABC.

3.109.43. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$92101$tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 170 gates and 243 wires to a netlist network with 73 inputs and 132 outputs.

3.109.43.1. Executing ABC.

3.109.44. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$91870$tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 166 gates and 236 wires to a netlist network with 70 inputs and 130 outputs.

3.109.44.1. Executing ABC.

3.109.45. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 141 gates and 225 wires to a netlist network with 84 inputs and 85 outputs.

3.109.45.1. Executing ABC.

3.109.46. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85183$decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 222 gates and 274 wires to a netlist network with 52 inputs and 134 outputs.

3.109.46.1. Executing ABC.

3.109.47. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83952$decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 552 gates and 913 wires to a netlist network with 361 inputs and 101 outputs.

3.109.47.1. Executing ABC.

3.109.48. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83778$decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 76 gates and 110 wires to a netlist network with 34 inputs and 52 outputs.

3.109.48.1. Executing ABC.

3.109.49. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by $abc$85148$auto$opt_dff.cc:219:make_patterns_logic$22208, asynchronously reset by !\rst_l
Extracted 32 gates and 58 wires to a netlist network with 26 inputs and 25 outputs.

3.109.49.1. Executing ABC.

3.109.50. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$84918$decode.i0cinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.109.50.1. Executing ABC.

3.109.51. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$84542$decode.i0xinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 91 gates and 154 wires to a netlist network with 63 inputs and 47 outputs.

3.109.51.1. Executing ABC.

3.109.52. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$84384$decode.illegal_any_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 109 gates and 172 wires to a netlist network with 63 inputs and 39 outputs.

3.109.52.1. Executing ABC.

3.109.53. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83610$decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 178 wires to a netlist network with 68 inputs and 71 outputs.

3.109.53.1. Executing ABC.

3.109.54. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90354$tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 141 gates and 163 wires to a netlist network with 22 inputs and 29 outputs.

3.109.54.1. Executing ABC.

3.109.55. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90554$tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 223 gates and 291 wires to a netlist network with 68 inputs and 44 outputs.

3.109.55.1. Executing ABC.

3.109.56. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94035$tlu.mhpmc6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 193 gates and 242 wires to a netlist network with 49 inputs and 45 outputs.

3.109.56.1. Executing ABC.

3.109.57. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94956$tlu.mhpmc3h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 173 gates and 223 wires to a netlist network with 50 inputs and 34 outputs.

3.109.57.1. Executing ABC.

3.109.58. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94592$tlu.mhpmc4h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 180 gates and 235 wires to a netlist network with 55 inputs and 38 outputs.

3.109.58.1. Executing ABC.

3.109.59. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94403$tlu.mhpmc5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 185 gates and 227 wires to a netlist network with 42 inputs and 43 outputs.

3.109.59.1. Executing ABC.

3.109.60. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94229$tlu.mhpmc5h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 179 gates and 234 wires to a netlist network with 55 inputs and 37 outputs.

3.109.60.1. Executing ABC.

3.109.61. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93864$tlu.mhpmc6h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 172 gates and 221 wires to a netlist network with 49 inputs and 34 outputs.

3.109.61.1. Executing ABC.

3.109.62. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99589$tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 206 gates and 334 wires to a netlist network with 128 inputs and 27 outputs.

3.109.62.1. Executing ABC.

3.109.63. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$92811$tlu.mscratch_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 35 outputs.

3.109.63.1. Executing ABC.

3.109.64. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100134$tlu.dpc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 282 gates and 407 wires to a netlist network with 125 inputs and 87 outputs.

3.109.64.1. Executing ABC.

3.109.65. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96984$tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 76 gates and 93 wires to a netlist network with 17 inputs and 23 outputs.

3.109.65.1. Executing ABC.

3.109.66. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97242$tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 79 gates and 98 wires to a netlist network with 19 inputs and 22 outputs.

3.109.66.1. Executing ABC.

3.109.67. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96755$tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 97 gates and 135 wires to a netlist network with 38 inputs and 36 outputs.

3.109.67.1. Executing ABC.

3.109.68. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$96524$tlu.int_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 28 gates and 49 wires to a netlist network with 21 inputs and 13 outputs.

3.109.68.1. Executing ABC.

3.109.69. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96554$tlu.mcause_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 203 gates and 263 wires to a netlist network with 60 inputs and 35 outputs.

3.109.69.1. Executing ABC.

3.109.70. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$96179$tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 17 outputs.

3.109.70.1. Executing ABC.

3.109.71. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96321$tlu.mcyclel_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 47 gates and 63 wires to a netlist network with 16 inputs and 16 outputs.

3.109.71.1. Executing ABC.

3.109.72. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85657$decode.e1brpcff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 232 gates and 375 wires to a netlist network with 143 inputs and 82 outputs.

3.109.72.1. Executing ABC.

3.109.73. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99799$tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 20 outputs.

3.109.73.1. Executing ABC.

3.109.74. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$91086$tlu.mtval_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 474 gates and 634 wires to a netlist network with 160 inputs and 81 outputs.

3.109.74.1. Executing ABC.

3.109.75. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96469$tlu.mcgc_ff.genblock.genblock.dff.clk, enabled by $abc$96469$tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 45 gates and 80 wires to a netlist network with 35 inputs and 34 outputs.

3.109.75.1. Executing ABC.

3.109.76. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97321$tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 160 gates and 222 wires to a netlist network with 62 inputs and 75 outputs.

3.109.76.1. Executing ABC.

3.109.77. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$97694$tlu.int_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 12 outputs.

3.109.77.1. Executing ABC.

3.109.78. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97721$tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 201 gates and 297 wires to a netlist network with 96 inputs and 92 outputs.

3.109.78.1. Executing ABC.

3.109.79. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85541$decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 100 gates and 137 wires to a netlist network with 37 inputs and 32 outputs.

3.109.79.1. Executing ABC.

3.109.80. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$86057$decode.csr_rddata_x_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1740 gates and 3139 wires to a netlist network with 1399 inputs and 131 outputs.

3.109.80.1. Executing ABC.

3.109.81. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93232$tlu.minstretl_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 155 wires to a netlist network with 65 inputs and 55 outputs.

3.109.81.1. Executing ABC.

3.109.82. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96218$tlu.mcyclel_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 141 wires to a netlist network with 58 inputs and 53 outputs.

3.109.82.1. Executing ABC.

3.109.83. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99242$tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 350 gates and 550 wires to a netlist network with 200 inputs and 43 outputs.

3.109.83.1. Executing ABC.

3.109.84. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by $abc$100745$decode.i0_r_c_ff.en, asynchronously reset by !\rst_l
Extracted 48 gates and 91 wires to a netlist network with 43 inputs and 24 outputs.

3.109.84.1. Executing ABC.

3.109.85. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$90221$tlu.wr_mtsel_r, asynchronously reset by !\rst_l
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 16 outputs.

3.109.85.1. Executing ABC.

3.109.86. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, enabled by $abc$92671$tlu.wr_mtdata1_t0_r, asynchronously reset by !\rst_l
Extracted 39 gates and 63 wires to a netlist network with 24 inputs and 32 outputs.

3.109.86.1. Executing ABC.

3.109.87. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96883$tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 136 wires to a netlist network with 38 inputs and 57 outputs.

3.109.87.1. Executing ABC.

3.109.88. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97061$tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 160 gates and 221 wires to a netlist network with 61 inputs and 77 outputs.

3.109.88.1. Executing ABC.

3.109.89. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by $abc$82771$decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 144 gates and 213 wires to a netlist network with 69 inputs and 52 outputs.

3.109.89.1. Executing ABC.

3.109.90. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 4 outputs.

3.109.90.1. Executing ABC.

3.109.91. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82974$decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 548 gates and 825 wires to a netlist network with 277 inputs and 16 outputs.

3.109.91.1. Executing ABC.

3.109.92. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$92332$tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 169 gates and 242 wires to a netlist network with 73 inputs and 133 outputs.

3.109.92.1. Executing ABC.

3.109.93. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93384$tlu.minstreth_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 144 wires to a netlist network with 71 inputs and 35 outputs.

3.109.93.1. Executing ABC.

3.109.94. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 139 gates and 222 wires to a netlist network with 83 inputs and 82 outputs.

3.109.94.1. Executing ABC.

3.109.95. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94767$tlu.mhpmc4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 190 gates and 238 wires to a netlist network with 48 inputs and 44 outputs.

3.109.95.1. Executing ABC.

3.109.96. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, enabled by $abc$95322$auto$opt_dff.cc:219:make_patterns_logic$22191, asynchronously reset by !\rst_l
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 6 outputs.

3.109.96.1. Executing ABC.

3.109.97. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$95962$tlu.meihap_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs.

3.109.97.1. Executing ABC.

3.109.98. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$95932$tlu.wr_meicurpl_r, asynchronously reset by !\rst_l
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 13 outputs.

3.109.98.1. Executing ABC.

3.109.99. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$95486$tlu.mepc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 321 gates and 428 wires to a netlist network with 107 inputs and 65 outputs.

3.109.99.1. Executing ABC.

3.109.100. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$95363$tlu.mfdc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 72 wires to a netlist network with 27 inputs and 27 outputs.

3.109.100.1. Executing ABC.

3.109.101. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, enabled by $abc$96002$tlu.wr_mdccmect_r, asynchronously reset by !\rst_l
Extracted 44 gates and 58 wires to a netlist network with 14 inputs and 32 outputs.

3.109.101.1. Executing ABC.

3.109.102. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$95338$tlu.wr_meipt_r, asynchronously reset by !\rst_l
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 11 outputs.

3.109.102.1. Executing ABC.

3.109.103. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100608$tlu.dicad0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 183 wires to a netlist network with 77 inputs and 70 outputs.

3.109.103.1. Executing ABC.

3.109.104. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96077$tlu.mdseac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 38 outputs.

3.109.104.1. Executing ABC.

3.109.105. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83557$decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 40 gates and 60 wires to a netlist network with 20 inputs and 11 outputs.

3.109.105.1. Executing ABC.

3.109.106. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82901$decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 76 wires to a netlist network with 31 inputs and 11 outputs.

3.109.106.1. Executing ABC.

3.109.107. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82477$decode.write_csr_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 200 gates and 289 wires to a netlist network with 89 inputs and 65 outputs.

3.109.107.1. Executing ABC.

3.109.108. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82145$arf.gpr[10].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 340 gates and 524 wires to a netlist network with 184 inputs and 70 outputs.

3.109.108.1. Executing ABC.

3.109.109. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$81813$arf.gpr[11].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 68 outputs.

3.109.109.1. Executing ABC.

3.109.110. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$81481$arf.gpr[12].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 68 outputs.

3.109.110.1. Executing ABC.

3.109.111. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$81149$arf.gpr[13].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 68 outputs.

3.109.111.1. Executing ABC.

3.109.112. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$80817$arf.gpr[14].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 68 outputs.

3.109.112.1. Executing ABC.

3.109.113. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$80479$arf.gpr[15].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 70 outputs.

3.109.113.1. Executing ABC.

3.109.114. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$80140$arf.gpr[16].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 342 gates and 524 wires to a netlist network with 182 inputs and 70 outputs.

3.109.114.1. Executing ABC.

3.109.115. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79806$arf.gpr[17].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 512 wires to a netlist network with 177 inputs and 70 outputs.

3.109.115.1. Executing ABC.

3.109.116. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97924$tlu.genblk7.mstatus_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1154 gates and 1579 wires to a netlist network with 425 inputs and 149 outputs.

3.109.116.1. Executing ABC.

3.109.117. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99129$tlu.freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 142 gates and 224 wires to a netlist network with 82 inputs and 54 outputs.

3.109.117.1. Executing ABC.

3.109.118. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96370$tlu.mcycleh_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 142 wires to a netlist network with 70 inputs and 35 outputs.

3.109.118.1. Executing ABC.

3.109.119. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97504$tlu.forcehaltctr_ff.genblock.genblock.dff.clk, enabled by $abc$110152$abc$97504$auto$opt_dff.cc:194:make_patterns_logic$22202, asynchronously reset by !\rst_l
Extracted 185 gates and 246 wires to a netlist network with 61 inputs and 64 outputs.

3.109.119.1. Executing ABC.

3.109.120. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$92972$tlu.mrac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 91 gates and 151 wires to a netlist network with 60 inputs and 69 outputs.

3.109.120.1. Executing ABC.

3.109.121. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$95128$tlu.mhpmc3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 190 gates and 235 wires to a netlist network with 45 inputs and 45 outputs.

3.109.121.1. Executing ABC.

3.109.122. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88695$decode.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 133 gates and 166 wires to a netlist network with 33 inputs and 25 outputs.

3.109.122.1. Executing ABC.

3.109.123. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89444$decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 801 gates and 993 wires to a netlist network with 192 inputs and 220 outputs.

3.109.123.1. Executing ABC.

3.109.124. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$95813$tlu.meivt_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 78 gates and 115 wires to a netlist network with 37 inputs and 72 outputs.

3.109.124.1. Executing ABC.

3.109.125. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$84641$decode.i0wbinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.109.125.1. Executing ABC.

3.109.126. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$85017$decode.i0_result_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 199 wires to a netlist network with 101 inputs and 66 outputs.

3.109.126.1. Executing ABC.

3.109.127. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$72178$arf.gpr[9].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 347 gates and 537 wires to a netlist network with 190 inputs and 70 outputs.

3.109.127.1. Executing ABC.

3.109.128. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$72525$arf.gpr[8].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 517 wires to a netlist network with 179 inputs and 74 outputs.

3.109.128.1. Executing ABC.

3.109.129. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$72856$arf.gpr[7].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 334 gates and 512 wires to a netlist network with 178 inputs and 71 outputs.

3.109.129.1. Executing ABC.

3.109.130. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$73187$arf.gpr[6].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 334 gates and 511 wires to a netlist network with 177 inputs and 70 outputs.

3.109.130.1. Executing ABC.

3.109.131. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$73518$arf.gpr[5].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 517 wires to a netlist network with 179 inputs and 75 outputs.

3.109.131.1. Executing ABC.

3.109.132. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$73849$arf.gpr[4].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 518 wires to a netlist network with 180 inputs and 75 outputs.

3.109.132.1. Executing ABC.

3.109.133. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74182$arf.gpr[3].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 514 wires to a netlist network with 178 inputs and 73 outputs.

3.109.133.1. Executing ABC.

3.109.134. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74513$arf.gpr[31].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 334 gates and 511 wires to a netlist network with 177 inputs and 68 outputs.

3.109.134.1. Executing ABC.

3.109.135. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74847$arf.gpr[30].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 508 wires to a netlist network with 176 inputs and 67 outputs.

3.109.135.1. Executing ABC.

3.109.136. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$75180$arf.gpr[2].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 272 gates and 388 wires to a netlist network with 116 inputs and 74 outputs.

3.109.136.1. Executing ABC.

3.109.137. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$75446$arf.gpr[29].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 508 wires to a netlist network with 176 inputs and 67 outputs.

3.109.137.1. Executing ABC.

3.109.138. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$75779$arf.gpr[28].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 508 wires to a netlist network with 176 inputs and 67 outputs.

3.109.138.1. Executing ABC.

3.109.139. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76114$arf.gpr[27].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 508 wires to a netlist network with 176 inputs and 67 outputs.

3.109.139.1. Executing ABC.

3.109.140. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76450$arf.gpr[26].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 508 wires to a netlist network with 176 inputs and 67 outputs.

3.109.140.1. Executing ABC.

3.109.141. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76785$arf.gpr[25].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.109.141.1. Executing ABC.

3.109.142. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$77123$arf.gpr[24].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.109.142.1. Executing ABC.

3.109.143. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$77459$arf.gpr[23].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.109.143.1. Executing ABC.

3.109.144. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$77799$arf.gpr[22].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.109.144.1. Executing ABC.

3.109.145. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78137$arf.gpr[21].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.109.145.1. Executing ABC.

3.109.146. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78471$arf.gpr[20].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.109.146.1. Executing ABC.

3.109.147. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78805$arf.gpr[1].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 68 outputs.

3.109.147.1. Executing ABC.

3.109.148. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79137$arf.gpr[19].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 507 wires to a netlist network with 175 inputs and 67 outputs.

3.109.148.1. Executing ABC.

3.109.149. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79473$arf.gpr[18].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.109.149.1. Executing ABC.

3.109.150. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 3 outputs.

3.109.150.1. Executing ABC.

yosys> abc -dff

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Summary of detected clock domains:
  61 cells in clk=$abc$100394$tlu.dicawics_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  9 cells in clk=$abc$99928$tlu.exctype_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  12 cells in clk=$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=!$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  88 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$101274$abc$93601$tlu.mfdht_ff.en, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$93817$tlu.mhpme4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$93767$tlu.mhpme5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$93720$tlu.mhpme6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, en=$abc$101526$abc$93529$tlu.wr_miccmect_r, arst=!\rst_l, srst={ }
  19 cells in clk=$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=$abc$84833$decode.i0rdff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  136 cells in clk=$abc$88867$tlu.mhpme3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  130 cells in clk=$abc$88337$decode.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=$abc$88216$decode.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=$abc$87974$decode.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=$abc$90270$tlu.traceskidff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  190 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  53 cells in clk=$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en=$abc$103341$abc$91579$tlu.wr_mtdata1_t3_r, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$99090$tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  336 cells in clk=$abc$77799$arf.gpr[22].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$78137$arf.gpr[21].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  121 cells in clk=$abc$88458$decode.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$93335$tlu.minstretl_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, en=$abc$104023$abc$92723$tlu.wr_micect_r, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$90777$tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en=$abc$104225$abc$92618$tlu.wr_mtdata1_t1_r, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en=$abc$104280$abc$92563$tlu.wr_mtdata1_t2_r, arst=!\rst_l, srst={ }
  173 cells in clk=$abc$92101$tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  114 cells in clk=$abc$93113$tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$83882$decode.misc2ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  567 cells in clk=$abc$83952$decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  87 cells in clk=$abc$83778$decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=$abc$105898$abc$85148$auto$opt_dff.cc:219:make_patterns_logic$22208, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$84918$decode.i0cinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  86 cells in clk=$abc$84542$decode.i0xinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  110 cells in clk=$abc$83610$decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=$abc$90354$tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=$abc$100472$tlu.dicad0h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  227 cells in clk=$abc$90554$tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  194 cells in clk=$abc$94035$tlu.mhpmc6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  178 cells in clk=$abc$94956$tlu.mhpmc3h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  180 cells in clk=$abc$94592$tlu.mhpmc4h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  187 cells in clk=$abc$94403$tlu.mhpmc5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  182 cells in clk=$abc$94229$tlu.mhpmc5h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  170 cells in clk=$abc$99952$tlu.excinfo_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  204 cells in clk=$abc$99589$tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  91 cells in clk=$abc$92811$tlu.mscratch_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  80 cells in clk=$abc$96984$tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=$abc$97242$tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$108719$abc$96524$tlu.int_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  29 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$108953$abc$96179$tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  131 cells in clk=$abc$88095$decode.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$96321$tlu.mcyclel_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  128 cells in clk=$abc$88579$decode.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  154 cells in clk=$abc$85657$decode.e1brpcff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  113 cells in clk=$abc$99799$tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$96469$tlu.mcgc_ff.genblock.genblock.dff.clk, en=$abc$109885$abc$96469$tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$110128$abc$97694$tlu.int_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  216 cells in clk=$abc$97721$tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$78471$arf.gpr[20].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$75779$arf.gpr[28].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$76450$arf.gpr[26].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  257 cells in clk=$abc$85183$decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  96 cells in clk=$abc$85541$decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$85468$decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$90503$tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  116 cells in clk=$abc$93232$tlu.minstretl_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  60 cells in clk=$abc$92917$tlu.mscause_ff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=\active_clk, en=$abc$112814$abc$100745$decode.i0_r_c_ff.en, arst=!\rst_l, srst={ }
  145 cells in clk=$abc$87826$decode.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  170 cells in clk=$abc$91870$tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$112861$abc$90221$tlu.wr_mtsel_r, arst=!\rst_l, srst={ }
  295 cells in clk=$abc$100134$tlu.dpc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en=$abc$112887$abc$92671$tlu.wr_mtdata1_t0_r, arst=!\rst_l, srst={ }
  102 cells in clk=$abc$96883$tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  142 cells in clk=\active_clk, en=$abc$113249$abc$82771$decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  15 cells in clk=$abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  510 cells in clk=$abc$82974$decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  169 cells in clk=$abc$92332$tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  370 cells in clk=$abc$99242$tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=$abc$93384$tlu.minstreth_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  165 cells in clk=$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  168 cells in clk=$abc$91636$tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  15 cells in clk=\free_clk, en=$abc$114623$abc$95322$auto$opt_dff.cc:219:make_patterns_logic$22191, arst=!\rst_l, srst={ }
  185 cells in clk=$abc$97321$tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=$abc$95962$tlu.meihap_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  16 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$114674$abc$95932$tlu.wr_meicurpl_r, arst=!\rst_l, srst={ }
  322 cells in clk=$abc$95486$tlu.mepc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  27 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$95363$tlu.mfdc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  57 cells in clk=$abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, en=$abc$115083$abc$96002$tlu.wr_mdccmect_r, arst=!\rst_l, srst={ }
  17 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$115133$abc$95338$tlu.wr_meipt_r, arst=!\rst_l, srst={ }
  181 cells in clk=$abc$97061$tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  163 cells in clk=$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$75446$arf.gpr[29].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  313 cells in clk=$abc$78805$arf.gpr[1].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  160 cells in clk=$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  204 cells in clk=$abc$96554$tlu.mcause_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1740 cells in clk=$abc$86057$decode.csr_rddata_x_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  131 cells in clk=$abc$84384$decode.illegal_any_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=$abc$100608$tlu.dicad0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  101 cells in clk=$abc$96755$tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=$abc$77459$arf.gpr[23].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  37 cells in clk=$abc$83557$decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$76785$arf.gpr[25].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$77123$arf.gpr[24].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=$abc$82901$decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  259 cells in clk=$abc$82477$decode.write_csr_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$82145$arf.gpr[10].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  335 cells in clk=$abc$81813$arf.gpr[11].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$81481$arf.gpr[12].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$81149$arf.gpr[13].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=$abc$80817$arf.gpr[14].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$80479$arf.gpr[15].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  340 cells in clk=$abc$80140$arf.gpr[16].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=$abc$79137$arf.gpr[19].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$79806$arf.gpr[17].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1207 cells in clk=$abc$97924$tlu.genblk7.mstatus_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  188 cells in clk=$abc$94767$tlu.mhpmc4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  108 cells in clk=$abc$99129$tlu.freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  295 cells in clk=$abc$75180$arf.gpr[2].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$76114$arf.gpr[27].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=$abc$74847$arf.gpr[30].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  102 cells in clk=$abc$96370$tlu.mcycleh_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  474 cells in clk=$abc$91086$tlu.mtval_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  180 cells in clk=$abc$97504$tlu.forcehaltctr_ff.genblock.genblock.dff.clk, en=$abc$110152$abc$97504$auto$opt_dff.cc:194:make_patterns_logic$22202, arst=!\rst_l, srst={ }
  178 cells in clk=$abc$90893$tlu.mtvec_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  105 cells in clk=$abc$92972$tlu.mrac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  187 cells in clk=$abc$95128$tlu.mhpmc3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  131 cells in clk=$abc$88695$decode.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  745 cells in clk=$abc$89444$decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  79 cells in clk=$abc$95813$tlu.meivt_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=$abc$96077$tlu.mdseac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$96218$tlu.mcyclel_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  174 cells in clk=$abc$93864$tlu.mhpmc6h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$84641$decode.i0wbinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$85017$decode.i0_result_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  347 cells in clk=$abc$72178$arf.gpr[9].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$72525$arf.gpr[8].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$72856$arf.gpr[7].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$73187$arf.gpr[6].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$73518$arf.gpr[5].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$73849$arf.gpr[4].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$74182$arf.gpr[3].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$74513$arf.gpr[31].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  335 cells in clk=$abc$79473$arf.gpr[18].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  12 cells in clk=$abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.110.2. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100805$abc$100394$tlu.dicawics_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 60 gates and 106 wires to a netlist network with 46 inputs and 38 outputs.

3.110.2.1. Executing ABC.

3.110.3. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101203$abc$99928$tlu.exctype_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.110.3.1. Executing ABC.

3.110.4. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by !$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.110.4.1. Executing ABC.

3.110.5. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$101274$abc$93601$tlu.mfdht_ff.en, asynchronously reset by !\rst_l
Extracted 87 gates and 141 wires to a netlist network with 54 inputs and 40 outputs.

3.110.5.1. Executing ABC.

3.110.6. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101333$abc$93817$tlu.mhpme4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 63 wires to a netlist network with 18 inputs and 28 outputs.

3.110.6.1. Executing ABC.

3.110.7. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101385$abc$93767$tlu.mhpme5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 64 wires to a netlist network with 19 inputs and 35 outputs.

3.110.7.1. Executing ABC.

3.110.8. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101432$abc$93720$tlu.mhpme6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 64 wires to a netlist network with 21 inputs and 29 outputs.

3.110.8.1. Executing ABC.

3.110.9. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104803$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, enabled by $abc$101526$abc$93529$tlu.wr_miccmect_r, asynchronously reset by !\rst_l
Extracted 48 gates and 64 wires to a netlist network with 16 inputs and 32 outputs.

3.110.9.1. Executing ABC.

3.110.10. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104225$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 5 outputs.

3.110.10.1. Executing ABC.

3.110.11. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112887$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 5 outputs.

3.110.11.1. Executing ABC.

3.110.12. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101838$abc$84833$decode.i0rdff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 94 wires to a netlist network with 28 inputs and 50 outputs.

3.110.12.1. Executing ABC.

3.110.13. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102207$abc$88867$tlu.mhpme3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 135 gates and 186 wires to a netlist network with 51 inputs and 28 outputs.

3.110.13.1. Executing ABC.

3.110.14. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102340$abc$88337$decode.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 129 gates and 169 wires to a netlist network with 40 inputs and 23 outputs.

3.110.14.1. Executing ABC.

3.110.15. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102470$abc$88216$decode.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 168 wires to a netlist network with 40 inputs and 23 outputs.

3.110.15.1. Executing ABC.

3.110.16. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102599$abc$87974$decode.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 162 wires to a netlist network with 39 inputs and 22 outputs.

3.110.16.1. Executing ABC.

3.110.17. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101783$abc$90270$tlu.traceskidff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 35 gates and 46 wires to a netlist network with 11 inputs and 9 outputs.

3.110.17.1. Executing ABC.

3.110.18. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 190 gates and 326 wires to a netlist network with 136 inputs and 140 outputs.

3.110.18.1. Executing ABC.

3.110.19. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, enabled by $abc$103341$abc$91579$tlu.wr_mtdata1_t3_r, asynchronously reset by !\rst_l
Extracted 52 gates and 87 wires to a netlist network with 35 inputs and 31 outputs.

3.110.19.1. Executing ABC.

3.110.20. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101225$abc$99090$tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 19 outputs.

3.110.20.1. Executing ABC.

3.110.21. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129469$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by $abc$129469$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 5 outputs.

3.110.21.1. Executing ABC.

3.110.22. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127378$abc$77799$arf.gpr[22].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 512 wires to a netlist network with 177 inputs and 70 outputs.

3.110.22.1. Executing ABC.

3.110.23. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127710$abc$78137$arf.gpr[21].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.110.23.1. Executing ABC.

3.110.24. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, asynchronously reset by !\rst_l
Extracted 44 gates and 67 wires to a netlist network with 23 inputs and 26 outputs.

3.110.24.1. Executing ABC.

3.110.25. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103829$abc$88458$decode.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 120 gates and 160 wires to a netlist network with 40 inputs and 23 outputs.

3.110.25.1. Executing ABC.

3.110.26. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101483$abc$93335$tlu.minstretl_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 13 outputs.

3.110.26.1. Executing ABC.

3.110.27. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$114267$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, enabled by $abc$104023$abc$92723$tlu.wr_micect_r, asynchronously reset by !\rst_l
Extracted 48 gates and 64 wires to a netlist network with 16 inputs and 32 outputs.

3.110.27.1. Executing ABC.

3.110.28. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104080$abc$90777$tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 141 wires to a netlist network with 43 inputs and 38 outputs.

3.110.28.1. Executing ABC.

3.110.29. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104225$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, enabled by $abc$104225$abc$92618$tlu.wr_mtdata1_t1_r, asynchronously reset by !\rst_l
Extracted 40 gates and 65 wires to a netlist network with 25 inputs and 30 outputs.

3.110.29.1. Executing ABC.

3.110.30. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, enabled by $abc$104280$abc$92563$tlu.wr_mtdata1_t2_r, asynchronously reset by !\rst_l
Extracted 41 gates and 65 wires to a netlist network with 24 inputs and 31 outputs.

3.110.30.1. Executing ABC.

3.110.31. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104337$abc$92101$tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 172 gates and 249 wires to a netlist network with 77 inputs and 134 outputs.

3.110.31.1. Executing ABC.

3.110.32. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101580$abc$93113$tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 144 wires to a netlist network with 30 inputs and 22 outputs.

3.110.32.1. Executing ABC.

3.110.33. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103951$abc$83882$decode.misc2ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 96 wires to a netlist network with 31 inputs and 16 outputs.

3.110.33.1. Executing ABC.

3.110.34. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$105232$abc$83952$decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 566 gates and 901 wires to a netlist network with 335 inputs and 122 outputs.

3.110.34.1. Executing ABC.

3.110.35. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$105789$abc$83778$decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 86 gates and 124 wires to a netlist network with 38 inputs and 57 outputs.

3.110.35.1. Executing ABC.

3.110.36. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129469$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by $abc$105898$abc$85148$auto$opt_dff.cc:219:make_patterns_logic$22208, asynchronously reset by !\rst_l
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 24 outputs.

3.110.36.1. Executing ABC.

3.110.37. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$105937$abc$84918$decode.i0cinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.110.37.1. Executing ABC.

3.110.38. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106036$abc$84542$decode.i0xinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 85 gates and 146 wires to a netlist network with 61 inputs and 44 outputs.

3.110.38.1. Executing ABC.

3.110.39. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106275$abc$83610$decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 109 gates and 175 wires to a netlist network with 66 inputs and 74 outputs.

3.110.39.1. Executing ABC.

3.110.40. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106400$abc$90354$tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 161 wires to a netlist network with 23 inputs and 31 outputs.

3.110.40.1. Executing ABC.

3.110.41. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100900$abc$100472$tlu.dicad0h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 68 outputs.

3.110.41.1. Executing ABC.

3.110.42. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106542$abc$90554$tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 226 gates and 294 wires to a netlist network with 68 inputs and 48 outputs.

3.110.42.1. Executing ABC.

3.110.43. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106777$abc$94035$tlu.mhpmc6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 193 gates and 242 wires to a netlist network with 49 inputs and 44 outputs.

3.110.43.1. Executing ABC.

3.110.44. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106971$abc$94956$tlu.mhpmc3h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 177 gates and 231 wires to a netlist network with 54 inputs and 35 outputs.

3.110.44.1. Executing ABC.

3.110.45. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$107145$abc$94592$tlu.mhpmc4h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 179 gates and 234 wires to a netlist network with 55 inputs and 37 outputs.

3.110.45.1. Executing ABC.

3.110.46. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$107325$abc$94403$tlu.mhpmc5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 186 gates and 231 wires to a netlist network with 45 inputs and 44 outputs.

3.110.46.1. Executing ABC.

3.110.47. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$107511$abc$94229$tlu.mhpmc5h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 181 gates and 237 wires to a netlist network with 56 inputs and 38 outputs.

3.110.47.1. Executing ABC.

3.110.48. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101038$abc$99952$tlu.excinfo_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 169 gates and 249 wires to a netlist network with 80 inputs and 44 outputs.

3.110.48.1. Executing ABC.

3.110.49. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$107863$abc$99589$tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 203 gates and 331 wires to a netlist network with 128 inputs and 27 outputs.

3.110.49.1. Executing ABC.

3.110.50. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108068$abc$92811$tlu.mscratch_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 152 wires to a netlist network with 62 inputs and 52 outputs.

3.110.50.1. Executing ABC.

3.110.51. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108458$abc$96984$tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 79 gates and 99 wires to a netlist network with 20 inputs and 23 outputs.

3.110.51.1. Executing ABC.

3.110.52. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108536$abc$97242$tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 99 wires to a netlist network with 19 inputs and 22 outputs.

3.110.52.1. Executing ABC.

3.110.53. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$108719$abc$96524$tlu.int_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 10 outputs.

3.110.53.1. Executing ABC.

3.110.54. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$108953$abc$96179$tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 19 outputs.

3.110.54.1. Executing ABC.

3.110.55. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102786$abc$88095$decode.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 170 wires to a netlist network with 40 inputs and 23 outputs.

3.110.55.1. Executing ABC.

3.110.56. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108989$abc$96321$tlu.mcyclel_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 13 outputs.

3.110.56.1. Executing ABC.

3.110.57. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103623$abc$88579$decode.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 127 gates and 167 wires to a netlist network with 40 inputs and 23 outputs.

3.110.57.1. Executing ABC.

3.110.58. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$109037$abc$85657$decode.e1brpcff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 153 gates and 237 wires to a netlist network with 84 inputs and 61 outputs.

3.110.58.1. Executing ABC.

3.110.59. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$109267$abc$99799$tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 112 gates and 152 wires to a netlist network with 40 inputs and 22 outputs.

3.110.59.1. Executing ABC.

3.110.60. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$109885$abc$96469$tlu.mcgc_ff.genblock.genblock.dff.clk, enabled by $abc$109885$abc$96469$tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 42 gates and 75 wires to a netlist network with 33 inputs and 31 outputs.

3.110.60.1. Executing ABC.

3.110.61. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$110128$abc$97694$tlu.int_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 21 gates and 40 wires to a netlist network with 19 inputs and 12 outputs.

3.110.61.1. Executing ABC.

3.110.62. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110152$abc$97721$tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 215 gates and 316 wires to a netlist network with 101 inputs and 94 outputs.

3.110.62.1. Executing ABC.

3.110.63. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128042$abc$78471$arf.gpr[20].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.110.63.1. Executing ABC.

3.110.64. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$125383$abc$75779$arf.gpr[28].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.110.64.1. Executing ABC.

3.110.65. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$126049$abc$76450$arf.gpr[26].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 71 outputs.

3.110.65.1. Executing ABC.

3.110.66. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104967$abc$85183$decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 256 gates and 314 wires to a netlist network with 58 inputs and 107 outputs.

3.110.66.1. Executing ABC.

3.110.67. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110365$abc$85541$decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 95 gates and 130 wires to a netlist network with 35 inputs and 29 outputs.

3.110.67.1. Executing ABC.

3.110.68. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102724$abc$85468$decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 47 gates and 70 wires to a netlist network with 23 inputs and 39 outputs.

3.110.68.1. Executing ABC.

3.110.69. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103791$abc$90503$tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 38 gates and 54 wires to a netlist network with 16 inputs and 14 outputs.

3.110.69.1. Executing ABC.

3.110.70. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112227$abc$93232$tlu.minstretl_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 155 wires to a netlist network with 65 inputs and 55 outputs.

3.110.70.1. Executing ABC.

3.110.71. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101707$abc$92917$tlu.mscause_ff.clk, asynchronously reset by !\rst_l
Extracted 59 gates and 92 wires to a netlist network with 33 inputs and 9 outputs.

3.110.71.1. Executing ABC.

3.110.72. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by $abc$112814$abc$100745$decode.i0_r_c_ff.en, asynchronously reset by !\rst_l
Extracted 43 gates and 85 wires to a netlist network with 42 inputs and 24 outputs.

3.110.72.1. Executing ABC.

3.110.73. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102063$abc$87826$decode.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 144 gates and 185 wires to a netlist network with 41 inputs and 23 outputs.

3.110.73.1. Executing ABC.

3.110.74. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104572$abc$91870$tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 169 gates and 242 wires to a netlist network with 73 inputs and 133 outputs.

3.110.74.1. Executing ABC.

3.110.75. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$112861$abc$90221$tlu.wr_mtsel_r, asynchronously reset by !\rst_l
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 15 outputs.

3.110.75.1. Executing ABC.

3.110.76. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108174$abc$100134$tlu.dpc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 294 gates and 426 wires to a netlist network with 132 inputs and 94 outputs.

3.110.76.1. Executing ABC.

3.110.77. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129795$abc$112887$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, enabled by $abc$112887$abc$92671$tlu.wr_mtdata1_t0_r, asynchronously reset by !\rst_l
Extracted 36 gates and 57 wires to a netlist network with 21 inputs and 27 outputs.

3.110.77.1. Executing ABC.

3.110.78. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112943$abc$96883$tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 36 outputs.

3.110.78.1. Executing ABC.

3.110.79. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by $abc$113249$abc$82771$decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 142 gates and 216 wires to a netlist network with 74 inputs and 51 outputs.

3.110.79.1. Executing ABC.

3.110.80. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131824$abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 2 outputs.

3.110.80.1. Executing ABC.

3.110.81. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113415$abc$82974$decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 509 gates and 788 wires to a netlist network with 279 inputs and 20 outputs.

3.110.81.1. Executing ABC.

3.110.82. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113930$abc$92332$tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 168 gates and 241 wires to a netlist network with 73 inputs and 130 outputs.

3.110.82.1. Executing ABC.

3.110.83. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112445$abc$99242$tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 369 gates and 571 wires to a netlist network with 202 inputs and 44 outputs.

3.110.83.1. Executing ABC.

3.110.84. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$114164$abc$93384$tlu.minstreth_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 144 wires to a netlist network with 71 inputs and 35 outputs.

3.110.84.1. Executing ABC.

3.110.85. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$114267$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 137 gates and 221 wires to a netlist network with 84 inputs and 86 outputs.

3.110.85.1. Executing ABC.

3.110.86. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103110$abc$91636$tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 167 gates and 239 wires to a netlist network with 72 inputs and 131 outputs.

3.110.86.1. Executing ABC.

3.110.87. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, enabled by $abc$114623$abc$95322$auto$opt_dff.cc:219:make_patterns_logic$22191, asynchronously reset by !\rst_l
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 6 outputs.

3.110.87.1. Executing ABC.

3.110.88. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$109946$abc$97321$tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 160 gates and 222 wires to a netlist network with 62 inputs and 75 outputs.

3.110.88.1. Executing ABC.

3.110.89. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$114639$abc$95962$tlu.meihap_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs.

3.110.89.1. Executing ABC.

3.110.90. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$114674$abc$95932$tlu.wr_meicurpl_r, asynchronously reset by !\rst_l
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 13 outputs.

3.110.90.1. Executing ABC.

3.110.91. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$114699$abc$95486$tlu.mepc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 321 gates and 428 wires to a netlist network with 107 inputs and 65 outputs.

3.110.91.1. Executing ABC.

3.110.92. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, asynchronously reset by !\rst_l
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 17 outputs.

3.110.92.1. Executing ABC.

3.110.93. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115021$abc$95363$tlu.mfdc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 72 wires to a netlist network with 27 inputs and 27 outputs.

3.110.93.1. Executing ABC.

3.110.94. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, enabled by $abc$115083$abc$96002$tlu.wr_mdccmect_r, asynchronously reset by !\rst_l
Extracted 57 gates and 72 wires to a netlist network with 15 inputs and 33 outputs.

3.110.94.1. Executing ABC.

3.110.95. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$115133$abc$95338$tlu.wr_meipt_r, asynchronously reset by !\rst_l
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.110.95.1. Executing ABC.

3.110.96. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113067$abc$97061$tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 156 gates and 214 wires to a netlist network with 58 inputs and 75 outputs.

3.110.96.1. Executing ABC.

3.110.97. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104803$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 135 gates and 218 wires to a netlist network with 83 inputs and 85 outputs.

3.110.97.1. Executing ABC.

3.110.98. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$125050$abc$75446$arf.gpr[29].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.110.98.1. Executing ABC.

3.110.99. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128374$abc$78805$arf.gpr[1].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 312 gates and 468 wires to a netlist network with 156 inputs and 72 outputs.

3.110.99.1. Executing ABC.

3.110.100. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 134 gates and 217 wires to a netlist network with 83 inputs and 83 outputs.

3.110.100.1. Executing ABC.

3.110.101. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108749$abc$96554$tlu.mcause_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 203 gates and 263 wires to a netlist network with 60 inputs and 35 outputs.

3.110.101.1. Executing ABC.

3.110.102. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110482$abc$86057$decode.csr_rddata_x_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1739 gates and 3136 wires to a netlist network with 1397 inputs and 129 outputs.

3.110.102.1. Executing ABC.

3.110.103. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106163$abc$84384$decode.illegal_any_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 201 wires to a netlist network with 71 inputs and 52 outputs.

3.110.103.1. Executing ABC.

3.110.104. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115156$abc$100608$tlu.dicad0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 69 outputs.

3.110.104.1. Executing ABC.

3.110.105. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108616$abc$96755$tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 100 gates and 138 wires to a netlist network with 38 inputs and 36 outputs.

3.110.105.1. Executing ABC.

3.110.106. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127046$abc$77459$arf.gpr[23].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 514 wires to a netlist network with 179 inputs and 70 outputs.

3.110.106.1. Executing ABC.

3.110.107. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115399$abc$83557$decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 36 gates and 60 wires to a netlist network with 24 inputs and 12 outputs.

3.110.107.1. Executing ABC.

3.110.108. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$126382$abc$76785$arf.gpr[25].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 71 outputs.

3.110.108.1. Executing ABC.

3.110.109. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$126714$abc$77123$arf.gpr[24].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.110.109.1. Executing ABC.

3.110.110. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115450$abc$82901$decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 37 gates and 74 wires to a netlist network with 37 inputs and 17 outputs.

3.110.110.1. Executing ABC.

3.110.111. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115517$abc$82477$decode.write_csr_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 258 gates and 370 wires to a netlist network with 112 inputs and 65 outputs.

3.110.111.1. Executing ABC.

3.110.112. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115781$abc$82145$arf.gpr[10].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 67 outputs.

3.110.112.1. Executing ABC.

3.110.113. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$116122$abc$81813$arf.gpr[11].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 334 gates and 512 wires to a netlist network with 178 inputs and 71 outputs.

3.110.113.1. Executing ABC.

3.110.114. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$116454$abc$81481$arf.gpr[12].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.110.114.1. Executing ABC.

3.110.115. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$116786$abc$81149$arf.gpr[13].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.110.115.1. Executing ABC.

3.110.116. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$117118$abc$80817$arf.gpr[14].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 508 wires to a netlist network with 176 inputs and 69 outputs.

3.110.116.1. Executing ABC.

3.110.117. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$117450$abc$80479$arf.gpr[15].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 73 outputs.

3.110.117.1. Executing ABC.

3.110.118. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$117784$abc$80140$arf.gpr[16].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 339 gates and 522 wires to a netlist network with 183 inputs and 71 outputs.

3.110.118.1. Executing ABC.

3.110.119. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128705$abc$79137$arf.gpr[19].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 514 wires to a netlist network with 179 inputs and 70 outputs.

3.110.119.1. Executing ABC.

3.110.120. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$118123$abc$79806$arf.gpr[17].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 67 outputs.

3.110.120.1. Executing ABC.

3.110.121. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$118459$abc$97924$tlu.genblk7.mstatus_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1136 gates and 1575 wires to a netlist network with 439 inputs and 149 outputs.

3.110.121.1. Executing ABC.

3.110.122. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$114429$abc$94767$tlu.mhpmc4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 187 gates and 229 wires to a netlist network with 42 inputs and 41 outputs.

3.110.122.1. Executing ABC.

3.110.123. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$119613$abc$99129$tlu.freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 107 gates and 156 wires to a netlist network with 49 inputs and 52 outputs.

3.110.123.1. Executing ABC.

3.110.124. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124777$abc$75180$arf.gpr[2].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 294 gates and 432 wires to a netlist network with 138 inputs and 74 outputs.

3.110.124.1. Executing ABC.

3.110.125. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$125716$abc$76114$arf.gpr[27].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.110.125.1. Executing ABC.

3.110.126. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124444$abc$74847$arf.gpr[30].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 507 wires to a netlist network with 175 inputs and 67 outputs.

3.110.126.1. Executing ABC.

3.110.127. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$119765$abc$96370$tlu.mcycleh_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 140 wires to a netlist network with 69 inputs and 35 outputs.

3.110.127.1. Executing ABC.

3.110.128. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$109379$abc$91086$tlu.mtval_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 473 gates and 632 wires to a netlist network with 159 inputs and 81 outputs.

3.110.128.1. Executing ABC.

3.110.129. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$119867$abc$97504$tlu.forcehaltctr_ff.genblock.genblock.dff.clk, enabled by $abc$136166$abc$110152$abc$97504$auto$opt_dff.cc:194:make_patterns_logic$22202, asynchronously reset by !\rst_l
Extracted 180 gates and 240 wires to a netlist network with 60 inputs and 66 outputs.

3.110.129.1. Executing ABC.

3.110.130. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103406$abc$90893$tlu.mtvec_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 147 gates and 231 wires to a netlist network with 84 inputs and 134 outputs.

3.110.130.1. Executing ABC.

3.110.131. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$120053$abc$92972$tlu.mrac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 104 gates and 150 wires to a netlist network with 46 inputs and 77 outputs.

3.110.131.1. Executing ABC.

3.110.132. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$120192$abc$95128$tlu.mhpmc3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 186 gates and 230 wires to a netlist network with 44 inputs and 47 outputs.

3.110.132.1. Executing ABC.

3.110.133. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$120382$abc$88695$decode.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 166 wires to a netlist network with 36 inputs and 29 outputs.

3.110.133.1. Executing ABC.

3.110.134. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$120517$abc$89444$decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 744 gates and 916 wires to a netlist network with 172 inputs and 200 outputs.

3.110.134.1. Executing ABC.

3.110.135. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121293$abc$95813$tlu.meivt_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 78 gates and 116 wires to a netlist network with 38 inputs and 72 outputs.

3.110.135.1. Executing ABC.

3.110.136. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115295$abc$96077$tlu.mdseac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 38 outputs.

3.110.136.1. Executing ABC.

3.110.137. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112340$abc$96218$tlu.mcyclel_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 86 gates and 146 wires to a netlist network with 60 inputs and 55 outputs.

3.110.137.1. Executing ABC.

3.110.138. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$107690$abc$93864$tlu.mhpmc6h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 173 gates and 223 wires to a netlist network with 50 inputs and 35 outputs.

3.110.138.1. Executing ABC.

3.110.139. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121416$abc$84641$decode.i0wbinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.110.139.1. Executing ABC.

3.110.140. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121608$abc$85017$decode.i0_result_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 199 wires to a netlist network with 101 inputs and 66 outputs.

3.110.140.1. Executing ABC.

3.110.141. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121739$abc$72178$arf.gpr[9].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 346 gates and 533 wires to a netlist network with 187 inputs and 67 outputs.

3.110.141.1. Executing ABC.

3.110.142. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122089$abc$72525$arf.gpr[8].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.110.142.1. Executing ABC.

3.110.143. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122427$abc$72856$arf.gpr[7].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 68 outputs.

3.110.143.1. Executing ABC.

3.110.144. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122762$abc$73187$arf.gpr[6].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.110.144.1. Executing ABC.

3.110.145. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123096$abc$73518$arf.gpr[5].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 68 outputs.

3.110.145.1. Executing ABC.

3.110.146. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123434$abc$73849$arf.gpr[4].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.110.146.1. Executing ABC.

3.110.147. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123773$abc$74182$arf.gpr[3].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.110.147.1. Executing ABC.

3.110.148. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124110$abc$74513$arf.gpr[31].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.110.148.1. Executing ABC.

3.110.149. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129038$abc$79473$arf.gpr[18].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 334 gates and 512 wires to a netlist network with 178 inputs and 67 outputs.

3.110.149.1. Executing ABC.

3.110.150. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130612$abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 3 outputs.

3.110.150.1. Executing ABC.

yosys> abc -dff

3.111. Executing ABC pass (technology mapping using ABC).

3.111.1. Summary of detected clock domains:
  20 cells in clk=$abc$101203$abc$99928$tlu.exctype_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  13 cells in clk=$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=!$abc$129469$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  89 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$129481$abc$101274$abc$93601$tlu.mfdht_ff.en, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$101333$abc$93817$tlu.mhpme4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$101385$abc$93767$tlu.mhpme5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  10 cells in clk=$abc$104225$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  10 cells in clk=$abc$112887$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=$abc$101838$abc$84833$decode.i0rdff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$102207$abc$88867$tlu.mhpme3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  126 cells in clk=$abc$102340$abc$88337$decode.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  125 cells in clk=$abc$102470$abc$88216$decode.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$101783$abc$90270$tlu.traceskidff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$101225$abc$99090$tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$129469$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=$abc$129469$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$127378$abc$77799$arf.gpr[22].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  130 cells in clk=$abc$103829$abc$88458$decode.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$114267$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, en=$abc$131621$abc$104023$abc$92723$tlu.wr_micect_r, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$104080$abc$90777$tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=$abc$104225$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, en=$abc$131769$abc$104225$abc$92618$tlu.wr_mtdata1_t1_r, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en=$abc$131824$abc$104280$abc$92563$tlu.wr_mtdata1_t2_r, arst=!\rst_l, srst={ }
  128 cells in clk=$abc$102599$abc$87974$decode.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$103951$abc$83882$decode.misc2ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=$abc$101432$abc$93720$tlu.mhpme6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  202 cells in clk=$abc$105232$abc$83952$decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  77 cells in clk=$abc$105789$abc$83778$decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=$abc$129469$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, en=$abc$133001$abc$105898$abc$85148$auto$opt_dff.cc:219:make_patterns_logic$22208, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$105937$abc$84918$decode.i0cinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$127710$abc$78137$arf.gpr[21].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  125 cells in clk=$abc$106275$abc$83610$decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  49 cells in clk=$abc$104803$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, en=$abc$129726$abc$101526$abc$93529$tlu.wr_miccmect_r, arst=!\rst_l, srst={ }
  139 cells in clk=$abc$106400$abc$90354$tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  229 cells in clk=$abc$106542$abc$90554$tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  192 cells in clk=$abc$106777$abc$94035$tlu.mhpmc6_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  178 cells in clk=$abc$106971$abc$94956$tlu.mhpmc3h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  178 cells in clk=$abc$107145$abc$94592$tlu.mhpmc4h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  187 cells in clk=$abc$107325$abc$94403$tlu.mhpmc5_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  160 cells in clk=$abc$101038$abc$99952$tlu.excinfo_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  204 cells in clk=$abc$107863$abc$99589$tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  74 cells in clk=$abc$108458$abc$96984$tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  84 cells in clk=$abc$108536$abc$97242$tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$135459$abc$108719$abc$96524$tlu.int_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  28 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$135486$abc$108953$abc$96179$tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  126 cells in clk=$abc$102786$abc$88095$decode.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$108989$abc$96321$tlu.mcyclel_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  125 cells in clk=$abc$103623$abc$88579$decode.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  123 cells in clk=$abc$109037$abc$85657$decode.e1brpcff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=$abc$106036$abc$84542$decode.i0xinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=$abc$109267$abc$99799$tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$109885$abc$96469$tlu.mcgc_ff.genblock.genblock.dff.clk, en=$abc$136084$abc$109885$abc$96469$tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  20 cells in clk=$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$136142$abc$110128$abc$97694$tlu.int_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  206 cells in clk=$abc$110152$abc$97721$tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$128042$abc$78471$arf.gpr[20].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$125383$abc$75779$arf.gpr[28].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  279 cells in clk=$abc$104967$abc$85183$decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  97 cells in clk=$abc$110365$abc$85541$decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$102724$abc$85468$decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$103791$abc$90503$tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$101483$abc$93335$tlu.minstretl_aff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=$abc$101580$abc$93113$tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  116 cells in clk=$abc$112227$abc$93232$tlu.minstretl_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  105 cells in clk=$abc$100900$abc$100472$tlu.dicad0h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  60 cells in clk=$abc$101707$abc$92917$tlu.mscause_ff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$124110$abc$74513$arf.gpr[31].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=\active_clk, en=$abc$138079$abc$112814$abc$100745$decode.i0_r_c_ff.en, arst=!\rst_l, srst={ }
  170 cells in clk=$abc$104337$abc$92101$tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=$abc$102063$abc$87826$decode.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  180 cells in clk=$abc$104572$abc$91870$tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  23 cells in clk=$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$138511$abc$112861$abc$90221$tlu.wr_mtsel_r, arst=!\rst_l, srst={ }
  302 cells in clk=$abc$108174$abc$100134$tlu.dpc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  90 cells in clk=$abc$108068$abc$92811$tlu.mscratch_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$129795$abc$112887$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, en=$abc$138826$abc$112887$abc$92671$tlu.wr_mtdata1_t0_r, arst=!\rst_l, srst={ }
  133 cells in clk=\active_clk, en=$abc$138980$abc$113249$abc$82771$decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  7 cells in clk=$abc$131824$abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  440 cells in clk=$abc$113415$abc$82974$decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  393 cells in clk=$abc$112445$abc$99242$tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=$abc$114164$abc$93384$tlu.minstreth_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  166 cells in clk=$abc$114267$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  177 cells in clk=$abc$103110$abc$91636$tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  15 cells in clk=\free_clk, en=$abc$140711$abc$114623$abc$95322$auto$opt_dff.cc:219:make_patterns_logic$22191, arst=!\rst_l, srst={ }
  182 cells in clk=$abc$109946$abc$97321$tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=$abc$114639$abc$95962$tlu.meihap_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  16 cells in clk=$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$140944$abc$114674$abc$95932$tlu.wr_meicurpl_r, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$126049$abc$76450$arf.gpr[26].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  322 cells in clk=$abc$114699$abc$95486$tlu.mepc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  26 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$115021$abc$95363$tlu.mfdc_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  55 cells in clk=$abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, en=$abc$141399$abc$115083$abc$96002$tlu.wr_mdccmect_r, arst=!\rst_l, srst={ }
  174 cells in clk=$abc$113930$abc$92332$tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  17 cells in clk=$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, en=$abc$141453$abc$115133$abc$95338$tlu.wr_meipt_r, arst=!\rst_l, srst={ }
  185 cells in clk=$abc$113067$abc$97061$tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  163 cells in clk=$abc$104803$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$125050$abc$75446$arf.gpr[29].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  179 cells in clk=$abc$107511$abc$94229$tlu.mhpmc5h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  317 cells in clk=$abc$128374$abc$78805$arf.gpr[1].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  160 cells in clk=$abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  202 cells in clk=$abc$108749$abc$96554$tlu.mcause_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1738 cells in clk=$abc$110482$abc$86057$decode.csr_rddata_x_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  148 cells in clk=$abc$106163$abc$84384$decode.illegal_any_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=$abc$115156$abc$100608$tlu.dicad0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  62 cells in clk=$abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en=$abc$130612$abc$103341$abc$91579$tlu.wr_mtdata1_t3_r, arst=!\rst_l, srst={ }
  56 cells in clk=$abc$100805$abc$100394$tlu.dicawics_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  101 cells in clk=$abc$108616$abc$96755$tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=$abc$127046$abc$77459$arf.gpr[23].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$123434$abc$73849$arf.gpr[4].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$115399$abc$83557$decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$126382$abc$76785$arf.gpr[25].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  101 cells in clk=$abc$112943$abc$96883$tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$126714$abc$77123$arf.gpr[24].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=$abc$115450$abc$82901$decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  350 cells in clk=$abc$115517$abc$82477$decode.write_csr_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$115781$abc$82145$arf.gpr[10].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  335 cells in clk=$abc$116122$abc$81813$arf.gpr[11].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$116454$abc$81481$arf.gpr[12].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$116786$abc$81149$arf.gpr[13].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=$abc$117118$abc$80817$arf.gpr[14].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$117450$abc$80479$arf.gpr[15].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  340 cells in clk=$abc$117784$abc$80140$arf.gpr[16].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=$abc$128705$abc$79137$arf.gpr[19].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$118123$abc$79806$arf.gpr[17].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1218 cells in clk=$abc$118459$abc$97924$tlu.genblk7.mstatus_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$119613$abc$99129$tlu.freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  289 cells in clk=$abc$124777$abc$75180$arf.gpr[2].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$125716$abc$76114$arf.gpr[27].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  334 cells in clk=$abc$124444$abc$74847$arf.gpr[30].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  102 cells in clk=$abc$119765$abc$96370$tlu.mcycleh_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  333 cells in clk=$abc$123773$abc$74182$arf.gpr[3].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  184 cells in clk=$abc$114429$abc$94767$tlu.mhpmc4_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  469 cells in clk=$abc$109379$abc$91086$tlu.mtval_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  180 cells in clk=$abc$119867$abc$97504$tlu.forcehaltctr_ff.genblock.genblock.dff.clk, en=$abc$136166$abc$110152$abc$97504$auto$opt_dff.cc:194:make_patterns_logic$22202, arst=!\rst_l, srst={ }
  176 cells in clk=$abc$103406$abc$90893$tlu.mtvec_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  94 cells in clk=$abc$120053$abc$92972$tlu.mrac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=$abc$120192$abc$95128$tlu.mhpmc3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  130 cells in clk=$abc$120382$abc$88695$decode.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1043 cells in clk=$abc$120517$abc$89444$decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=$abc$121293$abc$95813$tlu.meivt_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$123096$abc$73518$arf.gpr[5].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$112340$abc$96218$tlu.mcyclel_bff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  176 cells in clk=$abc$107690$abc$93864$tlu.mhpmc6h_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=$abc$115295$abc$96077$tlu.mdseac_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$121416$abc$84641$decode.i0wbinstff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$121608$abc$85017$decode.i0_result_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  347 cells in clk=$abc$121739$abc$72178$arf.gpr[9].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$122089$abc$72525$arf.gpr[8].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  331 cells in clk=$abc$122427$abc$72856$arf.gpr[7].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$122762$abc$73187$arf.gpr[6].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$129038$abc$79473$arf.gpr[18].gprff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  12 cells in clk=$abc$130612$abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.111.2. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129461$abc$101203$abc$99928$tlu.exctype_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 9 outputs.

3.111.2.1. Executing ABC.

3.111.3. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129469$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by !$abc$129469$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 6 outputs.

3.111.3.1. Executing ABC.

3.111.4. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$129481$abc$101274$abc$93601$tlu.mfdht_ff.en, asynchronously reset by !\rst_l
Extracted 87 gates and 143 wires to a netlist network with 56 inputs and 40 outputs.

3.111.4.1. Executing ABC.

3.111.5. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129575$abc$101333$abc$93817$tlu.mhpme4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 47 gates and 65 wires to a netlist network with 18 inputs and 29 outputs.

3.111.5.1. Executing ABC.

3.111.6. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129623$abc$101385$abc$93767$tlu.mhpme5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 46 gates and 64 wires to a netlist network with 18 inputs and 28 outputs.

3.111.6.1. Executing ABC.

3.111.7. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131769$abc$104225$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 3 outputs.

3.111.7.1. Executing ABC.

3.111.8. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129795$abc$112887$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 3 outputs.

3.111.8.1. Executing ABC.

3.111.9. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129814$abc$101838$abc$84833$decode.i0rdff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 94 wires to a netlist network with 28 inputs and 50 outputs.

3.111.9.1. Executing ABC.

3.111.10. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129881$abc$102207$abc$88867$tlu.mhpme3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 47 gates and 68 wires to a netlist network with 21 inputs and 27 outputs.

3.111.10.1. Executing ABC.

3.111.11. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130005$abc$102340$abc$88337$decode.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 125 gates and 165 wires to a netlist network with 40 inputs and 23 outputs.

3.111.11.1. Executing ABC.

3.111.12. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130131$abc$102470$abc$88216$decode.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 124 gates and 164 wires to a netlist network with 40 inputs and 23 outputs.

3.111.12.1. Executing ABC.

3.111.13. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130384$abc$101783$abc$90270$tlu.traceskidff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 45 wires to a netlist network with 11 inputs and 9 outputs.

3.111.13.1. Executing ABC.

3.111.14. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 185 gates and 321 wires to a netlist network with 136 inputs and 141 outputs.

3.111.14.1. Executing ABC.

3.111.15. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130678$abc$101225$abc$99090$tlu.genblk4.dicad1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 19 outputs.

3.111.15.1. Executing ABC.

3.111.16. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157910$abc$129469$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by $abc$157910$abc$129469$abc$101263$abc$88849$tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 5 outputs.

3.111.16.1. Executing ABC.

3.111.17. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130731$abc$127378$abc$77799$arf.gpr[22].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.111.17.1. Executing ABC.

3.111.18. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157923$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, asynchronously reset by !\rst_l
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 25 outputs.

3.111.18.1. Executing ABC.

3.111.19. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131447$abc$103829$abc$88458$decode.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 129 gates and 169 wires to a netlist network with 40 inputs and 23 outputs.

3.111.19.1. Executing ABC.

3.111.20. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140317$abc$114267$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, enabled by $abc$131621$abc$104023$abc$92723$tlu.wr_micect_r, asynchronously reset by !\rst_l
Extracted 48 gates and 64 wires to a netlist network with 16 inputs and 32 outputs.

3.111.20.1. Executing ABC.

3.111.21. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131670$abc$104080$abc$90777$tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 141 wires to a netlist network with 43 inputs and 38 outputs.

3.111.21.1. Executing ABC.

3.111.22. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158109$abc$131769$abc$104225$abc$90250$tlu.mtdata1_t1_ff.genblock.genblock.dff.clk, enabled by $abc$131769$abc$104225$abc$92618$tlu.wr_mtdata1_t1_r, asynchronously reset by !\rst_l
Extracted 58 gates and 91 wires to a netlist network with 33 inputs and 29 outputs.

3.111.22.1. Executing ABC.

3.111.23. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131824$abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, enabled by $abc$131824$abc$104280$abc$92563$tlu.wr_mtdata1_t2_r, asynchronously reset by !\rst_l
Extracted 41 gates and 63 wires to a netlist network with 22 inputs and 29 outputs.

3.111.23.1. Executing ABC.

3.111.24. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130256$abc$102599$abc$87974$decode.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 127 gates and 166 wires to a netlist network with 39 inputs and 22 outputs.

3.111.24.1. Executing ABC.

3.111.25. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132239$abc$103951$abc$83882$decode.misc2ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 96 wires to a netlist network with 31 inputs and 16 outputs.

3.111.25.1. Executing ABC.

3.111.26. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129676$abc$101432$abc$93720$tlu.mhpme6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 175 wires to a netlist network with 47 inputs and 29 outputs.

3.111.26.1. Executing ABC.

3.111.27. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132311$abc$105232$abc$83952$decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 201 gates and 334 wires to a netlist network with 133 inputs and 67 outputs.

3.111.27.1. Executing ABC.

3.111.28. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132882$abc$105789$abc$83778$decode.r_d_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 76 gates and 126 wires to a netlist network with 50 inputs and 57 outputs.

3.111.28.1. Executing ABC.

3.111.29. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157910$abc$129469$abc$101263$abc$85148$tlu.dcsr_ff.genblock.genblock.dff.clk, enabled by $abc$133001$abc$105898$abc$85148$auto$opt_dff.cc:219:make_patterns_logic$22208, asynchronously reset by !\rst_l
Extracted 32 gates and 58 wires to a netlist network with 26 inputs and 25 outputs.

3.111.29.1. Executing ABC.

3.111.30. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133039$abc$105937$abc$84918$decode.i0cinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.111.30.1. Executing ABC.

3.111.31. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131067$abc$127710$abc$78137$arf.gpr[21].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 513 wires to a netlist network with 177 inputs and 71 outputs.

3.111.31.1. Executing ABC.

3.111.32. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133254$abc$106275$abc$83610$decode.r_d_ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 124 gates and 199 wires to a netlist network with 75 inputs and 87 outputs.

3.111.32.1. Executing ABC.

3.111.33. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$141659$abc$104803$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, enabled by $abc$129726$abc$101526$abc$93529$tlu.wr_miccmect_r, asynchronously reset by !\rst_l
Extracted 49 gates and 65 wires to a netlist network with 16 inputs and 33 outputs.

3.111.33.1. Executing ABC.

3.111.34. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133378$abc$106400$abc$90354$tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 161 wires to a netlist network with 23 inputs and 31 outputs.

3.111.34.1. Executing ABC.

3.111.35. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133653$abc$106542$abc$90554$tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 228 gates and 296 wires to a netlist network with 68 inputs and 57 outputs.

3.111.35.1. Executing ABC.

3.111.36. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133891$abc$106777$abc$94035$tlu.mhpmc6_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 191 gates and 238 wires to a netlist network with 47 inputs and 44 outputs.

3.111.36.1. Executing ABC.

3.111.37. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134084$abc$106971$abc$94956$tlu.mhpmc3h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 177 gates and 231 wires to a netlist network with 54 inputs and 35 outputs.

3.111.37.1. Executing ABC.

3.111.38. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134262$abc$107145$abc$94592$tlu.mhpmc4h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 177 gates and 230 wires to a netlist network with 53 inputs and 37 outputs.

3.111.38.1. Executing ABC.

3.111.39. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134441$abc$107325$abc$94403$tlu.mhpmc5_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 186 gates and 233 wires to a netlist network with 47 inputs and 46 outputs.

3.111.39.1. Executing ABC.

3.111.40. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134806$abc$101038$abc$99952$tlu.excinfo_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 159 gates and 236 wires to a netlist network with 77 inputs and 42 outputs.

3.111.40.1. Executing ABC.

3.111.41. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134975$abc$107863$abc$99589$tlu.flush_lower_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 203 gates and 331 wires to a netlist network with 128 inputs and 27 outputs.

3.111.41.1. Executing ABC.

3.111.42. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135302$abc$108458$abc$96984$tlu.int_timers.mitcnt0_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 90 wires to a netlist network with 17 inputs and 22 outputs.

3.111.42.1. Executing ABC.

3.111.43. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135379$abc$108536$abc$97242$tlu.int_timers.mitcnt1_ffa.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 105 wires to a netlist network with 22 inputs and 24 outputs.

3.111.43.1. Executing ABC.

3.111.44. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157923$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$135459$abc$108719$abc$96524$tlu.int_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 10 outputs.

3.111.44.1. Executing ABC.

3.111.45. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157923$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$135486$abc$108953$abc$96179$tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 28 gates and 49 wires to a netlist network with 21 inputs and 17 outputs.

3.111.45.1. Executing ABC.

3.111.46. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135522$abc$102786$abc$88095$decode.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 125 gates and 166 wires to a netlist network with 41 inputs and 24 outputs.

3.111.46.1. Executing ABC.

3.111.47. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135647$abc$108989$abc$96321$tlu.mcyclel_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 44 gates and 57 wires to a netlist network with 13 inputs and 14 outputs.

3.111.47.1. Executing ABC.

3.111.48. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135691$abc$103623$abc$88579$decode.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 124 gates and 166 wires to a netlist network with 42 inputs and 25 outputs.

3.111.48.1. Executing ABC.

3.111.49. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135820$abc$109037$abc$85657$decode.e1brpcff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 122 gates and 179 wires to a netlist network with 57 inputs and 41 outputs.

3.111.49.1. Executing ABC.

3.111.50. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133138$abc$106036$abc$84542$decode.i0xinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 128 wires to a netlist network with 57 inputs and 36 outputs.

3.111.50.1. Executing ABC.

3.111.51. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135971$abc$109267$abc$99799$tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 149 wires to a netlist network with 39 inputs and 23 outputs.

3.111.51.1. Executing ABC.

3.111.52. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136084$abc$109885$abc$96469$tlu.mcgc_ff.genblock.genblock.dff.clk, enabled by $abc$136084$abc$109885$abc$96469$tlu.mcgc_ff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 45 gates and 82 wires to a netlist network with 37 inputs and 34 outputs.

3.111.52.1. Executing ABC.

3.111.53. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157923$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$136142$abc$110128$abc$97694$tlu.int_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 11 outputs.

3.111.53.1. Executing ABC.

3.111.54. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136166$abc$110152$abc$97721$tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 205 gates and 297 wires to a netlist network with 92 inputs and 88 outputs.

3.111.54.1. Executing ABC.

3.111.55. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136389$abc$128042$abc$78471$arf.gpr[20].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.111.55.1. Executing ABC.

3.111.56. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136723$abc$125383$abc$75779$arf.gpr[28].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.111.56.1. Executing ABC.

3.111.57. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137394$abc$104967$abc$85183$decode.i0_pc_r_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 278 gates and 315 wires to a netlist network with 37 inputs and 89 outputs.

3.111.57.1. Executing ABC.

3.111.58. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137690$abc$110365$abc$85541$decode.e1ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 96 gates and 135 wires to a netlist network with 39 inputs and 39 outputs.

3.111.58.1. Executing ABC.

3.111.59. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137795$abc$102724$abc$85468$decode.i0_pc_r_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 47 gates and 70 wires to a netlist network with 23 inputs and 40 outputs.

3.111.59.1. Executing ABC.

3.111.60. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137866$abc$103791$abc$90503$tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 38 gates and 54 wires to a netlist network with 16 inputs and 14 outputs.

3.111.60.1. Executing ABC.

3.111.61. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131577$abc$101483$abc$93335$tlu.minstretl_aff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 13 outputs.

3.111.61.1. Executing ABC.

3.111.62. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132118$abc$101580$abc$93113$tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 140 wires to a netlist network with 29 inputs and 23 outputs.

3.111.62.1. Executing ABC.

3.111.63. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137906$abc$112227$abc$93232$tlu.minstretl_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 156 wires to a netlist network with 66 inputs and 55 outputs.

3.111.63.1. Executing ABC.

3.111.64. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133517$abc$100900$abc$100472$tlu.dicad0h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 69 outputs.

3.111.64.1. Executing ABC.

3.111.65. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138019$abc$101707$abc$92917$tlu.mscause_ff.clk, asynchronously reset by !\rst_l
Extracted 59 gates and 91 wires to a netlist network with 32 inputs and 8 outputs.

3.111.65.1. Executing ABC.

3.111.66. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157211$abc$124110$abc$74513$arf.gpr[31].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.111.66.1. Executing ABC.

3.111.67. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by $abc$163175$abc$138079$abc$112814$abc$100745$decode.i0_r_c_ff.en, asynchronously reset by !\rst_l
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 23 outputs.

3.111.67.1. Executing ABC.

3.111.68. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131881$abc$104337$abc$92101$tlu.mtdata2_t1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 169 gates and 242 wires to a netlist network with 73 inputs and 131 outputs.

3.111.68.1. Executing ABC.

3.111.69. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138126$abc$102063$abc$87826$decode.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 142 gates and 187 wires to a netlist network with 45 inputs and 27 outputs.

3.111.69.1. Executing ABC.

3.111.70. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138277$abc$104572$abc$91870$tlu.mtdata2_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 179 gates and 263 wires to a netlist network with 84 inputs and 141 outputs.

3.111.70.1. Executing ABC.

3.111.71. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157923$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$138511$abc$112861$abc$90221$tlu.wr_mtsel_r, asynchronously reset by !\rst_l
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 16 outputs.

3.111.71.1. Executing ABC.

3.111.72. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138536$abc$108174$abc$100134$tlu.dpc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 301 gates and 449 wires to a netlist network with 148 inputs and 106 outputs.

3.111.72.1. Executing ABC.

3.111.73. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135179$abc$108068$abc$92811$tlu.mscratch_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 89 gates and 149 wires to a netlist network with 60 inputs and 38 outputs.

3.111.73.1. Executing ABC.

3.111.74. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158119$abc$129795$abc$112887$abc$89425$tlu.mtdata1_t0_ff.genblock.genblock.dff.clk, enabled by $abc$138826$abc$112887$abc$92671$tlu.wr_mtdata1_t0_r, asynchronously reset by !\rst_l
Extracted 42 gates and 67 wires to a netlist network with 25 inputs and 29 outputs.

3.111.74.1. Executing ABC.

3.111.75. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, enabled by $abc$163175$abc$138980$abc$113249$abc$82771$decode.e1ff.genblock.dff_extra.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 133 gates and 196 wires to a netlist network with 63 inputs and 49 outputs.

3.111.75.1. Executing ABC.

3.111.76. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$159517$abc$131824$abc$104280$abc$83535$tlu.mtdata1_t2_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 1 outputs.

3.111.76.1. Executing ABC.

3.111.77. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139139$abc$113415$abc$82974$decode.trap_xff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 439 gates and 717 wires to a netlist network with 278 inputs and 18 outputs.

3.111.77.1. Executing ABC.

3.111.78. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139820$abc$112445$abc$99242$tlu.flush_lower_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 392 gates and 594 wires to a netlist network with 202 inputs and 43 outputs.

3.111.78.1. Executing ABC.

3.111.79. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140214$abc$114164$abc$93384$tlu.minstreth_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 144 wires to a netlist network with 71 inputs and 35 outputs.

3.111.79.1. Executing ABC.

3.111.80. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140317$abc$114267$abc$89284$tlu.micect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 224 wires to a netlist network with 86 inputs and 86 outputs.

3.111.80.1. Executing ABC.

3.111.81. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140479$abc$103110$abc$91636$tlu.mtdata2_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 176 gates and 257 wires to a netlist network with 81 inputs and 139 outputs.

3.111.81.1. Executing ABC.

3.111.82. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, enabled by $abc$140711$abc$114623$abc$95322$auto$opt_dff.cc:219:make_patterns_logic$22191, asynchronously reset by !\rst_l
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 6 outputs.

3.111.82.1. Executing ABC.

3.111.83. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140727$abc$109946$abc$97321$tlu.int_timers.mitcnt1_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 157 gates and 216 wires to a netlist network with 59 inputs and 74 outputs.

3.111.83.1. Executing ABC.

3.111.84. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140909$abc$114639$abc$95962$tlu.meihap_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs.

3.111.84.1. Executing ABC.

3.111.85. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157923$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$140944$abc$114674$abc$95932$tlu.wr_meicurpl_r, asynchronously reset by !\rst_l
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 13 outputs.

3.111.85.1. Executing ABC.

3.111.86. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137057$abc$126049$abc$76450$arf.gpr[26].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 71 outputs.

3.111.86.1. Executing ABC.

3.111.87. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140969$abc$114699$abc$95486$tlu.mepc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 321 gates and 428 wires to a netlist network with 107 inputs and 65 outputs.

3.111.87.1. Executing ABC.

3.111.88. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, asynchronously reset by !\rst_l
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 16 outputs.

3.111.88.1. Executing ABC.

3.111.89. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$141337$abc$115021$abc$95363$tlu.mfdc_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 72 wires to a netlist network with 27 inputs and 27 outputs.

3.111.89.1. Executing ABC.

3.111.90. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142466$abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, enabled by $abc$141399$abc$115083$abc$96002$tlu.wr_mdccmect_r, asynchronously reset by !\rst_l
Extracted 55 gates and 68 wires to a netlist network with 13 inputs and 34 outputs.

3.111.90.1. Executing ABC.

3.111.91. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139589$abc$113930$abc$92332$tlu.mtdata2_t0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 173 gates and 251 wires to a netlist network with 78 inputs and 135 outputs.

3.111.91.1. Executing ABC.

3.111.92. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157923$abc$136142$abc$103751$abc$90221$tlu.int_timers.mitctl0_ff.genblock.dffs.clk, enabled by $abc$141453$abc$115133$abc$95338$tlu.wr_meipt_r, asynchronously reset by !\rst_l
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 12 outputs.

3.111.92.1. Executing ABC.

3.111.93. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$141480$abc$113067$abc$97061$tlu.int_timers.mitcnt0_ffb.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 160 gates and 221 wires to a netlist network with 61 inputs and 76 outputs.

3.111.93.1. Executing ABC.

3.111.94. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$141659$abc$104803$abc$89144$tlu.miccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 135 gates and 218 wires to a netlist network with 83 inputs and 85 outputs.

3.111.94.1. Executing ABC.

3.111.95. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$141819$abc$125050$abc$75446$arf.gpr[29].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.111.95.1. Executing ABC.

3.111.96. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134625$abc$107511$abc$94229$tlu.mhpmc5h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 178 gates and 232 wires to a netlist network with 54 inputs and 37 outputs.

3.111.96.1. Executing ABC.

3.111.97. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142153$abc$128374$abc$78805$arf.gpr[1].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 316 gates and 476 wires to a netlist network with 160 inputs and 70 outputs.

3.111.97.1. Executing ABC.

3.111.98. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142466$abc$101904$abc$89006$tlu.mdccmect_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 134 gates and 217 wires to a netlist network with 83 inputs and 83 outputs.

3.111.98.1. Executing ABC.

3.111.99. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142625$abc$108749$abc$96554$tlu.mcause_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 201 gates and 261 wires to a netlist network with 60 inputs and 35 outputs.

3.111.99.1. Executing ABC.

3.111.100. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142827$abc$110482$abc$86057$decode.csr_rddata_x_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1737 gates and 3134 wires to a netlist network with 1397 inputs and 128 outputs.

3.111.100.1. Executing ABC.

3.111.101. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144568$abc$106163$abc$84384$decode.illegal_any_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 147 gates and 223 wires to a netlist network with 76 inputs and 61 outputs.

3.111.101.1. Executing ABC.

3.111.102. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144699$abc$115156$abc$100608$tlu.dicad0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 69 outputs.

3.111.102.1. Executing ABC.

3.111.103. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130612$abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, enabled by $abc$130612$abc$103341$abc$91579$tlu.wr_mtdata1_t3_r, asynchronously reset by !\rst_l
Extracted 61 gates and 100 wires to a netlist network with 39 inputs and 31 outputs.

3.111.103.1. Executing ABC.

3.111.104. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129383$abc$100805$abc$100394$tlu.dicawics_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 55 gates and 97 wires to a netlist network with 42 inputs and 37 outputs.

3.111.104.1. Executing ABC.

3.111.105. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144837$abc$108616$abc$96755$tlu.int_timers.mitb0_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 100 gates and 138 wires to a netlist network with 38 inputs and 34 outputs.

3.111.105.1. Executing ABC.

3.111.106. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144940$abc$127046$abc$77459$arf.gpr[23].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 514 wires to a netlist network with 179 inputs and 70 outputs.

3.111.106.1. Executing ABC.

3.111.107. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$156549$abc$123434$abc$73849$arf.gpr[4].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.111.107.1. Executing ABC.

3.111.108. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$145276$abc$115399$abc$83557$decode.trap_r_ff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 63 wires to a netlist network with 21 inputs and 11 outputs.

3.111.108.1. Executing ABC.

3.111.109. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$145331$abc$126382$abc$76785$arf.gpr[25].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 71 outputs.

3.111.109.1. Executing ABC.

3.111.110. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138877$abc$112943$abc$96883$tlu.int_timers.mitb1_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 100 gates and 138 wires to a netlist network with 38 inputs and 34 outputs.

3.111.110.1. Executing ABC.

3.111.111. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$145668$abc$126714$abc$77123$arf.gpr[24].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 68 outputs.

3.111.111.1. Executing ABC.

3.111.112. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146002$abc$115450$abc$82901$decode.wbff.genblock.dff_left.genblock.dff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 18 outputs.

3.111.112.1. Executing ABC.

3.111.113. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146071$abc$115517$abc$82477$decode.write_csr_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 349 gates and 503 wires to a netlist network with 154 inputs and 67 outputs.

3.111.113.1. Executing ABC.

3.111.114. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146394$abc$115781$abc$82145$arf.gpr[10].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 67 outputs.

3.111.114.1. Executing ABC.

3.111.115. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146731$abc$116122$abc$81813$arf.gpr[11].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 334 gates and 512 wires to a netlist network with 178 inputs and 71 outputs.

3.111.115.1. Executing ABC.

3.111.116. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147066$abc$116454$abc$81481$arf.gpr[12].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.111.116.1. Executing ABC.

3.111.117. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147397$abc$116786$abc$81149$arf.gpr[13].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.111.117.1. Executing ABC.

3.111.118. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147728$abc$117118$abc$80817$arf.gpr[14].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 514 wires to a netlist network with 179 inputs and 72 outputs.

3.111.118.1. Executing ABC.

3.111.119. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148061$abc$117450$abc$80479$arf.gpr[15].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.111.119.1. Executing ABC.

3.111.120. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148398$abc$117784$abc$80140$arf.gpr[16].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 339 gates and 522 wires to a netlist network with 183 inputs and 71 outputs.

3.111.120.1. Executing ABC.

3.111.121. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148738$abc$128705$abc$79137$arf.gpr[19].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 514 wires to a netlist network with 179 inputs and 70 outputs.

3.111.121.1. Executing ABC.

3.111.122. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149074$abc$118123$abc$79806$arf.gpr[17].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 67 outputs.

3.111.122.1. Executing ABC.

3.111.123. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149408$abc$118459$abc$97924$tlu.genblk7.mstatus_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1147 gates and 1586 wires to a netlist network with 439 inputs and 150 outputs.

3.111.123.1. Executing ABC.

3.111.124. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150759$abc$119613$abc$99129$tlu.freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 165 wires to a netlist network with 54 inputs and 57 outputs.

3.111.124.1. Executing ABC.

3.111.125. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150875$abc$124777$abc$75180$arf.gpr[2].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 288 gates and 420 wires to a netlist network with 132 inputs and 74 outputs.

3.111.125.1. Executing ABC.

3.111.126. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151170$abc$125716$abc$76114$arf.gpr[27].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.111.126.1. Executing ABC.

3.111.127. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151502$abc$124444$abc$74847$arf.gpr[30].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 510 wires to a netlist network with 177 inputs and 67 outputs.

3.111.127.1. Executing ABC.

3.111.128. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151835$abc$119765$abc$96370$tlu.mcycleh_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 140 wires to a netlist network with 69 inputs and 35 outputs.

3.111.128.1. Executing ABC.

3.111.129. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$156880$abc$123773$abc$74182$arf.gpr[3].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 332 gates and 508 wires to a netlist network with 176 inputs and 69 outputs.

3.111.129.1. Executing ABC.

3.111.130. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150578$abc$114429$abc$94767$tlu.mhpmc4_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 183 gates and 227 wires to a netlist network with 44 inputs and 42 outputs.

3.111.130.1. Executing ABC.

3.111.131. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151937$abc$109379$abc$91086$tlu.mtval_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 468 gates and 621 wires to a netlist network with 153 inputs and 74 outputs.

3.111.131.1. Executing ABC.

3.111.132. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$152444$abc$119867$abc$97504$tlu.forcehaltctr_ff.genblock.genblock.dff.clk, enabled by $abc$136166$abc$110152$abc$97504$auto$opt_dff.cc:194:make_patterns_logic$22202, asynchronously reset by !\rst_l
Extracted 180 gates and 242 wires to a netlist network with 62 inputs and 67 outputs.

3.111.132.1. Executing ABC.

3.111.133. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$152628$abc$103406$abc$90893$tlu.mtvec_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 145 gates and 228 wires to a netlist network with 83 inputs and 129 outputs.

3.111.133.1. Executing ABC.

3.111.134. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$152830$abc$120053$abc$92972$tlu.mrac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 93 gates and 139 wires to a netlist network with 46 inputs and 71 outputs.

3.111.134.1. Executing ABC.

3.111.135. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$152977$abc$120192$abc$95128$tlu.mhpmc3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 184 gates and 228 wires to a netlist network with 44 inputs and 46 outputs.

3.111.135.1. Executing ABC.

3.111.136. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$153163$abc$120382$abc$88695$decode.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 129 gates and 162 wires to a netlist network with 33 inputs and 28 outputs.

3.111.136.1. Executing ABC.

3.111.137. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$153299$abc$120517$abc$89444$decode.e1ff.genblock.dff_extra.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1042 gates and 1347 wires to a netlist network with 305 inputs and 233 outputs.

3.111.137.1. Executing ABC.

3.111.138. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154044$abc$121293$abc$95813$tlu.meivt_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 120 wires to a netlist network with 40 inputs and 74 outputs.

3.111.138.1. Executing ABC.

3.111.139. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$156218$abc$123096$abc$73518$arf.gpr[5].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 69 outputs.

3.111.139.1. Executing ABC.

3.111.140. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154271$abc$112340$abc$96218$tlu.mcyclel_bff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 86 gates and 147 wires to a netlist network with 61 inputs and 55 outputs.

3.111.140.1. Executing ABC.

3.111.141. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154380$abc$107690$abc$93864$tlu.mhpmc6h_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 175 gates and 226 wires to a netlist network with 51 inputs and 35 outputs.

3.111.141.1. Executing ABC.

3.111.142. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154167$abc$115295$abc$96077$tlu.mdseac_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 38 outputs.

3.111.142.1. Executing ABC.

3.111.143. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154554$abc$121416$abc$84641$decode.i0wbinstff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.111.143.1. Executing ABC.

3.111.144. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154746$abc$121608$abc$85017$decode.i0_result_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 199 wires to a netlist network with 101 inputs and 66 outputs.

3.111.144.1. Executing ABC.

3.111.145. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154877$abc$121739$abc$72178$arf.gpr[9].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 346 gates and 533 wires to a netlist network with 187 inputs and 67 outputs.

3.111.145.1. Executing ABC.

3.111.146. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$155224$abc$122089$abc$72525$arf.gpr[8].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.111.146.1. Executing ABC.

3.111.147. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$155555$abc$122427$abc$72856$arf.gpr[7].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 330 gates and 504 wires to a netlist network with 174 inputs and 67 outputs.

3.111.147.1. Executing ABC.

3.111.148. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$155887$abc$122762$abc$73187$arf.gpr[6].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 68 outputs.

3.111.148.1. Executing ABC.

3.111.149. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157543$abc$129038$abc$79473$arf.gpr[18].gprff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 506 wires to a netlist network with 175 inputs and 66 outputs.

3.111.149.1. Executing ABC.

3.111.150. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$173109$abc$130612$abc$103341$abc$91579$tlu.mtdata1_t3_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 3 outputs.

3.111.150.1. Executing ABC.

yosys> opt_ffinv

3.112. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 70 inverters.

yosys> opt_expr

3.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~19 debug messages>

yosys> opt_merge -nomux

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
<suppressed ~1557 debug messages>
Removed a total of 519 cells.

yosys> opt_muxtree

3.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.118. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.119. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$178325$auto$blifparse.cc:362:parse_blif$178336 ($_DFF_PN0_) from module el2_dec (D = $abc$178325$abc$159126$abc$131401$abc$103751$abc$93487$tlu.mpmc_b_ns, Q = $abc$178325$lo10).
Adding EN signal on $abc$162470$auto$blifparse.cc:362:parse_blif$162472 ($_DFFE_PN0P_) from module el2_dec (D = $abc$162470$new_n43_, Q = $abc$162470$lo1).
Adding EN signal on $abc$163235$auto$blifparse.cc:362:parse_blif$163238 ($_DFFE_PN0P_) from module el2_dec (D = $abc$163235$new_n38_, Q = $abc$163235$lo2).

yosys> opt_clean

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 29 unused cells and 150191 unused wires.
<suppressed ~1049 debug messages>

yosys> opt_expr

3.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.125. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.129. Executing BMUXMAP pass.

yosys> demuxmap

3.130. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_3kNvpH/abc_tmp_1.scr

3.131. Executing ABC pass (technology mapping using ABC).

3.131.1. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Extracted 23259 gates and 27079 wires to a netlist network with 3820 inputs and 2950 outputs.

3.131.1.1. Executing ABC.
DE:   #PIs = 3820  #Luts =  6837  Max Lvl =  18  Avg Lvl =   7.58  [   0.73 sec. at Pass 0]{firstMap}
DE:   #PIs = 3820  #Luts =  6442  Max Lvl =  29  Avg Lvl =  11.04  [  62.99 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 3820  #Luts =  6324  Max Lvl =  27  Avg Lvl =  10.50  [   9.67 sec. at Pass 2]{map}
DE:   #PIs = 3820  #Luts =  6279  Max Lvl =  25  Avg Lvl =  10.45  [  17.73 sec. at Pass 3]{postMap}
DE:   #PIs = 3820  #Luts =  6278  Max Lvl =  28  Avg Lvl =  11.06  [  13.59 sec. at Pass 4]{map}
DE:   #PIs = 3820  #Luts =  6242  Max Lvl =  26  Avg Lvl =  11.08  [  14.87 sec. at Pass 5]{postMap}
DE:   #PIs = 3820  #Luts =  6235  Max Lvl =  26  Avg Lvl =  10.91  [  17.76 sec. at Pass 6]{map}
DE:   #PIs = 3820  #Luts =  6190  Max Lvl =  29  Avg Lvl =  10.63  [  19.61 sec. at Pass 7]{postMap}
DE:   #PIs = 3820  #Luts =  6180  Max Lvl =  29  Avg Lvl =  11.92  [  14.41 sec. at Pass 8]{map}
DE:   #PIs = 3820  #Luts =  6154  Max Lvl =  27  Avg Lvl =  12.01  [  26.39 sec. at Pass 9]{postMap}
DE:   #PIs = 3820  #Luts =  6142  Max Lvl =  27  Avg Lvl =  12.00  [   3.73 sec. at Pass 10]{finalMap}

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 26917 unused wires.
<suppressed ~193 debug messages>

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.141. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.142. Printing statistics.

=== el2_dec ===

   Number of wires:              11589
   Number of wire bits:          23840
   Number of public wires:        4227
   Number of public wire bits:   15754
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9585
     $_DFFE_PN0N_                    2
     $_DFFE_PN0P_                  135
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                   2784
     $_DFF_PN1_                     69
     $_DLATCH_N_                   128
     $lut                         6129
     adder_carry                   337


yosys> shregmap -minlen 8 -maxlen 20

3.143. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.144. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.145. Printing statistics.

=== el2_dec ===

   Number of wires:              11717
   Number of wire bits:          23968
   Number of public wires:        4227
   Number of public wire bits:   15754
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9713
     $_DFFE_PN0N_                    2
     $_DFFE_PN0P_                  135
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                   2784
     $_DFF_PN1_                     69
     $_DLATCHSR_PPP_               128
     $_NOT_                        128
     $lut                         6129
     adder_carry                   337


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.146. Executing TECHMAP pass (map to technology primitives).

3.146.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.146.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.146.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DLATCHSR_PPP_ for cells of type $_DLATCHSR_PPP_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~9642 debug messages>

yosys> opt_expr -mux_undef

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~174284 debug messages>

yosys> simplemap

3.148. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_merge

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
<suppressed ~116592 debug messages>
Removed a total of 38864 cells.

yosys> opt_dff -nodffe -nosdff

3.151. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 25149 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
<suppressed ~5349 debug messages>

yosys> opt_merge -nomux

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_muxtree

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.158. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.159. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 371 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_3kNvpH/abc_tmp_2.scr

3.162. Executing ABC pass (technology mapping using ABC).

3.162.1. Extracting gate netlist of module `\el2_dec' to `<abc-temp-dir>/input.blif'..
Extracted 26253 gates and 30069 wires to a netlist network with 3814 inputs and 2944 outputs.

3.162.1.1. Executing ABC.
DE:   #PIs = 3814  #Luts =  6152  Max Lvl =  16  Avg Lvl =   6.77  [   1.01 sec. at Pass 0]{firstMap}
DE:   #PIs = 3814  #Luts =  6152  Max Lvl =  16  Avg Lvl =   6.77  [  75.10 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 3814  #Luts =  6152  Max Lvl =  16  Avg Lvl =   6.77  [  12.61 sec. at Pass 2]{map}
DE:   #PIs = 3814  #Luts =  6152  Max Lvl =  16  Avg Lvl =   6.77  [  19.04 sec. at Pass 3]{postMap}
DE:   #PIs = 3814  #Luts =  6150  Max Lvl =  27  Avg Lvl =  11.18  [  13.50 sec. at Pass 4]{map}
DE:   #PIs = 3814  #Luts =  6150  Max Lvl =  27  Avg Lvl =  11.18  [  23.77 sec. at Pass 5]{postMap}
DE:   #PIs = 3814  #Luts =  6149  Max Lvl =  27  Avg Lvl =  10.91  [  17.99 sec. at Pass 6]{map}
DE:   #PIs = 3814  #Luts =  6128  Max Lvl =  26  Avg Lvl =  11.10  [  34.09 sec. at Pass 7]{postMap}
DE:   #PIs = 3814  #Luts =  6128  Max Lvl =  26  Avg Lvl =  11.10  [  22.61 sec. at Pass 8]{map}
DE:   #PIs = 3814  #Luts =  6124  Max Lvl =  27  Avg Lvl =  11.02  [  27.88 sec. at Pass 9]{postMap}
DE:   #PIs = 3814  #Luts =  6094  Max Lvl =  24  Avg Lvl =  10.22  [   4.48 sec. at Pass 10]{finalMap}

yosys> opt_expr

3.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.

yosys> opt_merge -nomux

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.168. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.169. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 27497 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_dec.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.172. Executing HIERARCHY pass (managing design hierarchy).

3.172.1. Analyzing design hierarchy..
Top module:  \el2_dec

3.172.2. Analyzing design hierarchy..
Top module:  \el2_dec
Removed 0 unused modules.

yosys> stat

3.173. Printing statistics.

=== el2_dec ===

   Number of wires:              11554
   Number of wire bits:          23805
   Number of public wires:        4227
   Number of public wire bits:   15754
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9550
     $lut                         6094
     adder_carry                   337
     dffsre                       2991
     latchsre                      128


yosys> opt_clean -purge

3.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_dec..
Removed 0 unused cells and 3388 unused wires.
<suppressed ~3388 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.175. Executing Verilog backend.
Dumping module `\el2_dec'.

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: cf8a5f00a0, CPU: user 200.94s system 0.97s, MEM: 529.74 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 95% 6x abc (2454 sec), 1% 46x opt_expr (36 sec), ...
real 736.84
user 2465.82
sys 112.37
