// Library - 16nm, Cell - PCHB_Write, View - schematic
// LAST TIME SAVED: Apr 24 04:37:27 2015
// NETLIST TIME: May 25 20:35:19 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module PCHB_Write (.Ai(outAck), B0, B1, R0i, R1i, W0, W1);

output  outAck, B0, B1;

input  R0i, R1i, W0, W1;


inv_1x I34 ( .Y(net027), .A(outAck));

inv_1x I5 ( .Y(B1), .A(net029));

inv_1x I4 ( .Y(B0), .A(net18));

THaC I12 ( .\B+ (inAck), .\C- (outValid), .A(inValid), .Y(outAck));

_ANALOG_BEGIN
M5 (net026 oE cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M4 (net22 oE cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (net029 R1i net026 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (net18 R0i net22 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (net029 oE cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=200n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (net18 oE cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=200n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

nand_1x I6 ( .Y(outValid), .B(net18), .A(net029));

or_1x I9 ( .Y(inValid), .B(R1i), .A(R0i));

inv_weak_1x I2 ( .Y(net18), .A(B0));

inv_weak_1x I3 ( .Y(net029), .A(B1));

TH22 I11 ( .Y(oE), .B(inAck), .A(net027));

nor_1x I31 ( .Y(inAck), .B(W0), .A(W1));

endmodule
