# Hi, I'm Yegineni Dhruthi ğŸ‘‹

**VLSI | RTL Design & Verification | ASIC | EDA Tools**

I'm an Electronics & Communication Engineering (ECE) student passionate about digital design, ASIC flows, and verification. I enjoy building clean RTL, writing testbenches, and taking designs from spec â†’ simulation â†’ synthesis â†’ layout.

- ğŸ“ **B.Tech (ECE)** â€” ICFAI Tech (IFHE), Hyderabad
- ğŸ’¡ **Interests:** ASIC design flow, RTL Design, UVM, Physical Design, Digital Signal Processing
- ğŸ§° **Tools:** Cadence (Virtuoso/Genus/Innovus), Synopsys, Xilinx Vivado, ModelSim, MATLAB
- ğŸ’¬ **Languages:** Verilog, SystemVerilog (basics), Python (scripting), MATLAB
- ğŸ“« **Reach:** (yeginenidhruthi@gmail.com / https://www.linkedin.com/in/dhruthi-
yegineni-541821277)

---

## ğŸ”§ Projects (highlights)
- **Moving Average FIR Filter (ASIC flow)** â€” RTL â†’ Simulation â†’ Synthesis â†’ Layout. (Repo: `FIR_Filter_ASIC`)
- **CMOS Analog IC Design Lab** â€” NMOS/PMOS characteristics, Inverter, CS/CG/CD amplifiers, Differential pair, Current mirror. (Repo: `CMOS_Analog_IC_Lab`)

> Youâ€™ll find detailed READMEs in each repository with the problem statement, design choices, tools used, and how to reproduce results.

---

## ğŸ“œ Certifications
- VLSI RTL Design & Verification Using Synopsys Tool â€” VLSIGuru (July 2025)
- India Semiconductor Workforce Development Program (ISWDP) â€” Level 2 (June 2025)
- ISWDP â€” Level 1 (Participation)

(See `Certifications` repo for scanned copies and descriptions.)

---

## ğŸ› ï¸ What Iâ€™m learning now
- UVM basics (agents, drivers, sequencers)
- CDC/STA fundamentals
- Gate-level simulation & low-power UPF concepts

If you find my work helpful, please â­ï¸ the repos and connect!
