
---------- Begin Simulation Statistics ----------
final_tick                                 1093364400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184417                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                   320965                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.20                       # Real time elapsed on the host
host_tick_rate                               97662491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2064591                       # Number of instructions simulated
sim_ops                                       3593310                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001093                       # Number of seconds simulated
sim_ticks                                  1093364400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               431191                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24005                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463198                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238058                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          431191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           193133                       # Number of indirect misses.
system.cpu.branchPred.lookups                  489078                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11208                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11983                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2371584                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1934765                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24137                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     344845                       # Number of branches committed
system.cpu.commit.bw_lim_events                597383                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887786                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2064591                       # Number of instructions committed
system.cpu.commit.committedOps                3593310                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2327804                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1154027     49.58%     49.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177495      7.62%     57.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       170414      7.32%     64.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228485      9.82%     74.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       597383     25.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2327804                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76063                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9404                       # Number of function calls committed.
system.cpu.commit.int_insts                   3536496                       # Number of committed integer instructions.
system.cpu.commit.loads                        492165                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20654      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2825759     78.64%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1350      0.04%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37678      1.05%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2957      0.08%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11620      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12510      0.35%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7235      0.20%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.04%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472591     13.15%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         160281      4.46%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19574      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12267      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3593310                       # Class of committed instruction
system.cpu.commit.refs                         664713                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2064591                       # Number of Instructions Simulated
system.cpu.committedOps                       3593310                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.323948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.323948                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7960                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33275                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48237                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4527                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022524                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4695083                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   294589                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1139546                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24209                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89016                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      575771                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2024                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      191651                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.fetch.Branches                      489078                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240473                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2213936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4637                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2831983                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           887                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48418                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178926                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             330677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249266                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.036062                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2569884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934575                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930644                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1222863     47.58%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73259      2.85%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60103      2.34%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76467      2.98%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1137192     44.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2569884                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    125926                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    69361                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    217104400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    217104400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    217104400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    217104000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    217104000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    217104000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       593600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       593600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       593200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       593200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4782000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4772800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4698000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4706400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78213600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78180000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78242800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1653955600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28534                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   375347                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.510118                       # Inst execution rate
system.cpu.iew.exec_refs                       769230                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     191639                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691895                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                607780                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                956                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               581                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               201823                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4481047                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                577591                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34178                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4127775                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3358                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8318                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24209                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14689                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39664                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115613                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29274                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20471                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8063                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5785742                       # num instructions consuming a value
system.cpu.iew.wb_count                       4105761                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567042                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3280761                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.502064                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4112699                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6390976                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3545067                       # number of integer regfile writes
system.cpu.ipc                               0.755316                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.755316                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27064      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3256565     78.25%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1388      0.03%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41464      1.00%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4634      0.11%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1300      0.03%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7003      0.17%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15582      0.37%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14433      0.35%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7910      0.19%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2470      0.06%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               562034     13.50%     94.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              180543      4.34%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25948      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13619      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4161957                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94172                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              189779                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90556                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             138843                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4040721                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10722391                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4015205                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5230016                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4479908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4161957                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1139                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18376                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            379                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1318944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2569884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.619512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164698     45.32%     45.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173579      6.75%     52.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299871     11.67%     63.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              338308     13.16%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              593428     23.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2569884                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.522623                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      240625                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11463                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4461                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               607780                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              201823                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1555065                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2733412                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  836016                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4921084                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47388                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   344820                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18020                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4386                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12073915                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4621281                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6315880                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1169792                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72290                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24209                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175208                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394770                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            163964                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7328804                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19839                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                897                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208526                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            949                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6211517                       # The number of ROB reads
system.cpu.rob.rob_writes                     9205150                       # The number of ROB writes
system.cpu.timesIdled                            1645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38354                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              437                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          703                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            703                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22989                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1347                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8087                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1341                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12214                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       953728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       953728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  953728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13555                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11377308                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29411192                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17715                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4140                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23922                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                988                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2102                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2102                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17715                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8459                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49709                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58168                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1261056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1446848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10516                       # Total snoops (count)
system.l2bus.snoopTraffic                       86400                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30330                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014936                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121569                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29878     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30330                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20294796                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18963214                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3488397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       236843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236843                       # number of overall hits
system.cpu.icache.overall_hits::total          236843                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3629                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3629                       # number of overall misses
system.cpu.icache.overall_misses::total          3629                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179730800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179730800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179730800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179730800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240472                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240472                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49526.260678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49526.260678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49526.260678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49526.260678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2906                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2906                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2906                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2906                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145000800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145000800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145000800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145000800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49897.040606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49897.040606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49897.040606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49897.040606                       # average overall mshr miss latency
system.cpu.icache.replacements                   2650                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236843                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3629                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179730800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179730800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49526.260678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49526.260678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145000800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145000800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49897.040606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49897.040606                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.469986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              229778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2650                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.708679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.469986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            483850                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           483850                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       672318                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672318                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672318                       # number of overall hits
system.cpu.dcache.overall_hits::total          672318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35234                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35234                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35234                       # number of overall misses
system.cpu.dcache.overall_misses::total         35234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1703693999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1703693999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1703693999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1703693999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       707552                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       707552                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       707552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       707552                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48353.692428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48353.692428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48353.692428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48353.692428                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29681                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               788                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.666244                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1735                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2793                       # number of writebacks
system.cpu.dcache.writebacks::total              2793                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16911                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579847199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579847199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579847199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    244397086                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824244285                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017900                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023901                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45783.434583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45783.434583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45783.434583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57559.370231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48740.126841                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15887                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1598690400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1598690400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       534996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       534996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48304.641044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48304.641044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477943600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477943600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45238.390913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45238.390913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       170418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         170418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105003599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105003599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49113.002339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49113.002339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101903599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101903599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48525.523333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48525.523333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4246                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4246                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    244397086                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    244397086                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57559.370231                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57559.370231                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.723701                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.855039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.419922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.303778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.730879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1432015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1432015                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             934                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5014                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          870                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6818                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            934                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5014                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          870                       # number of overall hits
system.l2cache.overall_hits::total               6818                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1969                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7651                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3376                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12996                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1969                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7651                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3376                       # number of overall misses
system.l2cache.overall_misses::total            12996                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133633600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522248000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    234774091                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890655691                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133633600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522248000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    234774091                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890655691                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2903                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12665                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4246                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19814                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2903                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12665                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4246                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19814                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.678264                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604106                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795101                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655900                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.678264                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604106                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795101                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655900                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67868.765871                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68258.789701                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69542.088566                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68533.063327                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67868.765871                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68258.789701                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69542.088566                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68533.063327                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1347                       # number of writebacks
system.l2cache.writebacks::total                 1347                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1969                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7640                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3360                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12969                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1969                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7640                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3360                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          586                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13555                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117881600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460818400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    207262513                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785962513                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117881600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460818400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    207262513                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34475041                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820437554                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.678264                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603237                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654537                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.678264                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603237                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684112                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59868.765871                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60316.544503                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61685.271726                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60603.170098                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59868.765871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60316.544503                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61685.271726                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58831.127986                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60526.562449                       # average overall mshr miss latency
system.l2cache.replacements                      9525                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          586                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          586                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34475041                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34475041                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58831.127986                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58831.127986                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93038000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93038000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639391                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639391                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69224.702381                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69224.702381                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1341                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1341                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82239200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82239200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.637964                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.637964                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61326.771066                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61326.771066                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          934                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4256                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          870                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6060                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1969                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6307                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3376                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11652                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133633600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429210000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    234774091                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797617691                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2903                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10563                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4246                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.678264                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597084                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795101                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657859                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67868.765871                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68052.957032                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69542.088566                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68453.286217                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1969                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6299                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3360                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11628                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117881600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378579200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    207262513                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703723313                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.678264                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596327                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656504                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59868.765871                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60101.476425                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61685.271726                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60519.720760                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3710.266730                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25951                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9525                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.724514                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.926267                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   289.704160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2365.402900                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.976991                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.256411                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070729                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217768                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905827                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1108                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2988                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          955                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1930                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.270508                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320325                       # Number of tag accesses
system.l2cache.tags.data_accesses              320325                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1093364400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       215040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86208                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86208                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1969                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7640                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3360                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          586                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13555                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1347                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1347                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115255262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          447206805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196677338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34301464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              793440869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115255262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115255262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78846540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78846540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78846540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115255262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         447206805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196677338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34301464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             872287409                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1096912400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               67652488                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                117574740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                              115722224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2068593                       # Number of instructions simulated
sim_ops                                       3601281                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3548000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               112                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1089                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                464                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              621                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1185                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      37                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7367                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3927                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               112                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        695                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1012                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2664                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 4002                       # Number of instructions committed
system.cpu.commit.committedOps                   7971                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         6473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.231423                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.524690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3249     50.19%     50.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1163     17.97%     68.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          387      5.98%     74.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          662     10.23%     84.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1012     15.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         6473                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                      7668                       # Number of committed integer instructions.
system.cpu.commit.loads                          1151                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          117      1.47%      1.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6064     76.08%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.61%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.26%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.40%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.35%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.59%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.70%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.35%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.45%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1023     12.83%     94.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            270      3.39%     97.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      1.61%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              7971                       # Class of committed instruction
system.cpu.commit.refs                           1493                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        4002                       # Number of Instructions Simulated
system.cpu.committedOps                          7971                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.216392                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.216392                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           20                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2602                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  11732                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1320                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3032                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    112                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   172                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1412                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         391                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1185                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1030                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          5650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    29                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           6313                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.133596                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                501                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.711725                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               7238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.758911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.909530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3660     50.57%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      381      5.26%     55.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      157      2.17%     58.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      124      1.71%     59.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2916     40.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 7238                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       859                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      542                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       483200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       483200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       483200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       483600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       483600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       483200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       185200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       184800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       183600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       184400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        3829200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  143                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      812                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.082638                       # Inst execution rate
system.cpu.iew.exec_refs                         1797                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        391                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1926                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1508                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  435                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               10636                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1406                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               171                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  9603                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    112                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    11                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          357                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           94                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             26                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     12367                       # num instructions consuming a value
system.cpu.iew.wb_count                          9511                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593515                       # average fanout of values written-back
system.cpu.iew.wb_producers                      7340                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.072266                       # insts written-back per cycle
system.cpu.iew.wb_sent                           9545                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    14328                       # number of integer regfile reads
system.cpu.int_regfile_writes                    7761                       # number of integer regfile writes
system.cpu.ipc                               0.451184                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.451184                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               201      2.06%      2.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7251     74.19%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.56%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  59      0.60%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.33%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.39%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  105      1.07%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   86      0.88%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  35      0.36%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 68      0.70%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1208     12.36%     93.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 330      3.38%     96.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             232      2.37%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             73      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   9773                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     733                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1478                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          670                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1366                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   8839                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              25373                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         8841                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             11934                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      10615                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      9773                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3505                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          7238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.350235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.503308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3439     47.51%     47.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 750     10.36%     57.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1114     15.39%     73.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 945     13.06%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 990     13.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            7238                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.101804                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1030                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                16                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1508                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 435                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    3401                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                             8870                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2051                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 10496                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     41                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1444                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 31017                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  11348                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               14482                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3063                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    112                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   224                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3987                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1437                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            16927                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       313                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        16096                       # The number of ROB reads
system.cpu.rob.rob_writes                       22040                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           57                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            114                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                9                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           21                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            49                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 28                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                28                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      28    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  28                       # Request fanout histogram
system.membus.reqLayer2.occupancy               21200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              60300                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  57                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                72                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             57                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                29                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 86                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.104651                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.307899                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       77     89.53%     89.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                        9     10.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   86                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                56796                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               28800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         3548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          996                       # number of overall hits
system.cpu.icache.overall_hits::total             996                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1370000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1370000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1370000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1370000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1030                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.033010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.033010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40294.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40294.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40294.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40294.117647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1143200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1143200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1143200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1143200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47633.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47633.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47633.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47633.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.033010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40294.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40294.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1143200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1143200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47633.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47633.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.625000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2084                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1642                       # number of overall hits
system.cpu.dcache.overall_hits::total            1642                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2372000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2372000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2372000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2372000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042566                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32493.150685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32493.150685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32493.150685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32493.150685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           42                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1026400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1026400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1026400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1045596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019242                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33109.677419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33109.677419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33109.677419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31684.727273                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           73                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            73                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2372000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2372000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.053168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32493.150685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32493.150685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1026400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1026400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33109.677419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33109.677419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1164                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.272727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.332807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   209.667193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.795247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.204753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3463                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3463                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  29                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 29                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                28                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               28                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1038800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       836800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1875600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1038800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       836800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1875600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              57                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             57                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.419355                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.491228                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.419355                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.491228                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69253.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64369.230769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66985.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69253.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64369.230769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66985.714286                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       918800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       732800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1651600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       918800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       732800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1651600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.419355                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.491228                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.419355                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.491228                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61253.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56369.230769                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58985.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61253.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56369.230769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58985.714286                       # average overall mshr miss latency
system.l2cache.replacements                        29                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1038800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       836800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1875600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.625000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.419355                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.491228                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69253.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64369.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66985.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       918800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       732800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1651600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.419355                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.491228                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61253.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56369.230769                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58985.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     71                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   29                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.448276                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.932243                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.110261                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1910.186921                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   969.770574                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          131                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009993                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.466354                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236760                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031982                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1102                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1954                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.269043                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.730957                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  941                       # Number of tag accesses
system.l2cache.tags.data_accesses                 941                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      3548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          270574972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          234498309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              505073281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     270574972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         270574972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        18038331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18038331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        18038331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         270574972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         234498309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             523111612                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1124129200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9474257                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412992                       # Number of bytes of host memory used
host_op_rate                                 16512844                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                              123447299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2088061                       # Number of instructions simulated
sim_ops                                       3640309                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27216800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7115                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               977                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6709                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2152                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4963                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7675                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     367                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          800                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     25135                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    16824                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1003                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3818                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5746                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20262                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                19468                       # Number of instructions committed
system.cpu.commit.committedOps                  39028                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.962775                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.492604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26262     64.79%     64.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3451      8.51%     73.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2641      6.52%     79.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2437      6.01%     85.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5746     14.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40537                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2712                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  216                       # Number of function calls committed.
system.cpu.commit.int_insts                     37892                       # Number of committed integer instructions.
system.cpu.commit.loads                          5845                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          297      0.76%      0.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            28268     72.43%     73.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.03%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.58%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            139      0.36%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.57%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.28%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             196      0.50%     75.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.74%     76.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            236      0.60%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.25%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5011     12.84%     89.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2535      6.50%     96.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          834      2.14%     98.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          556      1.42%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             39028                       # Class of committed instruction
system.cpu.commit.refs                           8936                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       19468                       # Number of Instructions Simulated
system.cpu.committedOps                         39028                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.495069                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.495069                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           64                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          141                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          260                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            48                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16781                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  66654                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11156                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16129                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1010                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1335                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7774                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3979                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7675                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4293                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32411                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   370                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          36519                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           165                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.112798                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12790                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2519                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.536713                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.587878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.899457                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26457     57.01%     57.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      981      2.11%     59.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1080      2.33%     61.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1018      2.19%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16875     36.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46411                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3777                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2322                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2540400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2540400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2540400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2540400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2540400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       124800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       126800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       125600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1220800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1226000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1224400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       20936800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1227                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4665                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.757385                       # Inst execution rate
system.cpu.iew.exec_refs                        11747                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3970                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9658                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8746                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                30                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4520                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               59279                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7777                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1462                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 51534                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    85                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   169                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              424                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2903                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1429                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1067                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            160                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     58884                       # num instructions consuming a value
system.cpu.iew.wb_count                         50801                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607160                       # average fanout of values written-back
system.cpu.iew.wb_producers                     35752                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.746612                       # insts written-back per cycle
system.cpu.iew.wb_sent                          51082                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    74253                       # number of integer regfile reads
system.cpu.int_regfile_writes                   40058                       # number of integer regfile writes
system.cpu.ipc                               0.286117                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.286117                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               654      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 38102     71.90%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.02%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   276      0.52%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 218      0.41%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.45%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  126      0.24%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  348      0.66%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  370      0.70%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 254      0.48%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                161      0.30%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6955     13.12%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3475      6.56%     96.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1157      2.18%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            649      1.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  52993                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3565                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7166                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3363                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5390                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  48774                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             145567                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        47438                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             74158                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      58974                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     52993                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 305                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               333                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            177                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.557119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27472     59.19%     59.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3617      7.79%     66.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3825      8.24%     75.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4262      9.18%     84.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7235     15.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46411                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.778828                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4322                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               203                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              235                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8746                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4520                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22240                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68042                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11190                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 46650                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    665                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12064                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    611                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                162687                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  64151                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               74791                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16462                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1742                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1010                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3128                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28166                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5162                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            94837                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2557                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2515                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        94081                       # The number of ROB reads
system.cpu.rob.rob_writes                      124486                       # The number of ROB writes
system.cpu.timesIdled                             262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           41                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1500                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               41                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                388                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              356                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           388                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 395                       # Request fanout histogram
system.membus.reqLayer2.occupancy              342435                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             854065                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 738                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            97                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1057                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            739                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1395                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          854                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2249                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               406                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1156                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040657                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.197581                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1109     95.93%     95.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      4.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1156                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              341200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               677151                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              558000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27216800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3718                       # number of overall hits
system.cpu.icache.overall_hits::total            3718                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          575                       # number of overall misses
system.cpu.icache.overall_misses::total           575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23543600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23543600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23543600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23543600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133939                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133939                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133939                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133939                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40945.391304                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40945.391304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40945.391304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40945.391304                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          466                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18264800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18264800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18264800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18264800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.108549                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.108549                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.108549                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108549                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39194.849785                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39194.849785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39194.849785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39194.849785                       # average overall mshr miss latency
system.cpu.icache.replacements                    465                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3718                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23543600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23543600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40945.391304                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40945.391304                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18264800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18264800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.108549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.108549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39194.849785                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39194.849785                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.930043                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.758669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.930043                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9051                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9973                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9973                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9973                       # number of overall hits
system.cpu.dcache.overall_hits::total            9973                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          444                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            444                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          444                       # number of overall misses
system.cpu.dcache.overall_misses::total           444                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18092000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18092000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18092000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18092000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10417                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40747.747748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40747.747748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40747.747748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40747.747748                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                34                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           76                       # number of writebacks
system.cpu.dcache.writebacks::total                76                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           53                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9276800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9276800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9276800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2727547                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12004347                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022271                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022271                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027359                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39986.206897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39986.206897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39986.206897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51463.150943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42120.515789                       # average overall mshr miss latency
system.cpu.dcache.replacements                    284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17583200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17583200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40701.851852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40701.851852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8777600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8777600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39898.181818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39898.181818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       508800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       508800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        42400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        42400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       499200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       499200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        41600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        41600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           53                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           53                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2727547                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2727547                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51463.150943                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51463.150943                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               66821                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.086391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.586756                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   197.413244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.807214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.192786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21118                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             228                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             110                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 353                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            228                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            110                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           15                       # number of overall hits
system.l2cache.overall_hits::total                353                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           121                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               396                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          121                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              396                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15786000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8054000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2568765                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26408765                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15786000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8054000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2568765                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26408765                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          465                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             749                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          465                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           53                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            749                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.509677                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.523810                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.716981                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.528705                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.509677                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.523810                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.716981                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.528705                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66607.594937                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66561.983471                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67599.078947                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66688.800505                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66607.594937                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66561.983471                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67599.078947                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66688.800505                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             21                       # number of writebacks
system.l2cache.writebacks::total                   21                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          121                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          121                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13898000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7086000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2264765                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23248765                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13898000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7086000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2264765                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23248765                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.509677                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.523810                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.716981                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.528705                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.509677                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.523810                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.716981                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.528705                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58641.350211                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58561.983471                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59599.078947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58709.002525                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58641.350211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58561.983471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59599.078947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58709.002525                       # average overall mshr miss latency
system.l2cache.replacements                       405                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           76                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           76                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           76                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           76                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       442000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       442000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63142.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63142.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       386000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       386000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55142.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55142.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          228                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          106                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          389                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15786000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7612000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2568765                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25966765                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          465                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          220                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          738                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.509677                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.518182                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.716981                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.527100                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66607.594937                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66771.929825                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67599.078947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66752.609254                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          389                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13898000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6700000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2264765                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22862765                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.509677                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.518182                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.716981                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.527100                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58641.350211                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58771.929825                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59599.078947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58773.174807                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14126                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4501                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.138414                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.507246                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1128.225718                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1870.034991                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   929.674508                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   124.557538                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010622                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275446                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226971                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030410                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1002                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3094                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          859                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          958                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1920                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.244629                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.755371                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12389                       # Number of tag accesses
system.l2cache.tags.data_accesses               12389                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27216800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              236                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              121                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  395                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            21                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  21                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          554951354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          284530143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     89356574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              928838071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     554951354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         554951354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        49381265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              49381265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        49381265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         554951354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         284530143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     89356574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             978219335                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
