
*** Running vivado
    with args -log led_sw_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source led_sw_wrapper.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source led_sw_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.539 ; gain = 452.508 ; free physical = 265 ; free virtual = 4656
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value 'K17' specified for 'objects'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:1]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'clock_rtl', please type 'create_clock -help' for usage info. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[0]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-161] Invalid option value 'M14' specified for 'objects'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[0]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[1]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:6]
CRITICAL WARNING: [Common 17-161] Invalid option value 'M15' specified for 'objects'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[1]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[2]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:8]
CRITICAL WARNING: [Common 17-161] Invalid option value 'G14' specified for 'objects'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[2]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[3]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:10]
CRITICAL WARNING: [Common 17-161] Invalid option value 'D18' specified for 'objects'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[3]'. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1654.539 ; gain = 712.379 ; free physical = 277 ; free virtual = 4653
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1665.555 ; gain = 3.012 ; free physical = 277 ; free virtual = 4653
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3fa55908

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1670.555 ; gain = 0.000 ; free physical = 275 ; free virtual = 4651

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 124 cells.
Phase 2 Constant Propagation | Checksum: 133a0466d

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1670.555 ; gain = 0.000 ; free physical = 275 ; free virtual = 4651

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1242 unconnected nets.
INFO: [Opt 31-11] Eliminated 4418 unconnected cells.
Phase 3 Sweep | Checksum: a1d70bdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.555 ; gain = 0.000 ; free physical = 275 ; free virtual = 4651

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1670.555 ; gain = 0.000 ; free physical = 275 ; free virtual = 4651
Ending Logic Optimization Task | Checksum: a1d70bdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.555 ; gain = 0.000 ; free physical = 275 ; free virtual = 4651
Implement Debug Cores | Checksum: e33f430c
Logic Optimization | Checksum: e33f430c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: a1d70bdd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1734.555 ; gain = 0.000 ; free physical = 228 ; free virtual = 4604
Ending Power Optimization Task | Checksum: a1d70bdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1734.555 ; gain = 64.000 ; free physical = 228 ; free virtual = 4604
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 34 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 14b3de76

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 222 ; free virtual = 4599

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 222 ; free virtual = 4599
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 222 ; free virtual = 4599

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 5ae3b01f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 222 ; free virtual = 4599
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 5ae3b01f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 221 ; free virtual = 4598

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 5ae3b01f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 221 ; free virtual = 4598

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: d8ca42a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 221 ; free virtual = 4598
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15785d524

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 221 ; free virtual = 4598

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 19d011853

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 221 ; free virtual = 4598
Phase 2.2.1 Place Init Design | Checksum: 1d6fbca28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 215 ; free virtual = 4593
Phase 2.2 Build Placer Netlist Model | Checksum: 1d6fbca28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 215 ; free virtual = 4593

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1d6fbca28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 215 ; free virtual = 4593
Phase 2.3 Constrain Clocks/Macros | Checksum: 1d6fbca28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 215 ; free virtual = 4593
Phase 2 Placer Initialization | Checksum: 1d6fbca28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1766.574 ; gain = 0.000 ; free physical = 215 ; free virtual = 4593

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1d2408a0b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 204 ; free virtual = 4582

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1d2408a0b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 204 ; free virtual = 4582

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 159c72cb3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 204 ; free virtual = 4582

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d276ecf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 204 ; free virtual = 4582

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1d276ecf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 204 ; free virtual = 4582

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1be2bd1a3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 204 ; free virtual = 4582

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 168bc98ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 204 ; free virtual = 4582

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1f83ed80c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1f83ed80c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f83ed80c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f83ed80c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Phase 4.6 Small Shape Detail Placement | Checksum: 1f83ed80c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1f83ed80c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Phase 4 Detail Placement | Checksum: 1f83ed80c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1fe95838a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1fe95838a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.906. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 21f3141aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Phase 5.2.2 Post Placement Optimization | Checksum: 21f3141aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Phase 5.2 Post Commit Optimization | Checksum: 21f3141aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 21f3141aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 21f3141aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 21f3141aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Phase 5.5 Placer Reporting | Checksum: 21f3141aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 25615037a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 25615037a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
Ending Placer Task | Checksum: 1baefef4d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.004 ; free physical = 202 ; free virtual = 4579
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 34 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.578 ; gain = 16.008 ; free physical = 202 ; free virtual = 4579
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 196 ; free virtual = 4579
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 194 ; free virtual = 4574
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 194 ; free virtual = 4574
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 194 ; free virtual = 4573
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1122ad189

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 150 ; free virtual = 4529

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1122ad189

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 149 ; free virtual = 4528

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1122ad189

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 139 ; free virtual = 4519
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e50bcfe4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 129 ; free virtual = 4509
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.021  | TNS=0.000  | WHS=-0.240 | THS=-36.109|

Phase 2 Router Initialization | Checksum: 1f7e9677b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 129 ; free virtual = 4509

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc065c6a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19aa6c053

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.206  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1eadb7c1b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475
Phase 4 Rip-up And Reroute | Checksum: 1eadb7c1b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b34e81ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.321  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b34e81ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b34e81ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475
Phase 5 Delay and Skew Optimization | Checksum: 1b34e81ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 12c54e838

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.321  | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 135d662ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.78505 %
  Global Horizontal Routing Utilization  = 2.40234 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 143a549e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 143a549e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f0d0c5ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.321  | TNS=0.000  | WHS=0.063  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f0d0c5ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 34 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.578 ; gain = 0.000 ; free physical = 136 ; free virtual = 4475
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1796.570 ; gain = 0.000 ; free physical = 129 ; free virtual = 4474
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
source /home/clvrpny/ecen449/lab02/sources/tclpre.tcl
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (NSTD-1) Unspecified I/O Standard - 32 out of 33 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: led_tri_io[31:0].
WARNING: [DRC 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 33 out of 33 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: clock_rtl, led_tri_io[31:0].
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_sw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2089.980 ; gain = 261.379 ; free physical = 171 ; free virtual = 4139
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 21:41:35 2020...
