module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    assign out = ~c&~b|~a&~d|c&d&b|c&d&a|~a&b&c|d&a&~b;
       

endmodule
