$comment
	File created using the following command:
		vcd file RCA.msim.vcd -direction
$end
$date
	Fri Sep 08 11:45:49 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module RCA_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum [3] $end
$var wire 1 & sum [2] $end
$var wire 1 ' sum [1] $end
$var wire 1 ( sum [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / sum[0]~output_o $end
$var wire 1 0 sum[1]~output_o $end
$var wire 1 1 sum[2]~output_o $end
$var wire 1 2 sum[3]~output_o $end
$var wire 1 3 cout~output_o $end
$var wire 1 4 a[0]~input_o $end
$var wire 1 5 b[0]~input_o $end
$var wire 1 6 cin~input_o $end
$var wire 1 7 fa0|s~0_combout $end
$var wire 1 8 b[1]~input_o $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : fa0|cout~0_combout $end
$var wire 1 ; fa1|s~combout $end
$var wire 1 < fa1|cout~0_combout $end
$var wire 1 = a[2]~input_o $end
$var wire 1 > b[2]~input_o $end
$var wire 1 ? fa2|s~combout $end
$var wire 1 @ fa2|cout~0_combout $end
$var wire 1 A a[3]~input_o $end
$var wire 1 B b[3]~input_o $end
$var wire 1 C fa3|s~combout $end
$var wire 1 D fa3|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#50000
1#
16
17
1/
1(
#130000
0#
06
07
0/
0(
#140000
b1000 !
b1010 !
19
1A
1;
1C
12
10
1'
1%
#210000
b100 "
b101 "
15
1>
17
1?
11
1/
1(
1&
#240000
b10 !
b0 !
09
0A
0;
0C
02
00
0'
0%
#270000
1#
16
1:
07
0/
0(
1;
10
1'
#310000
0#
06
0:
17
1/
1(
0;
00
0'
#320000
b1 "
b0 "
05
0>
07
0?
01
0/
0(
0&
#400000
b100 !
b101 !
b1 "
15
14
1=
1:
1?
11
1&
1;
10
1'
#440000
b0 "
05
0:
17
1/
1(
0;
00
0'
#450000
1#
16
1:
07
0/
0(
1;
10
1'
#500000
0#
06
0:
17
1/
1(
0;
00
0'
#510000
b1 !
b0 !
04
0=
07
0?
01
0/
0(
0&
#1000000
