
stm32-f103rb-cnss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ad0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a5c  08002c00  08002c00  00012c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800365c  0800365c  000200c4  2**0
                  CONTENTS
  4 .ARM          00000000  0800365c  0800365c  000200c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800365c  0800365c  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800365c  0800365c  0001365c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003660  08003660  00013660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  08003664  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dc4  200000c4  08003728  000200c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e88  08003728  00020e88  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009504  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a13  00000000  00000000  000295f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000470  00000000  00000000  0002b008  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000003b8  00000000  00000000  0002b478  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001eb4  00000000  00000000  0002b830  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000549b  00000000  00000000  0002d6e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000595bf  00000000  00000000  00032b7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008c13e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001240  00000000  00000000  0008c1bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200000c4 	.word	0x200000c4
 800014c:	00000000 	.word	0x00000000
 8000150:	08002be8 	.word	0x08002be8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200000c8 	.word	0x200000c8
 800016c:	08002be8 	.word	0x08002be8

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <CONFIGURATIONS_uid_read>:
#include <string.h>

static struct u_id ID;
BOOL RESET_FLAG;

void CONFIGURATIONS_uid_read(struct u_id *id){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]

	id->off0 = MMIO16(ID_ADDR + 0x0);
 8000188:	4b0b      	ldr	r3, [pc, #44]	; (80001b8 <CONFIGURATIONS_uid_read+0x38>)
 800018a:	881b      	ldrh	r3, [r3, #0]
 800018c:	b29a      	uxth	r2, r3
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	801a      	strh	r2, [r3, #0]
	id->off2 = MMIO16(ID_ADDR + 0x2);
 8000192:	4b0a      	ldr	r3, [pc, #40]	; (80001bc <CONFIGURATIONS_uid_read+0x3c>)
 8000194:	881b      	ldrh	r3, [r3, #0]
 8000196:	b29a      	uxth	r2, r3
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	805a      	strh	r2, [r3, #2]
	id->off4 = MMIO32(ID_ADDR + 0x4);
 800019c:	4b08      	ldr	r3, [pc, #32]	; (80001c0 <CONFIGURATIONS_uid_read+0x40>)
 800019e:	681a      	ldr	r2, [r3, #0]
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	605a      	str	r2, [r3, #4]
	id->off8 = MMIO32(ID_ADDR + 0x8);
 80001a4:	4b07      	ldr	r3, [pc, #28]	; (80001c4 <CONFIGURATIONS_uid_read+0x44>)
 80001a6:	681a      	ldr	r2, [r3, #0]
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	609a      	str	r2, [r3, #8]

}
 80001ac:	bf00      	nop
 80001ae:	370c      	adds	r7, #12
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bc80      	pop	{r7}
 80001b4:	4770      	bx	lr
 80001b6:	bf00      	nop
 80001b8:	1ffff7e8 	.word	0x1ffff7e8
 80001bc:	1ffff7ea 	.word	0x1ffff7ea
 80001c0:	1ffff7ec 	.word	0x1ffff7ec
 80001c4:	1ffff7f0 	.word	0x1ffff7f0

080001c8 <CONFIGURATIONS_set_device_id>:

void CONFIGURATIONS_set_device_id(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af02      	add	r7, sp, #8

	CONFIGURATIONS_uid_read(&ID);
 80001ce:	480e      	ldr	r0, [pc, #56]	; (8000208 <CONFIGURATIONS_set_device_id+0x40>)
 80001d0:	f7ff ffd6 	bl	8000180 <CONFIGURATIONS_uid_read>
	memset(DEVICE_ID,'\0', ID_SIZE*sizeof(uint8_t));
 80001d4:	2219      	movs	r2, #25
 80001d6:	2100      	movs	r1, #0
 80001d8:	480c      	ldr	r0, [pc, #48]	; (800020c <CONFIGURATIONS_set_device_id+0x44>)
 80001da:	f002 f8d2 	bl	8002382 <memset>
	sprintf((char*)DEVICE_ID,"%X%X%lX%lX",ID.off0,ID.off2,ID.off4,ID.off8);
 80001de:	4b0a      	ldr	r3, [pc, #40]	; (8000208 <CONFIGURATIONS_set_device_id+0x40>)
 80001e0:	881b      	ldrh	r3, [r3, #0]
 80001e2:	4619      	mov	r1, r3
 80001e4:	4b08      	ldr	r3, [pc, #32]	; (8000208 <CONFIGURATIONS_set_device_id+0x40>)
 80001e6:	885b      	ldrh	r3, [r3, #2]
 80001e8:	4618      	mov	r0, r3
 80001ea:	4b07      	ldr	r3, [pc, #28]	; (8000208 <CONFIGURATIONS_set_device_id+0x40>)
 80001ec:	685b      	ldr	r3, [r3, #4]
 80001ee:	4a06      	ldr	r2, [pc, #24]	; (8000208 <CONFIGURATIONS_set_device_id+0x40>)
 80001f0:	6892      	ldr	r2, [r2, #8]
 80001f2:	9201      	str	r2, [sp, #4]
 80001f4:	9300      	str	r3, [sp, #0]
 80001f6:	4603      	mov	r3, r0
 80001f8:	460a      	mov	r2, r1
 80001fa:	4905      	ldr	r1, [pc, #20]	; (8000210 <CONFIGURATIONS_set_device_id+0x48>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <CONFIGURATIONS_set_device_id+0x44>)
 80001fe:	f002 f8c9 	bl	8002394 <siprintf>

}
 8000202:	bf00      	nop
 8000204:	46bd      	mov	sp, r7
 8000206:	bd80      	pop	{r7, pc}
 8000208:	200000e0 	.word	0x200000e0
 800020c:	20000de0 	.word	0x20000de0
 8000210:	08002c00 	.word	0x08002c00

08000214 <CONFIGURATIONS_set_network>:

BOOL CONFIGURATIONS_set_network(void){
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0

	USART2_write((uint8_t*)("\r\nWord to the wise: if at some point nothing seems to be happening"));
 8000218:	481b      	ldr	r0, [pc, #108]	; (8000288 <CONFIGURATIONS_set_network+0x74>)
 800021a:	f001 fd31 	bl	8001c80 <USART2_write>
	USART2_write((uint8_t*)("\r\ndisconnect the device from your computer, wait a few minutes, and then reconnect.\r\n"));
 800021e:	481b      	ldr	r0, [pc, #108]	; (800028c <CONFIGURATIONS_set_network+0x78>)
 8000220:	f001 fd2e 	bl	8001c80 <USART2_write>


	if(!SYSTEM_CONTROL_set_up()){
 8000224:	f001 f854 	bl	80012d0 <SYSTEM_CONTROL_set_up>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d113      	bne.n	8000256 <CONFIGURATIONS_set_network+0x42>
		USART2_write((uint8_t*)("\r\nNetwok connection error."));
 800022e:	4818      	ldr	r0, [pc, #96]	; (8000290 <CONFIGURATIONS_set_network+0x7c>)
 8000230:	f001 fd26 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)("\r\nIf you are sure you entered the correct network name and password,\r\ndo the following:"));
 8000234:	4817      	ldr	r0, [pc, #92]	; (8000294 <CONFIGURATIONS_set_network+0x80>)
 8000236:	f001 fd23 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)("\r\nCheck your network signal, is it strong enough?"));
 800023a:	4817      	ldr	r0, [pc, #92]	; (8000298 <CONFIGURATIONS_set_network+0x84>)
 800023c:	f001 fd20 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)("\r\nIf it is not, try again later or from another physical location."));
 8000240:	4816      	ldr	r0, [pc, #88]	; (800029c <CONFIGURATIONS_set_network+0x88>)
 8000242:	f001 fd1d 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)("\r\nIf it is, hit the reset button or disconnect the device from the computer, wait a few minutes, then reconnect and try again."));
 8000246:	4816      	ldr	r0, [pc, #88]	; (80002a0 <CONFIGURATIONS_set_network+0x8c>)
 8000248:	f001 fd1a 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)"\r\n\r\n");
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <CONFIGURATIONS_set_network+0x90>)
 800024e:	f001 fd17 	bl	8001c80 <USART2_write>
		return FALSE;
 8000252:	2300      	movs	r3, #0
 8000254:	e015      	b.n	8000282 <CONFIGURATIONS_set_network+0x6e>
	}
	else{
		USART2_write((uint8_t*)("\r\nYour device was successfully registered."));
 8000256:	4814      	ldr	r0, [pc, #80]	; (80002a8 <CONFIGURATIONS_set_network+0x94>)
 8000258:	f001 fd12 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)("\r\nThis is your device ID: '"));
 800025c:	4813      	ldr	r0, [pc, #76]	; (80002ac <CONFIGURATIONS_set_network+0x98>)
 800025e:	f001 fd0f 	bl	8001c80 <USART2_write>
		USART2_write(DEVICE_ID);
 8000262:	4813      	ldr	r0, [pc, #76]	; (80002b0 <CONFIGURATIONS_set_network+0x9c>)
 8000264:	f001 fd0c 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)("'\r\nPlease coppy it, you will need it later."));
 8000268:	4812      	ldr	r0, [pc, #72]	; (80002b4 <CONFIGURATIONS_set_network+0xa0>)
 800026a:	f001 fd09 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)("\r\n\r\nYou can now safely disconnect the device and connect it to an electric power supply."));
 800026e:	4812      	ldr	r0, [pc, #72]	; (80002b8 <CONFIGURATIONS_set_network+0xa4>)
 8000270:	f001 fd06 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)"\r\nIf you ever wish to reset your network details,\r\nconnect the device to the computer and open 'TeraTerm'.");
 8000274:	4811      	ldr	r0, [pc, #68]	; (80002bc <CONFIGURATIONS_set_network+0xa8>)
 8000276:	f001 fd03 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)"\r\n\r\n");
 800027a:	480a      	ldr	r0, [pc, #40]	; (80002a4 <CONFIGURATIONS_set_network+0x90>)
 800027c:	f001 fd00 	bl	8001c80 <USART2_write>
		return TRUE;
 8000280:	2301      	movs	r3, #1
	}

}
 8000282:	4618      	mov	r0, r3
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	08002c0c 	.word	0x08002c0c
 800028c:	08002c50 	.word	0x08002c50
 8000290:	08002ca8 	.word	0x08002ca8
 8000294:	08002cc4 	.word	0x08002cc4
 8000298:	08002d1c 	.word	0x08002d1c
 800029c:	08002d50 	.word	0x08002d50
 80002a0:	08002d94 	.word	0x08002d94
 80002a4:	08002e14 	.word	0x08002e14
 80002a8:	08002e1c 	.word	0x08002e1c
 80002ac:	08002e48 	.word	0x08002e48
 80002b0:	20000de0 	.word	0x20000de0
 80002b4:	08002e64 	.word	0x08002e64
 80002b8:	08002e90 	.word	0x08002e90
 80002bc:	08002eec 	.word	0x08002eec

080002c0 <configuration_Handler>:

void* configuration_Handler(void){
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0

	CONFIGURATIONS_set_network(); // returns TRUE upon success
 80002c4:	f7ff ffa6 	bl	8000214 <CONFIGURATIONS_set_network>

	USART2_write((uint8_t*)"\r\nEnter 'ok' to continue: ");
 80002c8:	4815      	ldr	r0, [pc, #84]	; (8000320 <configuration_Handler+0x60>)
 80002ca:	f001 fcd9 	bl	8001c80 <USART2_write>
	USART2_enable_Rx();
 80002ce:	f001 fc85 	bl	8001bdc <USART2_enable_Rx>
	while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 80002d2:	bf00      	nop
 80002d4:	f001 fbb2 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d0fa      	beq.n	80002d4 <configuration_Handler+0x14>
	USART2_disable_Rx();
 80002de:	f001 fc8b 	bl	8001bf8 <USART2_disable_Rx>

	while(!USART2_ok()){
 80002e2:	e00e      	b.n	8000302 <configuration_Handler+0x42>
		USART2_NEW_LINE_READ_set();
 80002e4:	f001 fbb6 	bl	8001a54 <USART2_NEW_LINE_READ_set>

		USART2_write((uint8_t*)"\r\nEnter 'ok' to continue: ");
 80002e8:	480d      	ldr	r0, [pc, #52]	; (8000320 <configuration_Handler+0x60>)
 80002ea:	f001 fcc9 	bl	8001c80 <USART2_write>
		USART2_enable_Rx();
 80002ee:	f001 fc75 	bl	8001bdc <USART2_enable_Rx>
		while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 80002f2:	bf00      	nop
 80002f4:	f001 fba2 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d0fa      	beq.n	80002f4 <configuration_Handler+0x34>
		USART2_disable_Rx();
 80002fe:	f001 fc7b 	bl	8001bf8 <USART2_disable_Rx>
	while(!USART2_ok()){
 8000302:	f001 fdab 	bl	8001e5c <USART2_ok>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0eb      	beq.n	80002e4 <configuration_Handler+0x24>
	}
	USART2_NEW_LINE_READ_set();
 800030c:	f001 fba2 	bl	8001a54 <USART2_NEW_LINE_READ_set>

	RESET_FLAG = TRUE; // allow another event just like this
 8000310:	4b04      	ldr	r3, [pc, #16]	; (8000324 <configuration_Handler+0x64>)
 8000312:	2201      	movs	r2, #1
 8000314:	701a      	strb	r2, [r3, #0]
	USART2_enable_Rx();
 8000316:	f001 fc61 	bl	8001bdc <USART2_enable_Rx>
	return NULL;
 800031a:	2300      	movs	r3, #0
}
 800031c:	4618      	mov	r0, r3
 800031e:	bd80      	pop	{r7, pc}
 8000320:	08002f58 	.word	0x08002f58
 8000324:	20000ddc 	.word	0x20000ddc

08000328 <alert_Handler>:
	memset((char*)image_path, '\0', PATH_SIZE*sizeof(uint8_t));
	sprintf((char*)image_path, "image/path");

}

void *alert_Handler(void){
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0


	uint32_t i  = 3;
 800032e:	2303      	movs	r3, #3
 8000330:	607b      	str	r3, [r7, #4]
	while(i > 0  && !recordAlert() && connection_closed){
 8000332:	e002      	b.n	800033a <alert_Handler+0x12>
		i--;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3b01      	subs	r3, #1
 8000338:	607b      	str	r3, [r7, #4]
	while(i > 0  && !recordAlert() && connection_closed){
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2b00      	cmp	r3, #0
 800033e:	d008      	beq.n	8000352 <alert_Handler+0x2a>
 8000340:	f000 f884 	bl	800044c <recordAlert>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d103      	bne.n	8000352 <alert_Handler+0x2a>
 800034a:	4b05      	ldr	r3, [pc, #20]	; (8000360 <alert_Handler+0x38>)
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d1f0      	bne.n	8000334 <alert_Handler+0xc>
	}

	TIMER4_disable(); // timer 4 is used as timeout for AT commands
 8000352:	f001 f9f1 	bl	8001738 <TIMER4_disable>

	return NULL;
 8000356:	2300      	movs	r3, #0

}
 8000358:	4618      	mov	r0, r3
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	20000474 	.word	0x20000474

08000364 <control_Handler>:

void *control_Handler(void){
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0

	state = NON; // this will change in checkSwitchState()
 800036a:	4b21      	ldr	r3, [pc, #132]	; (80003f0 <control_Handler+0x8c>)
 800036c:	2203      	movs	r2, #3
 800036e:	701a      	strb	r2, [r3, #0]

	uint32_t i  = 3;
 8000370:	2303      	movs	r3, #3
 8000372:	607b      	str	r3, [r7, #4]
	while(i > 0  && !checkSwitchState() && connection_closed){
 8000374:	e002      	b.n	800037c <control_Handler+0x18>
		i--;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	3b01      	subs	r3, #1
 800037a:	607b      	str	r3, [r7, #4]
	while(i > 0  && !checkSwitchState() && connection_closed){
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d008      	beq.n	8000394 <control_Handler+0x30>
 8000382:	f000 f8b7 	bl	80004f4 <checkSwitchState>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d103      	bne.n	8000394 <control_Handler+0x30>
 800038c:	4b19      	ldr	r3, [pc, #100]	; (80003f4 <control_Handler+0x90>)
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	2b00      	cmp	r3, #0
 8000392:	d1f0      	bne.n	8000376 <control_Handler+0x12>
	}

	if(state == OFF || state == NO_PATH){
 8000394:	4b16      	ldr	r3, [pc, #88]	; (80003f0 <control_Handler+0x8c>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d003      	beq.n	80003a4 <control_Handler+0x40>
 800039c:	4b14      	ldr	r3, [pc, #80]	; (80003f0 <control_Handler+0x8c>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b02      	cmp	r3, #2
 80003a2:	d109      	bne.n	80003b8 <control_Handler+0x54>
		disable_sensor();
 80003a4:	f000 feea 	bl	800117c <disable_sensor>
		TIMER3_disable(); // otherwise the timer will keep going for ever and an overflow will occur
 80003a8:	f001 f9b8 	bl	800171c <TIMER3_disable>
		LED_off();
 80003ac:	f000 ff34 	bl	8001218 <LED_off>
		USART2_write((uint8_t*)("\r\nOFF/NO_PATH\r\n"));
 80003b0:	4811      	ldr	r0, [pc, #68]	; (80003f8 <control_Handler+0x94>)
 80003b2:	f001 fc65 	bl	8001c80 <USART2_write>
 80003b6:	e014      	b.n	80003e2 <control_Handler+0x7e>
	}

	else if(state == ON){
 80003b8:	4b0d      	ldr	r3, [pc, #52]	; (80003f0 <control_Handler+0x8c>)
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	2b01      	cmp	r3, #1
 80003be:	d107      	bne.n	80003d0 <control_Handler+0x6c>
		enable_sensor();
 80003c0:	f000 fed0 	bl	8001164 <enable_sensor>
		LED_on();
 80003c4:	f000 ff1a 	bl	80011fc <LED_on>
		USART2_write((uint8_t*)("\r\nON\r\n"));
 80003c8:	480c      	ldr	r0, [pc, #48]	; (80003fc <control_Handler+0x98>)
 80003ca:	f001 fc59 	bl	8001c80 <USART2_write>
 80003ce:	e008      	b.n	80003e2 <control_Handler+0x7e>
	}
	else{ //NON
		disable_sensor(); // As there is no comunication with Firebase there is no sence for the sensor to be on and send alerts.
 80003d0:	f000 fed4 	bl	800117c <disable_sensor>
		TIMER3_disable(); // otherwise the timer will keep going for ever and an overflow will occur
 80003d4:	f001 f9a2 	bl	800171c <TIMER3_disable>
		LED_off();
 80003d8:	f000 ff1e 	bl	8001218 <LED_off>
		USART2_write((uint8_t*)("\r\nNON\r\n"));
 80003dc:	4808      	ldr	r0, [pc, #32]	; (8000400 <control_Handler+0x9c>)
 80003de:	f001 fc4f 	bl	8001c80 <USART2_write>
	}

	TIMER4_disable(); // timer 4 is used as timeout for AT commands
 80003e2:	f001 f9a9 	bl	8001738 <TIMER4_disable>

	return NULL;
 80003e6:	2300      	movs	r3, #0

}
 80003e8:	4618      	mov	r0, r3
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	20000475 	.word	0x20000475
 80003f4:	20000474 	.word	0x20000474
 80003f8:	08002f80 	.word	0x08002f80
 80003fc:	08002f90 	.word	0x08002f90
 8000400:	08002f98 	.word	0x08002f98

08000404 <registeration_Handler>:

BOOL registeration_Handler(void){
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0

	uint32_t i  = 3;
 800040a:	2303      	movs	r3, #3
 800040c:	607b      	str	r3, [r7, #4]
	while(i > 0  && !registerDeviceID() && connection_closed){
 800040e:	e002      	b.n	8000416 <registeration_Handler+0x12>
		i--;
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	607b      	str	r3, [r7, #4]
	while(i > 0  && !registerDeviceID() && connection_closed){
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d008      	beq.n	800042e <registeration_Handler+0x2a>
 800041c:	f000 f8be 	bl	800059c <registerDeviceID>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d103      	bne.n	800042e <registeration_Handler+0x2a>
 8000426:	4b08      	ldr	r3, [pc, #32]	; (8000448 <registeration_Handler+0x44>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d1f0      	bne.n	8000410 <registeration_Handler+0xc>
	}

	TIMER4_disable(); // timer 4 is used as timeout for AT commands
 800042e:	f001 f983 	bl	8001738 <TIMER4_disable>

	if(i == 0){
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2b00      	cmp	r3, #0
 8000436:	d101      	bne.n	800043c <registeration_Handler+0x38>
		return FALSE;
 8000438:	2300      	movs	r3, #0
 800043a:	e000      	b.n	800043e <registeration_Handler+0x3a>
	}
	return TRUE;
 800043c:	2301      	movs	r3, #1
}
 800043e:	4618      	mov	r0, r3
 8000440:	3708      	adds	r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	20000474 	.word	0x20000474

0800044c <recordAlert>:

/*This function sends an alert to realtime DB in containing the time of the alert firebase
 * before using this function
 * init_usart1(), init_usart2() and init_timer4() must be executed.*/
BOOL recordAlert(void){
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0

	USART2_write((uint8_t*)"In recordAlert()\r\n"); // for debugging
 8000450:	4822      	ldr	r0, [pc, #136]	; (80004dc <recordAlert+0x90>)
 8000452:	f001 fc15 	bl	8001c80 <USART2_write>

	connection_closed = TRUE;
 8000456:	4b22      	ldr	r3, [pc, #136]	; (80004e0 <recordAlert+0x94>)
 8000458:	2201      	movs	r2, #1
 800045a:	701a      	strb	r2, [r3, #0]
//	USART2_write((uint8_t*)"2\r\n");

	/*Default: AT+CIPMUX=0 (according to: AT instruction set- 5.2.15)*/

	//Connect HOST IP
	if(!connectFirebaseHost(2,2,6,30)){
 800045c:	231e      	movs	r3, #30
 800045e:	2206      	movs	r2, #6
 8000460:	2102      	movs	r1, #2
 8000462:	2002      	movs	r0, #2
 8000464:	f000 f9f8 	bl	8000858 <connectFirebaseHost>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d101      	bne.n	8000472 <recordAlert+0x26>
		return FALSE;
 800046e:	2300      	movs	r3, #0
 8000470:	e031      	b.n	80004d6 <recordAlert+0x8a>
	}
	USART2_write((uint8_t*)"3\r\n");
 8000472:	481c      	ldr	r0, [pc, #112]	; (80004e4 <recordAlert+0x98>)
 8000474:	f001 fc04 	bl	8001c80 <USART2_write>
	//Set Image Path
	//setImagePath(); //Need to check params later
	//USART2_write((uint8_t*)"4\r\n");

	//Create HTTP request
	createPostMsg();
 8000478:	f000 fa94 	bl	80009a4 <createPostMsg>
	USART2_write((uint8_t*)"4\r\n");
 800047c:	481a      	ldr	r0, [pc, #104]	; (80004e8 <recordAlert+0x9c>)
 800047e:	f001 fbff 	bl	8001c80 <USART2_write>


	//Send number of data bytes
	if(!sendRequest(2,2,30,40)){
 8000482:	2328      	movs	r3, #40	; 0x28
 8000484:	221e      	movs	r2, #30
 8000486:	2102      	movs	r1, #2
 8000488:	2002      	movs	r0, #2
 800048a:	f000 fb3f 	bl	8000b0c <sendRequest>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d109      	bne.n	80004a8 <recordAlert+0x5c>
		//closeConnection(3,3); // original line
		connection_closed = closeConnection(2,6);
 8000494:	2106      	movs	r1, #6
 8000496:	2002      	movs	r0, #2
 8000498:	f000 fc60 	bl	8000d5c <closeConnection>
 800049c:	4603      	mov	r3, r0
 800049e:	461a      	mov	r2, r3
 80004a0:	4b0f      	ldr	r3, [pc, #60]	; (80004e0 <recordAlert+0x94>)
 80004a2:	701a      	strb	r2, [r3, #0]
		return FALSE;
 80004a4:	2300      	movs	r3, #0
 80004a6:	e016      	b.n	80004d6 <recordAlert+0x8a>
	}
	USART2_write((uint8_t*)"5\r\n");
 80004a8:	4810      	ldr	r0, [pc, #64]	; (80004ec <recordAlert+0xa0>)
 80004aa:	f001 fbe9 	bl	8001c80 <USART2_write>

	//Read response
	if(!readResponse(120)){ //timeout set t0 3 minutes
 80004ae:	2078      	movs	r0, #120	; 0x78
 80004b0:	f000 fbd4 	bl	8000c5c <readResponse>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d109      	bne.n	80004ce <recordAlert+0x82>
		//closeConnection(3,3); //original line
		connection_closed = closeConnection(2,6);
 80004ba:	2106      	movs	r1, #6
 80004bc:	2002      	movs	r0, #2
 80004be:	f000 fc4d 	bl	8000d5c <closeConnection>
 80004c2:	4603      	mov	r3, r0
 80004c4:	461a      	mov	r2, r3
 80004c6:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <recordAlert+0x94>)
 80004c8:	701a      	strb	r2, [r3, #0]
		return FALSE;
 80004ca:	2300      	movs	r3, #0
 80004cc:	e003      	b.n	80004d6 <recordAlert+0x8a>
	}

	USART2_write((uint8_t*)"6\r\n");
 80004ce:	4808      	ldr	r0, [pc, #32]	; (80004f0 <recordAlert+0xa4>)
 80004d0:	f001 fbd6 	bl	8001c80 <USART2_write>

	//Close cunnection with firebase -  firebase already closes connection with "CLOSED" response
	//closeConnection(3,3);
	//USART2_write((uint8_t*)"7\r\n");

	return TRUE;
 80004d4:	2301      	movs	r3, #1

}
 80004d6:	4618      	mov	r0, r3
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	08002fa0 	.word	0x08002fa0
 80004e0:	20000474 	.word	0x20000474
 80004e4:	08002fb4 	.word	0x08002fb4
 80004e8:	08002fb8 	.word	0x08002fb8
 80004ec:	08002fbc 	.word	0x08002fbc
 80004f0:	08002fc0 	.word	0x08002fc0

080004f4 <checkSwitchState>:


/*This function retreaves 'on/off' state from realtime DB
 * init_usart1(), init_usart2() and init_timer4() must be executed.*/
BOOL checkSwitchState(void){
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0

	USART2_write((uint8_t*)"In checkSwitchState()\r\n"); // for debugging
 80004f8:	4822      	ldr	r0, [pc, #136]	; (8000584 <checkSwitchState+0x90>)
 80004fa:	f001 fbc1 	bl	8001c80 <USART2_write>

	connection_closed = TRUE;//added 30.4.21
 80004fe:	4b22      	ldr	r3, [pc, #136]	; (8000588 <checkSwitchState+0x94>)
 8000500:	2201      	movs	r2, #1
 8000502:	701a      	strb	r2, [r3, #0]
//	USART2_write((uint8_t*)"2\r\n");

	/*Default: AT+CIPMUX=0 (according to: AT instruction set- 5.2.15)*/

	//Connect HOST IP
	if(!connectFirebaseHost(2,2,6,30)){
 8000504:	231e      	movs	r3, #30
 8000506:	2206      	movs	r2, #6
 8000508:	2102      	movs	r1, #2
 800050a:	2002      	movs	r0, #2
 800050c:	f000 f9a4 	bl	8000858 <connectFirebaseHost>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d101      	bne.n	800051a <checkSwitchState+0x26>
		return FALSE;
 8000516:	2300      	movs	r3, #0
 8000518:	e031      	b.n	800057e <checkSwitchState+0x8a>
	}
	USART2_write((uint8_t*)"3\r\n");
 800051a:	481c      	ldr	r0, [pc, #112]	; (800058c <checkSwitchState+0x98>)
 800051c:	f001 fbb0 	bl	8001c80 <USART2_write>


	//Create HTTP request
	createGetMsg();
 8000520:	f000 fa86 	bl	8000a30 <createGetMsg>
	USART2_write((uint8_t*)"4\r\n");
 8000524:	481a      	ldr	r0, [pc, #104]	; (8000590 <checkSwitchState+0x9c>)
 8000526:	f001 fbab 	bl	8001c80 <USART2_write>


	//Send number of data bytes
	if(!sendRequest(2,2,30,40)){
 800052a:	2328      	movs	r3, #40	; 0x28
 800052c:	221e      	movs	r2, #30
 800052e:	2102      	movs	r1, #2
 8000530:	2002      	movs	r0, #2
 8000532:	f000 faeb 	bl	8000b0c <sendRequest>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d109      	bne.n	8000550 <checkSwitchState+0x5c>
		connection_closed = closeConnection(2,6);
 800053c:	2106      	movs	r1, #6
 800053e:	2002      	movs	r0, #2
 8000540:	f000 fc0c 	bl	8000d5c <closeConnection>
 8000544:	4603      	mov	r3, r0
 8000546:	461a      	mov	r2, r3
 8000548:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <checkSwitchState+0x94>)
 800054a:	701a      	strb	r2, [r3, #0]
		return FALSE;
 800054c:	2300      	movs	r3, #0
 800054e:	e016      	b.n	800057e <checkSwitchState+0x8a>
	}
	USART2_write((uint8_t*)"5\r\n");
 8000550:	4810      	ldr	r0, [pc, #64]	; (8000594 <checkSwitchState+0xa0>)
 8000552:	f001 fb95 	bl	8001c80 <USART2_write>

	//Read response
	if(!parseResponse(120)){//timeout set t0 3 minutes
 8000556:	2078      	movs	r0, #120	; 0x78
 8000558:	f000 fbb4 	bl	8000cc4 <parseResponse>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d109      	bne.n	8000576 <checkSwitchState+0x82>
		connection_closed = closeConnection(2,6);//added 30.4.21
 8000562:	2106      	movs	r1, #6
 8000564:	2002      	movs	r0, #2
 8000566:	f000 fbf9 	bl	8000d5c <closeConnection>
 800056a:	4603      	mov	r3, r0
 800056c:	461a      	mov	r2, r3
 800056e:	4b06      	ldr	r3, [pc, #24]	; (8000588 <checkSwitchState+0x94>)
 8000570:	701a      	strb	r2, [r3, #0]
		return FALSE;
 8000572:	2300      	movs	r3, #0
 8000574:	e003      	b.n	800057e <checkSwitchState+0x8a>
	}

	USART2_write((uint8_t*)"6\r\n");
 8000576:	4808      	ldr	r0, [pc, #32]	; (8000598 <checkSwitchState+0xa4>)
 8000578:	f001 fb82 	bl	8001c80 <USART2_write>

	//Close cunnection with firebase - this might be useless as firebase already closes connection with "CLOSED" response
	//closeConnection(3,3);
	//USART2_write((uint8_t*)"7\r\n");

	return TRUE;
 800057c:	2301      	movs	r3, #1


}
 800057e:	4618      	mov	r0, r3
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	08002fc4 	.word	0x08002fc4
 8000588:	20000474 	.word	0x20000474
 800058c:	08002fb4 	.word	0x08002fb4
 8000590:	08002fb8 	.word	0x08002fb8
 8000594:	08002fbc 	.word	0x08002fbc
 8000598:	08002fc0 	.word	0x08002fc0

0800059c <registerDeviceID>:



BOOL registerDeviceID(void){
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0

	USART2_write((uint8_t*)"registerDeviceID\r\n"); // for debugging
 80005a0:	4835      	ldr	r0, [pc, #212]	; (8000678 <registerDeviceID+0xdc>)
 80005a2:	f001 fb6d 	bl	8001c80 <USART2_write>

	connection_closed = TRUE;
 80005a6:	4b35      	ldr	r3, [pc, #212]	; (800067c <registerDeviceID+0xe0>)
 80005a8:	2201      	movs	r2, #1
 80005aa:	701a      	strb	r2, [r3, #0]

	// Reset ESP8266
	 if(!reset(3,6)){
 80005ac:	2106      	movs	r1, #6
 80005ae:	2003      	movs	r0, #3
 80005b0:	f000 f874 	bl	800069c <reset>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d101      	bne.n	80005be <registerDeviceID+0x22>
		return FALSE;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e05a      	b.n	8000674 <registerDeviceID+0xd8>
	 }
	 TIMER4_delay(1);
 80005be:	2001      	movs	r0, #1
 80005c0:	f001 f8c8 	bl	8001754 <TIMER4_delay>

	USART2_write((uint8_t*)"0\r\n"); //with this it reaches AT+CWJAP
 80005c4:	482e      	ldr	r0, [pc, #184]	; (8000680 <registerDeviceID+0xe4>)
 80005c6:	f001 fb5b 	bl	8001c80 <USART2_write>


	//Set client mode
	if(!setClientMode(2,6)){
 80005ca:	2106      	movs	r1, #6
 80005cc:	2002      	movs	r0, #2
 80005ce:	f000 f8a9 	bl	8000724 <setClientMode>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d101      	bne.n	80005dc <registerDeviceID+0x40>
		return FALSE;
 80005d8:	2300      	movs	r3, #0
 80005da:	e04b      	b.n	8000674 <registerDeviceID+0xd8>
	}
	USART2_write((uint8_t*)"1\r\n");
 80005dc:	4829      	ldr	r0, [pc, #164]	; (8000684 <registerDeviceID+0xe8>)
 80005de:	f001 fb4f 	bl	8001c80 <USART2_write>

	//Join access point
	if(!joinAccessPoint(2,15)){
 80005e2:	210f      	movs	r1, #15
 80005e4:	2002      	movs	r0, #2
 80005e6:	f000 f8e1 	bl	80007ac <joinAccessPoint>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d101      	bne.n	80005f4 <registerDeviceID+0x58>
		return FALSE;
 80005f0:	2300      	movs	r3, #0
 80005f2:	e03f      	b.n	8000674 <registerDeviceID+0xd8>
	}
	USART2_write((uint8_t*)"2\r\n");
 80005f4:	4824      	ldr	r0, [pc, #144]	; (8000688 <registerDeviceID+0xec>)
 80005f6:	f001 fb43 	bl	8001c80 <USART2_write>

	/*Default: AT+CIPMUX=0 (according to: AT instruction set- 5.2.15)*/

	//Connect HOST IP
	if(!connectFirebaseHost(2,2,6,30)){
 80005fa:	231e      	movs	r3, #30
 80005fc:	2206      	movs	r2, #6
 80005fe:	2102      	movs	r1, #2
 8000600:	2002      	movs	r0, #2
 8000602:	f000 f929 	bl	8000858 <connectFirebaseHost>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d101      	bne.n	8000610 <registerDeviceID+0x74>
		return FALSE;
 800060c:	2300      	movs	r3, #0
 800060e:	e031      	b.n	8000674 <registerDeviceID+0xd8>
	}
	USART2_write((uint8_t*)"3\r\n");
 8000610:	481e      	ldr	r0, [pc, #120]	; (800068c <registerDeviceID+0xf0>)
 8000612:	f001 fb35 	bl	8001c80 <USART2_write>


	//Create HTTP request
	createPutMsg();
 8000616:	f000 fa33 	bl	8000a80 <createPutMsg>
	USART2_write((uint8_t*)"4\r\n");
 800061a:	481d      	ldr	r0, [pc, #116]	; (8000690 <registerDeviceID+0xf4>)
 800061c:	f001 fb30 	bl	8001c80 <USART2_write>


	//Send number of data bytes
	if(!sendRequest(2,2,30,40)){
 8000620:	2328      	movs	r3, #40	; 0x28
 8000622:	221e      	movs	r2, #30
 8000624:	2102      	movs	r1, #2
 8000626:	2002      	movs	r0, #2
 8000628:	f000 fa70 	bl	8000b0c <sendRequest>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d109      	bne.n	8000646 <registerDeviceID+0xaa>
		connection_closed = closeConnection(2,6);
 8000632:	2106      	movs	r1, #6
 8000634:	2002      	movs	r0, #2
 8000636:	f000 fb91 	bl	8000d5c <closeConnection>
 800063a:	4603      	mov	r3, r0
 800063c:	461a      	mov	r2, r3
 800063e:	4b0f      	ldr	r3, [pc, #60]	; (800067c <registerDeviceID+0xe0>)
 8000640:	701a      	strb	r2, [r3, #0]
		return FALSE;
 8000642:	2300      	movs	r3, #0
 8000644:	e016      	b.n	8000674 <registerDeviceID+0xd8>
	}
	USART2_write((uint8_t*)"5\r\n");
 8000646:	4813      	ldr	r0, [pc, #76]	; (8000694 <registerDeviceID+0xf8>)
 8000648:	f001 fb1a 	bl	8001c80 <USART2_write>

	//Read response
	if(!readResponse(120)){ //timeout set t0 3 minutes
 800064c:	2078      	movs	r0, #120	; 0x78
 800064e:	f000 fb05 	bl	8000c5c <readResponse>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d109      	bne.n	800066c <registerDeviceID+0xd0>
		connection_closed = closeConnection(2,6);
 8000658:	2106      	movs	r1, #6
 800065a:	2002      	movs	r0, #2
 800065c:	f000 fb7e 	bl	8000d5c <closeConnection>
 8000660:	4603      	mov	r3, r0
 8000662:	461a      	mov	r2, r3
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <registerDeviceID+0xe0>)
 8000666:	701a      	strb	r2, [r3, #0]
		return FALSE;
 8000668:	2300      	movs	r3, #0
 800066a:	e003      	b.n	8000674 <registerDeviceID+0xd8>
	}

	USART2_write((uint8_t*)"6\r\n");
 800066c:	480a      	ldr	r0, [pc, #40]	; (8000698 <registerDeviceID+0xfc>)
 800066e:	f001 fb07 	bl	8001c80 <USART2_write>

	//Close cunnection with firebase -  firebase already closes connection with "CLOSED" response
	//closeConnection(3,3);
	//USART2_write((uint8_t*)"7\r\n");

	return TRUE;
 8000672:	2301      	movs	r3, #1

}
 8000674:	4618      	mov	r0, r3
 8000676:	bd80      	pop	{r7, pc}
 8000678:	08002fdc 	.word	0x08002fdc
 800067c:	20000474 	.word	0x20000474
 8000680:	08002ff0 	.word	0x08002ff0
 8000684:	08002ff4 	.word	0x08002ff4
 8000688:	08002ff8 	.word	0x08002ff8
 800068c:	08002fb4 	.word	0x08002fb4
 8000690:	08002fb8 	.word	0x08002fb8
 8000694:	08002fbc 	.word	0x08002fbc
 8000698:	08002fc0 	.word	0x08002fc0

0800069c <reset>:
/*This function resets ESP8266 modem with AT+RST command,
 * returns uppon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response.
 * !TODO This functionality does not work properly - needs fixing.*/
BOOL reset(uint32_t tries, uint32_t timeout){
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <reset+0x78>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)AT_RST);
 80006ac:	481a      	ldr	r0, [pc, #104]	; (8000718 <reset+0x7c>)
 80006ae:	f001 fbfd 	bl	8001eac <USART1_write>
	while(tries > 0){
 80006b2:	e027      	b.n	8000704 <reset+0x68>
		TIMER4_set_timeout(timeout);
 80006b4:	6838      	ldr	r0, [r7, #0]
 80006b6:	f001 f8ad 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 80006ba:	e00e      	b.n	80006da <reset+0x3e>
			if(USART1_NEW_LINE_FOUND_get()){
 80006bc:	f001 f9a6 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d009      	beq.n	80006da <reset+0x3e>
				found = USART1_search_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 80006c6:	4915      	ldr	r1, [pc, #84]	; (800071c <reset+0x80>)
 80006c8:	4815      	ldr	r0, [pc, #84]	; (8000720 <reset+0x84>)
 80006ca:	f001 fc75 	bl	8001fb8 <USART1_search_buffer_Rx>
 80006ce:	4603      	mov	r3, r0
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b10      	ldr	r3, [pc, #64]	; (8000714 <reset+0x78>)
 80006d4:	701a      	strb	r2, [r3, #0]
				USART1_NEW_LINE_READ_set();
 80006d6:	f001 f9a5 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 80006da:	4b0e      	ldr	r3, [pc, #56]	; (8000714 <reset+0x78>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d104      	bne.n	80006ec <reset+0x50>
 80006e2:	f001 f8a9 	bl	8001838 <TIMER4_timeout_done>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d0e7      	beq.n	80006bc <reset+0x20>
			}
		}
		if(found == PASS){
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <reset+0x78>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d101      	bne.n	80006f8 <reset+0x5c>
			return TRUE;
 80006f4:	2301      	movs	r3, #1
 80006f6:	e009      	b.n	800070c <reset+0x70>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	607b      	str	r3, [r7, #4]
			USART1_write((uint8_t*)AT_RST);
 80006fe:	4806      	ldr	r0, [pc, #24]	; (8000718 <reset+0x7c>)
 8000700:	f001 fbd4 	bl	8001eac <USART1_write>
	while(tries > 0){
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d1d4      	bne.n	80006b4 <reset+0x18>
		}
	}
	return FALSE;
 800070a:	2300      	movs	r3, #0

}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	2000005c 	.word	0x2000005c
 8000718:	08003014 	.word	0x08003014
 800071c:	08003004 	.word	0x08003004
 8000720:	0800300c 	.word	0x0800300c

08000724 <setClientMode>:

/*This function sets ESP8266 modem to client mode,
 * returns uppon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response.*/
BOOL setClientMode(uint32_t tries, uint32_t timeout){
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 800072e:	4b1b      	ldr	r3, [pc, #108]	; (800079c <setClientMode+0x78>)
 8000730:	2201      	movs	r2, #1
 8000732:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)AT_CWMODE);
 8000734:	481a      	ldr	r0, [pc, #104]	; (80007a0 <setClientMode+0x7c>)
 8000736:	f001 fbb9 	bl	8001eac <USART1_write>
	while(tries > 0){
 800073a:	e027      	b.n	800078c <setClientMode+0x68>
		TIMER4_set_timeout(timeout);
 800073c:	6838      	ldr	r0, [r7, #0]
 800073e:	f001 f869 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000742:	e00e      	b.n	8000762 <setClientMode+0x3e>
			if(USART1_NEW_LINE_FOUND_get()){
 8000744:	f001 f962 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d009      	beq.n	8000762 <setClientMode+0x3e>
				found = USART1_search_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR); //returns true only if AT_OK is found
 800074e:	4915      	ldr	r1, [pc, #84]	; (80007a4 <setClientMode+0x80>)
 8000750:	4815      	ldr	r0, [pc, #84]	; (80007a8 <setClientMode+0x84>)
 8000752:	f001 fc31 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000756:	4603      	mov	r3, r0
 8000758:	461a      	mov	r2, r3
 800075a:	4b10      	ldr	r3, [pc, #64]	; (800079c <setClientMode+0x78>)
 800075c:	701a      	strb	r2, [r3, #0]
				USART1_NEW_LINE_READ_set();
 800075e:	f001 f961 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000762:	4b0e      	ldr	r3, [pc, #56]	; (800079c <setClientMode+0x78>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	2b01      	cmp	r3, #1
 8000768:	d104      	bne.n	8000774 <setClientMode+0x50>
 800076a:	f001 f865 	bl	8001838 <TIMER4_timeout_done>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d0e7      	beq.n	8000744 <setClientMode+0x20>
			}
		}
		if(found == PASS){
 8000774:	4b09      	ldr	r3, [pc, #36]	; (800079c <setClientMode+0x78>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d101      	bne.n	8000780 <setClientMode+0x5c>
			return TRUE;
 800077c:	2301      	movs	r3, #1
 800077e:	e009      	b.n	8000794 <setClientMode+0x70>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	3b01      	subs	r3, #1
 8000784:	607b      	str	r3, [r7, #4]
			USART1_write((uint8_t*)AT_CWMODE);
 8000786:	4806      	ldr	r0, [pc, #24]	; (80007a0 <setClientMode+0x7c>)
 8000788:	f001 fb90 	bl	8001eac <USART1_write>
	while(tries > 0){
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d1d4      	bne.n	800073c <setClientMode+0x18>
		}
	}
	return FALSE;
 8000792:	2300      	movs	r3, #0
}
 8000794:	4618      	mov	r0, r3
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	2000005c 	.word	0x2000005c
 80007a0:	08003020 	.word	0x08003020
 80007a4:	08003004 	.word	0x08003004
 80007a8:	0800300c 	.word	0x0800300c

080007ac <joinAccessPoint>:

/*This function connects the WiFi modem ESP8266 to the given SSID in configurations.h,
 * returns upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response.*/
BOOL joinAccessPoint(uint32_t tries, uint32_t timeout){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]

	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 80007b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007ba:	2100      	movs	r1, #0
 80007bc:	481f      	ldr	r0, [pc, #124]	; (800083c <joinAccessPoint+0x90>)
 80007be:	f001 fde0 	bl	8002382 <memset>
	sprintf((char*)command, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PWD);
 80007c2:	4b1f      	ldr	r3, [pc, #124]	; (8000840 <joinAccessPoint+0x94>)
 80007c4:	4a1f      	ldr	r2, [pc, #124]	; (8000844 <joinAccessPoint+0x98>)
 80007c6:	4920      	ldr	r1, [pc, #128]	; (8000848 <joinAccessPoint+0x9c>)
 80007c8:	481c      	ldr	r0, [pc, #112]	; (800083c <joinAccessPoint+0x90>)
 80007ca:	f001 fde3 	bl	8002394 <siprintf>

	found = STANDBY;
 80007ce:	4b1f      	ldr	r3, [pc, #124]	; (800084c <joinAccessPoint+0xa0>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)command);
 80007d4:	4819      	ldr	r0, [pc, #100]	; (800083c <joinAccessPoint+0x90>)
 80007d6:	f001 fb69 	bl	8001eac <USART1_write>
	while(tries > 0){
 80007da:	e027      	b.n	800082c <joinAccessPoint+0x80>
		TIMER4_set_timeout(timeout);
 80007dc:	6838      	ldr	r0, [r7, #0]
 80007de:	f001 f819 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 80007e2:	e00e      	b.n	8000802 <joinAccessPoint+0x56>
			if(USART1_NEW_LINE_FOUND_get()){
 80007e4:	f001 f912 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d009      	beq.n	8000802 <joinAccessPoint+0x56>
				found = USART1_search_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_FAIL);
 80007ee:	4918      	ldr	r1, [pc, #96]	; (8000850 <joinAccessPoint+0xa4>)
 80007f0:	4818      	ldr	r0, [pc, #96]	; (8000854 <joinAccessPoint+0xa8>)
 80007f2:	f001 fbe1 	bl	8001fb8 <USART1_search_buffer_Rx>
 80007f6:	4603      	mov	r3, r0
 80007f8:	461a      	mov	r2, r3
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <joinAccessPoint+0xa0>)
 80007fc:	701a      	strb	r2, [r3, #0]
				USART1_NEW_LINE_READ_set();
 80007fe:	f001 f911 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000802:	4b12      	ldr	r3, [pc, #72]	; (800084c <joinAccessPoint+0xa0>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d104      	bne.n	8000814 <joinAccessPoint+0x68>
 800080a:	f001 f815 	bl	8001838 <TIMER4_timeout_done>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d0e7      	beq.n	80007e4 <joinAccessPoint+0x38>
			}
		}
		if(found == PASS){
 8000814:	4b0d      	ldr	r3, [pc, #52]	; (800084c <joinAccessPoint+0xa0>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d101      	bne.n	8000820 <joinAccessPoint+0x74>
			return TRUE;
 800081c:	2301      	movs	r3, #1
 800081e:	e009      	b.n	8000834 <joinAccessPoint+0x88>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3b01      	subs	r3, #1
 8000824:	607b      	str	r3, [r7, #4]
			USART1_write((uint8_t*)command);
 8000826:	4805      	ldr	r0, [pc, #20]	; (800083c <joinAccessPoint+0x90>)
 8000828:	f001 fb40 	bl	8001eac <USART1_write>
	while(tries > 0){
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d1d4      	bne.n	80007dc <joinAccessPoint+0x30>
		}
	}
	return FALSE;
 8000832:	2300      	movs	r3, #0

}
 8000834:	4618      	mov	r0, r3
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200000ec 	.word	0x200000ec
 8000840:	20000dfc 	.word	0x20000dfc
 8000844:	20000e40 	.word	0x20000e40
 8000848:	08003030 	.word	0x08003030
 800084c:	2000005c 	.word	0x2000005c
 8000850:	08003048 	.word	0x08003048
 8000854:	0800300c 	.word	0x0800300c

08000858 <connectFirebaseHost>:
/*This function cunnects to firebase via secure HTTP (HTTPS) using SSL,
 * returns TRUE upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response
 * need to enter tries and timout for both SSL AT_command and CIPSTART AT_command*/
BOOL connectFirebaseHost(uint32_t _ssl_tries, uint32_t _cipstart_tries , uint32_t _ssl_timeout, uint32_t  _cipstart_timeout){
 8000858:	b580      	push	{r7, lr}
 800085a:	b084      	sub	sp, #16
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
 8000864:	603b      	str	r3, [r7, #0]


	//Create secure cunnection via SSL
	found = STANDBY;
 8000866:	4b46      	ldr	r3, [pc, #280]	; (8000980 <connectFirebaseHost+0x128>)
 8000868:	2201      	movs	r2, #1
 800086a:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");//at_instruction: 5.2.4 page 50
 800086c:	4845      	ldr	r0, [pc, #276]	; (8000984 <connectFirebaseHost+0x12c>)
 800086e:	f001 fb1d 	bl	8001eac <USART1_write>
	while(_ssl_tries > 0){
 8000872:	e025      	b.n	80008c0 <connectFirebaseHost+0x68>
		TIMER4_set_timeout(_ssl_timeout);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f000 ffcd 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 800087a:	e00e      	b.n	800089a <connectFirebaseHost+0x42>
			if(USART1_NEW_LINE_FOUND_get()){
 800087c:	f001 f8c6 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d009      	beq.n	800089a <connectFirebaseHost+0x42>
				found = USART1_search_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 8000886:	4940      	ldr	r1, [pc, #256]	; (8000988 <connectFirebaseHost+0x130>)
 8000888:	4840      	ldr	r0, [pc, #256]	; (800098c <connectFirebaseHost+0x134>)
 800088a:	f001 fb95 	bl	8001fb8 <USART1_search_buffer_Rx>
 800088e:	4603      	mov	r3, r0
 8000890:	461a      	mov	r2, r3
 8000892:	4b3b      	ldr	r3, [pc, #236]	; (8000980 <connectFirebaseHost+0x128>)
 8000894:	701a      	strb	r2, [r3, #0]
				USART1_NEW_LINE_READ_set();
 8000896:	f001 f8c5 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 800089a:	4b39      	ldr	r3, [pc, #228]	; (8000980 <connectFirebaseHost+0x128>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d104      	bne.n	80008ac <connectFirebaseHost+0x54>
 80008a2:	f000 ffc9 	bl	8001838 <TIMER4_timeout_done>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d0e7      	beq.n	800087c <connectFirebaseHost+0x24>
			}
		}
		if(found == PASS){
 80008ac:	4b34      	ldr	r3, [pc, #208]	; (8000980 <connectFirebaseHost+0x128>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d009      	beq.n	80008c8 <connectFirebaseHost+0x70>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_ssl_tries--;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	60fb      	str	r3, [r7, #12]
			USART1_write((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");
 80008ba:	4832      	ldr	r0, [pc, #200]	; (8000984 <connectFirebaseHost+0x12c>)
 80008bc:	f001 faf6 	bl	8001eac <USART1_write>
	while(_ssl_tries > 0){
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d1d6      	bne.n	8000874 <connectFirebaseHost+0x1c>
 80008c6:	e000      	b.n	80008ca <connectFirebaseHost+0x72>
			break; //move on to next command
 80008c8:	bf00      	nop
		}
	}

	if(found == FAIL || found == STANDBY){
 80008ca:	4b2d      	ldr	r3, [pc, #180]	; (8000980 <connectFirebaseHost+0x128>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	d003      	beq.n	80008da <connectFirebaseHost+0x82>
 80008d2:	4b2b      	ldr	r3, [pc, #172]	; (8000980 <connectFirebaseHost+0x128>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d101      	bne.n	80008de <connectFirebaseHost+0x86>
		return FALSE;
 80008da:	2300      	movs	r3, #0
 80008dc:	e04b      	b.n	8000976 <connectFirebaseHost+0x11e>
	}



	//Connect Firebase Host
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 80008de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008e2:	2100      	movs	r1, #0
 80008e4:	482a      	ldr	r0, [pc, #168]	; (8000990 <connectFirebaseHost+0x138>)
 80008e6:	f001 fd4c 	bl	8002382 <memset>
	sprintf((char*)command, "AT+CIPSTART=\"SSL\",\"%s\",%ld\r\n",(char*)firebase_host, https_port);
 80008ea:	4b2a      	ldr	r3, [pc, #168]	; (8000994 <connectFirebaseHost+0x13c>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a2a      	ldr	r2, [pc, #168]	; (8000998 <connectFirebaseHost+0x140>)
 80008f0:	492a      	ldr	r1, [pc, #168]	; (800099c <connectFirebaseHost+0x144>)
 80008f2:	4827      	ldr	r0, [pc, #156]	; (8000990 <connectFirebaseHost+0x138>)
 80008f4:	f001 fd4e 	bl	8002394 <siprintf>

	found = STANDBY;
 80008f8:	4b21      	ldr	r3, [pc, #132]	; (8000980 <connectFirebaseHost+0x128>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)command);
 80008fe:	4824      	ldr	r0, [pc, #144]	; (8000990 <connectFirebaseHost+0x138>)
 8000900:	f001 fad4 	bl	8001eac <USART1_write>
	while(_cipstart_tries > 0){
 8000904:	e033      	b.n	800096e <connectFirebaseHost+0x116>
		TIMER4_set_timeout(_cipstart_timeout);
 8000906:	6838      	ldr	r0, [r7, #0]
 8000908:	f000 ff84 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 800090c:	e01a      	b.n	8000944 <connectFirebaseHost+0xec>
			if(USART1_NEW_LINE_FOUND_get()){
 800090e:	f001 f87d 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d015      	beq.n	8000944 <connectFirebaseHost+0xec>
				found = USART1_search_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 8000918:	491b      	ldr	r1, [pc, #108]	; (8000988 <connectFirebaseHost+0x130>)
 800091a:	481c      	ldr	r0, [pc, #112]	; (800098c <connectFirebaseHost+0x134>)
 800091c:	f001 fb4c 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000920:	4603      	mov	r3, r0
 8000922:	461a      	mov	r2, r3
 8000924:	4b16      	ldr	r3, [pc, #88]	; (8000980 <connectFirebaseHost+0x128>)
 8000926:	701a      	strb	r2, [r3, #0]
				if(found == STANDBY){
 8000928:	4b15      	ldr	r3, [pc, #84]	; (8000980 <connectFirebaseHost+0x128>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b01      	cmp	r3, #1
 800092e:	d107      	bne.n	8000940 <connectFirebaseHost+0xe8>
					found = USART1_search_buffer_Rx((uint8_t *)AT_ALREADY_CONNECTED, (uint8_t *)AT_ERROR);// CRITICAL!
 8000930:	4915      	ldr	r1, [pc, #84]	; (8000988 <connectFirebaseHost+0x130>)
 8000932:	481b      	ldr	r0, [pc, #108]	; (80009a0 <connectFirebaseHost+0x148>)
 8000934:	f001 fb40 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000938:	4603      	mov	r3, r0
 800093a:	461a      	mov	r2, r3
 800093c:	4b10      	ldr	r3, [pc, #64]	; (8000980 <connectFirebaseHost+0x128>)
 800093e:	701a      	strb	r2, [r3, #0]
				}
				USART1_NEW_LINE_READ_set();
 8000940:	f001 f870 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000944:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <connectFirebaseHost+0x128>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d104      	bne.n	8000956 <connectFirebaseHost+0xfe>
 800094c:	f000 ff74 	bl	8001838 <TIMER4_timeout_done>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d0db      	beq.n	800090e <connectFirebaseHost+0xb6>
			}
		}
		if(found == PASS){
 8000956:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <connectFirebaseHost+0x128>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d101      	bne.n	8000962 <connectFirebaseHost+0x10a>
			return TRUE;
 800095e:	2301      	movs	r3, #1
 8000960:	e009      	b.n	8000976 <connectFirebaseHost+0x11e>
		}
		else{ // FAIL OR TIMEOUT
			_cipstart_tries--;
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	3b01      	subs	r3, #1
 8000966:	60bb      	str	r3, [r7, #8]
			USART1_write((uint8_t*)command);
 8000968:	4809      	ldr	r0, [pc, #36]	; (8000990 <connectFirebaseHost+0x138>)
 800096a:	f001 fa9f 	bl	8001eac <USART1_write>
	while(_cipstart_tries > 0){
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d1c8      	bne.n	8000906 <connectFirebaseHost+0xae>
		}
	}
	return FALSE;
 8000974:	2300      	movs	r3, #0



}
 8000976:	4618      	mov	r0, r3
 8000978:	3710      	adds	r7, #16
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	2000005c 	.word	0x2000005c
 8000984:	08003050 	.word	0x08003050
 8000988:	08003004 	.word	0x08003004
 800098c:	0800300c 	.word	0x0800300c
 8000990:	200000ec 	.word	0x200000ec
 8000994:	20000058 	.word	0x20000058
 8000998:	20000000 	.word	0x20000000
 800099c:	08003068 	.word	0x08003068
 80009a0:	08003088 	.word	0x08003088

080009a4 <createPostMsg>:


/*This function builds HTTP request to send to firebase,
 * Returns when done*/
void createPostMsg(void){
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af04      	add	r7, sp, #16

	//Set HTTP body content
	memset((char*)content, '\0', CONTENT_SIZE*sizeof(uint8_t));
 80009aa:	2280      	movs	r2, #128	; 0x80
 80009ac:	2100      	movs	r1, #0
 80009ae:	4817      	ldr	r0, [pc, #92]	; (8000a0c <createPostMsg+0x68>)
 80009b0:	f001 fce7 	bl	8002382 <memset>
	sprintf((char*)content,"{\"image_path\": \"image/path\", \"notes\": \"alarm went off!\", \"timestamp\": {\".sv\": \"timestamp\"}}");
 80009b4:	4a15      	ldr	r2, [pc, #84]	; (8000a0c <createPostMsg+0x68>)
 80009b6:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <createPostMsg+0x6c>)
 80009b8:	4610      	mov	r0, r2
 80009ba:	4619      	mov	r1, r3
 80009bc:	235c      	movs	r3, #92	; 0x5c
 80009be:	461a      	mov	r2, r3
 80009c0:	f001 fcd4 	bl	800236c <memcpy>
	content_len = strlen((char*)content);
 80009c4:	4811      	ldr	r0, [pc, #68]	; (8000a0c <createPostMsg+0x68>)
 80009c6:	f7ff fbd3 	bl	8000170 <strlen>
 80009ca:	4602      	mov	r2, r0
 80009cc:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <createPostMsg+0x70>)
 80009ce:	601a      	str	r2, [r3, #0]

	//Set HTTP request
	memset((char*)http, '\0', HTTP_SIZE*sizeof(uint8_t));
 80009d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009d4:	2100      	movs	r1, #0
 80009d6:	4810      	ldr	r0, [pc, #64]	; (8000a18 <createPostMsg+0x74>)
 80009d8:	f001 fcd3 	bl	8002382 <memset>
	sprintf((char*)http,"POST /devices/%s/history.json?auth=%s HTTP/1.0\r\nHost: %s\r\nContent-Type: application/json\r\nContent-Length: %ld\r\n\r\n%s\r\n",(char*)DEVICE_ID,(char*)firebase_auth_key,(char*)firebase_host,content_len,(char*)content); // HTTP/1.0- Allow only one request
 80009dc:	4b0d      	ldr	r3, [pc, #52]	; (8000a14 <createPostMsg+0x70>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a0a      	ldr	r2, [pc, #40]	; (8000a0c <createPostMsg+0x68>)
 80009e2:	9202      	str	r2, [sp, #8]
 80009e4:	9301      	str	r3, [sp, #4]
 80009e6:	4b0d      	ldr	r3, [pc, #52]	; (8000a1c <createPostMsg+0x78>)
 80009e8:	9300      	str	r3, [sp, #0]
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <createPostMsg+0x7c>)
 80009ec:	4a0d      	ldr	r2, [pc, #52]	; (8000a24 <createPostMsg+0x80>)
 80009ee:	490e      	ldr	r1, [pc, #56]	; (8000a28 <createPostMsg+0x84>)
 80009f0:	4809      	ldr	r0, [pc, #36]	; (8000a18 <createPostMsg+0x74>)
 80009f2:	f001 fccf 	bl	8002394 <siprintf>
	//sprintf((char*)http,"POST /devices/%s/history.json?auth=%s&print=silent HTTP/1.1\r\nHost: %s\r\nContent-Type: application/json\r\nContent-Length: %ld\r\n\r\n{\"image_path\": \"%s\", \"notes\": \"alarm went off\", \"timestamp\": {\".sv\": \"timestamp\"}}\r\n",(char*)DEVICE_ID,(char*)firebase_auth_key,(char*)firebase_host,content_len,(char*)image_path); // HTTP/1.0- Allow only one request
	http_len = strlen((char*)http)-strlen("\r\n"); // the last \r\n is for the AT command, and not included in the request's length
 80009f6:	4808      	ldr	r0, [pc, #32]	; (8000a18 <createPostMsg+0x74>)
 80009f8:	f7ff fbba 	bl	8000170 <strlen>
 80009fc:	4603      	mov	r3, r0
 80009fe:	3b02      	subs	r3, #2
 8000a00:	4a0a      	ldr	r2, [pc, #40]	; (8000a2c <createPostMsg+0x88>)
 8000a02:	6013      	str	r3, [r2, #0]

}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200003f0 	.word	0x200003f0
 8000a10:	0800309c 	.word	0x0800309c
 8000a14:	20000470 	.word	0x20000470
 8000a18:	200001ec 	.word	0x200001ec
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	2000002c 	.word	0x2000002c
 8000a24:	20000de0 	.word	0x20000de0
 8000a28:	080030f8 	.word	0x080030f8
 8000a2c:	200003ec 	.word	0x200003ec

08000a30 <createGetMsg>:

void createGetMsg(void){
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af02      	add	r7, sp, #8

	//Set HTTP request
	memset((char*)http, '\0', HTTP_SIZE*sizeof(uint8_t));
 8000a36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	480a      	ldr	r0, [pc, #40]	; (8000a68 <createGetMsg+0x38>)
 8000a3e:	f001 fca0 	bl	8002382 <memset>
	sprintf((char*)http,"GET /devices/%s/control/state.json?auth=%s HTTP/1.0\r\nHost: %s\r\n\r\n\r\n",(char*)DEVICE_ID,(char*)firebase_auth_key,(char*)firebase_host); // HTTP/1.0- Allow only one request
 8000a42:	4b0a      	ldr	r3, [pc, #40]	; (8000a6c <createGetMsg+0x3c>)
 8000a44:	9300      	str	r3, [sp, #0]
 8000a46:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <createGetMsg+0x40>)
 8000a48:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <createGetMsg+0x44>)
 8000a4a:	490b      	ldr	r1, [pc, #44]	; (8000a78 <createGetMsg+0x48>)
 8000a4c:	4806      	ldr	r0, [pc, #24]	; (8000a68 <createGetMsg+0x38>)
 8000a4e:	f001 fca1 	bl	8002394 <siprintf>
	http_len = strlen((char*)http)-strlen("\r\n"); // the last \r\n is for the AT command, and not included in the request's length
 8000a52:	4805      	ldr	r0, [pc, #20]	; (8000a68 <createGetMsg+0x38>)
 8000a54:	f7ff fb8c 	bl	8000170 <strlen>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	3b02      	subs	r3, #2
 8000a5c:	4a07      	ldr	r2, [pc, #28]	; (8000a7c <createGetMsg+0x4c>)
 8000a5e:	6013      	str	r3, [r2, #0]

}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200001ec 	.word	0x200001ec
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	2000002c 	.word	0x2000002c
 8000a74:	20000de0 	.word	0x20000de0
 8000a78:	08003170 	.word	0x08003170
 8000a7c:	200003ec 	.word	0x200003ec

08000a80 <createPutMsg>:

void createPutMsg(void){
 8000a80:	b5b0      	push	{r4, r5, r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af04      	add	r7, sp, #16

	//Set HTTP body content
	memset((char*)content, '\0', CONTENT_SIZE*sizeof(uint8_t));
 8000a86:	2280      	movs	r2, #128	; 0x80
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4817      	ldr	r0, [pc, #92]	; (8000ae8 <createPutMsg+0x68>)
 8000a8c:	f001 fc79 	bl	8002382 <memset>
	sprintf((char*)content,"{\"is_in_use\": true}");
 8000a90:	4a15      	ldr	r2, [pc, #84]	; (8000ae8 <createPutMsg+0x68>)
 8000a92:	4b16      	ldr	r3, [pc, #88]	; (8000aec <createPutMsg+0x6c>)
 8000a94:	4614      	mov	r4, r2
 8000a96:	461d      	mov	r5, r3
 8000a98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a9c:	682b      	ldr	r3, [r5, #0]
 8000a9e:	6023      	str	r3, [r4, #0]
	content_len = strlen((char*)content);
 8000aa0:	4811      	ldr	r0, [pc, #68]	; (8000ae8 <createPutMsg+0x68>)
 8000aa2:	f7ff fb65 	bl	8000170 <strlen>
 8000aa6:	4602      	mov	r2, r0
 8000aa8:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <createPutMsg+0x70>)
 8000aaa:	601a      	str	r2, [r3, #0]

	//Set HTTP request
	memset((char*)http, '\0', HTTP_SIZE*sizeof(uint8_t));
 8000aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4810      	ldr	r0, [pc, #64]	; (8000af4 <createPutMsg+0x74>)
 8000ab4:	f001 fc65 	bl	8002382 <memset>
	sprintf((char*)http,"PUT /device-list/%s.json?auth=%s HTTP/1.0\r\nHost: %s\r\nContent-Type: application/json\r\nContent-Length: %ld\r\n\r\n%s\r\n",(char*)DEVICE_ID,(char*)firebase_auth_key,(char*)firebase_host,content_len,(char*)content); // HTTP/1.0- Allow only one request
 8000ab8:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <createPutMsg+0x70>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a0a      	ldr	r2, [pc, #40]	; (8000ae8 <createPutMsg+0x68>)
 8000abe:	9202      	str	r2, [sp, #8]
 8000ac0:	9301      	str	r3, [sp, #4]
 8000ac2:	4b0d      	ldr	r3, [pc, #52]	; (8000af8 <createPutMsg+0x78>)
 8000ac4:	9300      	str	r3, [sp, #0]
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <createPutMsg+0x7c>)
 8000ac8:	4a0d      	ldr	r2, [pc, #52]	; (8000b00 <createPutMsg+0x80>)
 8000aca:	490e      	ldr	r1, [pc, #56]	; (8000b04 <createPutMsg+0x84>)
 8000acc:	4809      	ldr	r0, [pc, #36]	; (8000af4 <createPutMsg+0x74>)
 8000ace:	f001 fc61 	bl	8002394 <siprintf>
	http_len = strlen((char*)http)-strlen("\r\n"); // the last \r\n is for the AT command, and not included in the request's length
 8000ad2:	4808      	ldr	r0, [pc, #32]	; (8000af4 <createPutMsg+0x74>)
 8000ad4:	f7ff fb4c 	bl	8000170 <strlen>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	3b02      	subs	r3, #2
 8000adc:	4a0a      	ldr	r2, [pc, #40]	; (8000b08 <createPutMsg+0x88>)
 8000ade:	6013      	str	r3, [r2, #0]
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200003f0 	.word	0x200003f0
 8000aec:	080031b4 	.word	0x080031b4
 8000af0:	20000470 	.word	0x20000470
 8000af4:	200001ec 	.word	0x200001ec
 8000af8:	20000000 	.word	0x20000000
 8000afc:	2000002c 	.word	0x2000002c
 8000b00:	20000de0 	.word	0x20000de0
 8000b04:	080031c8 	.word	0x080031c8
 8000b08:	200003ec 	.word	0x200003ec

08000b0c <sendRequest>:
/*This function Sends request to firbase,
 * returns apun success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response
 */
BOOL sendRequest(uint32_t _CIPSEND_tries,uint32_t _SEND_OK_tries , uint32_t _CIPSEND_timeout, uint32_t _SEND_OK_timeout ){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
 8000b18:	603b      	str	r3, [r7, #0]


	/*Send Request Length - number of data bytes to be sent*/
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 8000b1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4844      	ldr	r0, [pc, #272]	; (8000c34 <sendRequest+0x128>)
 8000b22:	f001 fc2e 	bl	8002382 <memset>
	sprintf((char*)command, "AT+CIPSEND=%ld\r\n",http_len);
 8000b26:	4b44      	ldr	r3, [pc, #272]	; (8000c38 <sendRequest+0x12c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4943      	ldr	r1, [pc, #268]	; (8000c3c <sendRequest+0x130>)
 8000b2e:	4841      	ldr	r0, [pc, #260]	; (8000c34 <sendRequest+0x128>)
 8000b30:	f001 fc30 	bl	8002394 <siprintf>

	found = STANDBY;
 8000b34:	4b42      	ldr	r3, [pc, #264]	; (8000c40 <sendRequest+0x134>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)command);
 8000b3a:	483e      	ldr	r0, [pc, #248]	; (8000c34 <sendRequest+0x128>)
 8000b3c:	f001 f9b6 	bl	8001eac <USART1_write>
	while(_CIPSEND_tries > 0){
 8000b40:	e031      	b.n	8000ba6 <sendRequest+0x9a>
		TIMER4_set_timeout(_CIPSEND_timeout);
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f000 fe66 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000b48:	e01a      	b.n	8000b80 <sendRequest+0x74>
			if(USART1_NEW_LINE_FOUND_get()){
 8000b4a:	f000 ff5f 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d015      	beq.n	8000b80 <sendRequest+0x74>
				found = USART1_search_buffer_Rx((uint8_t *)">", (uint8_t *)AT_ERROR);
 8000b54:	493b      	ldr	r1, [pc, #236]	; (8000c44 <sendRequest+0x138>)
 8000b56:	483c      	ldr	r0, [pc, #240]	; (8000c48 <sendRequest+0x13c>)
 8000b58:	f001 fa2e 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	461a      	mov	r2, r3
 8000b60:	4b37      	ldr	r3, [pc, #220]	; (8000c40 <sendRequest+0x134>)
 8000b62:	701a      	strb	r2, [r3, #0]
				if(found == STANDBY){
 8000b64:	4b36      	ldr	r3, [pc, #216]	; (8000c40 <sendRequest+0x134>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d107      	bne.n	8000b7c <sendRequest+0x70>
					found = USART1_search_buffer_Rx((uint8_t *)">", (uint8_t *)"CLOSED\r\n");
 8000b6c:	4937      	ldr	r1, [pc, #220]	; (8000c4c <sendRequest+0x140>)
 8000b6e:	4836      	ldr	r0, [pc, #216]	; (8000c48 <sendRequest+0x13c>)
 8000b70:	f001 fa22 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000b74:	4603      	mov	r3, r0
 8000b76:	461a      	mov	r2, r3
 8000b78:	4b31      	ldr	r3, [pc, #196]	; (8000c40 <sendRequest+0x134>)
 8000b7a:	701a      	strb	r2, [r3, #0]
				}
				USART1_NEW_LINE_READ_set();
 8000b7c:	f000 ff52 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000b80:	4b2f      	ldr	r3, [pc, #188]	; (8000c40 <sendRequest+0x134>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d104      	bne.n	8000b92 <sendRequest+0x86>
 8000b88:	f000 fe56 	bl	8001838 <TIMER4_timeout_done>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d0db      	beq.n	8000b4a <sendRequest+0x3e>
			}
		}
		if(found == PASS){
 8000b92:	4b2b      	ldr	r3, [pc, #172]	; (8000c40 <sendRequest+0x134>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d009      	beq.n	8000bae <sendRequest+0xa2>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_CIPSEND_tries--;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	60fb      	str	r3, [r7, #12]
			USART1_write((uint8_t*)command);
 8000ba0:	4824      	ldr	r0, [pc, #144]	; (8000c34 <sendRequest+0x128>)
 8000ba2:	f001 f983 	bl	8001eac <USART1_write>
	while(_CIPSEND_tries > 0){
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d1ca      	bne.n	8000b42 <sendRequest+0x36>
 8000bac:	e000      	b.n	8000bb0 <sendRequest+0xa4>
			break; //move on to next command
 8000bae:	bf00      	nop
		}
	}
	if(found == FAIL || found == STANDBY){
 8000bb0:	4b23      	ldr	r3, [pc, #140]	; (8000c40 <sendRequest+0x134>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b02      	cmp	r3, #2
 8000bb6:	d003      	beq.n	8000bc0 <sendRequest+0xb4>
 8000bb8:	4b21      	ldr	r3, [pc, #132]	; (8000c40 <sendRequest+0x134>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d101      	bne.n	8000bc4 <sendRequest+0xb8>
		return FALSE;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	e032      	b.n	8000c2a <sendRequest+0x11e>
	}


	/*Send HTTP request*/
	found = STANDBY;
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	; (8000c40 <sendRequest+0x134>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)http);
 8000bca:	4821      	ldr	r0, [pc, #132]	; (8000c50 <sendRequest+0x144>)
 8000bcc:	f001 f96e 	bl	8001eac <USART1_write>

	/*Wait for SEND_OK after this a response will come*/
	while(_SEND_OK_tries > 0){
 8000bd0:	e027      	b.n	8000c22 <sendRequest+0x116>
		TIMER4_set_timeout(_SEND_OK_timeout);
 8000bd2:	6838      	ldr	r0, [r7, #0]
 8000bd4:	f000 fe1e 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000bd8:	e00e      	b.n	8000bf8 <sendRequest+0xec>
			if(USART1_NEW_LINE_FOUND_get()){
 8000bda:	f000 ff17 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d009      	beq.n	8000bf8 <sendRequest+0xec>
				found = USART1_search_buffer_Rx((uint8_t *)SEND_OK, (uint8_t *)AT_FAIL);
 8000be4:	491b      	ldr	r1, [pc, #108]	; (8000c54 <sendRequest+0x148>)
 8000be6:	481c      	ldr	r0, [pc, #112]	; (8000c58 <sendRequest+0x14c>)
 8000be8:	f001 f9e6 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000bec:	4603      	mov	r3, r0
 8000bee:	461a      	mov	r2, r3
 8000bf0:	4b13      	ldr	r3, [pc, #76]	; (8000c40 <sendRequest+0x134>)
 8000bf2:	701a      	strb	r2, [r3, #0]
				USART1_NEW_LINE_READ_set();
 8000bf4:	f000 ff16 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <sendRequest+0x134>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d104      	bne.n	8000c0a <sendRequest+0xfe>
 8000c00:	f000 fe1a 	bl	8001838 <TIMER4_timeout_done>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d0e7      	beq.n	8000bda <sendRequest+0xce>
			}
		}
		if(found == PASS){
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	; (8000c40 <sendRequest+0x134>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <sendRequest+0x10a>
			return TRUE;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e009      	b.n	8000c2a <sendRequest+0x11e>
		}
		else{
			_SEND_OK_tries--;
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	60bb      	str	r3, [r7, #8]
			USART1_write((uint8_t*)http);
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <sendRequest+0x144>)
 8000c1e:	f001 f945 	bl	8001eac <USART1_write>
	while(_SEND_OK_tries > 0){
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d1d4      	bne.n	8000bd2 <sendRequest+0xc6>
		}
	}
	return FALSE;
 8000c28:	2300      	movs	r3, #0

}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	200000ec 	.word	0x200000ec
 8000c38:	200003ec 	.word	0x200003ec
 8000c3c:	0800323c 	.word	0x0800323c
 8000c40:	2000005c 	.word	0x2000005c
 8000c44:	08003004 	.word	0x08003004
 8000c48:	08003250 	.word	0x08003250
 8000c4c:	08003254 	.word	0x08003254
 8000c50:	200001ec 	.word	0x200001ec
 8000c54:	08003048 	.word	0x08003048
 8000c58:	08003260 	.word	0x08003260

08000c5c <readResponse>:


/*This function waits for response from firebase,
 * and returns once response is recieved.
 * timeout (in seconds): number of seconds to wait for response*/
BOOL readResponse(uint32_t timeout){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]

	found = STANDBY;
 8000c64:	4b14      	ldr	r3, [pc, #80]	; (8000cb8 <readResponse+0x5c>)
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
	TIMER4_set_timeout(timeout);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f000 fdd2 	bl	8001814 <TIMER4_set_timeout>
	while(found == STANDBY && !TIMER4_timeout_done()){
 8000c70:	e00e      	b.n	8000c90 <readResponse+0x34>
		if(USART1_NEW_LINE_FOUND_get()){
 8000c72:	f000 fecb 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d009      	beq.n	8000c90 <readResponse+0x34>
			found = USART1_search_buffer_Rx((uint8_t *)"CLOSED\r\n", (uint8_t *)AT_FAIL);
 8000c7c:	490f      	ldr	r1, [pc, #60]	; (8000cbc <readResponse+0x60>)
 8000c7e:	4810      	ldr	r0, [pc, #64]	; (8000cc0 <readResponse+0x64>)
 8000c80:	f001 f99a 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000c84:	4603      	mov	r3, r0
 8000c86:	461a      	mov	r2, r3
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <readResponse+0x5c>)
 8000c8a:	701a      	strb	r2, [r3, #0]
			USART1_NEW_LINE_READ_set();
 8000c8c:	f000 feca 	bl	8001a24 <USART1_NEW_LINE_READ_set>
	while(found == STANDBY && !TIMER4_timeout_done()){
 8000c90:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <readResponse+0x5c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d104      	bne.n	8000ca2 <readResponse+0x46>
 8000c98:	f000 fdce 	bl	8001838 <TIMER4_timeout_done>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d0e7      	beq.n	8000c72 <readResponse+0x16>
		}
	}
	if(found == PASS){
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <readResponse+0x5c>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d101      	bne.n	8000cae <readResponse+0x52>
		return TRUE;
 8000caa:	2301      	movs	r3, #1
 8000cac:	e000      	b.n	8000cb0 <readResponse+0x54>
	}
	else{
		return FALSE;
 8000cae:	2300      	movs	r3, #0
	}

}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	2000005c 	.word	0x2000005c
 8000cbc:	08003048 	.word	0x08003048
 8000cc0:	08003254 	.word	0x08003254

08000cc4 <parseResponse>:


// THIS NEEDS TO CHANGE NEED TO CHECK WETHER IT'S ON OR OFF for that we need to retreive the content.
BOOL parseResponse(uint32_t timeout){
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

	found = STANDBY;
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	; (8000d40 <parseResponse+0x7c>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
	state = NON;
 8000cd2:	4b1c      	ldr	r3, [pc, #112]	; (8000d44 <parseResponse+0x80>)
 8000cd4:	2203      	movs	r2, #3
 8000cd6:	701a      	strb	r2, [r3, #0]
	TIMER4_set_timeout(timeout);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f000 fd9b 	bl	8001814 <TIMER4_set_timeout>
	while(found == STANDBY && !TIMER4_timeout_done()){
 8000cde:	e01b      	b.n	8000d18 <parseResponse+0x54>
		if(USART1_NEW_LINE_FOUND_get()){
 8000ce0:	f000 fe94 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d016      	beq.n	8000d18 <parseResponse+0x54>
			state = USART1_check_state_buffer_Rx((uint8_t *)"\"on\"CLOSED", (uint8_t *)"\"off\"CLOSED", (uint8_t *)"nullCLOSED");
 8000cea:	4a17      	ldr	r2, [pc, #92]	; (8000d48 <parseResponse+0x84>)
 8000cec:	4917      	ldr	r1, [pc, #92]	; (8000d4c <parseResponse+0x88>)
 8000cee:	4818      	ldr	r0, [pc, #96]	; (8000d50 <parseResponse+0x8c>)
 8000cf0:	f001 f9ba 	bl	8002068 <USART1_check_state_buffer_Rx>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <parseResponse+0x80>)
 8000cfa:	701a      	strb	r2, [r3, #0]
			if(state != NON){
 8000cfc:	4b11      	ldr	r3, [pc, #68]	; (8000d44 <parseResponse+0x80>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	d007      	beq.n	8000d14 <parseResponse+0x50>
				found = USART1_search_buffer_Rx((uint8_t *)"CLOSED\r\n", (uint8_t *)AT_FAIL);
 8000d04:	4913      	ldr	r1, [pc, #76]	; (8000d54 <parseResponse+0x90>)
 8000d06:	4814      	ldr	r0, [pc, #80]	; (8000d58 <parseResponse+0x94>)
 8000d08:	f001 f956 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	461a      	mov	r2, r3
 8000d10:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <parseResponse+0x7c>)
 8000d12:	701a      	strb	r2, [r3, #0]
			}
			USART1_NEW_LINE_READ_set();
 8000d14:	f000 fe86 	bl	8001a24 <USART1_NEW_LINE_READ_set>
	while(found == STANDBY && !TIMER4_timeout_done()){
 8000d18:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <parseResponse+0x7c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d104      	bne.n	8000d2a <parseResponse+0x66>
 8000d20:	f000 fd8a 	bl	8001838 <TIMER4_timeout_done>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d0da      	beq.n	8000ce0 <parseResponse+0x1c>
		}
	}
	if(found == PASS){
 8000d2a:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <parseResponse+0x7c>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d101      	bne.n	8000d36 <parseResponse+0x72>
		return TRUE;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e000      	b.n	8000d38 <parseResponse+0x74>
	}
	else{
		return FALSE;
 8000d36:	2300      	movs	r3, #0
	}

}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	2000005c 	.word	0x2000005c
 8000d44:	20000475 	.word	0x20000475
 8000d48:	0800326c 	.word	0x0800326c
 8000d4c:	08003278 	.word	0x08003278
 8000d50:	08003284 	.word	0x08003284
 8000d54:	08003048 	.word	0x08003048
 8000d58:	08003254 	.word	0x08003254

08000d5c <closeConnection>:


/*This function closes connection
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response*/
BOOL closeConnection(uint32_t tries, uint32_t timeout){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 8000d66:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <closeConnection+0x78>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	701a      	strb	r2, [r3, #0]
	USART1_write((uint8_t*)AT_CIPCLOSE);
 8000d6c:	481a      	ldr	r0, [pc, #104]	; (8000dd8 <closeConnection+0x7c>)
 8000d6e:	f001 f89d 	bl	8001eac <USART1_write>
	while(tries > 0){
 8000d72:	e027      	b.n	8000dc4 <closeConnection+0x68>
		TIMER4_set_timeout(timeout);
 8000d74:	6838      	ldr	r0, [r7, #0]
 8000d76:	f000 fd4d 	bl	8001814 <TIMER4_set_timeout>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000d7a:	e00e      	b.n	8000d9a <closeConnection+0x3e>
			if(USART1_NEW_LINE_FOUND_get()){
 8000d7c:	f000 fe46 	bl	8001a0c <USART1_NEW_LINE_FOUND_get>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d009      	beq.n	8000d9a <closeConnection+0x3e>
				found = USART1_search_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 8000d86:	4915      	ldr	r1, [pc, #84]	; (8000ddc <closeConnection+0x80>)
 8000d88:	4815      	ldr	r0, [pc, #84]	; (8000de0 <closeConnection+0x84>)
 8000d8a:	f001 f915 	bl	8001fb8 <USART1_search_buffer_Rx>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	461a      	mov	r2, r3
 8000d92:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <closeConnection+0x78>)
 8000d94:	701a      	strb	r2, [r3, #0]
				USART1_NEW_LINE_READ_set();
 8000d96:	f000 fe45 	bl	8001a24 <USART1_NEW_LINE_READ_set>
		while(found == STANDBY && !TIMER4_timeout_done()){
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <closeConnection+0x78>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d104      	bne.n	8000dac <closeConnection+0x50>
 8000da2:	f000 fd49 	bl	8001838 <TIMER4_timeout_done>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d0e7      	beq.n	8000d7c <closeConnection+0x20>
			}
		}
		if(found == PASS){
 8000dac:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <closeConnection+0x78>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d101      	bne.n	8000db8 <closeConnection+0x5c>
			return TRUE;
 8000db4:	2301      	movs	r3, #1
 8000db6:	e009      	b.n	8000dcc <closeConnection+0x70>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	607b      	str	r3, [r7, #4]
			USART1_write((uint8_t*)AT_CIPCLOSE);
 8000dbe:	4806      	ldr	r0, [pc, #24]	; (8000dd8 <closeConnection+0x7c>)
 8000dc0:	f001 f874 	bl	8001eac <USART1_write>
	while(tries > 0){
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d1d4      	bne.n	8000d74 <closeConnection+0x18>
		}
	}
	return FALSE;
 8000dca:	2300      	movs	r3, #0

}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	2000005c 	.word	0x2000005c
 8000dd8:	08003290 	.word	0x08003290
 8000ddc:	08003004 	.word	0x08003004
 8000de0:	0800300c 	.word	0x0800300c

08000de4 <QUEUE_init>:

static Queue queue;


void QUEUE_init()
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
	//write_usart2((uint8_t*)("<-QUEUE_init->\r\n"));
	queue.writeIndex = 0; // tail, holds next index to write in
 8000de8:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <QUEUE_init+0x24>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	queue.readIndex = 0; // head, holds next index to read from
 8000df0:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <QUEUE_init+0x24>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	queue.accept = GO;
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <QUEUE_init+0x24>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr
 8000e08:	20000478 	.word	0x20000478

08000e0c <QUEUE_add_event>:


void QUEUE_add_event(Handler handler)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]

	if(queue_isFull()){
 8000e14:	f000 f854 	bl	8000ec0 <queue_isFull>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d118      	bne.n	8000e50 <QUEUE_add_event+0x44>
		return;
	}

	queue.eq[queue.writeIndex].handler = handler;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <QUEUE_add_event+0x4c>)
 8000e20:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000e24:	490c      	ldr	r1, [pc, #48]	; (8000e58 <QUEUE_add_event+0x4c>)
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if(queue.writeIndex < (QUEUE_SIZE - 1))
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	; (8000e58 <QUEUE_add_event+0x4c>)
 8000e2e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000e32:	2b3e      	cmp	r3, #62	; 0x3e
 8000e34:	d807      	bhi.n	8000e46 <QUEUE_add_event+0x3a>
		queue.writeIndex++;
 8000e36:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <QUEUE_add_event+0x4c>)
 8000e38:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	4a06      	ldr	r2, [pc, #24]	; (8000e58 <QUEUE_add_event+0x4c>)
 8000e40:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
 8000e44:	e005      	b.n	8000e52 <QUEUE_add_event+0x46>
	else
		queue.writeIndex = 0;
 8000e46:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <QUEUE_add_event+0x4c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8000e4e:	e000      	b.n	8000e52 <QUEUE_add_event+0x46>
		return;
 8000e50:	bf00      	nop

}
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000478 	.word	0x20000478

08000e5c <QUEUE_do_event>:



void *QUEUE_do_event()
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
	void *res;

	if(queue_isEmpty()){
 8000e62:	f000 f843 	bl	8000eec <queue_isEmpty>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <QUEUE_do_event+0x14>
		return NULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	e020      	b.n	8000eb2 <QUEUE_do_event+0x56>
	}

   res = queue.eq[queue.readIndex].handler();
 8000e70:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <QUEUE_do_event+0x60>)
 8000e72:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8000e76:	4a11      	ldr	r2, [pc, #68]	; (8000ebc <QUEUE_do_event+0x60>)
 8000e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e7c:	4798      	blx	r3
 8000e7e:	6078      	str	r0, [r7, #4]
   queue.eq[queue.readIndex].handler = NULL; // cleanup
 8000e80:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <QUEUE_do_event+0x60>)
 8000e82:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8000e86:	4a0d      	ldr	r2, [pc, #52]	; (8000ebc <QUEUE_do_event+0x60>)
 8000e88:	2100      	movs	r1, #0
 8000e8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


   if(queue.readIndex < (QUEUE_SIZE - 1))
 8000e8e:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <QUEUE_do_event+0x60>)
 8000e90:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8000e94:	2b3e      	cmp	r3, #62	; 0x3e
 8000e96:	d807      	bhi.n	8000ea8 <QUEUE_do_event+0x4c>
      queue.readIndex++;
 8000e98:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <QUEUE_do_event+0x60>)
 8000e9a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	4a06      	ldr	r2, [pc, #24]	; (8000ebc <QUEUE_do_event+0x60>)
 8000ea2:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8000ea6:	e003      	b.n	8000eb0 <QUEUE_do_event+0x54>
   else
      queue.readIndex = 0;
 8000ea8:	4b04      	ldr	r3, [pc, #16]	; (8000ebc <QUEUE_do_event+0x60>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

   return res;
 8000eb0:	687b      	ldr	r3, [r7, #4]

}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000478 	.word	0x20000478

08000ec0 <queue_isFull>:


BOOL queue_isFull()
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
	return (queue.readIndex == ((queue.writeIndex + 1) % QUEUE_SIZE));
 8000ec4:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <queue_isFull+0x28>)
 8000ec6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8000eca:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <queue_isFull+0x28>)
 8000ecc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	bf0c      	ite	eq
 8000eda:	2301      	moveq	r3, #1
 8000edc:	2300      	movne	r3, #0
 8000ede:	b2db      	uxtb	r3, r3
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	20000478 	.word	0x20000478

08000eec <queue_isEmpty>:


BOOL queue_isEmpty()
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
	 return queue.readIndex == queue.writeIndex;
 8000ef0:	4b07      	ldr	r3, [pc, #28]	; (8000f10 <queue_isEmpty+0x24>)
 8000ef2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8000ef6:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <queue_isEmpty+0x24>)
 8000ef8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000efc:	429a      	cmp	r2, r3
 8000efe:	bf0c      	ite	eq
 8000f00:	2301      	moveq	r3, #1
 8000f02:	2300      	movne	r3, #0
 8000f04:	b2db      	uxtb	r3, r3
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000478 	.word	0x20000478

08000f14 <EXTI15_10_IRQHandler>:
}
*/

// Interrupt service routine for user button
void EXTI15_10_IRQHandler(void) //EXTI4_IRQHandler(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0

	EXTI->PR = 0x00002000; //reset flag by writing 1 to bit 13 (reference manual 10.3.6)
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <EXTI15_10_IRQHandler+0x24>)
 8000f1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f1e:	615a      	str	r2, [r3, #20]
	EXTI->PR |= 0x00000400; //reset flag by writing 1 to bit 10 (reference manual 10.3.6)
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <EXTI15_10_IRQHandler+0x24>)
 8000f22:	695b      	ldr	r3, [r3, #20]
 8000f24:	4a04      	ldr	r2, [pc, #16]	; (8000f38 <EXTI15_10_IRQHandler+0x24>)
 8000f26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f2a:	6153      	str	r3, [r2, #20]

	QUEUE_add_event(interrupt_handler);
 8000f2c:	4803      	ldr	r0, [pc, #12]	; (8000f3c <EXTI15_10_IRQHandler+0x28>)
 8000f2e:	f7ff ff6d 	bl	8000e0c <QUEUE_add_event>
	//	else
	//	{
	//		GPIOA->ODR &= ~(0x0020);
	//		state=OFF;
	//	}
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40010400 	.word	0x40010400
 8000f3c:	08000f41 	.word	0x08000f41

08000f40 <interrupt_handler>:

void *interrupt_handler(void){
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

	if(state == OFF)
 8000f44:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <interrupt_handler+0x3c>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d109      	bne.n	8000f60 <interrupt_handler+0x20>
	{
		GPIOA->ODR |= 0x0020;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	; (8000f80 <interrupt_handler+0x40>)
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <interrupt_handler+0x40>)
 8000f52:	f043 0320 	orr.w	r3, r3, #32
 8000f56:	60d3      	str	r3, [r2, #12]
		state=ON;
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <interrupt_handler+0x3c>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
 8000f5e:	e008      	b.n	8000f72 <interrupt_handler+0x32>
	}
	else
	{
		GPIOA->ODR &= ~(0x0020);
 8000f60:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <interrupt_handler+0x40>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <interrupt_handler+0x40>)
 8000f66:	f023 0320 	bic.w	r3, r3, #32
 8000f6a:	60d3      	str	r3, [r2, #12]
		state=OFF;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	; (8000f7c <interrupt_handler+0x3c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
	}

	return NULL;
 8000f72:	2300      	movs	r3, #0

}
 8000f74:	4618      	mov	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr
 8000f7c:	20000e80 	.word	0x20000e80
 8000f80:	40010800 	.word	0x40010800

08000f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f94:	4b0c      	ldr	r3, [pc, #48]	; (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb6:	4a04      	ldr	r2, [pc, #16]	; (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	60d3      	str	r3, [r2, #12]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	db0b      	blt.n	8000ff6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	f003 021f 	and.w	r2, r3, #31
 8000fe4:	4906      	ldr	r1, [pc, #24]	; (8001000 <__NVIC_EnableIRQ+0x34>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	2001      	movs	r0, #1
 8000fee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr
 8001000:	e000e100 	.word	0xe000e100

08001004 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	2b00      	cmp	r3, #0
 8001014:	db10      	blt.n	8001038 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f003 021f 	and.w	r2, r3, #31
 800101c:	4909      	ldr	r1, [pc, #36]	; (8001044 <__NVIC_DisableIRQ+0x40>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	095b      	lsrs	r3, r3, #5
 8001024:	2001      	movs	r0, #1
 8001026:	fa00 f202 	lsl.w	r2, r0, r2
 800102a:	3320      	adds	r3, #32
 800102c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001030:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001034:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	bc80      	pop	{r7}
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000e100 	.word	0xe000e100

08001048 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	2b00      	cmp	r3, #0
 8001058:	db0c      	blt.n	8001074 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	f003 021f 	and.w	r2, r3, #31
 8001060:	4907      	ldr	r1, [pc, #28]	; (8001080 <__NVIC_ClearPendingIRQ+0x38>)
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	095b      	lsrs	r3, r3, #5
 8001068:	2001      	movs	r0, #1
 800106a:	fa00 f202 	lsl.w	r2, r0, r2
 800106e:	3360      	adds	r3, #96	; 0x60
 8001070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000e100 	.word	0xe000e100

08001084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001094:	2b00      	cmp	r3, #0
 8001096:	db0a      	blt.n	80010ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	b2da      	uxtb	r2, r3
 800109c:	490c      	ldr	r1, [pc, #48]	; (80010d0 <__NVIC_SetPriority+0x4c>)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	0112      	lsls	r2, r2, #4
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	440b      	add	r3, r1
 80010a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ac:	e00a      	b.n	80010c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4908      	ldr	r1, [pc, #32]	; (80010d4 <__NVIC_SetPriority+0x50>)
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 030f 	and.w	r3, r3, #15
 80010ba:	3b04      	subs	r3, #4
 80010bc:	0112      	lsls	r2, r2, #4
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	440b      	add	r3, r1
 80010c2:	761a      	strb	r2, [r3, #24]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	e000e100 	.word	0xe000e100
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <init_sensor_with_interrupt>:
 * This functions intiolizes pin D5
 * to listen for sensors change in mode.
 * If motion is sensed an iterrupt occurs and triggers EXTI4_IRQHandler(void)
 * Inorder to enable sensor, one must call enable_sensor().
 */
void init_sensor_with_interrupt(){
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0


	/*~~~USING D5 (PB4)~~~*/

	/*Enabla RCC for GPIO Port B*/
	RCC->APB2ENR |= 0x00000008; //enable reset and control clock for port B (see reference manual 8.3.7)
 80010dc:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <init_sensor_with_interrupt+0x7c>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	4a1c      	ldr	r2, [pc, #112]	; (8001154 <init_sensor_with_interrupt+0x7c>)
 80010e2:	f043 0308 	orr.w	r3, r3, #8
 80010e6:	6193      	str	r3, [r2, #24]

	/*Enable RCC for AFIO (alternative function - interrupt)*/
	RCC->APB2ENR |= 0x00000001; //enable AFIO clk for interrupts (see reference manual 7.3.7 and 9.4)
 80010e8:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <init_sensor_with_interrupt+0x7c>)
 80010ea:	699b      	ldr	r3, [r3, #24]
 80010ec:	4a19      	ldr	r2, [pc, #100]	; (8001154 <init_sensor_with_interrupt+0x7c>)
 80010ee:	f043 0301 	orr.w	r3, r3, #1
 80010f2:	6193      	str	r3, [r2, #24]

	/*Configure sensor input pin (When motion detected senser pinout switches from low to high*/
	GPIOB->CRL &= 0xFFF0FFFF; //reset CNF and MODE only for bit 4, leave all the rest as they are
 80010f4:	4b18      	ldr	r3, [pc, #96]	; (8001158 <init_sensor_with_interrupt+0x80>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a17      	ldr	r2, [pc, #92]	; (8001158 <init_sensor_with_interrupt+0x80>)
 80010fa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80010fe:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= 0x00080000; //PB4 configured to Input with pull-up / pull-down | Input mode (reset state) (see refrence manual 9.2.2)
 8001100:	4b15      	ldr	r3, [pc, #84]	; (8001158 <init_sensor_with_interrupt+0x80>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a14      	ldr	r2, [pc, #80]	; (8001158 <init_sensor_with_interrupt+0x80>)
 8001106:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800110a:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= 0x00000010; //PB4 configures as pull-up (see reference manual 9.2.4 and Table 20 pg. 161)
 800110c:	4b12      	ldr	r3, [pc, #72]	; (8001158 <init_sensor_with_interrupt+0x80>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	4a11      	ldr	r2, [pc, #68]	; (8001158 <init_sensor_with_interrupt+0x80>)
 8001112:	f043 0310 	orr.w	r3, r3, #16
 8001116:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001118:	b672      	cpsid	i

	/*Enable external interrupt*/
	__disable_irq();
	//NOTE: EXTICR2 is reachable via the index 1
	AFIO->EXTICR[1] |= 0x00000001; // Allow interupts for line_4 (see reference manual 9.4.4 and pg. 210)
 800111a:	4b10      	ldr	r3, [pc, #64]	; (800115c <init_sensor_with_interrupt+0x84>)
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	4a0f      	ldr	r2, [pc, #60]	; (800115c <init_sensor_with_interrupt+0x84>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= 0x00000010; //Enable iterrupt with mask for port B pin 4 (see reference manual 10.3.1)
 8001126:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <init_sensor_with_interrupt+0x88>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a0d      	ldr	r2, [pc, #52]	; (8001160 <init_sensor_with_interrupt+0x88>)
 800112c:	f043 0310 	orr.w	r3, r3, #16
 8001130:	6013      	str	r3, [r2, #0]
	EXTI->RTSR |= 0x00000010 ; //rising trigger selection register (see reference manual 10.3.3)
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <init_sensor_with_interrupt+0x88>)
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <init_sensor_with_interrupt+0x88>)
 8001138:	f043 0310 	orr.w	r3, r3, #16
 800113c:	6093      	str	r3, [r2, #8]
	NVIC_SetPriorityGrouping(7); //?//This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 800113e:	2007      	movs	r0, #7
 8001140:	f7ff ff20 	bl	8000f84 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(EXTI4_IRQn,0); //set all interrupt priotity to zero so that no preemption uccors.
 8001144:	2100      	movs	r1, #0
 8001146:	200a      	movs	r0, #10
 8001148:	f7ff ff9c 	bl	8001084 <__NVIC_SetPriority>
  __ASM volatile ("cpsie i" : : : "memory");
 800114c:	b662      	cpsie	i
	//NVIC_EnableIRQ(EXTI4_IRQn); //enable handler - enable handler later
	__enable_irq();

	/*~~~______________~~~*/

}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000
 8001158:	40010c00 	.word	0x40010c00
 800115c:	40010000 	.word	0x40010000
 8001160:	40010400 	.word	0x40010400

08001164 <enable_sensor>:

void enable_sensor(){
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001168:	b672      	cpsid	i

	__disable_irq();
	NVIC_ClearPendingIRQ(EXTI4_IRQn); // clear pending interrupts from before enable
 800116a:	200a      	movs	r0, #10
 800116c:	f7ff ff6c 	bl	8001048 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI4_IRQn); // enable handler - enable handler later
 8001170:	200a      	movs	r0, #10
 8001172:	f7ff ff2b 	bl	8000fcc <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001176:	b662      	cpsie	i
	__enable_irq();

}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}

0800117c <disable_sensor>:

void disable_sensor(){
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001180:	b672      	cpsid	i

	__disable_irq();
	NVIC_DisableIRQ(EXTI4_IRQn); //disable handler
 8001182:	200a      	movs	r0, #10
 8001184:	f7ff ff3e 	bl	8001004 <__NVIC_DisableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001188:	b662      	cpsie	i
	__enable_irq();

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <EXTI4_IRQHandler>:
	}
}

/*Interrupt service routine for sensor using pin D5 (PB4) as input mode*/
void EXTI4_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
	EXTI->PR |= 0x00000010; //reset flag by writing 1 to bit 4 (reference manual 10.3.6)
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <EXTI4_IRQHandler+0x2c>)
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	4a08      	ldr	r2, [pc, #32]	; (80011bc <EXTI4_IRQHandler+0x2c>)
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	6153      	str	r3, [r2, #20]
	if(TIMER3_timeout_done())
 80011a0:	f000 fb26 	bl	80017f0 <TIMER3_timeout_done>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d005      	beq.n	80011b6 <EXTI4_IRQHandler+0x26>
	{
		QUEUE_add_event(alert_Handler);
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <EXTI4_IRQHandler+0x30>)
 80011ac:	f7ff fe2e 	bl	8000e0c <QUEUE_add_event>
		TIMER3_set_timeout(60); //60 seconds = 1 minute
 80011b0:	203c      	movs	r0, #60	; 0x3c
 80011b2:	f000 fb0b 	bl	80017cc <TIMER3_set_timeout>
	}

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40010400 	.word	0x40010400
 80011c0:	08000329 	.word	0x08000329

080011c4 <LED_init>:
#include "cmsis_gcc.h"/*for __disable/enable_irq()*/
#include "core_cm3.h" /*for NVIC_enableIRQ() and NVIC_SetPriority()*/
#include <string.h>
#include <stdlib.h>

void LED_init(){
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
	/*USING LD2 (PA5) as output*/
	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; //enable reset and control clock for port A (see reference manual 8.3.7)
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <LED_init+0x30>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4a09      	ldr	r2, [pc, #36]	; (80011f4 <LED_init+0x30>)
 80011ce:	f043 0304 	orr.w	r3, r3, #4
 80011d2:	6193      	str	r3, [r2, #24]

	/*Configure led PA5*/
	GPIOA->CRL &= 0xFF0FFFFF; //reset CNF and MODE only for bit 5, leave all the rest as they are
 80011d4:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <LED_init+0x34>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a07      	ldr	r2, [pc, #28]	; (80011f8 <LED_init+0x34>)
 80011da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80011de:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00200000; //PA5 configured to General purpose output push-pull | Output mode, max speed 2 MHz
 80011e0:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <LED_init+0x34>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a04      	ldr	r2, [pc, #16]	; (80011f8 <LED_init+0x34>)
 80011e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011ea:	6013      	str	r3, [r2, #0]

}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40010800 	.word	0x40010800

080011fc <LED_on>:
	// Toggle GPIOA pin 5.
	GPIOA->ODR ^= 0x0020;
}

void LED_on()
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
	GPIOA->ODR |= 0x0020;
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <LED_on+0x18>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	4a03      	ldr	r2, [pc, #12]	; (8001214 <LED_on+0x18>)
 8001206:	f043 0320 	orr.w	r3, r3, #32
 800120a:	60d3      	str	r3, [r2, #12]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr
 8001214:	40010800 	.word	0x40010800

08001218 <LED_off>:

void LED_off()
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
	GPIOA->ODR &= ~(0x0020);
 800121c:	4b04      	ldr	r3, [pc, #16]	; (8001230 <LED_off+0x18>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	4a03      	ldr	r2, [pc, #12]	; (8001230 <LED_off+0x18>)
 8001222:	f023 0320 	bic.w	r3, r3, #32
 8001226:	60d3      	str	r3, [r2, #12]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	40010800 	.word	0x40010800

08001234 <main>:
//#include "gpio_signal.h" /*for testing*/
/*FOR TESTING*/


int main(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	//init_MCO();




	USART1_init(); // for ESP8266
 8001238:	f000 fc74 	bl	8001b24 <USART1_init>
	USART2_init(); // for debugging
 800123c:	f000 fc16 	bl	8001a6c <USART2_init>

	QUEUE_init();
 8001240:	f7ff fdd0 	bl	8000de4 <QUEUE_init>

	CONFIGURATIONS_set_device_id();
 8001244:	f7fe ffc0 	bl	80001c8 <CONFIGURATIONS_set_device_id>

	init_sensor_with_interrupt(); // sensor interrupts are not inabled
 8001248:	f7ff ff46 	bl	80010d8 <init_sensor_with_interrupt>

	LED_init();
 800124c:	f7ff ffba 	bl	80011c4 <LED_init>

	TIMER2_init(); // for monitoring switch state.
 8001250:	f000 f972 	bl	8001538 <TIMER2_init>
	TIMER3_init(); // for sensor delay
 8001254:	f000 f9b2 	bl	80015bc <TIMER3_init>
	TIMER4_init(); // for ESP8266 timeout
 8001258:	f000 f9ec 	bl	8001634 <TIMER4_init>

	USART2_enable_Rx(); // for ESC
 800125c:	f000 fcbe 	bl	8001bdc <USART2_enable_Rx>


	//init_i2c1();
	USART2_write((uint8_t*)("\r\n_______________\r\n"));//For test
 8001260:	4804      	ldr	r0, [pc, #16]	; (8001274 <main+0x40>)
 8001262:	f000 fd0d 	bl	8001c80 <USART2_write>


	while(1)
	{

		QUEUE_do_event();
 8001266:	f7ff fdf9 	bl	8000e5c <QUEUE_do_event>
		SYSTEM_CONTROL_monitor_switch_state(120); // every 2 minutes
 800126a:	2078      	movs	r0, #120	; 0x78
 800126c:	f000 f8e4 	bl	8001438 <SYSTEM_CONTROL_monitor_switch_state>
		QUEUE_do_event();
 8001270:	e7f9      	b.n	8001266 <main+0x32>
 8001272:	bf00      	nop
 8001274:	08003330 	.word	0x08003330

08001278 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <_sbrk+0x50>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d102      	bne.n	800128e <_sbrk+0x16>
		heap_end = &end;
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <_sbrk+0x50>)
 800128a:	4a10      	ldr	r2, [pc, #64]	; (80012cc <_sbrk+0x54>)
 800128c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <_sbrk+0x50>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <_sbrk+0x50>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4413      	add	r3, r2
 800129c:	466a      	mov	r2, sp
 800129e:	4293      	cmp	r3, r2
 80012a0:	d907      	bls.n	80012b2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80012a2:	f001 f839 	bl	8002318 <__errno>
 80012a6:	4602      	mov	r2, r0
 80012a8:	230c      	movs	r3, #12
 80012aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	e006      	b.n	80012c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80012b2:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <_sbrk+0x50>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4413      	add	r3, r2
 80012ba:	4a03      	ldr	r2, [pc, #12]	; (80012c8 <_sbrk+0x50>)
 80012bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80012be:	68fb      	ldr	r3, [r7, #12]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000584 	.word	0x20000584
 80012cc:	20000e88 	.word	0x20000e88

080012d0 <SYSTEM_CONTROL_set_up>:
uint8_t PWD[WiFi_SIZE];  // extern see configurations
uint8_t DEVICE_ID[ID_SIZE]; // extern see configurations



BOOL SYSTEM_CONTROL_set_up(void){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0

	USART2_write((uint8_t*)("\r\n\r\nDear user, thank you for participating in our project!\r\n"));
 80012d4:	484a      	ldr	r0, [pc, #296]	; (8001400 <SYSTEM_CONTROL_set_up+0x130>)
 80012d6:	f000 fcd3 	bl	8001c80 <USART2_write>
	USART2_write((uint8_t*)("Just a few more steps...\r\n\r\n"));
 80012da:	484a      	ldr	r0, [pc, #296]	; (8001404 <SYSTEM_CONTROL_set_up+0x134>)
 80012dc:	f000 fcd0 	bl	8001c80 <USART2_write>
	USART2_write((uint8_t*)("The security device needs to connect to your WiFi network, for that we need to set your network connection information.\r\n"));
 80012e0:	4849      	ldr	r0, [pc, #292]	; (8001408 <SYSTEM_CONTROL_set_up+0x138>)
 80012e2:	f000 fccd 	bl	8001c80 <USART2_write>
	USART2_write((uint8_t*)("For your assurance, this information will not be saved in any database!\r\n"));
 80012e6:	4849      	ldr	r0, [pc, #292]	; (800140c <SYSTEM_CONTROL_set_up+0x13c>)
 80012e8:	f000 fcca 	bl	8001c80 <USART2_write>

	// set network ssid
	while(!USART2_ok()){
 80012ec:	e034      	b.n	8001358 <SYSTEM_CONTROL_set_up+0x88>
		USART2_NEW_LINE_READ_set();
 80012ee:	f000 fbb1 	bl	8001a54 <USART2_NEW_LINE_READ_set>

		USART2_write((uint8_t*)"\r\nNetwork name: ");
 80012f2:	4847      	ldr	r0, [pc, #284]	; (8001410 <SYSTEM_CONTROL_set_up+0x140>)
 80012f4:	f000 fcc4 	bl	8001c80 <USART2_write>
		USART2_enable_Rx();
 80012f8:	f000 fc70 	bl	8001bdc <USART2_enable_Rx>
		while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 80012fc:	bf00      	nop
 80012fe:	f000 fb9d 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d0fa      	beq.n	80012fe <SYSTEM_CONTROL_set_up+0x2e>
		USART2_disable_Rx();
 8001308:	f000 fc76 	bl	8001bf8 <USART2_disable_Rx>

		while(!USART2_read_buffer_Rx(WiFi_SIZE, SSID)){
 800130c:	e00e      	b.n	800132c <SYSTEM_CONTROL_set_up+0x5c>
			USART2_NEW_LINE_READ_set();
 800130e:	f000 fba1 	bl	8001a54 <USART2_NEW_LINE_READ_set>

			USART2_write((uint8_t*)"\r\nThe network name is too long, try again: ");
 8001312:	4840      	ldr	r0, [pc, #256]	; (8001414 <SYSTEM_CONTROL_set_up+0x144>)
 8001314:	f000 fcb4 	bl	8001c80 <USART2_write>
			USART2_enable_Rx();
 8001318:	f000 fc60 	bl	8001bdc <USART2_enable_Rx>
			while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 800131c:	bf00      	nop
 800131e:	f000 fb8d 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d0fa      	beq.n	800131e <SYSTEM_CONTROL_set_up+0x4e>
			USART2_disable_Rx();
 8001328:	f000 fc66 	bl	8001bf8 <USART2_disable_Rx>
		while(!USART2_read_buffer_Rx(WiFi_SIZE, SSID)){
 800132c:	493a      	ldr	r1, [pc, #232]	; (8001418 <SYSTEM_CONTROL_set_up+0x148>)
 800132e:	2040      	movs	r0, #64	; 0x40
 8001330:	f000 fd62 	bl	8001df8 <USART2_read_buffer_Rx>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0e9      	beq.n	800130e <SYSTEM_CONTROL_set_up+0x3e>
		}
		USART2_NEW_LINE_READ_set();
 800133a:	f000 fb8b 	bl	8001a54 <USART2_NEW_LINE_READ_set>

		USART2_write((uint8_t*)"Enter 'ok' to continue or any other key to change network name: ");
 800133e:	4837      	ldr	r0, [pc, #220]	; (800141c <SYSTEM_CONTROL_set_up+0x14c>)
 8001340:	f000 fc9e 	bl	8001c80 <USART2_write>
		USART2_enable_Rx();
 8001344:	f000 fc4a 	bl	8001bdc <USART2_enable_Rx>
		while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 8001348:	bf00      	nop
 800134a:	f000 fb77 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d0fa      	beq.n	800134a <SYSTEM_CONTROL_set_up+0x7a>
		USART2_disable_Rx();
 8001354:	f000 fc50 	bl	8001bf8 <USART2_disable_Rx>
	while(!USART2_ok()){
 8001358:	f000 fd80 	bl	8001e5c <USART2_ok>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0c5      	beq.n	80012ee <SYSTEM_CONTROL_set_up+0x1e>
	}
	USART2_NEW_LINE_READ_set();
 8001362:	f000 fb77 	bl	8001a54 <USART2_NEW_LINE_READ_set>


	// set network password
	USART2_set_buffer_Rx(); // reset buffer
 8001366:	f000 fc75 	bl	8001c54 <USART2_set_buffer_Rx>
	while(!USART2_ok()){
 800136a:	e034      	b.n	80013d6 <SYSTEM_CONTROL_set_up+0x106>
		USART2_NEW_LINE_READ_set();
 800136c:	f000 fb72 	bl	8001a54 <USART2_NEW_LINE_READ_set>

		USART2_write((uint8_t*)"\r\nNetwork access code (password): ");
 8001370:	482b      	ldr	r0, [pc, #172]	; (8001420 <SYSTEM_CONTROL_set_up+0x150>)
 8001372:	f000 fc85 	bl	8001c80 <USART2_write>
		USART2_enable_Rx();
 8001376:	f000 fc31 	bl	8001bdc <USART2_enable_Rx>
		while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 800137a:	bf00      	nop
 800137c:	f000 fb5e 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0fa      	beq.n	800137c <SYSTEM_CONTROL_set_up+0xac>
		USART2_disable_Rx();
 8001386:	f000 fc37 	bl	8001bf8 <USART2_disable_Rx>

		while(!USART2_read_buffer_Rx(WiFi_SIZE, PWD)){
 800138a:	e00e      	b.n	80013aa <SYSTEM_CONTROL_set_up+0xda>
			USART2_NEW_LINE_READ_set();
 800138c:	f000 fb62 	bl	8001a54 <USART2_NEW_LINE_READ_set>

			USART2_write((uint8_t*)"\r\nThe access code is to long, please try again: ");
 8001390:	4824      	ldr	r0, [pc, #144]	; (8001424 <SYSTEM_CONTROL_set_up+0x154>)
 8001392:	f000 fc75 	bl	8001c80 <USART2_write>
			USART2_enable_Rx();
 8001396:	f000 fc21 	bl	8001bdc <USART2_enable_Rx>
			while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 800139a:	bf00      	nop
 800139c:	f000 fb4e 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0fa      	beq.n	800139c <SYSTEM_CONTROL_set_up+0xcc>
			USART2_disable_Rx();
 80013a6:	f000 fc27 	bl	8001bf8 <USART2_disable_Rx>
		while(!USART2_read_buffer_Rx(WiFi_SIZE, PWD)){
 80013aa:	491f      	ldr	r1, [pc, #124]	; (8001428 <SYSTEM_CONTROL_set_up+0x158>)
 80013ac:	2040      	movs	r0, #64	; 0x40
 80013ae:	f000 fd23 	bl	8001df8 <USART2_read_buffer_Rx>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0e9      	beq.n	800138c <SYSTEM_CONTROL_set_up+0xbc>
		}
		USART2_NEW_LINE_READ_set();
 80013b8:	f000 fb4c 	bl	8001a54 <USART2_NEW_LINE_READ_set>

		USART2_write((uint8_t*)"Enter 'ok' to continue or any other key to change password: ");
 80013bc:	481b      	ldr	r0, [pc, #108]	; (800142c <SYSTEM_CONTROL_set_up+0x15c>)
 80013be:	f000 fc5f 	bl	8001c80 <USART2_write>
		USART2_enable_Rx();
 80013c2:	f000 fc0b 	bl	8001bdc <USART2_enable_Rx>
		while(!USART2_NEW_LINE_FOUND_get()); // wait for users input
 80013c6:	bf00      	nop
 80013c8:	f000 fb38 	bl	8001a3c <USART2_NEW_LINE_FOUND_get>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d0fa      	beq.n	80013c8 <SYSTEM_CONTROL_set_up+0xf8>
		USART2_disable_Rx();
 80013d2:	f000 fc11 	bl	8001bf8 <USART2_disable_Rx>
	while(!USART2_ok()){
 80013d6:	f000 fd41 	bl	8001e5c <USART2_ok>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0c5      	beq.n	800136c <SYSTEM_CONTROL_set_up+0x9c>
	}
	USART2_NEW_LINE_READ_set();
 80013e0:	f000 fb38 	bl	8001a54 <USART2_NEW_LINE_READ_set>

	USART2_write((uint8_t*)"\r\nTrying to connect...\r\nPlease wait, this might take a few minutes.");
 80013e4:	4812      	ldr	r0, [pc, #72]	; (8001430 <SYSTEM_CONTROL_set_up+0x160>)
 80013e6:	f000 fc4b 	bl	8001c80 <USART2_write>
	USART2_write((uint8_t*)"\r\n\r\n");
 80013ea:	4812      	ldr	r0, [pc, #72]	; (8001434 <SYSTEM_CONTROL_set_up+0x164>)
 80013ec:	f000 fc48 	bl	8001c80 <USART2_write>
	TIMER4_delay(5);
 80013f0:	2005      	movs	r0, #5
 80013f2:	f000 f9af 	bl	8001754 <TIMER4_delay>
	return registeration_Handler();
 80013f6:	f7ff f805 	bl	8000404 <registeration_Handler>
 80013fa:	4603      	mov	r3, r0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	08003344 	.word	0x08003344
 8001404:	08003384 	.word	0x08003384
 8001408:	080033a4 	.word	0x080033a4
 800140c:	08003420 	.word	0x08003420
 8001410:	0800346c 	.word	0x0800346c
 8001414:	08003480 	.word	0x08003480
 8001418:	20000e40 	.word	0x20000e40
 800141c:	080034ac 	.word	0x080034ac
 8001420:	080034f0 	.word	0x080034f0
 8001424:	08003514 	.word	0x08003514
 8001428:	20000dfc 	.word	0x20000dfc
 800142c:	08003548 	.word	0x08003548
 8001430:	08003588 	.word	0x08003588
 8001434:	080035cc 	.word	0x080035cc

08001438 <SYSTEM_CONTROL_monitor_switch_state>:

void SYSTEM_CONTROL_monitor_switch_state(uint32_t seconds){
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]

	if(TIMER2_timeout_done()){
 8001440:	f000 f9b2 	bl	80017a8 <TIMER2_timeout_done>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <SYSTEM_CONTROL_monitor_switch_state+0x1e>
		QUEUE_add_event(control_Handler);
 800144a:	4805      	ldr	r0, [pc, #20]	; (8001460 <SYSTEM_CONTROL_monitor_switch_state+0x28>)
 800144c:	f7ff fcde 	bl	8000e0c <QUEUE_add_event>
		TIMER2_set_timeout(seconds);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f000 f997 	bl	8001784 <TIMER2_set_timeout>
	}
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	08000365 	.word	0x08000365

08001464 <__NVIC_SetPriorityGrouping>:
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001480:	4013      	ands	r3, r2
 8001482:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800148c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001496:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	60d3      	str	r3, [r2, #12]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_EnableIRQ>:
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	db0b      	blt.n	80014d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	f003 021f 	and.w	r2, r3, #31
 80014c4:	4906      	ldr	r1, [pc, #24]	; (80014e0 <__NVIC_EnableIRQ+0x34>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	095b      	lsrs	r3, r3, #5
 80014cc:	2001      	movs	r0, #1
 80014ce:	fa00 f202 	lsl.w	r2, r0, r2
 80014d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr
 80014e0:	e000e100 	.word	0xe000e100

080014e4 <__NVIC_SetPriority>:
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	6039      	str	r1, [r7, #0]
 80014ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	db0a      	blt.n	800150e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	490c      	ldr	r1, [pc, #48]	; (8001530 <__NVIC_SetPriority+0x4c>)
 80014fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001502:	0112      	lsls	r2, r2, #4
 8001504:	b2d2      	uxtb	r2, r2
 8001506:	440b      	add	r3, r1
 8001508:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800150c:	e00a      	b.n	8001524 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4908      	ldr	r1, [pc, #32]	; (8001534 <__NVIC_SetPriority+0x50>)
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	3b04      	subs	r3, #4
 800151c:	0112      	lsls	r2, r2, #4
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	440b      	add	r3, r1
 8001522:	761a      	strb	r2, [r3, #24]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000e100 	.word	0xe000e100
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <TIMER2_init>:
static TIMER timer2;
static TIMER timer3;
static TIMER timer4;


void TIMER2_init(void){
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0

	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000001; // TIM2EN: TIM2 timer clock enable
 800153c:	4b1d      	ldr	r3, [pc, #116]	; (80015b4 <TIMER2_init+0x7c>)
 800153e:	69db      	ldr	r3, [r3, #28]
 8001540:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <TIMER2_init+0x7c>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	61d3      	str	r3, [r2, #28]
	//	TIM2->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow

	/* ARR*PSC=8,000,000 -> 1s */

	/* TIM2 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM2->PSC = 0x07D0; //0x07D0[Hex] = 2000[dec]
 8001548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800154c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001550:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM2 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM2->ARR = 0x0FA0; //0x0FA0[Hex] = 4000[dec]
 8001552:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001556:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 800155c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001566:	f043 0304 	orr.w	r3, r3, #4
 800156a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800156c:	b672      	cpsid	i

	__disable_irq();
	TIM2->DIER |= 0x0001; // Update Interrupt Enable
 800156e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	60d3      	str	r3, [r2, #12]
	TIM2->EGR |= 0x0001; // Update Genaration
 800157e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 800158e:	2007      	movs	r0, #7
 8001590:	f7ff ff68 	bl	8001464 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM2_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8001594:	2100      	movs	r1, #0
 8001596:	201c      	movs	r0, #28
 8001598:	f7ff ffa4 	bl	80014e4 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn); //enable handler
 800159c:	201c      	movs	r0, #28
 800159e:	f7ff ff85 	bl	80014ac <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80015a2:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM2->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM2->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer2.countTicks = 0;
 80015a4:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <TIMER2_init+0x80>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
	timer2.targetTick = 0;
 80015aa:	4b03      	ldr	r3, [pc, #12]	; (80015b8 <TIMER2_init+0x80>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	605a      	str	r2, [r3, #4]

}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000
 80015b8:	20000588 	.word	0x20000588

080015bc <TIMER3_init>:

void TIMER3_init(void){
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000002; // TIM3EN: TIM3 timer clock enable
 80015c0:	4b19      	ldr	r3, [pc, #100]	; (8001628 <TIMER3_init+0x6c>)
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	4a18      	ldr	r2, [pc, #96]	; (8001628 <TIMER3_init+0x6c>)
 80015c6:	f043 0302 	orr.w	r3, r3, #2
 80015ca:	61d3      	str	r3, [r2, #28]
//	TIM3->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow

	/* ARR*PSC=8,000,000 -> 1s */

	/* TIM3 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM3->PSC = 0x07D0; //0x07D0[Hex] = 2000[dec]
 80015cc:	4b17      	ldr	r3, [pc, #92]	; (800162c <TIMER3_init+0x70>)
 80015ce:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80015d2:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM3 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM3->ARR = 0x0FA0; //0x0FA0[Hex] = 4000[dec]
 80015d4:	4b15      	ldr	r3, [pc, #84]	; (800162c <TIMER3_init+0x70>)
 80015d6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80015da:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 80015dc:	4b13      	ldr	r3, [pc, #76]	; (800162c <TIMER3_init+0x70>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a12      	ldr	r2, [pc, #72]	; (800162c <TIMER3_init+0x70>)
 80015e2:	f043 0304 	orr.w	r3, r3, #4
 80015e6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i

	__disable_irq();
	TIM3->DIER |= 0x0001; // Update Interrupt Enable
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <TIMER3_init+0x70>)
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	4a0f      	ldr	r2, [pc, #60]	; (800162c <TIMER3_init+0x70>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	60d3      	str	r3, [r2, #12]
	TIM3->EGR |= 0x0001; // Update Genaration
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <TIMER3_init+0x70>)
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	4a0c      	ldr	r2, [pc, #48]	; (800162c <TIMER3_init+0x70>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8001602:	2007      	movs	r0, #7
 8001604:	f7ff ff2e 	bl	8001464 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM3_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8001608:	2100      	movs	r1, #0
 800160a:	201d      	movs	r0, #29
 800160c:	f7ff ff6a 	bl	80014e4 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM3_IRQn); //enable handler
 8001610:	201d      	movs	r0, #29
 8001612:	f7ff ff4b 	bl	80014ac <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001616:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM3->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM3->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer3.countTicks = 0;
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <TIMER3_init+0x74>)
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
	timer3.targetTick = 0;
 800161e:	4b04      	ldr	r3, [pc, #16]	; (8001630 <TIMER3_init+0x74>)
 8001620:	2200      	movs	r2, #0
 8001622:	605a      	str	r2, [r3, #4]

}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021000 	.word	0x40021000
 800162c:	40000400 	.word	0x40000400
 8001630:	20000590 	.word	0x20000590

08001634 <TIMER4_init>:

void TIMER4_init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000004; // TIM4EN: TIM4 timer clock enable
 8001638:	4b19      	ldr	r3, [pc, #100]	; (80016a0 <TIMER4_init+0x6c>)
 800163a:	69db      	ldr	r3, [r3, #28]
 800163c:	4a18      	ldr	r2, [pc, #96]	; (80016a0 <TIMER4_init+0x6c>)
 800163e:	f043 0304 	orr.w	r3, r3, #4
 8001642:	61d3      	str	r3, [r2, #28]

	/* ARR*PSC=8,000,000 -> 1s */

	/* TIM4 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM4->PSC = 0x07D0; //0x07D0[Hex] = 2000[dec]
 8001644:	4b17      	ldr	r3, [pc, #92]	; (80016a4 <TIMER4_init+0x70>)
 8001646:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800164a:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM4 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM4->ARR = 0x0FA0; //0x0FA0[Hex] = 4000[dec]
 800164c:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <TIMER4_init+0x70>)
 800164e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001652:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 8001654:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <TIMER4_init+0x70>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a12      	ldr	r2, [pc, #72]	; (80016a4 <TIMER4_init+0x70>)
 800165a:	f043 0304 	orr.w	r3, r3, #4
 800165e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001660:	b672      	cpsid	i

	__disable_irq();
	TIM4->DIER |= 0x0001; // Update Interrupt Enable
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <TIMER4_init+0x70>)
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	4a0f      	ldr	r2, [pc, #60]	; (80016a4 <TIMER4_init+0x70>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	60d3      	str	r3, [r2, #12]
	TIM4->EGR |= 0x0001; // Update Genaration
 800166e:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <TIMER4_init+0x70>)
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	4a0c      	ldr	r2, [pc, #48]	; (80016a4 <TIMER4_init+0x70>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 800167a:	2007      	movs	r0, #7
 800167c:	f7ff fef2 	bl	8001464 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM4_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8001680:	2100      	movs	r1, #0
 8001682:	201e      	movs	r0, #30
 8001684:	f7ff ff2e 	bl	80014e4 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn); //enable handler
 8001688:	201e      	movs	r0, #30
 800168a:	f7ff ff0f 	bl	80014ac <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800168e:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM4->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM4->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer4.countTicks = 0;
 8001690:	4b05      	ldr	r3, [pc, #20]	; (80016a8 <TIMER4_init+0x74>)
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
	timer4.targetTick = 0;
 8001696:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <TIMER4_init+0x74>)
 8001698:	2200      	movs	r2, #0
 800169a:	605a      	str	r2, [r3, #4]

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40000800 	.word	0x40000800
 80016a8:	20000598 	.word	0x20000598

080016ac <TIMER2_enable>:


void TIMER2_enable(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
	TIM2->CR1 |= 0x0001; // CEN: Counter enable
 80016b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	6013      	str	r3, [r2, #0]
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <TIMER3_enable>:

void TIMER3_enable(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
	TIM3->CR1 |= 0x0001; // CEN: Counter enable
 80016cc:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <TIMER3_enable+0x18>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a03      	ldr	r2, [pc, #12]	; (80016e0 <TIMER3_enable+0x18>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	6013      	str	r3, [r2, #0]
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	40000400 	.word	0x40000400

080016e4 <TIMER4_enable>:

void TIMER4_enable(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
	TIM4->CR1 |= 0x0001; // CEN: Counter enable
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <TIMER4_enable+0x18>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a03      	ldr	r2, [pc, #12]	; (80016fc <TIMER4_enable+0x18>)
 80016ee:	f043 0301 	orr.w	r3, r3, #1
 80016f2:	6013      	str	r3, [r2, #0]
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	40000800 	.word	0x40000800

08001700 <TIMER2_disable>:


void TIMER2_disable(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
	TIM2->CR1 &= ~(0x0001); // CEN: Counter disable
 8001704:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800170e:	f023 0301 	bic.w	r3, r3, #1
 8001712:	6013      	str	r3, [r2, #0]
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr

0800171c <TIMER3_disable>:

void TIMER3_disable(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~(0x0001); // CEN: Counter disable
 8001720:	4b04      	ldr	r3, [pc, #16]	; (8001734 <TIMER3_disable+0x18>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a03      	ldr	r2, [pc, #12]	; (8001734 <TIMER3_disable+0x18>)
 8001726:	f023 0301 	bic.w	r3, r3, #1
 800172a:	6013      	str	r3, [r2, #0]
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	40000400 	.word	0x40000400

08001738 <TIMER4_disable>:

void TIMER4_disable(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
	TIM4->CR1 &= ~(0x0001); // CEN: Counter disable
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <TIMER4_disable+0x18>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a03      	ldr	r2, [pc, #12]	; (8001750 <TIMER4_disable+0x18>)
 8001742:	f023 0301 	bic.w	r3, r3, #1
 8001746:	6013      	str	r3, [r2, #0]

}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	40000800 	.word	0x40000800

08001754 <TIMER4_delay>:
	TIMER3_disable();

}

void TIMER4_delay(uint32_t num_of_sec)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	TIMER4_enable();
 800175c:	f7ff ffc2 	bl	80016e4 <TIMER4_enable>

	timer4.countTicks = 0;
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <TIMER4_delay+0x2c>)
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
	while(timer4.countTicks < num_of_sec);
 8001766:	bf00      	nop
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <TIMER4_delay+0x2c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	429a      	cmp	r2, r3
 8001770:	d8fa      	bhi.n	8001768 <TIMER4_delay+0x14>

	TIMER4_disable();
 8001772:	f7ff ffe1 	bl	8001738 <TIMER4_disable>

}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000598 	.word	0x20000598

08001784 <TIMER2_set_timeout>:


void TIMER2_set_timeout(uint32_t num_of_sec)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
	timer2.targetTick = num_of_sec;
 800178c:	4a05      	ldr	r2, [pc, #20]	; (80017a4 <TIMER2_set_timeout+0x20>)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6053      	str	r3, [r2, #4]
	timer2.countTicks = 0;
 8001792:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <TIMER2_set_timeout+0x20>)
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
	TIMER2_enable();
 8001798:	f7ff ff88 	bl	80016ac <TIMER2_enable>
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000588 	.word	0x20000588

080017a8 <TIMER2_timeout_done>:

BOOL TIMER2_timeout_done(void){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0


	if(timer2.countTicks >= timer2.targetTick){
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <TIMER2_timeout_done+0x20>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <TIMER2_timeout_done+0x20>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d303      	bcc.n	80017c0 <TIMER2_timeout_done+0x18>

		TIMER2_disable();
 80017b8:	f7ff ffa2 	bl	8001700 <TIMER2_disable>
		return TRUE;
 80017bc:	2301      	movs	r3, #1
 80017be:	e000      	b.n	80017c2 <TIMER2_timeout_done+0x1a>
	}
	return FALSE;
 80017c0:	2300      	movs	r3, #0

}
 80017c2:	4618      	mov	r0, r3
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000588 	.word	0x20000588

080017cc <TIMER3_set_timeout>:


void TIMER3_set_timeout(uint32_t num_of_sec)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	timer3.targetTick = num_of_sec;
 80017d4:	4a05      	ldr	r2, [pc, #20]	; (80017ec <TIMER3_set_timeout+0x20>)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6053      	str	r3, [r2, #4]
	timer3.countTicks = 0;
 80017da:	4b04      	ldr	r3, [pc, #16]	; (80017ec <TIMER3_set_timeout+0x20>)
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
	TIMER3_enable();
 80017e0:	f7ff ff72 	bl	80016c8 <TIMER3_enable>
}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000590 	.word	0x20000590

080017f0 <TIMER3_timeout_done>:

BOOL TIMER3_timeout_done(void){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0

	if(timer3.countTicks >= timer3.targetTick){
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <TIMER3_timeout_done+0x20>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	4b05      	ldr	r3, [pc, #20]	; (8001810 <TIMER3_timeout_done+0x20>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d303      	bcc.n	8001808 <TIMER3_timeout_done+0x18>

		TIMER3_disable();
 8001800:	f7ff ff8c 	bl	800171c <TIMER3_disable>
		return TRUE;
 8001804:	2301      	movs	r3, #1
 8001806:	e000      	b.n	800180a <TIMER3_timeout_done+0x1a>
	}
	return FALSE;
 8001808:	2300      	movs	r3, #0

}
 800180a:	4618      	mov	r0, r3
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000590 	.word	0x20000590

08001814 <TIMER4_set_timeout>:


void TIMER4_set_timeout(uint32_t num_of_seconds)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	timer4.targetTick = num_of_seconds;
 800181c:	4a05      	ldr	r2, [pc, #20]	; (8001834 <TIMER4_set_timeout+0x20>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6053      	str	r3, [r2, #4]
	timer4.countTicks = 0;
 8001822:	4b04      	ldr	r3, [pc, #16]	; (8001834 <TIMER4_set_timeout+0x20>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
	TIMER4_enable();
 8001828:	f7ff ff5c 	bl	80016e4 <TIMER4_enable>
}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000598 	.word	0x20000598

08001838 <TIMER4_timeout_done>:

BOOL TIMER4_timeout_done(void){
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0

	if(timer4.countTicks >= timer4.targetTick){
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <TIMER4_timeout_done+0x20>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <TIMER4_timeout_done+0x20>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	429a      	cmp	r2, r3
 8001846:	d303      	bcc.n	8001850 <TIMER4_timeout_done+0x18>

		TIMER4_disable();
 8001848:	f7ff ff76 	bl	8001738 <TIMER4_disable>
		return TRUE;
 800184c:	2301      	movs	r3, #1
 800184e:	e000      	b.n	8001852 <TIMER4_timeout_done+0x1a>
	}
	return FALSE;
 8001850:	2300      	movs	r3, #0

}
 8001852:	4618      	mov	r0, r3
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000598 	.word	0x20000598

0800185c <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
	if((TIM2->SR & 0x0001) == 0x0001)
 8001860:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b01      	cmp	r3, #1
 800186c:	d115      	bne.n	800189a <TIM2_IRQHandler+0x3e>
	{
		TIM2->SR &= ~(0x0001);
 800186e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001878:	f023 0301 	bic.w	r3, r3, #1
 800187c:	6113      	str	r3, [r2, #16]
		timer2.countTicks++;
 800187e:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <TIM2_IRQHandler+0x48>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	3301      	adds	r3, #1
 8001884:	4a07      	ldr	r2, [pc, #28]	; (80018a4 <TIM2_IRQHandler+0x48>)
 8001886:	6013      	str	r3, [r2, #0]

		// avoid overflow
		if(timer2.countTicks == MAX_COUNT){
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <TIM2_IRQHandler+0x48>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001890:	4293      	cmp	r3, r2
 8001892:	d102      	bne.n	800189a <TIM2_IRQHandler+0x3e>
			timer2.countTicks = 0;
 8001894:	4b03      	ldr	r3, [pc, #12]	; (80018a4 <TIM2_IRQHandler+0x48>)
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]

	}
	// USART2_write((uint8_t*)("\r\nTIMER2\r\n"));//For test


}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000588 	.word	0x20000588

080018a8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
	if((TIM3->SR & 0x0001) == 0x0001)
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <TIM3_IRQHandler+0x40>)
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d113      	bne.n	80018e0 <TIM3_IRQHandler+0x38>
	{
		TIM3->SR &= ~(0x0001);
 80018b8:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <TIM3_IRQHandler+0x40>)
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	4a0a      	ldr	r2, [pc, #40]	; (80018e8 <TIM3_IRQHandler+0x40>)
 80018be:	f023 0301 	bic.w	r3, r3, #1
 80018c2:	6113      	str	r3, [r2, #16]
		timer3.countTicks++;
 80018c4:	4b09      	ldr	r3, [pc, #36]	; (80018ec <TIM3_IRQHandler+0x44>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	3301      	adds	r3, #1
 80018ca:	4a08      	ldr	r2, [pc, #32]	; (80018ec <TIM3_IRQHandler+0x44>)
 80018cc:	6013      	str	r3, [r2, #0]

		// avoid overflow
		if(timer3.countTicks == MAX_COUNT){
 80018ce:	4b07      	ldr	r3, [pc, #28]	; (80018ec <TIM3_IRQHandler+0x44>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d102      	bne.n	80018e0 <TIM3_IRQHandler+0x38>
			timer3.countTicks = 0;
 80018da:	4b04      	ldr	r3, [pc, #16]	; (80018ec <TIM3_IRQHandler+0x44>)
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]

	}
	// USART2_write((uint8_t*)("\r\nTIMER3\r\n"));//For test


}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	40000400 	.word	0x40000400
 80018ec:	20000590 	.word	0x20000590

080018f0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
	if((TIM4->SR & 0x0001) == 0x0001)
 80018f4:	4b0e      	ldr	r3, [pc, #56]	; (8001930 <TIM4_IRQHandler+0x40>)
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d113      	bne.n	8001928 <TIM4_IRQHandler+0x38>
	{
		TIM4->SR &= ~(0x0001);
 8001900:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <TIM4_IRQHandler+0x40>)
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	4a0a      	ldr	r2, [pc, #40]	; (8001930 <TIM4_IRQHandler+0x40>)
 8001906:	f023 0301 	bic.w	r3, r3, #1
 800190a:	6113      	str	r3, [r2, #16]
		timer4.countTicks++;
 800190c:	4b09      	ldr	r3, [pc, #36]	; (8001934 <TIM4_IRQHandler+0x44>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	3301      	adds	r3, #1
 8001912:	4a08      	ldr	r2, [pc, #32]	; (8001934 <TIM4_IRQHandler+0x44>)
 8001914:	6013      	str	r3, [r2, #0]

		// avoid overflow
		if(timer4.countTicks == MAX_COUNT){
 8001916:	4b07      	ldr	r3, [pc, #28]	; (8001934 <TIM4_IRQHandler+0x44>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800191e:	4293      	cmp	r3, r2
 8001920:	d102      	bne.n	8001928 <TIM4_IRQHandler+0x38>
			timer4.countTicks = 0;
 8001922:	4b04      	ldr	r3, [pc, #16]	; (8001934 <TIM4_IRQHandler+0x44>)
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
		}

	}
	// USART2_write((uint8_t*)("\r\nTIMER4\r\n"));//For test

}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	40000800 	.word	0x40000800
 8001934:	20000598 	.word	0x20000598

08001938 <__NVIC_SetPriorityGrouping>:
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001948:	4b0c      	ldr	r3, [pc, #48]	; (800197c <__NVIC_SetPriorityGrouping+0x44>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001954:	4013      	ands	r3, r2
 8001956:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001960:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001968:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800196a:	4a04      	ldr	r2, [pc, #16]	; (800197c <__NVIC_SetPriorityGrouping+0x44>)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	60d3      	str	r3, [r2, #12]
}
 8001970:	bf00      	nop
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <__NVIC_EnableIRQ>:
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198e:	2b00      	cmp	r3, #0
 8001990:	db0b      	blt.n	80019aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	f003 021f 	and.w	r2, r3, #31
 8001998:	4906      	ldr	r1, [pc, #24]	; (80019b4 <__NVIC_EnableIRQ+0x34>)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	095b      	lsrs	r3, r3, #5
 80019a0:	2001      	movs	r0, #1
 80019a2:	fa00 f202 	lsl.w	r2, r0, r2
 80019a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr
 80019b4:	e000e100 	.word	0xe000e100

080019b8 <__NVIC_SetPriority>:
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	6039      	str	r1, [r7, #0]
 80019c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	db0a      	blt.n	80019e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	490c      	ldr	r1, [pc, #48]	; (8001a04 <__NVIC_SetPriority+0x4c>)
 80019d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d6:	0112      	lsls	r2, r2, #4
 80019d8:	b2d2      	uxtb	r2, r2
 80019da:	440b      	add	r3, r1
 80019dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80019e0:	e00a      	b.n	80019f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4908      	ldr	r1, [pc, #32]	; (8001a08 <__NVIC_SetPriority+0x50>)
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	f003 030f 	and.w	r3, r3, #15
 80019ee:	3b04      	subs	r3, #4
 80019f0:	0112      	lsls	r2, r2, #4
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	440b      	add	r3, r1
 80019f6:	761a      	strb	r2, [r3, #24]
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000e100 	.word	0xe000e100
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <USART1_NEW_LINE_FOUND_get>:

static uint8_t *START;  // for search UART2_write_line
static uint8_t *END;  // for search


BOOL USART1_NEW_LINE_FOUND_get(void){
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
	return usart1.new_line_found;
 8001a10:	4b03      	ldr	r3, [pc, #12]	; (8001a20 <USART1_NEW_LINE_FOUND_get+0x14>)
 8001a12:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	200009b4 	.word	0x200009b4

08001a24 <USART1_NEW_LINE_READ_set>:

void USART1_NEW_LINE_READ_set(void){
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
	usart1.new_line_read = TRUE;
 8001a28:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <USART1_NEW_LINE_READ_set+0x14>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	200009b4 	.word	0x200009b4

08001a3c <USART2_NEW_LINE_FOUND_get>:


BOOL USART2_NEW_LINE_FOUND_get(void){
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
	return usart2.new_line_found;
 8001a40:	4b03      	ldr	r3, [pc, #12]	; (8001a50 <USART2_NEW_LINE_FOUND_get+0x14>)
 8001a42:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	200005a0 	.word	0x200005a0

08001a54 <USART2_NEW_LINE_READ_set>:

void USART2_NEW_LINE_READ_set(void){
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
	usart2.new_line_read = TRUE;
 8001a58:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <USART2_NEW_LINE_READ_set+0x14>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr
 8001a68:	200005a0 	.word	0x200005a0

08001a6c <USART2_init>:



void USART2_init(){
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0

	/*This program works when TeraTerm speed is set to 9600 and USART_BRR is set to 0x34D.*/

	RESET_FLAG = TRUE; // for ESC
 8001a70:	4b28      	ldr	r3, [pc, #160]	; (8001b14 <USART2_init+0xa8>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8001a76:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <USART2_init+0xac>)
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <USART2_init+0xac>)
 8001a7c:	f043 0304 	orr.w	r3, r3, #4
 8001a80:	6193      	str	r3, [r2, #24]

	/*Configure USART2 Tx (PA2) as Output */
	GPIOA->CRL &= 0xFFFFF0FF; //Leave all bits as they are except for bit 2 (see RM 9.2.1)
 8001a82:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <USART2_init+0xb0>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a25      	ldr	r2, [pc, #148]	; (8001b1c <USART2_init+0xb0>)
 8001a88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a8c:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00000A00; //Configure as Alternate function output Push-pull | Speed 2 MHz (see RM 9.2.1)
 8001a8e:	4b23      	ldr	r3, [pc, #140]	; (8001b1c <USART2_init+0xb0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a22      	ldr	r2, [pc, #136]	; (8001b1c <USART2_init+0xb0>)
 8001a94:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 8001a98:	6013      	str	r3, [r2, #0]

	/*Configure USART2 Rx (PA3) as Input*/
	GPIOA->CRL &= 0xFFFF0FFF; //Leave all bits as they are except for bit 3 (see reference manual 9.2.2)
 8001a9a:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <USART2_init+0xb0>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a1f      	ldr	r2, [pc, #124]	; (8001b1c <USART2_init+0xb0>)
 8001aa0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001aa4:	6013      	str	r3, [r2, #0]
	//For Input Pull-Up (See reference manual p. 167)
	GPIOA->CRL |= 0x00008000; //configure as input with pull up/pull down (see reference manual 9.2.2).
 8001aa6:	4b1d      	ldr	r3, [pc, #116]	; (8001b1c <USART2_init+0xb0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a1c      	ldr	r2, [pc, #112]	; (8001b1c <USART2_init+0xb0>)
 8001aac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ab0:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= 0x00000008;//(reference manual p. 161 and 9.2.4)
 8001ab2:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <USART2_init+0xb0>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	4a19      	ldr	r2, [pc, #100]	; (8001b1c <USART2_init+0xb0>)
 8001ab8:	f043 0308 	orr.w	r3, r3, #8
 8001abc:	60d3      	str	r3, [r2, #12]


	/*Enable RCC for USART2*/
	RCC->APB1ENR |= 0x00020000; // (see reference manual 8.3.8)
 8001abe:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <USART2_init+0xac>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a15      	ldr	r2, [pc, #84]	; (8001b18 <USART2_init+0xac>)
 8001ac4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ac8:	61d3      	str	r3, [r2, #28]
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //Is this line needed?? NO


	/*Following directions RM p. 792 (Setting Tx procesure)*/
	/*Following directions RM p. 795 (Setting Rx procesure) */
	USART2->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8001aca:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <USART2_init+0xb4>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	4a14      	ldr	r2, [pc, #80]	; (8001b20 <USART2_init+0xb4>)
 8001ad0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ad4:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 &= ~(0x00001000); //Program the M bit in USART_CR1 to define the word length to 8 (by default) (see RM 27.6.4)
	//USART2->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART2->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)

	/*Set Baude rate*/
	USART2->BRR = 0x34D; //9600 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree)
 8001ad6:	4b12      	ldr	r3, [pc, #72]	; (8001b20 <USART2_init+0xb4>)
 8001ad8:	f240 324d 	movw	r2, #845	; 0x34d
 8001adc:	609a      	str	r2, [r3, #8]

	/*Enable USART Transmit*/
	USART2->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8001ade:	4b10      	ldr	r3, [pc, #64]	; (8001b20 <USART2_init+0xb4>)
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	4a0f      	ldr	r2, [pc, #60]	; (8001b20 <USART2_init+0xb4>)
 8001ae4:	f043 0308 	orr.w	r3, r3, #8
 8001ae8:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001aea:	b672      	cpsid	i
	/*Enable USART Receive*/
	//USART2->CR1 |= 0x00000004;// Set the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)

	/*Enable USART Receive Interrupt*/
	 __disable_irq();
	USART2->CR1 |= 0x00000020; // Set RXNEIE to enable Rx interrupt(see RM 27.6.4)
 8001aec:	4b0c      	ldr	r3, [pc, #48]	; (8001b20 <USART2_init+0xb4>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	4a0b      	ldr	r2, [pc, #44]	; (8001b20 <USART2_init+0xb4>)
 8001af2:	f043 0320 	orr.w	r3, r3, #32
 8001af6:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8001af8:	2007      	movs	r0, #7
 8001afa:	f7ff ff1d 	bl	8001938 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(USART2_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8001afe:	2100      	movs	r1, #0
 8001b00:	2026      	movs	r0, #38	; 0x26
 8001b02:	f7ff ff59 	bl	80019b8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn); //enable handler
 8001b06:	2026      	movs	r0, #38	; 0x26
 8001b08:	f7ff ff3a 	bl	8001980 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001b0c:	b662      	cpsie	i
	__enable_irq();
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000ddc 	.word	0x20000ddc
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	40010800 	.word	0x40010800
 8001b20:	40004400 	.word	0x40004400

08001b24 <USART1_init>:

void USART1_init(){
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8001b28:	4b29      	ldr	r3, [pc, #164]	; (8001bd0 <USART1_init+0xac>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	4a28      	ldr	r2, [pc, #160]	; (8001bd0 <USART1_init+0xac>)
 8001b2e:	f043 0304 	orr.w	r3, r3, #4
 8001b32:	6193      	str	r3, [r2, #24]

	/*Configure USART1 Tx (PA9) as Output*/
	GPIOA->CRH &= 0xFFFFFF0F; //Leave all bits as they are except for bit 9 (see RM 9.2.2)
 8001b34:	4b27      	ldr	r3, [pc, #156]	; (8001bd4 <USART1_init+0xb0>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	4a26      	ldr	r2, [pc, #152]	; (8001bd4 <USART1_init+0xb0>)
 8001b3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b3e:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= 0x000000A0; //Configure as Alternate function output Push-pull | max speed 2 MHz (See RM 9.2.2 and pg.181).
 8001b40:	4b24      	ldr	r3, [pc, #144]	; (8001bd4 <USART1_init+0xb0>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	4a23      	ldr	r2, [pc, #140]	; (8001bd4 <USART1_init+0xb0>)
 8001b46:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001b4a:	6053      	str	r3, [r2, #4]


	/*Configure USART1 Rx (PA10) as Input*/
	GPIOA->CRH &= 0xFFFFF0FF; //Leave all bits as they are except for bit 10 (see RM 9.2.2)
 8001b4c:	4b21      	ldr	r3, [pc, #132]	; (8001bd4 <USART1_init+0xb0>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	4a20      	ldr	r2, [pc, #128]	; (8001bd4 <USART1_init+0xb0>)
 8001b52:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001b56:	6053      	str	r3, [r2, #4]
	//For Input Pull-Up (See RM pg.167)
	GPIOA->CRH |= 0x00000800; //Configure as input with pull up/pull down (See RM 9.2.2).
 8001b58:	4b1e      	ldr	r3, [pc, #120]	; (8001bd4 <USART1_init+0xb0>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	4a1d      	ldr	r2, [pc, #116]	; (8001bd4 <USART1_init+0xb0>)
 8001b5e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b62:	6053      	str	r3, [r2, #4]
	GPIOA->ODR |= 0x00000400;//(See RM pg.161 and 9.2.4)
 8001b64:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <USART1_init+0xb0>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	4a1a      	ldr	r2, [pc, #104]	; (8001bd4 <USART1_init+0xb0>)
 8001b6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b6e:	60d3      	str	r3, [r2, #12]


	/*Enable RCC for USART1*/
	RCC->APB2ENR |= 0x00004000; // (See RM 8.3.7)
 8001b70:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <USART1_init+0xac>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	4a16      	ldr	r2, [pc, #88]	; (8001bd0 <USART1_init+0xac>)
 8001b76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b7a:	6193      	str	r3, [r2, #24]
	/*Enable RCC for Alternate funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //Is this line needed?? NO

	/*Following directions RM pg.792 (Setting Tx procesure)*/
	/*Following directions RM pg.795 (Setting Rx procesure) */
	USART1->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <USART1_init+0xb4>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <USART1_init+0xb4>)
 8001b82:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b86:	60d3      	str	r3, [r2, #12]
	//USART1->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART1->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)


	/*Set Baude Rate for USART1 115200 (The optimal buadrate for AT COMMANDS)*/
	USART1->BRR = 0x45; // 115200 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree) //We think that USART1&USART2 use the same clock (HSI)
 8001b88:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <USART1_init+0xb4>)
 8001b8a:	2245      	movs	r2, #69	; 0x45
 8001b8c:	609a      	str	r2, [r3, #8]


	/*Enable Tx*/
	USART1->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8001b8e:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <USART1_init+0xb4>)
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	4a11      	ldr	r2, [pc, #68]	; (8001bd8 <USART1_init+0xb4>)
 8001b94:	f043 0308 	orr.w	r3, r3, #8
 8001b98:	60d3      	str	r3, [r2, #12]


	/*Enable USART Receive*/
	USART1->CR1 |= 0x00000004;// Set the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <USART1_init+0xb4>)
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	4a0e      	ldr	r2, [pc, #56]	; (8001bd8 <USART1_init+0xb4>)
 8001ba0:	f043 0304 	orr.w	r3, r3, #4
 8001ba4:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba6:	b672      	cpsid	i


	/*Enable USART Receive Interrupt*/
	 __disable_irq();
	USART1->CR1 |= 0x00000020; // Set RXNEIE to enable Rx interrupt(see RM 27.6.4)
 8001ba8:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <USART1_init+0xb4>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <USART1_init+0xb4>)
 8001bae:	f043 0320 	orr.w	r3, r3, #32
 8001bb2:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8001bb4:	2007      	movs	r0, #7
 8001bb6:	f7ff febf 	bl	8001938 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(USART1_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8001bba:	2100      	movs	r1, #0
 8001bbc:	2025      	movs	r0, #37	; 0x25
 8001bbe:	f7ff fefb 	bl	80019b8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn); //enable handler
 8001bc2:	2025      	movs	r0, #37	; 0x25
 8001bc4:	f7ff fedc 	bl	8001980 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001bc8:	b662      	cpsie	i
	__enable_irq();

}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40010800 	.word	0x40010800
 8001bd8:	40013800 	.word	0x40013800

08001bdc <USART2_enable_Rx>:



void USART2_enable_Rx(void){
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0

	USART2->CR1 |= 0x00000004;// set the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <USART2_enable_Rx+0x18>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4a03      	ldr	r2, [pc, #12]	; (8001bf4 <USART2_enable_Rx+0x18>)
 8001be6:	f043 0304 	orr.w	r3, r3, #4
 8001bea:	60d3      	str	r3, [r2, #12]

}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr
 8001bf4:	40004400 	.word	0x40004400

08001bf8 <USART2_disable_Rx>:

void USART2_disable_Rx(void){
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0

	USART2->CR1 &= ~(0x00000004);// reset the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)
 8001bfc:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <USART2_disable_Rx+0x18>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	4a03      	ldr	r2, [pc, #12]	; (8001c10 <USART2_disable_Rx+0x18>)
 8001c02:	f023 0304 	bic.w	r3, r3, #4
 8001c06:	60d3      	str	r3, [r2, #12]

}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	40004400 	.word	0x40004400

08001c14 <USART2_set_buffer_Tx>:

void USART2_set_buffer_Tx(uint8_t *msg){
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]


	memset(usart2.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8001c1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c20:	2100      	movs	r1, #0
 8001c22:	480b      	ldr	r0, [pc, #44]	; (8001c50 <USART2_set_buffer_Tx+0x3c>)
 8001c24:	f000 fbad 	bl	8002382 <memset>
	if((BUFF_SIZE - strlen((char*)msg) + 1) < 0){
		strcpy((char*)usart2.Tx,"Error msg to Long\r\n");
		usart2.Tx_len = strlen((char*)"Error msg to Long\r\n");
	}
	else{
		strcpy((char*)usart2.Tx,(char*)msg);
 8001c28:	6879      	ldr	r1, [r7, #4]
 8001c2a:	4809      	ldr	r0, [pc, #36]	; (8001c50 <USART2_set_buffer_Tx+0x3c>)
 8001c2c:	f000 fbd2 	bl	80023d4 <strcpy>
		usart2.Tx_len = strlen((char*)msg);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7fe fa9d 	bl	8000170 <strlen>
 8001c36:	4602      	mov	r2, r0
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <USART2_set_buffer_Tx+0x3c>)
 8001c3a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	}

	usart2.write_index = 0;
 8001c3e:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <USART2_set_buffer_Tx+0x3c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200005a0 	.word	0x200005a0

08001c54 <USART2_set_buffer_Rx>:

void USART2_set_buffer_Rx(){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0

	memset(usart2.Rx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8001c58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4806      	ldr	r0, [pc, #24]	; (8001c78 <USART2_set_buffer_Rx+0x24>)
 8001c60:	f000 fb8f 	bl	8002382 <memset>
	usart2.Rx_len = 0;
 8001c64:	4b05      	ldr	r3, [pc, #20]	; (8001c7c <USART2_set_buffer_Rx+0x28>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
	usart2.read_index = 0;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <USART2_set_buffer_Rx+0x28>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c

}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	200007a0 	.word	0x200007a0
 8001c7c:	200005a0 	.word	0x200005a0

08001c80 <USART2_write>:

void USART2_write(uint8_t* msg){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]


	/*Set usart1_buffer_Tx with msg*/
	USART2_set_buffer_Tx(msg);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff ffc3 	bl	8001c14 <USART2_set_buffer_Tx>

	/*Prepare buffer Rx for response*/
	USART2_set_buffer_Rx();
 8001c8e:	f7ff ffe1 	bl	8001c54 <USART2_set_buffer_Rx>

	// set initial values to Rx interrupt flags
	usart2.new_line_found = FALSE;
 8001c92:	4b1c      	ldr	r3, [pc, #112]	; (8001d04 <USART2_write+0x84>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
	usart2.new_line_read = TRUE;
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <USART2_write+0x84>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411

	while(usart2.write_index < usart2.Tx_len)
 8001ca2:	e014      	b.n	8001cce <USART2_write+0x4e>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8001ca4:	bf00      	nop
 8001ca6:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <USART2_write+0x88>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0f9      	beq.n	8001ca6 <USART2_write+0x26>
		USART2->DR = (uint8_t)(usart2.Tx[usart2.write_index] & 0xFF); //send data (see RM 27.6.2)
 8001cb2:	4b14      	ldr	r3, [pc, #80]	; (8001d04 <USART2_write+0x84>)
 8001cb4:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001cb8:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <USART2_write+0x84>)
 8001cba:	5cd2      	ldrb	r2, [r2, r3]
 8001cbc:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <USART2_write+0x88>)
 8001cbe:	605a      	str	r2, [r3, #4]
		usart2.write_index++;
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <USART2_write+0x84>)
 8001cc2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	4a0e      	ldr	r2, [pc, #56]	; (8001d04 <USART2_write+0x84>)
 8001cca:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
	while(usart2.write_index < usart2.Tx_len)
 8001cce:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <USART2_write+0x84>)
 8001cd0:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <USART2_write+0x84>)
 8001cd6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d3e2      	bcc.n	8001ca4 <USART2_write+0x24>
	}
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8001cde:	bf00      	nop
 8001ce0:	4b09      	ldr	r3, [pc, #36]	; (8001d08 <USART2_write+0x88>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ce8:	2b40      	cmp	r3, #64	; 0x40
 8001cea:	d1f9      	bne.n	8001ce0 <USART2_write+0x60>
	usart2.write_index = 0;
 8001cec:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <USART2_write+0x84>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	usart2.Tx_len = 0;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <USART2_write+0x84>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

}
 8001cfc:	bf00      	nop
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	200005a0 	.word	0x200005a0
 8001d08:	40004400 	.word	0x40004400

08001d0c <USART2_write_line>:

void USART2_write_line(uint8_t *start, uint8_t *end){
 8001d0c:	b5b0      	push	{r4, r5, r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]

	// Set buffer Tx
	memset(usart2.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8001d16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4833      	ldr	r0, [pc, #204]	; (8001dec <USART2_write_line+0xe0>)
 8001d1e:	f000 fb30 	bl	8002382 <memset>
	if((BUFF_SIZE - (end - start) + 1) < 0){
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	da0c      	bge.n	8001d4c <USART2_write_line+0x40>
		strcpy((char*)usart2.Tx,"Error msg to Long\r\n");
 8001d32:	4a2e      	ldr	r2, [pc, #184]	; (8001dec <USART2_write_line+0xe0>)
 8001d34:	4b2e      	ldr	r3, [pc, #184]	; (8001df0 <USART2_write_line+0xe4>)
 8001d36:	4614      	mov	r4, r2
 8001d38:	461d      	mov	r5, r3
 8001d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d3e:	682b      	ldr	r3, [r5, #0]
 8001d40:	6023      	str	r3, [r4, #0]
		usart2.Tx_len = strlen((char*)"Error msg to Long\r\n");
 8001d42:	4b2a      	ldr	r3, [pc, #168]	; (8001dec <USART2_write_line+0xe0>)
 8001d44:	2213      	movs	r2, #19
 8001d46:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
 8001d4a:	e01a      	b.n	8001d82 <USART2_write_line+0x76>
	}
	else{
		uint32_t i = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
		usart2.Tx_len = end - start;
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	461a      	mov	r2, r3
 8001d58:	4b24      	ldr	r3, [pc, #144]	; (8001dec <USART2_write_line+0xe0>)
 8001d5a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
		while(start < end){
 8001d5e:	e00c      	b.n	8001d7a <USART2_write_line+0x6e>
			usart2.Tx[i] = *start;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	7819      	ldrb	r1, [r3, #0]
 8001d64:	4a21      	ldr	r2, [pc, #132]	; (8001dec <USART2_write_line+0xe0>)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4413      	add	r3, r2
 8001d6a:	460a      	mov	r2, r1
 8001d6c:	701a      	strb	r2, [r3, #0]
			start++;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3301      	adds	r3, #1
 8001d72:	607b      	str	r3, [r7, #4]
			i++;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	3301      	adds	r3, #1
 8001d78:	60fb      	str	r3, [r7, #12]
		while(start < end){
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d3ee      	bcc.n	8001d60 <USART2_write_line+0x54>
		}

	}

	// Write to screen
	usart2.write_index = 0;
 8001d82:	4b1a      	ldr	r3, [pc, #104]	; (8001dec <USART2_write_line+0xe0>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

	while(usart2.write_index < usart2.Tx_len)
 8001d8a:	e014      	b.n	8001db6 <USART2_write_line+0xaa>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8001d8c:	bf00      	nop
 8001d8e:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <USART2_write_line+0xe8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0f9      	beq.n	8001d8e <USART2_write_line+0x82>
		USART2->DR = (uint8_t)(usart2.Tx[usart2.write_index] & 0xFF); //send data (see RM 27.6.2)
 8001d9a:	4b14      	ldr	r3, [pc, #80]	; (8001dec <USART2_write_line+0xe0>)
 8001d9c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001da0:	4a12      	ldr	r2, [pc, #72]	; (8001dec <USART2_write_line+0xe0>)
 8001da2:	5cd2      	ldrb	r2, [r2, r3]
 8001da4:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <USART2_write_line+0xe8>)
 8001da6:	605a      	str	r2, [r3, #4]
		usart2.write_index++;
 8001da8:	4b10      	ldr	r3, [pc, #64]	; (8001dec <USART2_write_line+0xe0>)
 8001daa:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001dae:	3301      	adds	r3, #1
 8001db0:	4a0e      	ldr	r2, [pc, #56]	; (8001dec <USART2_write_line+0xe0>)
 8001db2:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
	while(usart2.write_index < usart2.Tx_len)
 8001db6:	4b0d      	ldr	r3, [pc, #52]	; (8001dec <USART2_write_line+0xe0>)
 8001db8:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <USART2_write_line+0xe0>)
 8001dbe:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d3e2      	bcc.n	8001d8c <USART2_write_line+0x80>
	}
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8001dc6:	bf00      	nop
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <USART2_write_line+0xe8>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd0:	2b40      	cmp	r3, #64	; 0x40
 8001dd2:	d1f9      	bne.n	8001dc8 <USART2_write_line+0xbc>
	usart2.write_index = 0;
 8001dd4:	4b05      	ldr	r3, [pc, #20]	; (8001dec <USART2_write_line+0xe0>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	usart2.Tx_len = 0;
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <USART2_write_line+0xe0>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 8001de4:	bf00      	nop
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bdb0      	pop	{r4, r5, r7, pc}
 8001dec:	200005a0 	.word	0x200005a0
 8001df0:	080035d4 	.word	0x080035d4
 8001df4:	40004400 	.word	0x40004400

08001df8 <USART2_read_buffer_Rx>:

BOOL USART2_read_buffer_Rx(uint32_t dest_size, uint8_t *dest){
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]


	memset(dest, '\0', dest_size*sizeof(uint8_t));
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	2100      	movs	r1, #0
 8001e06:	6838      	ldr	r0, [r7, #0]
 8001e08:	f000 fabb 	bl	8002382 <memset>
	if((usart2.Rx_len + 1) < dest_size){
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <USART2_read_buffer_Rx+0x60>)
 8001e0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001e12:	3301      	adds	r3, #1
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d919      	bls.n	8001e4e <USART2_read_buffer_Rx+0x56>

		uint32_t i = 0; // Rx index
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
		while(usart2.Rx[i] != '\r'){
 8001e1e:	e00c      	b.n	8001e3a <USART2_read_buffer_Rx+0x42>
			dest[i] = usart2.Rx[i];
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	4413      	add	r3, r2
 8001e26:	490c      	ldr	r1, [pc, #48]	; (8001e58 <USART2_read_buffer_Rx+0x60>)
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	440a      	add	r2, r1
 8001e2c:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8001e30:	7812      	ldrb	r2, [r2, #0]
 8001e32:	701a      	strb	r2, [r3, #0]
			i++;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	3301      	adds	r3, #1
 8001e38:	60fb      	str	r3, [r7, #12]
		while(usart2.Rx[i] != '\r'){
 8001e3a:	4a07      	ldr	r2, [pc, #28]	; (8001e58 <USART2_read_buffer_Rx+0x60>)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4413      	add	r3, r2
 8001e40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	2b0d      	cmp	r3, #13
 8001e48:	d1ea      	bne.n	8001e20 <USART2_read_buffer_Rx+0x28>
		}
		return TRUE;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <USART2_read_buffer_Rx+0x58>
	}
	return FALSE;
 8001e4e:	2300      	movs	r3, #0

}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	200005a0 	.word	0x200005a0

08001e5c <USART2_ok>:

BOOL USART2_ok(void){
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0

	if(strstr((const char*)usart2.Rx , (const char*)"ok\r\n")){
 8001e60:	490e      	ldr	r1, [pc, #56]	; (8001e9c <USART2_ok+0x40>)
 8001e62:	480f      	ldr	r0, [pc, #60]	; (8001ea0 <USART2_ok+0x44>)
 8001e64:	f000 fabe 	bl	80023e4 <strstr>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <USART2_ok+0x16>
		return TRUE;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e012      	b.n	8001e98 <USART2_ok+0x3c>
	}
	if(strstr((const char*)usart2.Rx , (const char*)"OK\r\n")){
 8001e72:	490c      	ldr	r1, [pc, #48]	; (8001ea4 <USART2_ok+0x48>)
 8001e74:	480a      	ldr	r0, [pc, #40]	; (8001ea0 <USART2_ok+0x44>)
 8001e76:	f000 fab5 	bl	80023e4 <strstr>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <USART2_ok+0x28>
		return TRUE;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e009      	b.n	8001e98 <USART2_ok+0x3c>
	}
	if(strstr((const char*)usart2.Rx , (const char*)"Ok\r\n")){
 8001e84:	4908      	ldr	r1, [pc, #32]	; (8001ea8 <USART2_ok+0x4c>)
 8001e86:	4806      	ldr	r0, [pc, #24]	; (8001ea0 <USART2_ok+0x44>)
 8001e88:	f000 faac 	bl	80023e4 <strstr>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <USART2_ok+0x3a>
		return TRUE;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <USART2_ok+0x3c>
	}
	return FALSE;
 8001e96:	2300      	movs	r3, #0

}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	080035e8 	.word	0x080035e8
 8001ea0:	200007a0 	.word	0x200007a0
 8001ea4:	080035f0 	.word	0x080035f0
 8001ea8:	080035f8 	.word	0x080035f8

08001eac <USART1_write>:





void USART1_write(uint8_t *command){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]


	/*Set usart1_buffer_Tx with command*/
	USART1_set_buffer_Tx(command);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 f83f 	bl	8001f38 <USART1_set_buffer_Tx>

	/*Prepare buffer Rx for response*/
	USART1_set_buffer_Rx();
 8001eba:	f000 f85d 	bl	8001f78 <USART1_set_buffer_Rx>

	// set initial values to Rx interrupt flags
	usart1.new_line_found = FALSE;
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <USART1_write+0x84>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
	usart1.new_line_read = TRUE;
 8001ec6:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <USART1_write+0x84>)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411

	/*Send command*/
	while(usart1.write_index < usart1.Tx_len)
 8001ece:	e014      	b.n	8001efa <USART1_write+0x4e>
	{
		while(((USART1->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8001ed0:	bf00      	nop
 8001ed2:	4b18      	ldr	r3, [pc, #96]	; (8001f34 <USART1_write+0x88>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d0f9      	beq.n	8001ed2 <USART1_write+0x26>
		USART1->DR = (uint8_t)(usart1.Tx[usart1.write_index] & 0xFF); //send data (see RM 27.6.2)
 8001ede:	4b14      	ldr	r3, [pc, #80]	; (8001f30 <USART1_write+0x84>)
 8001ee0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001ee4:	4a12      	ldr	r2, [pc, #72]	; (8001f30 <USART1_write+0x84>)
 8001ee6:	5cd2      	ldrb	r2, [r2, r3]
 8001ee8:	4b12      	ldr	r3, [pc, #72]	; (8001f34 <USART1_write+0x88>)
 8001eea:	605a      	str	r2, [r3, #4]
		usart1.write_index++;
 8001eec:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <USART1_write+0x84>)
 8001eee:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <USART1_write+0x84>)
 8001ef6:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
	while(usart1.write_index < usart1.Tx_len)
 8001efa:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <USART1_write+0x84>)
 8001efc:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001f00:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <USART1_write+0x84>)
 8001f02:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d3e2      	bcc.n	8001ed0 <USART1_write+0x24>
	}
	while(((USART1->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8001f0a:	bf00      	nop
 8001f0c:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <USART1_write+0x88>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f14:	2b40      	cmp	r3, #64	; 0x40
 8001f16:	d1f9      	bne.n	8001f0c <USART1_write+0x60>
	usart1.write_index = 0;
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <USART1_write+0x84>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	usart1.Tx_len = 0;
 8001f20:	4b03      	ldr	r3, [pc, #12]	; (8001f30 <USART1_write+0x84>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	200009b4 	.word	0x200009b4
 8001f34:	40013800 	.word	0x40013800

08001f38 <USART1_set_buffer_Tx>:

void USART1_set_buffer_Tx(uint8_t *command){
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]

	/*Write command into usart1_buffer_Tx*/
	memset(usart1.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8001f40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f44:	2100      	movs	r1, #0
 8001f46:	480b      	ldr	r0, [pc, #44]	; (8001f74 <USART1_set_buffer_Tx+0x3c>)
 8001f48:	f000 fa1b 	bl	8002382 <memset>
	if((BUFF_SIZE - strlen((char*)command) + 1) < 0){
		strcpy((char*)usart1.Tx,"Error command to Long\r\n");
		usart1.Tx_len = strlen((char*)"Error command to Long\r\n");
	}
	else{
		strcpy((char*)usart1.Tx,(char*)command);
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	4809      	ldr	r0, [pc, #36]	; (8001f74 <USART1_set_buffer_Tx+0x3c>)
 8001f50:	f000 fa40 	bl	80023d4 <strcpy>
		usart1.Tx_len = strlen((char*)command);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f7fe f90b 	bl	8000170 <strlen>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <USART1_set_buffer_Tx+0x3c>)
 8001f5e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	}
	usart1.write_index = 0;
 8001f62:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <USART1_set_buffer_Tx+0x3c>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200009b4 	.word	0x200009b4

08001f78 <USART1_set_buffer_Rx>:

void USART1_set_buffer_Rx(){
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0

	memset(usart1.Rx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8001f7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f80:	2100      	movs	r1, #0
 8001f82:	4809      	ldr	r0, [pc, #36]	; (8001fa8 <USART1_set_buffer_Rx+0x30>)
 8001f84:	f000 f9fd 	bl	8002382 <memset>
	usart1.Rx_len = 0;
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <USART1_set_buffer_Rx+0x34>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
	usart1.read_index = 0;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <USART1_set_buffer_Rx+0x34>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c

	// FOR DEBUGGING SEARCH BUFFER RX //
	START = usart1.Rx;
 8001f98:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <USART1_set_buffer_Rx+0x38>)
 8001f9a:	4a03      	ldr	r2, [pc, #12]	; (8001fa8 <USART1_set_buffer_Rx+0x30>)
 8001f9c:	601a      	str	r2, [r3, #0]
	END = usart1.Rx;
 8001f9e:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <USART1_set_buffer_Rx+0x3c>)
 8001fa0:	4a01      	ldr	r2, [pc, #4]	; (8001fa8 <USART1_set_buffer_Rx+0x30>)
 8001fa2:	601a      	str	r2, [r3, #0]

}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000bb4 	.word	0x20000bb4
 8001fac:	200009b4 	.word	0x200009b4
 8001fb0:	20000dcc 	.word	0x20000dcc
 8001fb4:	20000dd0 	.word	0x20000dd0

08001fb8 <USART1_search_buffer_Rx>:

STATE USART1_search_buffer_Rx(uint8_t *pass, uint8_t *fail){
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]

	/*!TODO:need to check that usart1.Rx buffer wasn't overflow*/
	if((usart1.Rx_len + 1) < BUFF_SIZE){
 8001fc2:	4b24      	ldr	r3, [pc, #144]	; (8002054 <USART1_search_buffer_Rx+0x9c>)
 8001fc4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001fc8:	3301      	adds	r3, #1
 8001fca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fce:	d236      	bcs.n	800203e <USART1_search_buffer_Rx+0x86>

		START = END;
 8001fd0:	4b21      	ldr	r3, [pc, #132]	; (8002058 <USART1_search_buffer_Rx+0xa0>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a21      	ldr	r2, [pc, #132]	; (800205c <USART1_search_buffer_Rx+0xa4>)
 8001fd6:	6013      	str	r3, [r2, #0]
		END = usart1.Rx + usart1.Rx_len;
 8001fd8:	4b1e      	ldr	r3, [pc, #120]	; (8002054 <USART1_search_buffer_Rx+0x9c>)
 8001fda:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001fde:	4a20      	ldr	r2, [pc, #128]	; (8002060 <USART1_search_buffer_Rx+0xa8>)
 8001fe0:	4413      	add	r3, r2
 8001fe2:	4a1d      	ldr	r2, [pc, #116]	; (8002058 <USART1_search_buffer_Rx+0xa0>)
 8001fe4:	6013      	str	r3, [r2, #0]

		if(strstr((const char*)usart1.Rx , (const char*)pass)){
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	481d      	ldr	r0, [pc, #116]	; (8002060 <USART1_search_buffer_Rx+0xa8>)
 8001fea:	f000 f9fb 	bl	80023e4 <strstr>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d009      	beq.n	8002008 <USART1_search_buffer_Rx+0x50>
			USART2_write_line((uint8_t*)START, (uint8_t*)END); // write response to screen
 8001ff4:	4b19      	ldr	r3, [pc, #100]	; (800205c <USART1_search_buffer_Rx+0xa4>)
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4b17      	ldr	r3, [pc, #92]	; (8002058 <USART1_search_buffer_Rx+0xa0>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4610      	mov	r0, r2
 8002000:	f7ff fe84 	bl	8001d0c <USART2_write_line>
			return PASS;
 8002004:	2300      	movs	r3, #0
 8002006:	e021      	b.n	800204c <USART1_search_buffer_Rx+0x94>
		}
		else if(strstr((const char*)usart1.Rx , (const char*)fail)){
 8002008:	6839      	ldr	r1, [r7, #0]
 800200a:	4815      	ldr	r0, [pc, #84]	; (8002060 <USART1_search_buffer_Rx+0xa8>)
 800200c:	f000 f9ea 	bl	80023e4 <strstr>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d009      	beq.n	800202a <USART1_search_buffer_Rx+0x72>
			USART2_write_line((uint8_t*)START, (uint8_t*)END); // write response to screen
 8002016:	4b11      	ldr	r3, [pc, #68]	; (800205c <USART1_search_buffer_Rx+0xa4>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <USART1_search_buffer_Rx+0xa0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4619      	mov	r1, r3
 8002020:	4610      	mov	r0, r2
 8002022:	f7ff fe73 	bl	8001d0c <USART2_write_line>
			return FAIL;
 8002026:	2302      	movs	r3, #2
 8002028:	e010      	b.n	800204c <USART1_search_buffer_Rx+0x94>
		}
		else{
			USART2_write_line((uint8_t*)START, (uint8_t*)END); // write response to screen
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <USART1_search_buffer_Rx+0xa4>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <USART1_search_buffer_Rx+0xa0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4619      	mov	r1, r3
 8002034:	4610      	mov	r0, r2
 8002036:	f7ff fe69 	bl	8001d0c <USART2_write_line>
			return STANDBY;
 800203a:	2301      	movs	r3, #1
 800203c:	e006      	b.n	800204c <USART1_search_buffer_Rx+0x94>

	}

	else{
		/*!TODO: when usart1.Rx buffer is overflown start check from end?*/
		USART2_write((uint8_t*)"\r\nBUFFER_OVERFLOW::RX BUFFER CONTENT\r\n");
 800203e:	4809      	ldr	r0, [pc, #36]	; (8002064 <USART1_search_buffer_Rx+0xac>)
 8002040:	f7ff fe1e 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)usart1.Rx);
 8002044:	4806      	ldr	r0, [pc, #24]	; (8002060 <USART1_search_buffer_Rx+0xa8>)
 8002046:	f7ff fe1b 	bl	8001c80 <USART2_write>
		return FAIL;
 800204a:	2302      	movs	r3, #2
	}

}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	200009b4 	.word	0x200009b4
 8002058:	20000dd0 	.word	0x20000dd0
 800205c:	20000dcc 	.word	0x20000dcc
 8002060:	20000bb4 	.word	0x20000bb4
 8002064:	08003600 	.word	0x08003600

08002068 <USART1_check_state_buffer_Rx>:

SWITCH_STATE USART1_check_state_buffer_Rx(uint8_t *on, uint8_t *off,uint8_t *no_path){
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]

	/*!TODO:need to check that usart1.Rx buffer wasn't overflow*/
	if((usart1.Rx_len + 1) < BUFF_SIZE){
 8002074:	4b2a      	ldr	r3, [pc, #168]	; (8002120 <USART1_check_state_buffer_Rx+0xb8>)
 8002076:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800207a:	3301      	adds	r3, #1
 800207c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002080:	d242      	bcs.n	8002108 <USART1_check_state_buffer_Rx+0xa0>

		START = END;
 8002082:	4b28      	ldr	r3, [pc, #160]	; (8002124 <USART1_check_state_buffer_Rx+0xbc>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a28      	ldr	r2, [pc, #160]	; (8002128 <USART1_check_state_buffer_Rx+0xc0>)
 8002088:	6013      	str	r3, [r2, #0]
		END = usart1.Rx + usart1.Rx_len;
 800208a:	4b25      	ldr	r3, [pc, #148]	; (8002120 <USART1_check_state_buffer_Rx+0xb8>)
 800208c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002090:	4a26      	ldr	r2, [pc, #152]	; (800212c <USART1_check_state_buffer_Rx+0xc4>)
 8002092:	4413      	add	r3, r2
 8002094:	4a23      	ldr	r2, [pc, #140]	; (8002124 <USART1_check_state_buffer_Rx+0xbc>)
 8002096:	6013      	str	r3, [r2, #0]

		if(strstr((const char*)usart1.Rx , (const char*)on)){
 8002098:	68f9      	ldr	r1, [r7, #12]
 800209a:	4824      	ldr	r0, [pc, #144]	; (800212c <USART1_check_state_buffer_Rx+0xc4>)
 800209c:	f000 f9a2 	bl	80023e4 <strstr>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d009      	beq.n	80020ba <USART1_check_state_buffer_Rx+0x52>
			USART2_write_line((uint8_t*)START, (uint8_t*)END); //write response to screen
 80020a6:	4b20      	ldr	r3, [pc, #128]	; (8002128 <USART1_check_state_buffer_Rx+0xc0>)
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	4b1e      	ldr	r3, [pc, #120]	; (8002124 <USART1_check_state_buffer_Rx+0xbc>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4619      	mov	r1, r3
 80020b0:	4610      	mov	r0, r2
 80020b2:	f7ff fe2b 	bl	8001d0c <USART2_write_line>
			return (uint32_t)ON;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e02d      	b.n	8002116 <USART1_check_state_buffer_Rx+0xae>
		}
		else if(strstr((const char*)usart1.Rx , (const char*)off)){
 80020ba:	68b9      	ldr	r1, [r7, #8]
 80020bc:	481b      	ldr	r0, [pc, #108]	; (800212c <USART1_check_state_buffer_Rx+0xc4>)
 80020be:	f000 f991 	bl	80023e4 <strstr>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d009      	beq.n	80020dc <USART1_check_state_buffer_Rx+0x74>
			USART2_write_line((uint8_t*)START, (uint8_t*)END);  //write response to screen
 80020c8:	4b17      	ldr	r3, [pc, #92]	; (8002128 <USART1_check_state_buffer_Rx+0xc0>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b15      	ldr	r3, [pc, #84]	; (8002124 <USART1_check_state_buffer_Rx+0xbc>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	4610      	mov	r0, r2
 80020d4:	f7ff fe1a 	bl	8001d0c <USART2_write_line>
			return (uint32_t)OFF;
 80020d8:	2300      	movs	r3, #0
 80020da:	e01c      	b.n	8002116 <USART1_check_state_buffer_Rx+0xae>
		}
		else if(strstr((const char*)usart1.Rx , (const char*)no_path)){
 80020dc:	6879      	ldr	r1, [r7, #4]
 80020de:	4813      	ldr	r0, [pc, #76]	; (800212c <USART1_check_state_buffer_Rx+0xc4>)
 80020e0:	f000 f980 	bl	80023e4 <strstr>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d009      	beq.n	80020fe <USART1_check_state_buffer_Rx+0x96>
			USART2_write_line((uint8_t*)START, (uint8_t*)END);  //write response to screen
 80020ea:	4b0f      	ldr	r3, [pc, #60]	; (8002128 <USART1_check_state_buffer_Rx+0xc0>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	4b0d      	ldr	r3, [pc, #52]	; (8002124 <USART1_check_state_buffer_Rx+0xbc>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4619      	mov	r1, r3
 80020f4:	4610      	mov	r0, r2
 80020f6:	f7ff fe09 	bl	8001d0c <USART2_write_line>
			return (uint32_t)NO_PATH;
 80020fa:	2302      	movs	r3, #2
 80020fc:	e00b      	b.n	8002116 <USART1_check_state_buffer_Rx+0xae>
		}
		else{
			USART2_write((uint8_t*)usart1.Rx);//for debuging
 80020fe:	480b      	ldr	r0, [pc, #44]	; (800212c <USART1_check_state_buffer_Rx+0xc4>)
 8002100:	f7ff fdbe 	bl	8001c80 <USART2_write>
			return (uint32_t)NON;
 8002104:	2303      	movs	r3, #3
 8002106:	e006      	b.n	8002116 <USART1_check_state_buffer_Rx+0xae>

	}

	else{
		/*!TODO: when usart1.Rx buffer is overflown start check from end??*/
		USART2_write((uint8_t*)"\r\nBUFFER_OVERFLOW::RX BUFFER CONTENT\r\n");
 8002108:	4809      	ldr	r0, [pc, #36]	; (8002130 <USART1_check_state_buffer_Rx+0xc8>)
 800210a:	f7ff fdb9 	bl	8001c80 <USART2_write>
		USART2_write((uint8_t*)usart1.Rx);
 800210e:	4807      	ldr	r0, [pc, #28]	; (800212c <USART1_check_state_buffer_Rx+0xc4>)
 8002110:	f7ff fdb6 	bl	8001c80 <USART2_write>
		return (uint32_t)NO_PATH;
 8002114:	2302      	movs	r3, #2
	}

}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200009b4 	.word	0x200009b4
 8002124:	20000dd0 	.word	0x20000dd0
 8002128:	20000dcc 	.word	0x20000dcc
 800212c:	20000bb4 	.word	0x20000bb4
 8002130:	08003600 	.word	0x08003600

08002134 <USART1_IRQHandler>:


/*USART1 Interrupt Handler - Only Rx is set to have interrupts*/
void USART1_IRQHandler(void){
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

	if(((USART1->SR) & 0x00000020) == 0x00000020){ //Check if RXNE=1, this means that Rx interrupt occurred (see RM 27.6.1)
 8002138:	4b28      	ldr	r3, [pc, #160]	; (80021dc <USART1_IRQHandler+0xa8>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0320 	and.w	r3, r3, #32
 8002140:	2b20      	cmp	r3, #32
 8002142:	d146      	bne.n	80021d2 <USART1_IRQHandler+0x9e>

		c = USART1->DR; // clear RXNE bit
 8002144:	4b25      	ldr	r3, [pc, #148]	; (80021dc <USART1_IRQHandler+0xa8>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	b2da      	uxtb	r2, r3
 800214a:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <USART1_IRQHandler+0xac>)
 800214c:	701a      	strb	r2, [r3, #0]
		if((usart1.read_index + 1) >= BUFF_SIZE){
 800214e:	4b25      	ldr	r3, [pc, #148]	; (80021e4 <USART1_IRQHandler+0xb0>)
 8002150:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002154:	3301      	adds	r3, #1
 8002156:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800215a:	d303      	bcc.n	8002164 <USART1_IRQHandler+0x30>
			usart1.read_index = 0;
 800215c:	4b21      	ldr	r3, [pc, #132]	; (80021e4 <USART1_IRQHandler+0xb0>)
 800215e:	2200      	movs	r2, #0
 8002160:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
		}
		usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8002164:	4b1f      	ldr	r3, [pc, #124]	; (80021e4 <USART1_IRQHandler+0xb0>)
 8002166:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800216a:	4a1d      	ldr	r2, [pc, #116]	; (80021e0 <USART1_IRQHandler+0xac>)
 800216c:	7811      	ldrb	r1, [r2, #0]
 800216e:	4a1d      	ldr	r2, [pc, #116]	; (80021e4 <USART1_IRQHandler+0xb0>)
 8002170:	4413      	add	r3, r2
 8002172:	460a      	mov	r2, r1
 8002174:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
		usart1.read_index++;
 8002178:	4b1a      	ldr	r3, [pc, #104]	; (80021e4 <USART1_IRQHandler+0xb0>)
 800217a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800217e:	3301      	adds	r3, #1
 8002180:	4a18      	ldr	r2, [pc, #96]	; (80021e4 <USART1_IRQHandler+0xb0>)
 8002182:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
		usart1.Rx_len++; // count total chars received
 8002186:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <USART1_IRQHandler+0xb0>)
 8002188:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800218c:	3301      	adds	r3, #1
 800218e:	4a15      	ldr	r2, [pc, #84]	; (80021e4 <USART1_IRQHandler+0xb0>)
 8002190:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404

		if(c == (uint8_t)'\n' && usart1.new_line_read){
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <USART1_IRQHandler+0xac>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b0a      	cmp	r3, #10
 800219a:	d10d      	bne.n	80021b8 <USART1_IRQHandler+0x84>
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <USART1_IRQHandler+0xb0>)
 800219e:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d008      	beq.n	80021b8 <USART1_IRQHandler+0x84>
			usart1.new_line_found = TRUE;
 80021a6:	4b0f      	ldr	r3, [pc, #60]	; (80021e4 <USART1_IRQHandler+0xb0>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
			usart1.new_line_read = FALSE;
 80021ae:	4b0d      	ldr	r3, [pc, #52]	; (80021e4 <USART1_IRQHandler+0xb0>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
			usart1.new_line_found = FALSE;
		}

	}

}
 80021b6:	e00c      	b.n	80021d2 <USART1_IRQHandler+0x9e>
		else if(c != (uint8_t)'\n' && usart1.new_line_read){
 80021b8:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <USART1_IRQHandler+0xac>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b0a      	cmp	r3, #10
 80021be:	d008      	beq.n	80021d2 <USART1_IRQHandler+0x9e>
 80021c0:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <USART1_IRQHandler+0xb0>)
 80021c2:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <USART1_IRQHandler+0x9e>
			usart1.new_line_found = FALSE;
 80021ca:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <USART1_IRQHandler+0xb0>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
}
 80021d2:	bf00      	nop
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40013800 	.word	0x40013800
 80021e0:	20000dc8 	.word	0x20000dc8
 80021e4:	200009b4 	.word	0x200009b4

080021e8 <USART2_IRQHandler>:

/*USART2 Interrupt Handler - Only Rx is set to have interrupts*/
void USART2_IRQHandler(void){
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0

	if(((USART2->SR) & 0x00000020) == 0x00000020){ //Check if RXNE=1, this means that Rx interrupt occurred (see RM 27.6.1)
 80021ec:	4b30      	ldr	r3, [pc, #192]	; (80022b0 <USART2_IRQHandler+0xc8>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0320 	and.w	r3, r3, #32
 80021f4:	2b20      	cmp	r3, #32
 80021f6:	d158      	bne.n	80022aa <USART2_IRQHandler+0xc2>

		c = USART2->DR; // clear RXNE bit
 80021f8:	4b2d      	ldr	r3, [pc, #180]	; (80022b0 <USART2_IRQHandler+0xc8>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b2d      	ldr	r3, [pc, #180]	; (80022b4 <USART2_IRQHandler+0xcc>)
 8002200:	701a      	strb	r2, [r3, #0]


		if(c == 0x1B && RESET_FLAG){ // User entered ESC after reset
 8002202:	4b2c      	ldr	r3, [pc, #176]	; (80022b4 <USART2_IRQHandler+0xcc>)
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b1b      	cmp	r3, #27
 8002208:	d10c      	bne.n	8002224 <USART2_IRQHandler+0x3c>
 800220a:	4b2b      	ldr	r3, [pc, #172]	; (80022b8 <USART2_IRQHandler+0xd0>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d008      	beq.n	8002224 <USART2_IRQHandler+0x3c>

			RESET_FLAG = FALSE;
 8002212:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <USART2_IRQHandler+0xd0>)
 8002214:	2200      	movs	r2, #0
 8002216:	701a      	strb	r2, [r3, #0]
			QUEUE_add_event(configuration_Handler);
 8002218:	4828      	ldr	r0, [pc, #160]	; (80022bc <USART2_IRQHandler+0xd4>)
 800221a:	f7fe fdf7 	bl	8000e0c <QUEUE_add_event>
			USART2_disable_Rx();
 800221e:	f7ff fceb 	bl	8001bf8 <USART2_disable_Rx>
		if(c == 0x1B && RESET_FLAG){ // User entered ESC after reset
 8002222:	e042      	b.n	80022aa <USART2_IRQHandler+0xc2>

		}
		else{

			if((usart2.read_index + 1) >= BUFF_SIZE){
 8002224:	4b26      	ldr	r3, [pc, #152]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002226:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800222a:	3301      	adds	r3, #1
 800222c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002230:	d303      	bcc.n	800223a <USART2_IRQHandler+0x52>
				usart2.read_index = 0;
 8002232:	4b23      	ldr	r3, [pc, #140]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002234:	2200      	movs	r2, #0
 8002236:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
			}
			usart2.Rx[usart2.read_index] = (uint8_t)(c & 0xFF);
 800223a:	4b21      	ldr	r3, [pc, #132]	; (80022c0 <USART2_IRQHandler+0xd8>)
 800223c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002240:	4a1c      	ldr	r2, [pc, #112]	; (80022b4 <USART2_IRQHandler+0xcc>)
 8002242:	7811      	ldrb	r1, [r2, #0]
 8002244:	4a1e      	ldr	r2, [pc, #120]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002246:	4413      	add	r3, r2
 8002248:	460a      	mov	r2, r1
 800224a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
			usart2.read_index++;
 800224e:	4b1c      	ldr	r3, [pc, #112]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002250:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002254:	3301      	adds	r3, #1
 8002256:	4a1a      	ldr	r2, [pc, #104]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002258:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
			usart2.Rx_len++; // count total chars received
 800225c:	4b18      	ldr	r3, [pc, #96]	; (80022c0 <USART2_IRQHandler+0xd8>)
 800225e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002262:	3301      	adds	r3, #1
 8002264:	4a16      	ldr	r2, [pc, #88]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002266:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404

			if(c == (uint8_t)'\n' && usart2.new_line_read){
 800226a:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <USART2_IRQHandler+0xcc>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b0a      	cmp	r3, #10
 8002270:	d10d      	bne.n	800228e <USART2_IRQHandler+0xa6>
 8002272:	4b13      	ldr	r3, [pc, #76]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002274:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 8002278:	2b00      	cmp	r3, #0
 800227a:	d008      	beq.n	800228e <USART2_IRQHandler+0xa6>
				usart2.new_line_found = TRUE;
 800227c:	4b10      	ldr	r3, [pc, #64]	; (80022c0 <USART2_IRQHandler+0xd8>)
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
				usart2.new_line_read = FALSE;
 8002284:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002286:	2200      	movs	r2, #0
 8002288:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 800228c:	e00d      	b.n	80022aa <USART2_IRQHandler+0xc2>
			}
			else if(c != (uint8_t)'\n' && usart2.new_line_read){
 800228e:	4b09      	ldr	r3, [pc, #36]	; (80022b4 <USART2_IRQHandler+0xcc>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	2b0a      	cmp	r3, #10
 8002294:	d009      	beq.n	80022aa <USART2_IRQHandler+0xc2>
 8002296:	4b0a      	ldr	r3, [pc, #40]	; (80022c0 <USART2_IRQHandler+0xd8>)
 8002298:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800229c:	2b00      	cmp	r3, #0
 800229e:	d004      	beq.n	80022aa <USART2_IRQHandler+0xc2>
				usart2.new_line_found = FALSE;
 80022a0:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <USART2_IRQHandler+0xd8>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410

		}

	}

}
 80022a8:	e7ff      	b.n	80022aa <USART2_IRQHandler+0xc2>
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40004400 	.word	0x40004400
 80022b4:	20000dc8 	.word	0x20000dc8
 80022b8:	20000ddc 	.word	0x20000ddc
 80022bc:	080002c1 	.word	0x080002c1
 80022c0:	200005a0 	.word	0x200005a0

080022c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022c4:	480d      	ldr	r0, [pc, #52]	; (80022fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022c8:	480d      	ldr	r0, [pc, #52]	; (8002300 <LoopForever+0x6>)
  ldr r1, =_edata
 80022ca:	490e      	ldr	r1, [pc, #56]	; (8002304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022cc:	4a0e      	ldr	r2, [pc, #56]	; (8002308 <LoopForever+0xe>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d0:	e002      	b.n	80022d8 <LoopCopyDataInit>

080022d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d6:	3304      	adds	r3, #4

080022d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022dc:	d3f9      	bcc.n	80022d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022de:	4a0b      	ldr	r2, [pc, #44]	; (800230c <LoopForever+0x12>)
  ldr r4, =_ebss
 80022e0:	4c0b      	ldr	r4, [pc, #44]	; (8002310 <LoopForever+0x16>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e4:	e001      	b.n	80022ea <LoopFillZerobss>

080022e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e8:	3204      	adds	r2, #4

080022ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ec:	d3fb      	bcc.n	80022e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80022ee:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80022f2:	f000 f817 	bl	8002324 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022f6:	f7fe ff9d 	bl	8001234 <main>

080022fa <LoopForever>:

LoopForever:
    b LoopForever
 80022fa:	e7fe      	b.n	80022fa <LoopForever>
  ldr   r0, =_estack
 80022fc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002304:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8002308:	08003664 	.word	0x08003664
  ldr r2, =_sbss
 800230c:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 8002310:	20000e88 	.word	0x20000e88

08002314 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002314:	e7fe      	b.n	8002314 <ADC1_2_IRQHandler>
	...

08002318 <__errno>:
 8002318:	4b01      	ldr	r3, [pc, #4]	; (8002320 <__errno+0x8>)
 800231a:	6818      	ldr	r0, [r3, #0]
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	20000060 	.word	0x20000060

08002324 <__libc_init_array>:
 8002324:	b570      	push	{r4, r5, r6, lr}
 8002326:	2500      	movs	r5, #0
 8002328:	4e0c      	ldr	r6, [pc, #48]	; (800235c <__libc_init_array+0x38>)
 800232a:	4c0d      	ldr	r4, [pc, #52]	; (8002360 <__libc_init_array+0x3c>)
 800232c:	1ba4      	subs	r4, r4, r6
 800232e:	10a4      	asrs	r4, r4, #2
 8002330:	42a5      	cmp	r5, r4
 8002332:	d109      	bne.n	8002348 <__libc_init_array+0x24>
 8002334:	f000 fc58 	bl	8002be8 <_init>
 8002338:	2500      	movs	r5, #0
 800233a:	4e0a      	ldr	r6, [pc, #40]	; (8002364 <__libc_init_array+0x40>)
 800233c:	4c0a      	ldr	r4, [pc, #40]	; (8002368 <__libc_init_array+0x44>)
 800233e:	1ba4      	subs	r4, r4, r6
 8002340:	10a4      	asrs	r4, r4, #2
 8002342:	42a5      	cmp	r5, r4
 8002344:	d105      	bne.n	8002352 <__libc_init_array+0x2e>
 8002346:	bd70      	pop	{r4, r5, r6, pc}
 8002348:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800234c:	4798      	blx	r3
 800234e:	3501      	adds	r5, #1
 8002350:	e7ee      	b.n	8002330 <__libc_init_array+0xc>
 8002352:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002356:	4798      	blx	r3
 8002358:	3501      	adds	r5, #1
 800235a:	e7f2      	b.n	8002342 <__libc_init_array+0x1e>
 800235c:	0800365c 	.word	0x0800365c
 8002360:	0800365c 	.word	0x0800365c
 8002364:	0800365c 	.word	0x0800365c
 8002368:	08003660 	.word	0x08003660

0800236c <memcpy>:
 800236c:	b510      	push	{r4, lr}
 800236e:	1e43      	subs	r3, r0, #1
 8002370:	440a      	add	r2, r1
 8002372:	4291      	cmp	r1, r2
 8002374:	d100      	bne.n	8002378 <memcpy+0xc>
 8002376:	bd10      	pop	{r4, pc}
 8002378:	f811 4b01 	ldrb.w	r4, [r1], #1
 800237c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002380:	e7f7      	b.n	8002372 <memcpy+0x6>

08002382 <memset>:
 8002382:	4603      	mov	r3, r0
 8002384:	4402      	add	r2, r0
 8002386:	4293      	cmp	r3, r2
 8002388:	d100      	bne.n	800238c <memset+0xa>
 800238a:	4770      	bx	lr
 800238c:	f803 1b01 	strb.w	r1, [r3], #1
 8002390:	e7f9      	b.n	8002386 <memset+0x4>
	...

08002394 <siprintf>:
 8002394:	b40e      	push	{r1, r2, r3}
 8002396:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800239a:	b500      	push	{lr}
 800239c:	b09c      	sub	sp, #112	; 0x70
 800239e:	ab1d      	add	r3, sp, #116	; 0x74
 80023a0:	9002      	str	r0, [sp, #8]
 80023a2:	9006      	str	r0, [sp, #24]
 80023a4:	9107      	str	r1, [sp, #28]
 80023a6:	9104      	str	r1, [sp, #16]
 80023a8:	4808      	ldr	r0, [pc, #32]	; (80023cc <siprintf+0x38>)
 80023aa:	4909      	ldr	r1, [pc, #36]	; (80023d0 <siprintf+0x3c>)
 80023ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80023b0:	9105      	str	r1, [sp, #20]
 80023b2:	6800      	ldr	r0, [r0, #0]
 80023b4:	a902      	add	r1, sp, #8
 80023b6:	9301      	str	r3, [sp, #4]
 80023b8:	f000 f888 	bl	80024cc <_svfiprintf_r>
 80023bc:	2200      	movs	r2, #0
 80023be:	9b02      	ldr	r3, [sp, #8]
 80023c0:	701a      	strb	r2, [r3, #0]
 80023c2:	b01c      	add	sp, #112	; 0x70
 80023c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80023c8:	b003      	add	sp, #12
 80023ca:	4770      	bx	lr
 80023cc:	20000060 	.word	0x20000060
 80023d0:	ffff0208 	.word	0xffff0208

080023d4 <strcpy>:
 80023d4:	4603      	mov	r3, r0
 80023d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80023da:	f803 2b01 	strb.w	r2, [r3], #1
 80023de:	2a00      	cmp	r2, #0
 80023e0:	d1f9      	bne.n	80023d6 <strcpy+0x2>
 80023e2:	4770      	bx	lr

080023e4 <strstr>:
 80023e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023e6:	7803      	ldrb	r3, [r0, #0]
 80023e8:	b17b      	cbz	r3, 800240a <strstr+0x26>
 80023ea:	4604      	mov	r4, r0
 80023ec:	7823      	ldrb	r3, [r4, #0]
 80023ee:	4620      	mov	r0, r4
 80023f0:	1c66      	adds	r6, r4, #1
 80023f2:	b17b      	cbz	r3, 8002414 <strstr+0x30>
 80023f4:	1e4a      	subs	r2, r1, #1
 80023f6:	1e63      	subs	r3, r4, #1
 80023f8:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80023fc:	b14d      	cbz	r5, 8002412 <strstr+0x2e>
 80023fe:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8002402:	4634      	mov	r4, r6
 8002404:	42af      	cmp	r7, r5
 8002406:	d0f7      	beq.n	80023f8 <strstr+0x14>
 8002408:	e7f0      	b.n	80023ec <strstr+0x8>
 800240a:	780b      	ldrb	r3, [r1, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	bf18      	it	ne
 8002410:	2000      	movne	r0, #0
 8002412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002414:	4618      	mov	r0, r3
 8002416:	e7fc      	b.n	8002412 <strstr+0x2e>

08002418 <__ssputs_r>:
 8002418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800241c:	688e      	ldr	r6, [r1, #8]
 800241e:	4682      	mov	sl, r0
 8002420:	429e      	cmp	r6, r3
 8002422:	460c      	mov	r4, r1
 8002424:	4690      	mov	r8, r2
 8002426:	4699      	mov	r9, r3
 8002428:	d837      	bhi.n	800249a <__ssputs_r+0x82>
 800242a:	898a      	ldrh	r2, [r1, #12]
 800242c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002430:	d031      	beq.n	8002496 <__ssputs_r+0x7e>
 8002432:	2302      	movs	r3, #2
 8002434:	6825      	ldr	r5, [r4, #0]
 8002436:	6909      	ldr	r1, [r1, #16]
 8002438:	1a6f      	subs	r7, r5, r1
 800243a:	6965      	ldr	r5, [r4, #20]
 800243c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002440:	fb95 f5f3 	sdiv	r5, r5, r3
 8002444:	f109 0301 	add.w	r3, r9, #1
 8002448:	443b      	add	r3, r7
 800244a:	429d      	cmp	r5, r3
 800244c:	bf38      	it	cc
 800244e:	461d      	movcc	r5, r3
 8002450:	0553      	lsls	r3, r2, #21
 8002452:	d530      	bpl.n	80024b6 <__ssputs_r+0x9e>
 8002454:	4629      	mov	r1, r5
 8002456:	f000 fb2d 	bl	8002ab4 <_malloc_r>
 800245a:	4606      	mov	r6, r0
 800245c:	b950      	cbnz	r0, 8002474 <__ssputs_r+0x5c>
 800245e:	230c      	movs	r3, #12
 8002460:	f04f 30ff 	mov.w	r0, #4294967295
 8002464:	f8ca 3000 	str.w	r3, [sl]
 8002468:	89a3      	ldrh	r3, [r4, #12]
 800246a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800246e:	81a3      	strh	r3, [r4, #12]
 8002470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002474:	463a      	mov	r2, r7
 8002476:	6921      	ldr	r1, [r4, #16]
 8002478:	f7ff ff78 	bl	800236c <memcpy>
 800247c:	89a3      	ldrh	r3, [r4, #12]
 800247e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002486:	81a3      	strh	r3, [r4, #12]
 8002488:	6126      	str	r6, [r4, #16]
 800248a:	443e      	add	r6, r7
 800248c:	6026      	str	r6, [r4, #0]
 800248e:	464e      	mov	r6, r9
 8002490:	6165      	str	r5, [r4, #20]
 8002492:	1bed      	subs	r5, r5, r7
 8002494:	60a5      	str	r5, [r4, #8]
 8002496:	454e      	cmp	r6, r9
 8002498:	d900      	bls.n	800249c <__ssputs_r+0x84>
 800249a:	464e      	mov	r6, r9
 800249c:	4632      	mov	r2, r6
 800249e:	4641      	mov	r1, r8
 80024a0:	6820      	ldr	r0, [r4, #0]
 80024a2:	f000 faa1 	bl	80029e8 <memmove>
 80024a6:	68a3      	ldr	r3, [r4, #8]
 80024a8:	2000      	movs	r0, #0
 80024aa:	1b9b      	subs	r3, r3, r6
 80024ac:	60a3      	str	r3, [r4, #8]
 80024ae:	6823      	ldr	r3, [r4, #0]
 80024b0:	441e      	add	r6, r3
 80024b2:	6026      	str	r6, [r4, #0]
 80024b4:	e7dc      	b.n	8002470 <__ssputs_r+0x58>
 80024b6:	462a      	mov	r2, r5
 80024b8:	f000 fb56 	bl	8002b68 <_realloc_r>
 80024bc:	4606      	mov	r6, r0
 80024be:	2800      	cmp	r0, #0
 80024c0:	d1e2      	bne.n	8002488 <__ssputs_r+0x70>
 80024c2:	6921      	ldr	r1, [r4, #16]
 80024c4:	4650      	mov	r0, sl
 80024c6:	f000 faa9 	bl	8002a1c <_free_r>
 80024ca:	e7c8      	b.n	800245e <__ssputs_r+0x46>

080024cc <_svfiprintf_r>:
 80024cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024d0:	461d      	mov	r5, r3
 80024d2:	898b      	ldrh	r3, [r1, #12]
 80024d4:	b09d      	sub	sp, #116	; 0x74
 80024d6:	061f      	lsls	r7, r3, #24
 80024d8:	4680      	mov	r8, r0
 80024da:	460c      	mov	r4, r1
 80024dc:	4616      	mov	r6, r2
 80024de:	d50f      	bpl.n	8002500 <_svfiprintf_r+0x34>
 80024e0:	690b      	ldr	r3, [r1, #16]
 80024e2:	b96b      	cbnz	r3, 8002500 <_svfiprintf_r+0x34>
 80024e4:	2140      	movs	r1, #64	; 0x40
 80024e6:	f000 fae5 	bl	8002ab4 <_malloc_r>
 80024ea:	6020      	str	r0, [r4, #0]
 80024ec:	6120      	str	r0, [r4, #16]
 80024ee:	b928      	cbnz	r0, 80024fc <_svfiprintf_r+0x30>
 80024f0:	230c      	movs	r3, #12
 80024f2:	f8c8 3000 	str.w	r3, [r8]
 80024f6:	f04f 30ff 	mov.w	r0, #4294967295
 80024fa:	e0c8      	b.n	800268e <_svfiprintf_r+0x1c2>
 80024fc:	2340      	movs	r3, #64	; 0x40
 80024fe:	6163      	str	r3, [r4, #20]
 8002500:	2300      	movs	r3, #0
 8002502:	9309      	str	r3, [sp, #36]	; 0x24
 8002504:	2320      	movs	r3, #32
 8002506:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800250a:	2330      	movs	r3, #48	; 0x30
 800250c:	f04f 0b01 	mov.w	fp, #1
 8002510:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002514:	9503      	str	r5, [sp, #12]
 8002516:	4637      	mov	r7, r6
 8002518:	463d      	mov	r5, r7
 800251a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800251e:	b10b      	cbz	r3, 8002524 <_svfiprintf_r+0x58>
 8002520:	2b25      	cmp	r3, #37	; 0x25
 8002522:	d13e      	bne.n	80025a2 <_svfiprintf_r+0xd6>
 8002524:	ebb7 0a06 	subs.w	sl, r7, r6
 8002528:	d00b      	beq.n	8002542 <_svfiprintf_r+0x76>
 800252a:	4653      	mov	r3, sl
 800252c:	4632      	mov	r2, r6
 800252e:	4621      	mov	r1, r4
 8002530:	4640      	mov	r0, r8
 8002532:	f7ff ff71 	bl	8002418 <__ssputs_r>
 8002536:	3001      	adds	r0, #1
 8002538:	f000 80a4 	beq.w	8002684 <_svfiprintf_r+0x1b8>
 800253c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800253e:	4453      	add	r3, sl
 8002540:	9309      	str	r3, [sp, #36]	; 0x24
 8002542:	783b      	ldrb	r3, [r7, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 809d 	beq.w	8002684 <_svfiprintf_r+0x1b8>
 800254a:	2300      	movs	r3, #0
 800254c:	f04f 32ff 	mov.w	r2, #4294967295
 8002550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002554:	9304      	str	r3, [sp, #16]
 8002556:	9307      	str	r3, [sp, #28]
 8002558:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800255c:	931a      	str	r3, [sp, #104]	; 0x68
 800255e:	462f      	mov	r7, r5
 8002560:	2205      	movs	r2, #5
 8002562:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002566:	4850      	ldr	r0, [pc, #320]	; (80026a8 <_svfiprintf_r+0x1dc>)
 8002568:	f000 fa30 	bl	80029cc <memchr>
 800256c:	9b04      	ldr	r3, [sp, #16]
 800256e:	b9d0      	cbnz	r0, 80025a6 <_svfiprintf_r+0xda>
 8002570:	06d9      	lsls	r1, r3, #27
 8002572:	bf44      	itt	mi
 8002574:	2220      	movmi	r2, #32
 8002576:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800257a:	071a      	lsls	r2, r3, #28
 800257c:	bf44      	itt	mi
 800257e:	222b      	movmi	r2, #43	; 0x2b
 8002580:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002584:	782a      	ldrb	r2, [r5, #0]
 8002586:	2a2a      	cmp	r2, #42	; 0x2a
 8002588:	d015      	beq.n	80025b6 <_svfiprintf_r+0xea>
 800258a:	462f      	mov	r7, r5
 800258c:	2000      	movs	r0, #0
 800258e:	250a      	movs	r5, #10
 8002590:	9a07      	ldr	r2, [sp, #28]
 8002592:	4639      	mov	r1, r7
 8002594:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002598:	3b30      	subs	r3, #48	; 0x30
 800259a:	2b09      	cmp	r3, #9
 800259c:	d94d      	bls.n	800263a <_svfiprintf_r+0x16e>
 800259e:	b1b8      	cbz	r0, 80025d0 <_svfiprintf_r+0x104>
 80025a0:	e00f      	b.n	80025c2 <_svfiprintf_r+0xf6>
 80025a2:	462f      	mov	r7, r5
 80025a4:	e7b8      	b.n	8002518 <_svfiprintf_r+0x4c>
 80025a6:	4a40      	ldr	r2, [pc, #256]	; (80026a8 <_svfiprintf_r+0x1dc>)
 80025a8:	463d      	mov	r5, r7
 80025aa:	1a80      	subs	r0, r0, r2
 80025ac:	fa0b f000 	lsl.w	r0, fp, r0
 80025b0:	4318      	orrs	r0, r3
 80025b2:	9004      	str	r0, [sp, #16]
 80025b4:	e7d3      	b.n	800255e <_svfiprintf_r+0x92>
 80025b6:	9a03      	ldr	r2, [sp, #12]
 80025b8:	1d11      	adds	r1, r2, #4
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	9103      	str	r1, [sp, #12]
 80025be:	2a00      	cmp	r2, #0
 80025c0:	db01      	blt.n	80025c6 <_svfiprintf_r+0xfa>
 80025c2:	9207      	str	r2, [sp, #28]
 80025c4:	e004      	b.n	80025d0 <_svfiprintf_r+0x104>
 80025c6:	4252      	negs	r2, r2
 80025c8:	f043 0302 	orr.w	r3, r3, #2
 80025cc:	9207      	str	r2, [sp, #28]
 80025ce:	9304      	str	r3, [sp, #16]
 80025d0:	783b      	ldrb	r3, [r7, #0]
 80025d2:	2b2e      	cmp	r3, #46	; 0x2e
 80025d4:	d10c      	bne.n	80025f0 <_svfiprintf_r+0x124>
 80025d6:	787b      	ldrb	r3, [r7, #1]
 80025d8:	2b2a      	cmp	r3, #42	; 0x2a
 80025da:	d133      	bne.n	8002644 <_svfiprintf_r+0x178>
 80025dc:	9b03      	ldr	r3, [sp, #12]
 80025de:	3702      	adds	r7, #2
 80025e0:	1d1a      	adds	r2, r3, #4
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	9203      	str	r2, [sp, #12]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	bfb8      	it	lt
 80025ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80025ee:	9305      	str	r3, [sp, #20]
 80025f0:	4d2e      	ldr	r5, [pc, #184]	; (80026ac <_svfiprintf_r+0x1e0>)
 80025f2:	2203      	movs	r2, #3
 80025f4:	7839      	ldrb	r1, [r7, #0]
 80025f6:	4628      	mov	r0, r5
 80025f8:	f000 f9e8 	bl	80029cc <memchr>
 80025fc:	b138      	cbz	r0, 800260e <_svfiprintf_r+0x142>
 80025fe:	2340      	movs	r3, #64	; 0x40
 8002600:	1b40      	subs	r0, r0, r5
 8002602:	fa03 f000 	lsl.w	r0, r3, r0
 8002606:	9b04      	ldr	r3, [sp, #16]
 8002608:	3701      	adds	r7, #1
 800260a:	4303      	orrs	r3, r0
 800260c:	9304      	str	r3, [sp, #16]
 800260e:	7839      	ldrb	r1, [r7, #0]
 8002610:	2206      	movs	r2, #6
 8002612:	4827      	ldr	r0, [pc, #156]	; (80026b0 <_svfiprintf_r+0x1e4>)
 8002614:	1c7e      	adds	r6, r7, #1
 8002616:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800261a:	f000 f9d7 	bl	80029cc <memchr>
 800261e:	2800      	cmp	r0, #0
 8002620:	d038      	beq.n	8002694 <_svfiprintf_r+0x1c8>
 8002622:	4b24      	ldr	r3, [pc, #144]	; (80026b4 <_svfiprintf_r+0x1e8>)
 8002624:	bb13      	cbnz	r3, 800266c <_svfiprintf_r+0x1a0>
 8002626:	9b03      	ldr	r3, [sp, #12]
 8002628:	3307      	adds	r3, #7
 800262a:	f023 0307 	bic.w	r3, r3, #7
 800262e:	3308      	adds	r3, #8
 8002630:	9303      	str	r3, [sp, #12]
 8002632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002634:	444b      	add	r3, r9
 8002636:	9309      	str	r3, [sp, #36]	; 0x24
 8002638:	e76d      	b.n	8002516 <_svfiprintf_r+0x4a>
 800263a:	fb05 3202 	mla	r2, r5, r2, r3
 800263e:	2001      	movs	r0, #1
 8002640:	460f      	mov	r7, r1
 8002642:	e7a6      	b.n	8002592 <_svfiprintf_r+0xc6>
 8002644:	2300      	movs	r3, #0
 8002646:	250a      	movs	r5, #10
 8002648:	4619      	mov	r1, r3
 800264a:	3701      	adds	r7, #1
 800264c:	9305      	str	r3, [sp, #20]
 800264e:	4638      	mov	r0, r7
 8002650:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002654:	3a30      	subs	r2, #48	; 0x30
 8002656:	2a09      	cmp	r2, #9
 8002658:	d903      	bls.n	8002662 <_svfiprintf_r+0x196>
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0c8      	beq.n	80025f0 <_svfiprintf_r+0x124>
 800265e:	9105      	str	r1, [sp, #20]
 8002660:	e7c6      	b.n	80025f0 <_svfiprintf_r+0x124>
 8002662:	fb05 2101 	mla	r1, r5, r1, r2
 8002666:	2301      	movs	r3, #1
 8002668:	4607      	mov	r7, r0
 800266a:	e7f0      	b.n	800264e <_svfiprintf_r+0x182>
 800266c:	ab03      	add	r3, sp, #12
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	4622      	mov	r2, r4
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <_svfiprintf_r+0x1ec>)
 8002674:	a904      	add	r1, sp, #16
 8002676:	4640      	mov	r0, r8
 8002678:	f3af 8000 	nop.w
 800267c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002680:	4681      	mov	r9, r0
 8002682:	d1d6      	bne.n	8002632 <_svfiprintf_r+0x166>
 8002684:	89a3      	ldrh	r3, [r4, #12]
 8002686:	065b      	lsls	r3, r3, #25
 8002688:	f53f af35 	bmi.w	80024f6 <_svfiprintf_r+0x2a>
 800268c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800268e:	b01d      	add	sp, #116	; 0x74
 8002690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002694:	ab03      	add	r3, sp, #12
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	4622      	mov	r2, r4
 800269a:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <_svfiprintf_r+0x1ec>)
 800269c:	a904      	add	r1, sp, #16
 800269e:	4640      	mov	r0, r8
 80026a0:	f000 f882 	bl	80027a8 <_printf_i>
 80026a4:	e7ea      	b.n	800267c <_svfiprintf_r+0x1b0>
 80026a6:	bf00      	nop
 80026a8:	08003627 	.word	0x08003627
 80026ac:	0800362d 	.word	0x0800362d
 80026b0:	08003631 	.word	0x08003631
 80026b4:	00000000 	.word	0x00000000
 80026b8:	08002419 	.word	0x08002419

080026bc <_printf_common>:
 80026bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026c0:	4691      	mov	r9, r2
 80026c2:	461f      	mov	r7, r3
 80026c4:	688a      	ldr	r2, [r1, #8]
 80026c6:	690b      	ldr	r3, [r1, #16]
 80026c8:	4606      	mov	r6, r0
 80026ca:	4293      	cmp	r3, r2
 80026cc:	bfb8      	it	lt
 80026ce:	4613      	movlt	r3, r2
 80026d0:	f8c9 3000 	str.w	r3, [r9]
 80026d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80026d8:	460c      	mov	r4, r1
 80026da:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80026de:	b112      	cbz	r2, 80026e6 <_printf_common+0x2a>
 80026e0:	3301      	adds	r3, #1
 80026e2:	f8c9 3000 	str.w	r3, [r9]
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	0699      	lsls	r1, r3, #26
 80026ea:	bf42      	ittt	mi
 80026ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 80026f0:	3302      	addmi	r3, #2
 80026f2:	f8c9 3000 	strmi.w	r3, [r9]
 80026f6:	6825      	ldr	r5, [r4, #0]
 80026f8:	f015 0506 	ands.w	r5, r5, #6
 80026fc:	d107      	bne.n	800270e <_printf_common+0x52>
 80026fe:	f104 0a19 	add.w	sl, r4, #25
 8002702:	68e3      	ldr	r3, [r4, #12]
 8002704:	f8d9 2000 	ldr.w	r2, [r9]
 8002708:	1a9b      	subs	r3, r3, r2
 800270a:	42ab      	cmp	r3, r5
 800270c:	dc29      	bgt.n	8002762 <_printf_common+0xa6>
 800270e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002712:	6822      	ldr	r2, [r4, #0]
 8002714:	3300      	adds	r3, #0
 8002716:	bf18      	it	ne
 8002718:	2301      	movne	r3, #1
 800271a:	0692      	lsls	r2, r2, #26
 800271c:	d42e      	bmi.n	800277c <_printf_common+0xc0>
 800271e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002722:	4639      	mov	r1, r7
 8002724:	4630      	mov	r0, r6
 8002726:	47c0      	blx	r8
 8002728:	3001      	adds	r0, #1
 800272a:	d021      	beq.n	8002770 <_printf_common+0xb4>
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	68e5      	ldr	r5, [r4, #12]
 8002730:	f003 0306 	and.w	r3, r3, #6
 8002734:	2b04      	cmp	r3, #4
 8002736:	bf18      	it	ne
 8002738:	2500      	movne	r5, #0
 800273a:	f8d9 2000 	ldr.w	r2, [r9]
 800273e:	f04f 0900 	mov.w	r9, #0
 8002742:	bf08      	it	eq
 8002744:	1aad      	subeq	r5, r5, r2
 8002746:	68a3      	ldr	r3, [r4, #8]
 8002748:	6922      	ldr	r2, [r4, #16]
 800274a:	bf08      	it	eq
 800274c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002750:	4293      	cmp	r3, r2
 8002752:	bfc4      	itt	gt
 8002754:	1a9b      	subgt	r3, r3, r2
 8002756:	18ed      	addgt	r5, r5, r3
 8002758:	341a      	adds	r4, #26
 800275a:	454d      	cmp	r5, r9
 800275c:	d11a      	bne.n	8002794 <_printf_common+0xd8>
 800275e:	2000      	movs	r0, #0
 8002760:	e008      	b.n	8002774 <_printf_common+0xb8>
 8002762:	2301      	movs	r3, #1
 8002764:	4652      	mov	r2, sl
 8002766:	4639      	mov	r1, r7
 8002768:	4630      	mov	r0, r6
 800276a:	47c0      	blx	r8
 800276c:	3001      	adds	r0, #1
 800276e:	d103      	bne.n	8002778 <_printf_common+0xbc>
 8002770:	f04f 30ff 	mov.w	r0, #4294967295
 8002774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002778:	3501      	adds	r5, #1
 800277a:	e7c2      	b.n	8002702 <_printf_common+0x46>
 800277c:	2030      	movs	r0, #48	; 0x30
 800277e:	18e1      	adds	r1, r4, r3
 8002780:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002784:	1c5a      	adds	r2, r3, #1
 8002786:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800278a:	4422      	add	r2, r4
 800278c:	3302      	adds	r3, #2
 800278e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002792:	e7c4      	b.n	800271e <_printf_common+0x62>
 8002794:	2301      	movs	r3, #1
 8002796:	4622      	mov	r2, r4
 8002798:	4639      	mov	r1, r7
 800279a:	4630      	mov	r0, r6
 800279c:	47c0      	blx	r8
 800279e:	3001      	adds	r0, #1
 80027a0:	d0e6      	beq.n	8002770 <_printf_common+0xb4>
 80027a2:	f109 0901 	add.w	r9, r9, #1
 80027a6:	e7d8      	b.n	800275a <_printf_common+0x9e>

080027a8 <_printf_i>:
 80027a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027ac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80027b0:	460c      	mov	r4, r1
 80027b2:	7e09      	ldrb	r1, [r1, #24]
 80027b4:	b085      	sub	sp, #20
 80027b6:	296e      	cmp	r1, #110	; 0x6e
 80027b8:	4617      	mov	r7, r2
 80027ba:	4606      	mov	r6, r0
 80027bc:	4698      	mov	r8, r3
 80027be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80027c0:	f000 80b3 	beq.w	800292a <_printf_i+0x182>
 80027c4:	d822      	bhi.n	800280c <_printf_i+0x64>
 80027c6:	2963      	cmp	r1, #99	; 0x63
 80027c8:	d036      	beq.n	8002838 <_printf_i+0x90>
 80027ca:	d80a      	bhi.n	80027e2 <_printf_i+0x3a>
 80027cc:	2900      	cmp	r1, #0
 80027ce:	f000 80b9 	beq.w	8002944 <_printf_i+0x19c>
 80027d2:	2958      	cmp	r1, #88	; 0x58
 80027d4:	f000 8083 	beq.w	80028de <_printf_i+0x136>
 80027d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027dc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80027e0:	e032      	b.n	8002848 <_printf_i+0xa0>
 80027e2:	2964      	cmp	r1, #100	; 0x64
 80027e4:	d001      	beq.n	80027ea <_printf_i+0x42>
 80027e6:	2969      	cmp	r1, #105	; 0x69
 80027e8:	d1f6      	bne.n	80027d8 <_printf_i+0x30>
 80027ea:	6820      	ldr	r0, [r4, #0]
 80027ec:	6813      	ldr	r3, [r2, #0]
 80027ee:	0605      	lsls	r5, r0, #24
 80027f0:	f103 0104 	add.w	r1, r3, #4
 80027f4:	d52a      	bpl.n	800284c <_printf_i+0xa4>
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6011      	str	r1, [r2, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	da03      	bge.n	8002806 <_printf_i+0x5e>
 80027fe:	222d      	movs	r2, #45	; 0x2d
 8002800:	425b      	negs	r3, r3
 8002802:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002806:	486f      	ldr	r0, [pc, #444]	; (80029c4 <_printf_i+0x21c>)
 8002808:	220a      	movs	r2, #10
 800280a:	e039      	b.n	8002880 <_printf_i+0xd8>
 800280c:	2973      	cmp	r1, #115	; 0x73
 800280e:	f000 809d 	beq.w	800294c <_printf_i+0x1a4>
 8002812:	d808      	bhi.n	8002826 <_printf_i+0x7e>
 8002814:	296f      	cmp	r1, #111	; 0x6f
 8002816:	d020      	beq.n	800285a <_printf_i+0xb2>
 8002818:	2970      	cmp	r1, #112	; 0x70
 800281a:	d1dd      	bne.n	80027d8 <_printf_i+0x30>
 800281c:	6823      	ldr	r3, [r4, #0]
 800281e:	f043 0320 	orr.w	r3, r3, #32
 8002822:	6023      	str	r3, [r4, #0]
 8002824:	e003      	b.n	800282e <_printf_i+0x86>
 8002826:	2975      	cmp	r1, #117	; 0x75
 8002828:	d017      	beq.n	800285a <_printf_i+0xb2>
 800282a:	2978      	cmp	r1, #120	; 0x78
 800282c:	d1d4      	bne.n	80027d8 <_printf_i+0x30>
 800282e:	2378      	movs	r3, #120	; 0x78
 8002830:	4865      	ldr	r0, [pc, #404]	; (80029c8 <_printf_i+0x220>)
 8002832:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002836:	e055      	b.n	80028e4 <_printf_i+0x13c>
 8002838:	6813      	ldr	r3, [r2, #0]
 800283a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800283e:	1d19      	adds	r1, r3, #4
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6011      	str	r1, [r2, #0]
 8002844:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002848:	2301      	movs	r3, #1
 800284a:	e08c      	b.n	8002966 <_printf_i+0x1be>
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002852:	6011      	str	r1, [r2, #0]
 8002854:	bf18      	it	ne
 8002856:	b21b      	sxthne	r3, r3
 8002858:	e7cf      	b.n	80027fa <_printf_i+0x52>
 800285a:	6813      	ldr	r3, [r2, #0]
 800285c:	6825      	ldr	r5, [r4, #0]
 800285e:	1d18      	adds	r0, r3, #4
 8002860:	6010      	str	r0, [r2, #0]
 8002862:	0628      	lsls	r0, r5, #24
 8002864:	d501      	bpl.n	800286a <_printf_i+0xc2>
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	e002      	b.n	8002870 <_printf_i+0xc8>
 800286a:	0668      	lsls	r0, r5, #25
 800286c:	d5fb      	bpl.n	8002866 <_printf_i+0xbe>
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	296f      	cmp	r1, #111	; 0x6f
 8002872:	bf14      	ite	ne
 8002874:	220a      	movne	r2, #10
 8002876:	2208      	moveq	r2, #8
 8002878:	4852      	ldr	r0, [pc, #328]	; (80029c4 <_printf_i+0x21c>)
 800287a:	2100      	movs	r1, #0
 800287c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002880:	6865      	ldr	r5, [r4, #4]
 8002882:	2d00      	cmp	r5, #0
 8002884:	60a5      	str	r5, [r4, #8]
 8002886:	f2c0 8095 	blt.w	80029b4 <_printf_i+0x20c>
 800288a:	6821      	ldr	r1, [r4, #0]
 800288c:	f021 0104 	bic.w	r1, r1, #4
 8002890:	6021      	str	r1, [r4, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d13d      	bne.n	8002912 <_printf_i+0x16a>
 8002896:	2d00      	cmp	r5, #0
 8002898:	f040 808e 	bne.w	80029b8 <_printf_i+0x210>
 800289c:	4665      	mov	r5, ip
 800289e:	2a08      	cmp	r2, #8
 80028a0:	d10b      	bne.n	80028ba <_printf_i+0x112>
 80028a2:	6823      	ldr	r3, [r4, #0]
 80028a4:	07db      	lsls	r3, r3, #31
 80028a6:	d508      	bpl.n	80028ba <_printf_i+0x112>
 80028a8:	6923      	ldr	r3, [r4, #16]
 80028aa:	6862      	ldr	r2, [r4, #4]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	bfde      	ittt	le
 80028b0:	2330      	movle	r3, #48	; 0x30
 80028b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80028b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80028ba:	ebac 0305 	sub.w	r3, ip, r5
 80028be:	6123      	str	r3, [r4, #16]
 80028c0:	f8cd 8000 	str.w	r8, [sp]
 80028c4:	463b      	mov	r3, r7
 80028c6:	aa03      	add	r2, sp, #12
 80028c8:	4621      	mov	r1, r4
 80028ca:	4630      	mov	r0, r6
 80028cc:	f7ff fef6 	bl	80026bc <_printf_common>
 80028d0:	3001      	adds	r0, #1
 80028d2:	d14d      	bne.n	8002970 <_printf_i+0x1c8>
 80028d4:	f04f 30ff 	mov.w	r0, #4294967295
 80028d8:	b005      	add	sp, #20
 80028da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028de:	4839      	ldr	r0, [pc, #228]	; (80029c4 <_printf_i+0x21c>)
 80028e0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80028e4:	6813      	ldr	r3, [r2, #0]
 80028e6:	6821      	ldr	r1, [r4, #0]
 80028e8:	1d1d      	adds	r5, r3, #4
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6015      	str	r5, [r2, #0]
 80028ee:	060a      	lsls	r2, r1, #24
 80028f0:	d50b      	bpl.n	800290a <_printf_i+0x162>
 80028f2:	07ca      	lsls	r2, r1, #31
 80028f4:	bf44      	itt	mi
 80028f6:	f041 0120 	orrmi.w	r1, r1, #32
 80028fa:	6021      	strmi	r1, [r4, #0]
 80028fc:	b91b      	cbnz	r3, 8002906 <_printf_i+0x15e>
 80028fe:	6822      	ldr	r2, [r4, #0]
 8002900:	f022 0220 	bic.w	r2, r2, #32
 8002904:	6022      	str	r2, [r4, #0]
 8002906:	2210      	movs	r2, #16
 8002908:	e7b7      	b.n	800287a <_printf_i+0xd2>
 800290a:	064d      	lsls	r5, r1, #25
 800290c:	bf48      	it	mi
 800290e:	b29b      	uxthmi	r3, r3
 8002910:	e7ef      	b.n	80028f2 <_printf_i+0x14a>
 8002912:	4665      	mov	r5, ip
 8002914:	fbb3 f1f2 	udiv	r1, r3, r2
 8002918:	fb02 3311 	mls	r3, r2, r1, r3
 800291c:	5cc3      	ldrb	r3, [r0, r3]
 800291e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002922:	460b      	mov	r3, r1
 8002924:	2900      	cmp	r1, #0
 8002926:	d1f5      	bne.n	8002914 <_printf_i+0x16c>
 8002928:	e7b9      	b.n	800289e <_printf_i+0xf6>
 800292a:	6813      	ldr	r3, [r2, #0]
 800292c:	6825      	ldr	r5, [r4, #0]
 800292e:	1d18      	adds	r0, r3, #4
 8002930:	6961      	ldr	r1, [r4, #20]
 8002932:	6010      	str	r0, [r2, #0]
 8002934:	0628      	lsls	r0, r5, #24
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	d501      	bpl.n	800293e <_printf_i+0x196>
 800293a:	6019      	str	r1, [r3, #0]
 800293c:	e002      	b.n	8002944 <_printf_i+0x19c>
 800293e:	066a      	lsls	r2, r5, #25
 8002940:	d5fb      	bpl.n	800293a <_printf_i+0x192>
 8002942:	8019      	strh	r1, [r3, #0]
 8002944:	2300      	movs	r3, #0
 8002946:	4665      	mov	r5, ip
 8002948:	6123      	str	r3, [r4, #16]
 800294a:	e7b9      	b.n	80028c0 <_printf_i+0x118>
 800294c:	6813      	ldr	r3, [r2, #0]
 800294e:	1d19      	adds	r1, r3, #4
 8002950:	6011      	str	r1, [r2, #0]
 8002952:	681d      	ldr	r5, [r3, #0]
 8002954:	6862      	ldr	r2, [r4, #4]
 8002956:	2100      	movs	r1, #0
 8002958:	4628      	mov	r0, r5
 800295a:	f000 f837 	bl	80029cc <memchr>
 800295e:	b108      	cbz	r0, 8002964 <_printf_i+0x1bc>
 8002960:	1b40      	subs	r0, r0, r5
 8002962:	6060      	str	r0, [r4, #4]
 8002964:	6863      	ldr	r3, [r4, #4]
 8002966:	6123      	str	r3, [r4, #16]
 8002968:	2300      	movs	r3, #0
 800296a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800296e:	e7a7      	b.n	80028c0 <_printf_i+0x118>
 8002970:	6923      	ldr	r3, [r4, #16]
 8002972:	462a      	mov	r2, r5
 8002974:	4639      	mov	r1, r7
 8002976:	4630      	mov	r0, r6
 8002978:	47c0      	blx	r8
 800297a:	3001      	adds	r0, #1
 800297c:	d0aa      	beq.n	80028d4 <_printf_i+0x12c>
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	079b      	lsls	r3, r3, #30
 8002982:	d413      	bmi.n	80029ac <_printf_i+0x204>
 8002984:	68e0      	ldr	r0, [r4, #12]
 8002986:	9b03      	ldr	r3, [sp, #12]
 8002988:	4298      	cmp	r0, r3
 800298a:	bfb8      	it	lt
 800298c:	4618      	movlt	r0, r3
 800298e:	e7a3      	b.n	80028d8 <_printf_i+0x130>
 8002990:	2301      	movs	r3, #1
 8002992:	464a      	mov	r2, r9
 8002994:	4639      	mov	r1, r7
 8002996:	4630      	mov	r0, r6
 8002998:	47c0      	blx	r8
 800299a:	3001      	adds	r0, #1
 800299c:	d09a      	beq.n	80028d4 <_printf_i+0x12c>
 800299e:	3501      	adds	r5, #1
 80029a0:	68e3      	ldr	r3, [r4, #12]
 80029a2:	9a03      	ldr	r2, [sp, #12]
 80029a4:	1a9b      	subs	r3, r3, r2
 80029a6:	42ab      	cmp	r3, r5
 80029a8:	dcf2      	bgt.n	8002990 <_printf_i+0x1e8>
 80029aa:	e7eb      	b.n	8002984 <_printf_i+0x1dc>
 80029ac:	2500      	movs	r5, #0
 80029ae:	f104 0919 	add.w	r9, r4, #25
 80029b2:	e7f5      	b.n	80029a0 <_printf_i+0x1f8>
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1ac      	bne.n	8002912 <_printf_i+0x16a>
 80029b8:	7803      	ldrb	r3, [r0, #0]
 80029ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029c2:	e76c      	b.n	800289e <_printf_i+0xf6>
 80029c4:	08003638 	.word	0x08003638
 80029c8:	08003649 	.word	0x08003649

080029cc <memchr>:
 80029cc:	b510      	push	{r4, lr}
 80029ce:	b2c9      	uxtb	r1, r1
 80029d0:	4402      	add	r2, r0
 80029d2:	4290      	cmp	r0, r2
 80029d4:	4603      	mov	r3, r0
 80029d6:	d101      	bne.n	80029dc <memchr+0x10>
 80029d8:	2300      	movs	r3, #0
 80029da:	e003      	b.n	80029e4 <memchr+0x18>
 80029dc:	781c      	ldrb	r4, [r3, #0]
 80029de:	3001      	adds	r0, #1
 80029e0:	428c      	cmp	r4, r1
 80029e2:	d1f6      	bne.n	80029d2 <memchr+0x6>
 80029e4:	4618      	mov	r0, r3
 80029e6:	bd10      	pop	{r4, pc}

080029e8 <memmove>:
 80029e8:	4288      	cmp	r0, r1
 80029ea:	b510      	push	{r4, lr}
 80029ec:	eb01 0302 	add.w	r3, r1, r2
 80029f0:	d807      	bhi.n	8002a02 <memmove+0x1a>
 80029f2:	1e42      	subs	r2, r0, #1
 80029f4:	4299      	cmp	r1, r3
 80029f6:	d00a      	beq.n	8002a0e <memmove+0x26>
 80029f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029fc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002a00:	e7f8      	b.n	80029f4 <memmove+0xc>
 8002a02:	4283      	cmp	r3, r0
 8002a04:	d9f5      	bls.n	80029f2 <memmove+0xa>
 8002a06:	1881      	adds	r1, r0, r2
 8002a08:	1ad2      	subs	r2, r2, r3
 8002a0a:	42d3      	cmn	r3, r2
 8002a0c:	d100      	bne.n	8002a10 <memmove+0x28>
 8002a0e:	bd10      	pop	{r4, pc}
 8002a10:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a14:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002a18:	e7f7      	b.n	8002a0a <memmove+0x22>
	...

08002a1c <_free_r>:
 8002a1c:	b538      	push	{r3, r4, r5, lr}
 8002a1e:	4605      	mov	r5, r0
 8002a20:	2900      	cmp	r1, #0
 8002a22:	d043      	beq.n	8002aac <_free_r+0x90>
 8002a24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a28:	1f0c      	subs	r4, r1, #4
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	bfb8      	it	lt
 8002a2e:	18e4      	addlt	r4, r4, r3
 8002a30:	f000 f8d0 	bl	8002bd4 <__malloc_lock>
 8002a34:	4a1e      	ldr	r2, [pc, #120]	; (8002ab0 <_free_r+0x94>)
 8002a36:	6813      	ldr	r3, [r2, #0]
 8002a38:	4610      	mov	r0, r2
 8002a3a:	b933      	cbnz	r3, 8002a4a <_free_r+0x2e>
 8002a3c:	6063      	str	r3, [r4, #4]
 8002a3e:	6014      	str	r4, [r2, #0]
 8002a40:	4628      	mov	r0, r5
 8002a42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a46:	f000 b8c6 	b.w	8002bd6 <__malloc_unlock>
 8002a4a:	42a3      	cmp	r3, r4
 8002a4c:	d90b      	bls.n	8002a66 <_free_r+0x4a>
 8002a4e:	6821      	ldr	r1, [r4, #0]
 8002a50:	1862      	adds	r2, r4, r1
 8002a52:	4293      	cmp	r3, r2
 8002a54:	bf01      	itttt	eq
 8002a56:	681a      	ldreq	r2, [r3, #0]
 8002a58:	685b      	ldreq	r3, [r3, #4]
 8002a5a:	1852      	addeq	r2, r2, r1
 8002a5c:	6022      	streq	r2, [r4, #0]
 8002a5e:	6063      	str	r3, [r4, #4]
 8002a60:	6004      	str	r4, [r0, #0]
 8002a62:	e7ed      	b.n	8002a40 <_free_r+0x24>
 8002a64:	4613      	mov	r3, r2
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	b10a      	cbz	r2, 8002a6e <_free_r+0x52>
 8002a6a:	42a2      	cmp	r2, r4
 8002a6c:	d9fa      	bls.n	8002a64 <_free_r+0x48>
 8002a6e:	6819      	ldr	r1, [r3, #0]
 8002a70:	1858      	adds	r0, r3, r1
 8002a72:	42a0      	cmp	r0, r4
 8002a74:	d10b      	bne.n	8002a8e <_free_r+0x72>
 8002a76:	6820      	ldr	r0, [r4, #0]
 8002a78:	4401      	add	r1, r0
 8002a7a:	1858      	adds	r0, r3, r1
 8002a7c:	4282      	cmp	r2, r0
 8002a7e:	6019      	str	r1, [r3, #0]
 8002a80:	d1de      	bne.n	8002a40 <_free_r+0x24>
 8002a82:	6810      	ldr	r0, [r2, #0]
 8002a84:	6852      	ldr	r2, [r2, #4]
 8002a86:	4401      	add	r1, r0
 8002a88:	6019      	str	r1, [r3, #0]
 8002a8a:	605a      	str	r2, [r3, #4]
 8002a8c:	e7d8      	b.n	8002a40 <_free_r+0x24>
 8002a8e:	d902      	bls.n	8002a96 <_free_r+0x7a>
 8002a90:	230c      	movs	r3, #12
 8002a92:	602b      	str	r3, [r5, #0]
 8002a94:	e7d4      	b.n	8002a40 <_free_r+0x24>
 8002a96:	6820      	ldr	r0, [r4, #0]
 8002a98:	1821      	adds	r1, r4, r0
 8002a9a:	428a      	cmp	r2, r1
 8002a9c:	bf01      	itttt	eq
 8002a9e:	6811      	ldreq	r1, [r2, #0]
 8002aa0:	6852      	ldreq	r2, [r2, #4]
 8002aa2:	1809      	addeq	r1, r1, r0
 8002aa4:	6021      	streq	r1, [r4, #0]
 8002aa6:	6062      	str	r2, [r4, #4]
 8002aa8:	605c      	str	r4, [r3, #4]
 8002aaa:	e7c9      	b.n	8002a40 <_free_r+0x24>
 8002aac:	bd38      	pop	{r3, r4, r5, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000dd4 	.word	0x20000dd4

08002ab4 <_malloc_r>:
 8002ab4:	b570      	push	{r4, r5, r6, lr}
 8002ab6:	1ccd      	adds	r5, r1, #3
 8002ab8:	f025 0503 	bic.w	r5, r5, #3
 8002abc:	3508      	adds	r5, #8
 8002abe:	2d0c      	cmp	r5, #12
 8002ac0:	bf38      	it	cc
 8002ac2:	250c      	movcc	r5, #12
 8002ac4:	2d00      	cmp	r5, #0
 8002ac6:	4606      	mov	r6, r0
 8002ac8:	db01      	blt.n	8002ace <_malloc_r+0x1a>
 8002aca:	42a9      	cmp	r1, r5
 8002acc:	d903      	bls.n	8002ad6 <_malloc_r+0x22>
 8002ace:	230c      	movs	r3, #12
 8002ad0:	6033      	str	r3, [r6, #0]
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	bd70      	pop	{r4, r5, r6, pc}
 8002ad6:	f000 f87d 	bl	8002bd4 <__malloc_lock>
 8002ada:	4a21      	ldr	r2, [pc, #132]	; (8002b60 <_malloc_r+0xac>)
 8002adc:	6814      	ldr	r4, [r2, #0]
 8002ade:	4621      	mov	r1, r4
 8002ae0:	b991      	cbnz	r1, 8002b08 <_malloc_r+0x54>
 8002ae2:	4c20      	ldr	r4, [pc, #128]	; (8002b64 <_malloc_r+0xb0>)
 8002ae4:	6823      	ldr	r3, [r4, #0]
 8002ae6:	b91b      	cbnz	r3, 8002af0 <_malloc_r+0x3c>
 8002ae8:	4630      	mov	r0, r6
 8002aea:	f000 f863 	bl	8002bb4 <_sbrk_r>
 8002aee:	6020      	str	r0, [r4, #0]
 8002af0:	4629      	mov	r1, r5
 8002af2:	4630      	mov	r0, r6
 8002af4:	f000 f85e 	bl	8002bb4 <_sbrk_r>
 8002af8:	1c43      	adds	r3, r0, #1
 8002afa:	d124      	bne.n	8002b46 <_malloc_r+0x92>
 8002afc:	230c      	movs	r3, #12
 8002afe:	4630      	mov	r0, r6
 8002b00:	6033      	str	r3, [r6, #0]
 8002b02:	f000 f868 	bl	8002bd6 <__malloc_unlock>
 8002b06:	e7e4      	b.n	8002ad2 <_malloc_r+0x1e>
 8002b08:	680b      	ldr	r3, [r1, #0]
 8002b0a:	1b5b      	subs	r3, r3, r5
 8002b0c:	d418      	bmi.n	8002b40 <_malloc_r+0x8c>
 8002b0e:	2b0b      	cmp	r3, #11
 8002b10:	d90f      	bls.n	8002b32 <_malloc_r+0x7e>
 8002b12:	600b      	str	r3, [r1, #0]
 8002b14:	18cc      	adds	r4, r1, r3
 8002b16:	50cd      	str	r5, [r1, r3]
 8002b18:	4630      	mov	r0, r6
 8002b1a:	f000 f85c 	bl	8002bd6 <__malloc_unlock>
 8002b1e:	f104 000b 	add.w	r0, r4, #11
 8002b22:	1d23      	adds	r3, r4, #4
 8002b24:	f020 0007 	bic.w	r0, r0, #7
 8002b28:	1ac3      	subs	r3, r0, r3
 8002b2a:	d0d3      	beq.n	8002ad4 <_malloc_r+0x20>
 8002b2c:	425a      	negs	r2, r3
 8002b2e:	50e2      	str	r2, [r4, r3]
 8002b30:	e7d0      	b.n	8002ad4 <_malloc_r+0x20>
 8002b32:	684b      	ldr	r3, [r1, #4]
 8002b34:	428c      	cmp	r4, r1
 8002b36:	bf16      	itet	ne
 8002b38:	6063      	strne	r3, [r4, #4]
 8002b3a:	6013      	streq	r3, [r2, #0]
 8002b3c:	460c      	movne	r4, r1
 8002b3e:	e7eb      	b.n	8002b18 <_malloc_r+0x64>
 8002b40:	460c      	mov	r4, r1
 8002b42:	6849      	ldr	r1, [r1, #4]
 8002b44:	e7cc      	b.n	8002ae0 <_malloc_r+0x2c>
 8002b46:	1cc4      	adds	r4, r0, #3
 8002b48:	f024 0403 	bic.w	r4, r4, #3
 8002b4c:	42a0      	cmp	r0, r4
 8002b4e:	d005      	beq.n	8002b5c <_malloc_r+0xa8>
 8002b50:	1a21      	subs	r1, r4, r0
 8002b52:	4630      	mov	r0, r6
 8002b54:	f000 f82e 	bl	8002bb4 <_sbrk_r>
 8002b58:	3001      	adds	r0, #1
 8002b5a:	d0cf      	beq.n	8002afc <_malloc_r+0x48>
 8002b5c:	6025      	str	r5, [r4, #0]
 8002b5e:	e7db      	b.n	8002b18 <_malloc_r+0x64>
 8002b60:	20000dd4 	.word	0x20000dd4
 8002b64:	20000dd8 	.word	0x20000dd8

08002b68 <_realloc_r>:
 8002b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6a:	4607      	mov	r7, r0
 8002b6c:	4614      	mov	r4, r2
 8002b6e:	460e      	mov	r6, r1
 8002b70:	b921      	cbnz	r1, 8002b7c <_realloc_r+0x14>
 8002b72:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002b76:	4611      	mov	r1, r2
 8002b78:	f7ff bf9c 	b.w	8002ab4 <_malloc_r>
 8002b7c:	b922      	cbnz	r2, 8002b88 <_realloc_r+0x20>
 8002b7e:	f7ff ff4d 	bl	8002a1c <_free_r>
 8002b82:	4625      	mov	r5, r4
 8002b84:	4628      	mov	r0, r5
 8002b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b88:	f000 f826 	bl	8002bd8 <_malloc_usable_size_r>
 8002b8c:	42a0      	cmp	r0, r4
 8002b8e:	d20f      	bcs.n	8002bb0 <_realloc_r+0x48>
 8002b90:	4621      	mov	r1, r4
 8002b92:	4638      	mov	r0, r7
 8002b94:	f7ff ff8e 	bl	8002ab4 <_malloc_r>
 8002b98:	4605      	mov	r5, r0
 8002b9a:	2800      	cmp	r0, #0
 8002b9c:	d0f2      	beq.n	8002b84 <_realloc_r+0x1c>
 8002b9e:	4631      	mov	r1, r6
 8002ba0:	4622      	mov	r2, r4
 8002ba2:	f7ff fbe3 	bl	800236c <memcpy>
 8002ba6:	4631      	mov	r1, r6
 8002ba8:	4638      	mov	r0, r7
 8002baa:	f7ff ff37 	bl	8002a1c <_free_r>
 8002bae:	e7e9      	b.n	8002b84 <_realloc_r+0x1c>
 8002bb0:	4635      	mov	r5, r6
 8002bb2:	e7e7      	b.n	8002b84 <_realloc_r+0x1c>

08002bb4 <_sbrk_r>:
 8002bb4:	b538      	push	{r3, r4, r5, lr}
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	4c05      	ldr	r4, [pc, #20]	; (8002bd0 <_sbrk_r+0x1c>)
 8002bba:	4605      	mov	r5, r0
 8002bbc:	4608      	mov	r0, r1
 8002bbe:	6023      	str	r3, [r4, #0]
 8002bc0:	f7fe fb5a 	bl	8001278 <_sbrk>
 8002bc4:	1c43      	adds	r3, r0, #1
 8002bc6:	d102      	bne.n	8002bce <_sbrk_r+0x1a>
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	b103      	cbz	r3, 8002bce <_sbrk_r+0x1a>
 8002bcc:	602b      	str	r3, [r5, #0]
 8002bce:	bd38      	pop	{r3, r4, r5, pc}
 8002bd0:	20000e84 	.word	0x20000e84

08002bd4 <__malloc_lock>:
 8002bd4:	4770      	bx	lr

08002bd6 <__malloc_unlock>:
 8002bd6:	4770      	bx	lr

08002bd8 <_malloc_usable_size_r>:
 8002bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bdc:	1f18      	subs	r0, r3, #4
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	bfbc      	itt	lt
 8002be2:	580b      	ldrlt	r3, [r1, r0]
 8002be4:	18c0      	addlt	r0, r0, r3
 8002be6:	4770      	bx	lr

08002be8 <_init>:
 8002be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bea:	bf00      	nop
 8002bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bee:	bc08      	pop	{r3}
 8002bf0:	469e      	mov	lr, r3
 8002bf2:	4770      	bx	lr

08002bf4 <_fini>:
 8002bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf6:	bf00      	nop
 8002bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bfa:	bc08      	pop	{r3}
 8002bfc:	469e      	mov	lr, r3
 8002bfe:	4770      	bx	lr
