
*** Running vivado
    with args -log AM_Radio_730_KHz_TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AM_Radio_730_KHz_TopLevel.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AM_Radio_730_KHz_TopLevel.tcl -notrace
Command: synth_design -top AM_Radio_730_KHz_TopLevel -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 473.965 ; gain = 95.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AM_Radio_730_KHz_TopLevel' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:25]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ibufds_inst' to cell 'IBUFDS' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:183]
INFO: [Synth 8-113] binding component instance 'clk_buf' to cell 'BUFG' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:192]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'Clk_Wizard' of component 'clk_wiz_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:198]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dds_compiler_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/dds_compiler_0_stub.vhdl:5' bound to instance 'DDS_0' of component 'dds_compiler_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:208]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/dds_compiler_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ADC1173_DSP' declared at 'C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/VHDL/ADC_Interface.vhd:6' bound to instance 'ADC1173' of component 'ADC1173_DSP' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:215]
INFO: [Synth 8-638] synthesizing module 'ADC1173_DSP' [C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/VHDL/ADC_Interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADC1173_DSP' (1#1) [C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/VHDL/ADC_Interface.vhd:16]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/mult_gen_0_stub.vhdl:5' bound to instance 'Demodulation' of component 'mult_gen_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:227]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/mult_gen_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'fir_compiler_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/fir_compiler_0_stub.vhdl:5' bound to instance 'FIR_10KHz' of component 'fir_compiler_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:414]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/.Xil/Vivado-20120-DVANOFFICE-071/realtime/fir_compiler_0_stub.vhdl:17]
WARNING: [Synth 8-6014] Unused sequential element slow_pulse_reg was removed.  [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'AM_Radio_730_KHz_TopLevel' (2#1) [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_DEMODULATION_DAC/VHDL/AM_DeModulation_TopLevel.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 529.852 ; gain = 151.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 529.852 ; gain = 151.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 529.852 ; gain = 151.812
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_19/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clk_Wizard'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_19/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clk_Wizard'
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_0_6/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'DDS_0'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_0_6/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'DDS_0'
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/mult_gen_0_2/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'Demodulation'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/mult_gen_0_2/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'Demodulation'
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/fir_compiler_0_2/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'FIR_10KHz'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/fir_compiler_0_2/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'FIR_10KHz'
Parsing XDC File [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_Modulation_DAC/AM_Modulation/UltrScale_UCF.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED_out3'. [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_Modulation_DAC/AM_Modulation/UltrScale_UCF.xdc:13]
Finished Parsing XDC File [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_Modulation_DAC/AM_Modulation/UltrScale_UCF.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_Modulation_DAC/AM_Modulation/UltrScale_UCF.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/AM_Radio_730_KHz_TopLevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fmabrouk/Documents/GitHub/DDS_AM_Modulation_DAC/AM_Modulation/UltrScale_UCF.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AM_Radio_730_KHz_TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AM_Radio_730_KHz_TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.809 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.809 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1523.809 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'Demodulation' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'FIR_10KHz' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1523.809 ; gain = 1145.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.809 ; gain = 1145.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Clk_Wizard. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Demodulation. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIR_10KHz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.809 ; gain = 1145.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AM_Radio_730_KHz_TopLevel'
INFO: [Synth 8-5544] ROM "FIR_Data_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Dac_Out_Sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 | 00000000000000000000000000000000
                 iSTATE0 |                              010 | 00000000000000000000000000000001
                 iSTATE1 |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AM_Radio_730_KHz_TopLevel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.809 ; gain = 1145.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AM_Radio_730_KHz_TopLevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ADC1173_DSP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "FIR_Data_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.809 ; gain = 1145.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clk_Wizard/clk_in1' to pin 'clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clk_Wizard/clk_out1' to pin 'Clk_Wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'Clk_Wizard/clk_in1' to 'clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clk_Wizard/clk_out2' to pin 'Clk_Wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'Clk_Wizard/clk_in1' to 'clk_buf/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1945.332 ; gain = 1567.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1945.535 ; gain = 1567.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dds_compiler_0 |         1|
|3     |mult_gen_0     |         1|
|4     |fir_compiler_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clk_wiz_0_bbox_0      |     1|
|2     |dds_compiler_0_bbox_1 |     1|
|3     |fir_compiler_0_bbox_3 |     1|
|4     |mult_gen_0_bbox_2     |     1|
|5     |BUFG                  |     1|
|6     |LUT1                  |     2|
|7     |LUT2                  |     3|
|8     |LUT3                  |     5|
|9     |LUT4                  |     3|
|10    |LUT5                  |     2|
|11    |FDCE                  |    88|
|12    |FDPE                  |     3|
|13    |FDRE                  |    15|
|14    |FDSE                  |     1|
|15    |IBUF                  |     9|
|16    |IBUFDS                |     1|
|17    |OBUF                  |    15|
+------+----------------------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |   242|
|2     |  ADC1173 |ADC1173_DSP |    16|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.727 ; gain = 1586.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1964.727 ; gain = 592.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1964.727 ; gain = 1586.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1992.988 ; gain = 1614.949
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1992.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fmabrouk/Documents/GitHub/AM_Radio_730KHz/AM_Radio_730KHz/AM_Radio_730KHz.runs/synth_1/AM_Radio_730_KHz_TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AM_Radio_730_KHz_TopLevel_utilization_synth.rpt -pb AM_Radio_730_KHz_TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  4 13:57:24 2026...
