#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14f8046e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14f804880 .scope module, "adder16_test" "adder16_test" 3 3;
 .timescale 0 0;
v0x14f8150a0_0 .var "a", 15 0;
v0x14f815150_0 .var "b", 15 0;
v0x14f8151e0_0 .var "cin", 0 0;
v0x14f8152b0_0 .net "cout", 0 0, v0x14f814e90_0;  1 drivers
v0x14f815360_0 .net "sum", 15 0, v0x14f814f30_0;  1 drivers
S_0x14f8049f0 .scope module, "u_adder0" "adder0" 3 11, 4 3 0, S_0x14f804880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x14f804c70_0 .net "a", 15 0, v0x14f8150a0_0;  1 drivers
v0x14f814d30_0 .net "b", 15 0, v0x14f815150_0;  1 drivers
v0x14f814de0_0 .net "cin", 0 0, v0x14f8151e0_0;  1 drivers
v0x14f814e90_0 .var "cout", 0 0;
v0x14f814f30_0 .var "sum", 15 0;
E_0x14f804c30 .event anyedge, v0x14f814de0_0, v0x14f814d30_0, v0x14f804c70_0;
    .scope S_0x14f8049f0;
T_0 ;
    %wait E_0x14f804c30;
    %load/vec4 v0x14f804c70_0;
    %pad/u 17;
    %load/vec4 v0x14f814d30_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x14f814de0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x14f814f30_0, 0, 16;
    %store/vec4 v0x14f814e90_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14f804880;
T_1 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14f8150a0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14f815150_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f8151e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x14f8150a0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14f815150_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f8151e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x14f8150a0_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x14f815150_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f8151e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14f804880;
T_2 ;
    %vpi_call/w 3 38 "$dumpfile", "adder16_wave.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14f804880 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/adder16_test.v";
    "./adder0.v";
