Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jul  6 20:12:47 2023
| Host         : macbuntu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_test_timing_summary_routed.rpt -pb i2c_test_timing_summary_routed.pb -rpx i2c_test_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_test
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       4           
TIMING-20  Warning           Non-clocked latch                                   34          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (36)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: audio_codec_config/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: audio_codec_config/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.871        0.000                      0                   38        0.074        0.000                      0                   38        2.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
x/inst/sysclk           {0.000 4.000}        8.000           125.000         
  clk_12_288_clk_wiz_0  {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   2.871        0.000                      0                   38        0.074        0.000                      0                   38        3.500        0.000                       0                    32  
x/inst/sysclk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_12_288_clk_wiz_0                                                                                                                                                   79.225        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                     44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_12_288_clk_wiz_0                        
(none)                clkfbout_clk_wiz_0                          
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.891ns (39.869%)  route 2.852ns (60.131%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     6.222 r  audio_codec_config/i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.869     7.091    audio_codec_config/i2c_master/count[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  audio_codec_config/i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     7.215    audio_codec_config/i2c_master/count[3]_i_3_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.747 r  audio_codec_config/i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    audio_codec_config/i2c_master/count_reg[3]_i_2_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.861    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  audio_codec_config/i2c_master/count_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.995     9.190    audio_codec_config/i2c_master/data0[9]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.331     9.521 r  audio_codec_config/i2c_master/count[9]_i_1/O
                         net (fo=2, routed)           0.988    10.509    audio_codec_config/i2c_master/count_0[9]
    SLICE_X44Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/i2c_master/sysclk
    SLICE_X44Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[9]/C
                         clock pessimism              0.461    13.744    
                         clock uncertainty           -0.035    13.708    
    SLICE_X44Y45         FDCE (Setup_fdce_C_D)       -0.329    13.379    audio_codec_config/i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.873ns (41.094%)  route 2.685ns (58.906%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     6.222 r  audio_codec_config/i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.869     7.091    audio_codec_config/i2c_master/count[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  audio_codec_config/i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     7.215    audio_codec_config/i2c_master/count[3]_i_3_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.747 r  audio_codec_config/i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    audio_codec_config/i2c_master/count_reg[3]_i_2_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.081 r  audio_codec_config/i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.006     9.086    audio_codec_config/i2c_master/data0[5]
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.303     9.389 r  audio_codec_config/i2c_master/stretch_i_2/O
                         net (fo=1, routed)           0.810    10.200    audio_codec_config/i2c_master/stretch_i_2_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I1_O)        0.124    10.324 r  audio_codec_config/i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.324    audio_codec_config/i2c_master/stretch_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/C
                         clock pessimism              0.458    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)        0.077    13.782    audio_codec_config/i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 2.239ns (50.671%)  route 2.180ns (49.329%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     6.222 r  audio_codec_config/i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.869     7.091    audio_codec_config/i2c_master/count[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  audio_codec_config/i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     7.215    audio_codec_config/i2c_master/count[3]_i_3_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.747 r  audio_codec_config/i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    audio_codec_config/i2c_master/count_reg[3]_i_2_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.861    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  audio_codec_config/i2c_master/count_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.995     9.190    audio_codec_config/i2c_master/data0[9]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.331     9.521 r  audio_codec_config/i2c_master/count[9]_i_1/O
                         net (fo=2, routed)           0.316     9.837    audio_codec_config/i2c_master/count_0[9]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.348    10.185 r  audio_codec_config/i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    10.185    audio_codec_config/i2c_master/scl_clk_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/C
                         clock pessimism              0.458    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.031    13.736    audio_codec_config/i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.773ns (44.002%)  route 2.256ns (55.998%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     6.222 r  audio_codec_config/i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.869     7.091    audio_codec_config/i2c_master/count[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  audio_codec_config/i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     7.215    audio_codec_config/i2c_master/count[3]_i_3_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.747 r  audio_codec_config/i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    audio_codec_config/i2c_master/count_reg[3]_i_2_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.861    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.083 r  audio_codec_config/i2c_master/count_reg[10]_i_3/O[0]
                         net (fo=6, routed)           1.005     9.088    audio_codec_config/i2c_master/data0[8]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.325     9.413 r  audio_codec_config/i2c_master/count[8]_i_1/O
                         net (fo=1, routed)           0.382     9.795    audio_codec_config/i2c_master/count_0[8]
    SLICE_X46Y46         FDCE                                         r  audio_codec_config/i2c_master/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y46         FDCE                                         r  audio_codec_config/i2c_master/count_reg[8]/C
                         clock pessimism              0.458    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X46Y46         FDCE (Setup_fdce_C_D)       -0.232    13.473    audio_codec_config/i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.873ns (43.796%)  route 2.404ns (56.204%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     6.222 r  audio_codec_config/i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.869     7.091    audio_codec_config/i2c_master/count[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  audio_codec_config/i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     7.215    audio_codec_config/i2c_master/count[3]_i_3_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.747 r  audio_codec_config/i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    audio_codec_config/i2c_master/count_reg[3]_i_2_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.081 r  audio_codec_config/i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.004     9.084    audio_codec_config/i2c_master/data0[5]
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.303     9.387 r  audio_codec_config/i2c_master/data_clk_i_3/O
                         net (fo=1, routed)           0.531     9.918    audio_codec_config/i2c_master/data_clk_i_3_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.042 r  audio_codec_config/i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.042    audio_codec_config/i2c_master/data_clk_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/data_clk_reg/C
                         clock pessimism              0.458    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.029    13.734    audio_codec_config/i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 audio_codec_config/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.681ns (19.142%)  route 2.877ns (80.858%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456     6.222 r  audio_codec_config/state_reg[0]/Q
                         net (fo=1, routed)           0.717     6.939    audio_codec_config/state[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.040 r  audio_codec_config/state[0]_BUFG_inst/O
                         net (fo=36, routed)          2.160     9.199    audio_codec_config/state_BUFG[0]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.323 r  audio_codec_config/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.323    audio_codec_config/state[0]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[0]/C
                         clock pessimism              0.483    13.766    
                         clock uncertainty           -0.035    13.730    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)        0.031    13.761    audio_codec_config/state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 audio_codec_config/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.709ns (19.773%)  route 2.877ns (80.227%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456     6.222 r  audio_codec_config/state_reg[0]/Q
                         net (fo=1, routed)           0.717     6.939    audio_codec_config/state[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.040 r  audio_codec_config/state[0]_BUFG_inst/O
                         net (fo=36, routed)          2.160     9.199    audio_codec_config/state_BUFG[0]
    SLICE_X47Y46         LUT5 (Prop_lut5_I0_O)        0.152     9.351 r  audio_codec_config/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.351    audio_codec_config/state[1]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
                         clock pessimism              0.483    13.766    
                         clock uncertainty           -0.035    13.730    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)        0.075    13.805    audio_codec_config/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.683ns (49.811%)  route 1.696ns (50.189%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     6.222 r  audio_codec_config/i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.869     7.091    audio_codec_config/i2c_master/count[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  audio_codec_config/i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     7.215    audio_codec_config/i2c_master/count[3]_i_3_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.747 r  audio_codec_config/i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    audio_codec_config/i2c_master/count_reg[3]_i_2_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.986 r  audio_codec_config/i2c_master/count_reg[7]_i_2/O[2]
                         net (fo=4, routed)           0.827     8.813    audio_codec_config/i2c_master/data0[6]
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.332     9.145 r  audio_codec_config/i2c_master/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.145    audio_codec_config/i2c_master/count_0[6]
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[6]/C
                         clock pessimism              0.483    13.766    
                         clock uncertainty           -0.035    13.730    
    SLICE_X45Y45         FDCE (Setup_fdce_C_D)        0.075    13.805    audio_codec_config/i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.177%)  route 2.461ns (74.823%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 13.284 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     6.222 r  audio_codec_config/i2c_master/data_clk_reg/Q
                         net (fo=10, routed)          1.331     7.552    audio_codec_config/i2c_master/data_clk
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.676 r  audio_codec_config/i2c_master/sda_int_i_6/O
                         net (fo=2, routed)           0.463     8.140    audio_codec_config/i2c_master/sda_int_i_6_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  audio_codec_config/i2c_master/busy_i_3/O
                         net (fo=1, routed)           0.667     8.930    audio_codec_config/i2c_master/busy6_out
    SLICE_X47Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  audio_codec_config/i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     9.054    audio_codec_config/i2c_master/busy_i_1_n_0
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.495    13.284    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/busy_reg/C
                         clock pessimism              0.458    13.742    
                         clock uncertainty           -0.035    13.706    
    SLICE_X47Y48         FDPE (Setup_fdpe_C_D)        0.031    13.737    audio_codec_config/i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.964ns (29.232%)  route 2.334ns (70.768%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.419     6.185 f  audio_codec_config/i2c_master/count_reg[6]/Q
                         net (fo=2, routed)           0.833     7.018    audio_codec_config/i2c_master/count[6]
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.297     7.315 r  audio_codec_config/i2c_master/count[10]_i_4/O
                         net (fo=1, routed)           0.432     7.747    audio_codec_config/i2c_master/count[10]_i_4_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.871 r  audio_codec_config/i2c_master/count[10]_i_2/O
                         net (fo=16, routed)          1.068     8.940    audio_codec_config/i2c_master/count[10]_i_2_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.064 r  audio_codec_config/i2c_master/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.064    audio_codec_config/i2c_master/count_0[4]
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.283    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y45         FDCE                                         r  audio_codec_config/i2c_master/count_reg[4]/C
                         clock pessimism              0.483    13.766    
                         clock uncertainty           -0.035    13.730    
    SLICE_X45Y45         FDCE (Setup_fdce_C_D)        0.031    13.761    audio_codec_config/i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  4.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.761%)  route 0.220ns (51.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y49         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164     1.837 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.220     2.057    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X47Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  audio_codec_config/i2c_master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     2.102    audio_codec_config/i2c_master/scl_ena_i_1_n_0
    SLICE_X47Y50         FDCE                                         r  audio_codec_config/i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.825     2.192    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y50         FDCE                                         r  audio_codec_config/i2c_master/scl_ena_reg/C
                         clock pessimism             -0.256     1.935    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.092     2.027    audio_codec_config/i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.403%)  route 0.135ns (41.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.814 f  audio_codec_config/i2c_master/bit_cnt_reg[1]/Q
                         net (fo=9, routed)           0.135     1.949    audio_codec_config/i2c_master/bit_cnt[1]
    SLICE_X46Y48         LUT4 (Prop_lut4_I3_O)        0.048     1.997 r  audio_codec_config/i2c_master/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.997    audio_codec_config/i2c_master/FSM_onehot_state[3]_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.511     1.686    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.131     1.817    audio_codec_config/i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.814 r  audio_codec_config/i2c_master/bit_cnt_reg[1]/Q
                         net (fo=9, routed)           0.135     1.949    audio_codec_config/i2c_master/bit_cnt[1]
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.994 r  audio_codec_config/i2c_master/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.994    audio_codec_config/i2c_master/FSM_onehot_state[2]_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.686    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.120     1.806    audio_codec_config/i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.148     1.821 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.087     1.908    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[3]
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.098     2.006 r  audio_codec_config/i2c_master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.006    audio_codec_config/i2c_master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.524     1.673    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.121     1.794    audio_codec_config/i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.949%)  route 0.128ns (38.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     1.837 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.128     1.965    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.010 r  audio_codec_config/i2c_master/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.010    audio_codec_config/i2c_master/bit_cnt[1]_i_1_n_0
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.511     1.686    
    SLICE_X47Y48         FDPE (Hold_fdpe_C_D)         0.091     1.777    audio_codec_config/i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     1.837 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.148     1.985    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  audio_codec_config/i2c_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.030    audio_codec_config/i2c_master/bit_cnt[0]_i_1_n_0
    SLICE_X45Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.508     1.689    
    SLICE_X45Y48         FDPE (Hold_fdpe_C_D)         0.092     1.781    audio_codec_config/i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.148     1.821 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[5]/Q
                         net (fo=6, routed)           0.138     1.959    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[5]
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.103     2.062 r  audio_codec_config/i2c_master/FSM_onehot_state[8]_i_2/O
                         net (fo=1, routed)           0.000     2.062    audio_codec_config/i2c_master/FSM_onehot_state[8]_i_2_n_0
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.524     1.673    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.132     1.805    audio_codec_config/i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     1.836 r  audio_codec_config/i2c_master/stretch_reg/Q
                         net (fo=2, routed)           0.175     2.011    audio_codec_config/i2c_master/stretch
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.056 r  audio_codec_config/i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000     2.056    audio_codec_config/i2c_master/stretch_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     2.196    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/C
                         clock pessimism             -0.524     1.672    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.120     1.792    audio_codec_config/i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.386%)  route 0.207ns (52.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.814 r  audio_codec_config/i2c_master/busy_reg/Q
                         net (fo=3, routed)           0.207     2.021    audio_codec_config/busy
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.045     2.066 r  audio_codec_config/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.066    audio_codec_config/state[1]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     2.196    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
                         clock pessimism             -0.508     1.688    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.107     1.795    audio_codec_config/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.049%)  route 0.171ns (44.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.673    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     1.837 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.171     2.008    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X45Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.053 r  audio_codec_config/i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.053    audio_codec_config/i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X45Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y48         FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.508     1.689    
    SLICE_X45Y48         FDPE (Hold_fdpe_C_D)         0.092     1.781    audio_codec_config/i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y46    audio_codec_config/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y46    audio_codec_config/state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y46    audio_codec_config/state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X46Y48    audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  x/inst/sysclk
  To Clock:  x/inst/sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         x/inst/sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { x/inst/sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_288_clk_wiz_0
  To Clock:  clk_12_288_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12_288_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { x/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    x/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { x/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y2    x/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X1Y0  x/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ac_sda
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 5.183ns (53.772%)  route 4.456ns (46.228%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  ac_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    ac_sda_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  ac_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.778     3.254    ac_sda_IBUF
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.678     6.056    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.639 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.639    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ac_scl
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.073ns  (logic 5.166ns (56.942%)  route 3.907ns (43.058%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  ac_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    ac_scl_IOBUF_inst/IO
    N18                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  ac_scl_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           1.312     2.773    ac_scl_IBUF
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124     2.897 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.594     5.492    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.073 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.073    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 4.989ns (64.626%)  route 2.731ns (35.374%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          2.731     4.220    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500     7.720 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.720    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.765ns  (logic 2.585ns (54.250%)  route 2.180ns (45.750%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  audio_codec_config/config_index_reg[2]/Q
                         net (fo=2, routed)           0.808     1.370    audio_codec_config/config_index[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.044 r  audio_codec_config/config_index_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.044    audio_codec_config/config_index_reg[4]_i_2_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  audio_codec_config/config_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.158    audio_codec_config/config_index_reg[8]_i_2_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.272 r  audio_codec_config/config_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.272    audio_codec_config/config_index_reg[12]_i_2_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.386 r  audio_codec_config/config_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.386    audio_codec_config/config_index_reg[16]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.500 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.614 r  audio_codec_config/config_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    audio_codec_config/config_index_reg[24]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.728 r  audio_codec_config/config_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.728    audio_codec_config/config_index_reg[28]_i_2_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.062 r  audio_codec_config/config_index_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.849     3.911    audio_codec_config/config_index0[30]
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.331     4.242 r  audio_codec_config/config_index_reg[30]_i_1/O
                         net (fo=1, routed)           0.523     4.765    audio_codec_config/config_index_reg[30]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.708ns  (logic 2.471ns (52.483%)  route 2.237ns (47.517%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  audio_codec_config/config_index_reg[2]/Q
                         net (fo=2, routed)           0.808     1.370    audio_codec_config/config_index[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.044 r  audio_codec_config/config_index_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.044    audio_codec_config/config_index_reg[4]_i_2_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  audio_codec_config/config_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.158    audio_codec_config/config_index_reg[8]_i_2_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.272 r  audio_codec_config/config_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.272    audio_codec_config/config_index_reg[12]_i_2_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.386 r  audio_codec_config/config_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.386    audio_codec_config/config_index_reg[16]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.500 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.614 r  audio_codec_config/config_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    audio_codec_config/config_index_reg[24]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.948 r  audio_codec_config/config_index_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.805     3.753    audio_codec_config/config_index0[26]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.331     4.084 r  audio_codec_config/config_index_reg[26]_i_1/O
                         net (fo=1, routed)           0.624     4.708    audio_codec_config/config_index_reg[26]_i_1_n_0
    SLICE_X48Y47         LDCE                                         r  audio_codec_config/config_index_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.694ns  (logic 2.347ns (50.003%)  route 2.347ns (49.997%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  audio_codec_config/config_index_reg[2]/Q
                         net (fo=2, routed)           0.808     1.370    audio_codec_config/config_index[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.044 r  audio_codec_config/config_index_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.044    audio_codec_config/config_index_reg[4]_i_2_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  audio_codec_config/config_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.158    audio_codec_config/config_index_reg[8]_i_2_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.272 r  audio_codec_config/config_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.272    audio_codec_config/config_index_reg[12]_i_2_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.386 r  audio_codec_config/config_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.386    audio_codec_config/config_index_reg[16]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.500 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.614 r  audio_codec_config/config_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    audio_codec_config/config_index_reg[24]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.853 r  audio_codec_config/config_index_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.856     3.709    audio_codec_config/config_index0[27]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.302     4.011 r  audio_codec_config/config_index_reg[27]_i_1/O
                         net (fo=1, routed)           0.683     4.694    audio_codec_config/config_index_reg[27]_i_1_n_0
    SLICE_X49Y47         LDCE                                         r  audio_codec_config/config_index_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.638ns  (logic 2.213ns (47.716%)  route 2.425ns (52.284%))
  Logic Levels:           8  (CARRY4=6 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  audio_codec_config/config_index_reg[2]/Q
                         net (fo=2, routed)           0.808     1.370    audio_codec_config/config_index[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.044 r  audio_codec_config/config_index_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.044    audio_codec_config/config_index_reg[4]_i_2_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  audio_codec_config/config_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.158    audio_codec_config/config_index_reg[8]_i_2_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.272 r  audio_codec_config/config_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.272    audio_codec_config/config_index_reg[12]_i_2_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.386 r  audio_codec_config/config_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.386    audio_codec_config/config_index_reg[16]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.500 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.722 r  audio_codec_config/config_index_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.810     3.533    audio_codec_config/config_index0[21]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.299     3.832 r  audio_codec_config/config_index_reg[21]_i_1/O
                         net (fo=1, routed)           0.806     4.638    audio_codec_config/config_index_reg[21]_i_1_n_0
    SLICE_X49Y46         LDCE                                         r  audio_codec_config/config_index_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.627ns  (logic 2.455ns (53.062%)  route 2.172ns (46.938%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  audio_codec_config/config_index_reg[2]/Q
                         net (fo=2, routed)           0.808     1.370    audio_codec_config/config_index[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.044 r  audio_codec_config/config_index_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.044    audio_codec_config/config_index_reg[4]_i_2_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  audio_codec_config/config_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.158    audio_codec_config/config_index_reg[8]_i_2_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.272 r  audio_codec_config/config_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.272    audio_codec_config/config_index_reg[12]_i_2_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.386 r  audio_codec_config/config_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.386    audio_codec_config/config_index_reg[16]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.500 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.614 r  audio_codec_config/config_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    audio_codec_config/config_index_reg[24]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.927 r  audio_codec_config/config_index_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.862     3.789    audio_codec_config/config_index0[28]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.336     4.125 r  audio_codec_config/config_index_reg[28]_i_1/O
                         net (fo=1, routed)           0.501     4.627    audio_codec_config/config_index_reg[28]_i_1_n_0
    SLICE_X49Y47         LDCE                                         r  audio_codec_config/config_index_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.565ns  (logic 2.339ns (51.243%)  route 2.226ns (48.757%))
  Logic Levels:           8  (CARRY4=6 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  audio_codec_config/config_index_reg[2]/Q
                         net (fo=2, routed)           0.808     1.370    audio_codec_config/config_index[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.044 r  audio_codec_config/config_index_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.044    audio_codec_config/config_index_reg[4]_i_2_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  audio_codec_config/config_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.158    audio_codec_config/config_index_reg[8]_i_2_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.272 r  audio_codec_config/config_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.272    audio_codec_config/config_index_reg[12]_i_2_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.386 r  audio_codec_config/config_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.386    audio_codec_config/config_index_reg[16]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.500 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.813 r  audio_codec_config/config_index_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.802     3.615    audio_codec_config/config_index0[24]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.334     3.949 r  audio_codec_config/config_index_reg[24]_i_1/O
                         net (fo=1, routed)           0.616     4.565    audio_codec_config/config_index_reg[24]_i_1_n_0
    SLICE_X48Y47         LDCE                                         r  audio_codec_config/config_index_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.533ns  (logic 2.441ns (53.847%)  route 2.092ns (46.153%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  audio_codec_config/config_index_reg[2]/Q
                         net (fo=2, routed)           0.808     1.370    audio_codec_config/config_index[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.044 r  audio_codec_config/config_index_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.044    audio_codec_config/config_index_reg[4]_i_2_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  audio_codec_config/config_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.158    audio_codec_config/config_index_reg[8]_i_2_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.272 r  audio_codec_config/config_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.272    audio_codec_config/config_index_reg[12]_i_2_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.386 r  audio_codec_config/config_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.386    audio_codec_config/config_index_reg[16]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.500 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.614 r  audio_codec_config/config_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    audio_codec_config/config_index_reg[24]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.728 r  audio_codec_config/config_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.728    audio_codec_config/config_index_reg[28]_i_2_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.950 r  audio_codec_config/config_index_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.637     3.587    audio_codec_config/config_index0[29]
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.299     3.886 r  audio_codec_config/config_index_reg[29]_i_1/O
                         net (fo=1, routed)           0.647     4.533    audio_codec_config/config_index_reg[29]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/data_wr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.163ns (52.779%)  route 0.146ns (47.221%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[0]/G
    SLICE_X48Y48         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[0]/Q
                         net (fo=4, routed)           0.146     0.309    audio_codec_config/config_index[0]
    SLICE_X48Y49         LDCE                                         r  audio_codec_config/data_wr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.496ns (69.043%)  route 0.222ns (30.957%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[20]/G
    SLICE_X48Y45         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[20]/Q
                         net (fo=2, routed)           0.066     0.229    audio_codec_config/config_index[20]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.389 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.389    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.454 r  audio_codec_config/config_index_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.610    audio_codec_config/config_index0[23]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.108     0.718 r  audio_codec_config/config_index_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.718    audio_codec_config/config_index_reg[23]_i_1_n_0
    SLICE_X48Y47         LDCE                                         r  audio_codec_config/config_index_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.771ns  (logic 0.208ns (26.993%)  route 0.563ns (73.007%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[0]/G
    SLICE_X48Y48         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 f  audio_codec_config/config_index_reg[0]/Q
                         net (fo=4, routed)           0.368     0.531    audio_codec_config/config_index[0]
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.045     0.576 r  audio_codec_config/config_index_reg[0]_i_1/O
                         net (fo=1, routed)           0.194     0.771    audio_codec_config/config_index_reg[0]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.385ns (48.189%)  route 0.414ns (51.811%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[16]/G
    SLICE_X48Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[16]/Q
                         net (fo=2, routed)           0.066     0.229    audio_codec_config/config_index[16]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.337 r  audio_codec_config/config_index_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.148     0.485    audio_codec_config/config_index0[16]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.114     0.599 r  audio_codec_config/config_index_reg[16]_i_1/O
                         net (fo=1, routed)           0.200     0.799    audio_codec_config/config_index_reg[16]_i_1_n_0
    SLICE_X48Y44         LDCE                                         r  audio_codec_config/config_index_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.385ns (47.082%)  route 0.433ns (52.918%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[20]/G
    SLICE_X48Y45         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[20]/Q
                         net (fo=2, routed)           0.066     0.229    audio_codec_config/config_index[20]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.337 r  audio_codec_config/config_index_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.148     0.485    audio_codec_config/config_index0[20]
    SLICE_X47Y45         LUT2 (Prop_lut2_I1_O)        0.114     0.599 r  audio_codec_config/config_index_reg[20]_i_1/O
                         net (fo=1, routed)           0.219     0.818    audio_codec_config/config_index_reg[20]_i_1_n_0
    SLICE_X48Y45         LDCE                                         r  audio_codec_config/config_index_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.382ns (44.052%)  route 0.485ns (55.948%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[31]/G
    SLICE_X48Y48         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[31]/Q
                         net (fo=3, routed)           0.120     0.283    audio_codec_config/config_index[31]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.394 r  audio_codec_config/config_index_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.555    audio_codec_config/config_index0[31]
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.108     0.663 r  audio_codec_config/config_index_reg[31]_i_1/O
                         net (fo=1, routed)           0.204     0.867    audio_codec_config/config_index_reg[31]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.380ns (43.251%)  route 0.499ns (56.749%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[10]/G
    SLICE_X48Y43         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[10]/Q
                         net (fo=2, routed)           0.099     0.262    audio_codec_config/config_index[10]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.372 r  audio_codec_config/config_index_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.655    audio_codec_config/config_index0[10]
    SLICE_X48Y42         LUT2 (Prop_lut2_I1_O)        0.107     0.762 r  audio_codec_config/config_index_reg[10]_i_1/O
                         net (fo=1, routed)           0.117     0.879    audio_codec_config/config_index_reg[10]_i_1_n_0
    SLICE_X48Y43         LDCE                                         r  audio_codec_config/config_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.418ns (47.556%)  route 0.461ns (52.444%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[11]/G
    SLICE_X48Y43         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[11]/Q
                         net (fo=2, routed)           0.063     0.226    audio_codec_config/config_index[11]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.370 r  audio_codec_config/config_index_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.200     0.570    audio_codec_config/config_index0[12]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.111     0.681 r  audio_codec_config/config_index_reg[12]_i_1/O
                         net (fo=1, routed)           0.198     0.879    audio_codec_config/config_index_reg[12]_i_1_n_0
    SLICE_X49Y43         LDCE                                         r  audio_codec_config/config_index_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.901ns  (logic 0.379ns (42.074%)  route 0.522ns (57.926%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[30]/G
    SLICE_X48Y48         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[30]/Q
                         net (fo=2, routed)           0.065     0.228    audio_codec_config/config_index[30]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.338 r  audio_codec_config/config_index_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.621    audio_codec_config/config_index0[30]
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.106     0.727 r  audio_codec_config/config_index_reg[30]_i_1/O
                         net (fo=1, routed)           0.174     0.901    audio_codec_config/config_index_reg[30]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/config_index_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.523ns (56.991%)  route 0.395ns (43.009%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[20]/G
    SLICE_X48Y45         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[20]/Q
                         net (fo=2, routed)           0.066     0.229    audio_codec_config/config_index[20]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.389 r  audio_codec_config/config_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.389    audio_codec_config/config_index_reg[20]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.428 r  audio_codec_config/config_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.428    audio_codec_config/config_index_reg[24]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.482 r  audio_codec_config/config_index_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.159     0.641    audio_codec_config/config_index0[25]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.107     0.748 r  audio_codec_config/config_index_reg[25]_i_1/O
                         net (fo=1, routed)           0.170     0.918    audio_codec_config/config_index_reg[25]_i_1_n_0
    SLICE_X48Y47         LDCE                                         r  audio_codec_config/config_index_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12_288_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_12_288_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 3.629ns (41.778%)  route 5.058ns (58.223%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.806    42.496    x/inst/sysclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    38.703 f  x/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    40.592    x/inst/clk_12_288_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    40.693 f  x/inst/clkout1_buf/O
                         net (fo=1, routed)           3.169    43.862    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    47.390 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.390    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_12_288_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.255ns (48.752%)  route 1.319ns (51.248%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     0.597    x/inst/sysclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  x/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    x/inst/clk_12_288_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  x/inst/clkout1_buf/O
                         net (fo=1, routed)           0.790     0.792    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.022 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.022    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@28.000ns period=56.000ns})
  Destination:            x/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.476ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     28.000    28.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.000 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.806    29.806    x/inst/sysclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    26.013 f  x/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    27.902    x/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    28.003 f  x/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    29.806    x/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  x/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@28.000ns period=56.000ns})
  Destination:            x/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.476ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     0.597    x/inst/sysclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  x/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    x/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  x/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    x/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  x/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_codec_config/i2c_master/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ac_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.111ns (43.356%)  route 5.371ns (56.644%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     6.222 f  audio_codec_config/i2c_master/scl_clk_reg/Q
                         net (fo=2, routed)           1.170     7.392    audio_codec_config/i2c_master/scl_clk
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.516 f  audio_codec_config/i2c_master/ac_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.201    11.717    ac_scl_IOBUF_inst/T
    N18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.531    15.249 r  ac_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.249    ac_scl
    N18                                                               r  ac_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ac_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.401ns (47.625%)  route 4.840ns (52.375%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.669     5.767    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y49         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518     6.285 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           1.041     7.326    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.150     7.476 r  audio_codec_config/i2c_master/ac_sda_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.799    11.275    ac_sda_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       3.733    15.008 r  ac_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.008    ac_sda
    N17                                                               r  ac_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/enabled_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 0.681ns (17.065%)  route 3.310ns (82.935%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456     6.222 r  audio_codec_config/state_reg[0]/Q
                         net (fo=1, routed)           0.717     6.939    audio_codec_config/state[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.040 r  audio_codec_config/state[0]_BUFG_inst/O
                         net (fo=36, routed)          2.106     9.146    audio_codec_config/state_BUFG[0]
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.269 r  audio_codec_config/enabled_reg_i_1/O
                         net (fo=2, routed)           0.487     9.756    audio_codec_config/enabled_reg_i_1_n_0
    SLICE_X48Y50         LDCE                                         r  audio_codec_config/enabled_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.964ns  (logic 0.743ns (25.066%)  route 2.221ns (74.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.419     6.185 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          1.562     7.747    audio_codec_config/state_BUFG[1]
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.324     8.071 r  audio_codec_config/config_index_reg[4]_i_1/O
                         net (fo=1, routed)           0.659     8.730    audio_codec_config/config_index_reg[4]_i_1_n_0
    SLICE_X49Y41         LDCE                                         r  audio_codec_config/config_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.911ns  (logic 0.743ns (25.526%)  route 2.168ns (74.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.419     6.185 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          1.593     7.778    audio_codec_config/state_BUFG[1]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.324     8.102 r  audio_codec_config/config_index_reg[9]_i_1/O
                         net (fo=1, routed)           0.575     8.677    audio_codec_config/config_index_reg[9]_i_1_n_0
    SLICE_X49Y43         LDCE                                         r  audio_codec_config/config_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.785ns  (logic 0.715ns (25.670%)  route 2.070ns (74.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.419     6.185 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          1.414     7.599    audio_codec_config/state_BUFG[1]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.296     7.895 r  audio_codec_config/config_index_reg[1]_i_1/O
                         net (fo=1, routed)           0.656     8.551    audio_codec_config/config_index_reg[1]_i_1_n_0
    SLICE_X49Y42         LDCE                                         r  audio_codec_config/config_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.774ns  (logic 0.715ns (25.775%)  route 2.059ns (74.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.419     6.185 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          1.562     7.747    audio_codec_config/state_BUFG[1]
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.296     8.043 r  audio_codec_config/config_index_reg[3]_i_1/O
                         net (fo=1, routed)           0.497     8.540    audio_codec_config/config_index_reg[3]_i_1_n_0
    SLICE_X49Y41         LDCE                                         r  audio_codec_config/config_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.739ns  (logic 0.743ns (27.127%)  route 1.996ns (72.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.419     6.185 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          1.414     7.599    audio_codec_config/state_BUFG[1]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.324     7.923 r  audio_codec_config/config_index_reg[2]_i_1/O
                         net (fo=1, routed)           0.581     8.505    audio_codec_config/config_index_reg[2]_i_1_n_0
    SLICE_X49Y42         LDCE                                         r  audio_codec_config/config_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 0.715ns (26.263%)  route 2.007ns (73.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.419     6.185 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          1.208     7.393    audio_codec_config/state_BUFG[1]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.296     7.689 r  audio_codec_config/config_index_reg[11]_i_1/O
                         net (fo=1, routed)           0.800     8.488    audio_codec_config/config_index_reg[11]_i_1_n_0
    SLICE_X48Y43         LDCE                                         r  audio_codec_config/config_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.645ns  (logic 0.715ns (27.033%)  route 1.930ns (72.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.668     5.766    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.419     6.185 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          1.593     7.778    audio_codec_config/state_BUFG[1]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.296     8.074 r  audio_codec_config/config_index_reg[10]_i_1/O
                         net (fo=1, routed)           0.337     8.411    audio_codec_config/config_index_reg[10]_i_1_n_0
    SLICE_X48Y43         LDCE                                         r  audio_codec_config/config_index_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.226ns (37.471%)  route 0.377ns (62.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.377     2.177    audio_codec_config/state_BUFG[1]
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.098     2.275 r  audio_codec_config/config_index_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.275    audio_codec_config/config_index_reg[23]_i_1_n_0
    SLICE_X48Y47         LDCE                                         r  audio_codec_config/config_index_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.227ns (35.142%)  route 0.419ns (64.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.273     2.073    audio_codec_config/state_BUFG[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.099     2.172 r  audio_codec_config/config_index_reg[22]_i_1/O
                         net (fo=1, routed)           0.146     2.318    audio_codec_config/config_index_reg[22]_i_1_n_0
    SLICE_X49Y46         LDCE                                         r  audio_codec_config/config_index_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.223ns (32.387%)  route 0.466ns (67.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.304     2.104    audio_codec_config/state_BUFG[1]
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.095     2.199 r  audio_codec_config/config_index_reg[28]_i_1/O
                         net (fo=1, routed)           0.161     2.361    audio_codec_config/config_index_reg[28]_i_1_n_0
    SLICE_X49Y47         LDCE                                         r  audio_codec_config/config_index_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.229ns (32.266%)  route 0.481ns (67.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.307     2.107    audio_codec_config/state_BUFG[1]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.101     2.208 r  audio_codec_config/config_index_reg[30]_i_1/O
                         net (fo=1, routed)           0.174     2.382    audio_codec_config/config_index_reg[30]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.227ns (31.155%)  route 0.502ns (68.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.356     2.156    audio_codec_config/state_BUFG[1]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.099     2.255 r  audio_codec_config/config_index_reg[18]_i_1/O
                         net (fo=1, routed)           0.146     2.401    audio_codec_config/config_index_reg[18]_i_1_n_0
    SLICE_X49Y45         LDCE                                         r  audio_codec_config/config_index_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.732ns  (logic 0.230ns (31.415%)  route 0.502ns (68.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.308     2.108    audio_codec_config/state_BUFG[1]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.102     2.210 r  audio_codec_config/config_index_reg[0]_i_1/O
                         net (fo=1, routed)           0.194     2.404    audio_codec_config/config_index_reg[0]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.226ns (30.640%)  route 0.512ns (69.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.308     2.108    audio_codec_config/state_BUFG[1]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.098     2.206 r  audio_codec_config/config_index_reg[31]_i_1/O
                         net (fo=1, routed)           0.204     2.410    audio_codec_config/config_index_reg[31]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  audio_codec_config/config_index_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.226ns (30.258%)  route 0.521ns (69.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.304     2.104    audio_codec_config/state_BUFG[1]
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.098     2.202 r  audio_codec_config/config_index_reg[27]_i_1/O
                         net (fo=1, routed)           0.217     2.419    audio_codec_config/config_index_reg[27]_i_1_n_0
    SLICE_X49Y47         LDCE                                         r  audio_codec_config/config_index_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/enabled_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.226ns (30.012%)  route 0.527ns (69.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 f  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.364     2.164    audio_codec_config/state_BUFG[1]
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.098     2.262 r  audio_codec_config/enabled_reg_i_1/O
                         net (fo=2, routed)           0.163     2.425    audio_codec_config/enabled_reg_i_1_n_0
    SLICE_X48Y50         LDCE                                         r  audio_codec_config/enabled_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_index_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.226ns (29.647%)  route 0.536ns (70.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.672    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  audio_codec_config/state_reg[1]/Q
                         net (fo=36, routed)          0.366     2.166    audio_codec_config/state_BUFG[1]
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.098     2.264 r  audio_codec_config/config_index_reg[25]_i_1/O
                         net (fo=1, routed)           0.170     2.434    audio_codec_config/config_index_reg[25]_i_1_n_0
    SLICE_X48Y47         LDCE                                         r  audio_codec_config/config_index_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.641ns (21.562%)  route 5.969ns (78.438%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.969     7.458    audio_codec_config/led_OBUF[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.152     7.610 r  audio_codec_config/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.610    audio_codec_config/state[1]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.582ns  (logic 1.613ns (21.273%)  route 5.969ns (78.727%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.969     7.458    audio_codec_config/led_OBUF[1]
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.582 r  audio_codec_config/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.582    audio_codec_config/state[0]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.274ns  (logic 1.737ns (23.877%)  route 5.537ns (76.123%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          4.831     6.320    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.444 r  audio_codec_config/i2c_master/data_tx[0]_i_2/O
                         net (fo=1, routed)           0.706     7.150    audio_codec_config/i2c_master/addr_rw0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.274 r  audio_codec_config/i2c_master/data_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     7.274    audio_codec_config/i2c_master/data_tx[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.495     5.284    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y49         FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.183ns  (logic 1.489ns (20.727%)  route 5.695ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.695     7.183    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X46Y46         FDCE                                         f  audio_codec_config/i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y46         FDCE                                         r  audio_codec_config/i2c_master/count_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.183ns  (logic 1.489ns (20.727%)  route 5.695ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.695     7.183    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X46Y46         FDCE                                         f  audio_codec_config/i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y46         FDCE                                         r  audio_codec_config/i2c_master/count_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.183ns  (logic 1.489ns (20.727%)  route 5.695ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.695     7.183    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X46Y46         FDCE                                         f  audio_codec_config/i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y46         FDCE                                         r  audio_codec_config/i2c_master/count_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.183ns  (logic 1.489ns (20.727%)  route 5.695ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.695     7.183    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X46Y46         FDCE                                         f  audio_codec_config/i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y46         FDCE                                         r  audio_codec_config/i2c_master/count_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.489ns (21.147%)  route 5.552ns (78.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.552     7.041    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X46Y45         FDCE                                         f  audio_codec_config/i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 1.613ns (23.026%)  route 5.392ns (76.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.392     6.881    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.005 r  audio_codec_config/i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     7.005    audio_codec_config/i2c_master/scl_clk_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.613ns (23.032%)  route 5.390ns (76.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          5.390     6.879    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  audio_codec_config/i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000     7.003    audio_codec_config/i2c_master/data_clk_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494     5.283    audio_codec_config/i2c_master/sysclk
    SLICE_X45Y46         FDRE                                         r  audio_codec_config/i2c_master/data_clk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_codec_config/data_wr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.203ns (56.027%)  route 0.159ns (43.973%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         LDCE                         0.000     0.000 r  audio_codec_config/data_wr_reg[0]/G
    SLICE_X48Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  audio_codec_config/data_wr_reg[0]/Q
                         net (fo=2, routed)           0.159     0.317    audio_codec_config/i2c_master/data_wr[0]
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.362 r  audio_codec_config/i2c_master/data_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    audio_codec_config/i2c_master/data_tx[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y49         FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[0]/C

Slack:                    inf
  Source:                 audio_codec_config/enabled_reg/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.265ns (53.162%)  route 0.233ns (46.838%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         LDCE                         0.000     0.000 r  audio_codec_config/enabled_reg/G
    SLICE_X48Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  audio_codec_config/enabled_reg/Q
                         net (fo=7, routed)           0.233     0.453    audio_codec_config/i2c_master/enabled
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.498 r  audio_codec_config/i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     0.498    audio_codec_config/i2c_master/busy_i_1_n_0
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/busy_reg/C

Slack:                    inf
  Source:                 audio_codec_config/enabled_reg/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.265ns (45.810%)  route 0.313ns (54.190%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         LDCE                         0.000     0.000 r  audio_codec_config/enabled_reg/G
    SLICE_X48Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  audio_codec_config/enabled_reg/Q
                         net (fo=7, routed)           0.313     0.533    audio_codec_config/i2c_master/enabled
    SLICE_X46Y48         LUT5 (Prop_lut5_I2_O)        0.045     0.578 r  audio_codec_config/i2c_master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.578    audio_codec_config/i2c_master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 audio_codec_config/enabled_reg/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.265ns (45.033%)  route 0.323ns (54.967%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         LDCE                         0.000     0.000 r  audio_codec_config/enabled_reg/G
    SLICE_X48Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  audio_codec_config/enabled_reg/Q
                         net (fo=7, routed)           0.323     0.543    audio_codec_config/i2c_master/enabled
    SLICE_X46Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.588 r  audio_codec_config/i2c_master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.588    audio_codec_config/i2c_master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X46Y49         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y49         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 audio_codec_config/enabled_reg/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.265ns (44.653%)  route 0.328ns (55.347%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         LDCE                         0.000     0.000 r  audio_codec_config/enabled_reg/G
    SLICE_X48Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  audio_codec_config/enabled_reg/Q
                         net (fo=7, routed)           0.328     0.548    audio_codec_config/i2c_master/enabled
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.593 r  audio_codec_config/i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.593    audio_codec_config/i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X46Y49         FDPE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y49         FDPE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 audio_codec_config/enabled_reg/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.264ns (41.284%)  route 0.375ns (58.716%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         LDCE                         0.000     0.000 r  audio_codec_config/enabled_reg/G
    SLICE_X48Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  audio_codec_config/enabled_reg/Q
                         net (fo=7, routed)           0.375     0.595    audio_codec_config/i2c_master/enabled
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.044     0.639 r  audio_codec_config/i2c_master/FSM_onehot_state[8]_i_2/O
                         net (fo=1, routed)           0.000     0.639    audio_codec_config/i2c_master/FSM_onehot_state[8]_i_2_n_0
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y48         FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 audio_codec_config/config_index_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.325ns (44.949%)  route 0.398ns (55.051%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         LDCE                         0.000     0.000 r  audio_codec_config/config_index_reg[31]/G
    SLICE_X48Y48         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  audio_codec_config/config_index_reg[31]/Q
                         net (fo=3, routed)           0.142     0.305    audio_codec_config/config_index[31]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.418 f  audio_codec_config/next_state1_carry__2/CO[3]
                         net (fo=1, routed)           0.256     0.674    audio_codec_config/next_state1_carry__2_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I3_O)        0.049     0.723 r  audio_codec_config/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.723    audio_codec_config/state[1]_i_1_n_0
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     2.196    audio_codec_config/sysclk
    SLICE_X47Y46         FDRE                                         r  audio_codec_config/state_reg[1]/C

Slack:                    inf
  Source:                 audio_codec_config/data_wr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            audio_codec_config/i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.248ns (33.663%)  route 0.489ns (66.337%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         LDCE                         0.000     0.000 r  audio_codec_config/data_wr_reg[0]/G
    SLICE_X48Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  audio_codec_config/data_wr_reg[0]/Q
                         net (fo=2, routed)           0.298     0.456    audio_codec_config/i2c_master/data_wr[0]
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.501 r  audio_codec_config/i2c_master/sda_int_i_3/O
                         net (fo=1, routed)           0.190     0.692    audio_codec_config/i2c_master/sda_int_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.737 r  audio_codec_config/i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000     0.737    audio_codec_config/i2c_master/sda_int_i_1_n_0
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.197    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y48         FDPE                                         r  audio_codec_config/i2c_master/sda_int_reg/C

Slack:                    inf
  Source:                 ac_scl
                            (input port)
  Destination:            audio_codec_config/i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.274ns (15.540%)  route 1.491ns (84.460%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  ac_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    ac_scl_IOBUF_inst/IO
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  ac_scl_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           1.491     1.720    audio_codec_config/i2c_master/led_OBUF[0]
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.765 r  audio_codec_config/i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.765    audio_codec_config/i2c_master/stretch_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     2.196    audio_codec_config/i2c_master/sysclk
    SLICE_X46Y45         FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.099ns  (logic 0.257ns (12.224%)  route 1.843ns (87.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=33, routed)          1.843     2.099    audio_codec_config/i2c_master/led_OBUF[1]
    SLICE_X47Y50         FDCE                                         f  audio_codec_config/i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.825     2.192    audio_codec_config/i2c_master/sysclk
    SLICE_X47Y50         FDCE                                         r  audio_codec_config/i2c_master/scl_ena_reg/C





