# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab5.srcs/sources_1/new/MUX.sv" \
"../../../../Lab5.srcs/sources_1/new/Register_file.sv" \
"../../../../../lab5_provided_sp24/srcs/control.sv" \
"../../../../../lab5_provided_sp24/srcs/cpu.sv" \
"../../../../../lab5_provided_sp24/srcs/cpu_to_io.sv" \
"../../../../../lab5_provided_sp24/srcs/hex_driver.sv" \
"../../../../../lab5_provided_sp24/srcs/instantiate_ram.sv" \
"../../../../../lab5_provided_sp24/srcs/load_reg.sv" \
"../../../../../lab5_provided_sp24/srcs/memory.sv" \
"../../../../../lab5_provided_sp24/srcs/processor_top.sv" \
"../../../../../lab5_provided_sp24/srcs/slc3.sv" \
"../../../../../lab5_provided_sp24/srcs/sync.sv" \
"../../../../../lab5_provided_sp24/srcs/test_memory.sv" \
"../../../../Lab5.srcs/sim_1/new/week1test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
