
SMART_HOME.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004026  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00800060  00004026  000040ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000016  00800178  00800178  000041d2  2**0
                  ALLOC
  3 .stab         000038c4  00000000  00000000  000041d4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000010e9  00000000  00000000  00007a98  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000200  00000000  00000000  00008b81  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000250  00000000  00000000  00008d81  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002b10  00000000  00000000  00008fd1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001782  00000000  00000000  0000bae1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000014b1  00000000  00000000  0000d263  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000220  00000000  00000000  0000e714  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000317  00000000  00000000  0000e934  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a92  00000000  00000000  0000ec4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000f6dd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 0e 11 	jmp	0x221c	; 0x221c <__vector_1>
       8:	0c 94 41 11 	jmp	0x2282	; 0x2282 <__vector_2>
       c:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 19 0e 	jmp	0x1c32	; 0x1c32 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 d2 17 	jmp	0x2fa4	; 0x2fa4 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e2       	ldi	r30, 0x26	; 38
      68:	f0 e4       	ldi	r31, 0x40	; 64
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 38       	cpi	r26, 0x8E	; 142
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d0 1f 	call	0x3fa0	; 0x3fa0 <main>
      8a:	0c 94 11 20 	jmp	0x4022	; 0x4022 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 55 04 	call	0x8aa	; 0x8aa <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 13 05 	call	0xa26	; 0xa26 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 13 05 	call	0xa26	; 0xa26 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 da 1f 	jmp	0x3fb4	; 0x3fb4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f6 1f 	jmp	0x3fec	; 0x3fec <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 2f 06 	call	0xc5e	; 0xc5e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 02 20 	jmp	0x4004	; 0x4004 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 2f 06 	call	0xc5e	; 0xc5e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 02 20 	jmp	0x4004	; 0x4004 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 da 1f 	jmp	0x3fb4	; 0x3fb4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 2f 06 	call	0xc5e	; 0xc5e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f6 1f 	jmp	0x3fec	; 0x3fec <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e2 1f 	jmp	0x3fc4	; 0x3fc4 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 2f 06 	call	0xc5e	; 0xc5e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 fe 1f 	jmp	0x3ffc	; 0x3ffc <__epilogue_restores__+0x10>

0000078a <__eqsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__eqsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__eqsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 7c 07 	call	0xef8	; 0xef8 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__eqsf2+0x58>
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 02 20 	jmp	0x4004	; 0x4004 <__epilogue_restores__+0x18>

000007ea <__nesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__nesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__nesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 7c 07 	call	0xef8	; 0xef8 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__nesf2+0x58>
     840:	81 e0       	ldi	r24, 0x01	; 1
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 02 20 	jmp	0x4004	; 0x4004 <__epilogue_restores__+0x18>

0000084a <__gtsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 7c 07 	call	0xef8	; 0xef8 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	8f ef       	ldi	r24, 0xFF	; 255
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 02 20 	jmp	0x4004	; 0x4004 <__epilogue_restores__+0x18>

000008aa <__gesf2>:
     8aa:	a8 e1       	ldi	r26, 0x18	; 24
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__prologue_saves__+0x18>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	2d 83       	std	Y+5, r18	; 0x05
     8c0:	3e 83       	std	Y+6, r19	; 0x06
     8c2:	4f 83       	std	Y+7, r20	; 0x07
     8c4:	58 87       	std	Y+8, r21	; 0x08
     8c6:	89 e0       	ldi	r24, 0x09	; 9
     8c8:	e8 2e       	mov	r14, r24
     8ca:	f1 2c       	mov	r15, r1
     8cc:	ec 0e       	add	r14, r28
     8ce:	fd 1e       	adc	r15, r29
     8d0:	ce 01       	movw	r24, r28
     8d2:	01 96       	adiw	r24, 0x01	; 1
     8d4:	b7 01       	movw	r22, r14
     8d6:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     8da:	8e 01       	movw	r16, r28
     8dc:	0f 5e       	subi	r16, 0xEF	; 239
     8de:	1f 4f       	sbci	r17, 0xFF	; 255
     8e0:	ce 01       	movw	r24, r28
     8e2:	05 96       	adiw	r24, 0x05	; 5
     8e4:	b8 01       	movw	r22, r16
     8e6:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     8ea:	89 85       	ldd	r24, Y+9	; 0x09
     8ec:	82 30       	cpi	r24, 0x02	; 2
     8ee:	40 f0       	brcs	.+16     	; 0x900 <__gesf2+0x56>
     8f0:	89 89       	ldd	r24, Y+17	; 0x11
     8f2:	82 30       	cpi	r24, 0x02	; 2
     8f4:	28 f0       	brcs	.+10     	; 0x900 <__gesf2+0x56>
     8f6:	c7 01       	movw	r24, r14
     8f8:	b8 01       	movw	r22, r16
     8fa:	0e 94 7c 07 	call	0xef8	; 0xef8 <__fpcmp_parts_f>
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <__gesf2+0x58>
     900:	8f ef       	ldi	r24, 0xFF	; 255
     902:	68 96       	adiw	r28, 0x18	; 24
     904:	e6 e0       	ldi	r30, 0x06	; 6
     906:	0c 94 02 20 	jmp	0x4004	; 0x4004 <__epilogue_restores__+0x18>

0000090a <__ltsf2>:
     90a:	a8 e1       	ldi	r26, 0x18	; 24
     90c:	b0 e0       	ldi	r27, 0x00	; 0
     90e:	eb e8       	ldi	r30, 0x8B	; 139
     910:	f4 e0       	ldi	r31, 0x04	; 4
     912:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__prologue_saves__+0x18>
     916:	69 83       	std	Y+1, r22	; 0x01
     918:	7a 83       	std	Y+2, r23	; 0x02
     91a:	8b 83       	std	Y+3, r24	; 0x03
     91c:	9c 83       	std	Y+4, r25	; 0x04
     91e:	2d 83       	std	Y+5, r18	; 0x05
     920:	3e 83       	std	Y+6, r19	; 0x06
     922:	4f 83       	std	Y+7, r20	; 0x07
     924:	58 87       	std	Y+8, r21	; 0x08
     926:	89 e0       	ldi	r24, 0x09	; 9
     928:	e8 2e       	mov	r14, r24
     92a:	f1 2c       	mov	r15, r1
     92c:	ec 0e       	add	r14, r28
     92e:	fd 1e       	adc	r15, r29
     930:	ce 01       	movw	r24, r28
     932:	01 96       	adiw	r24, 0x01	; 1
     934:	b7 01       	movw	r22, r14
     936:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     93a:	8e 01       	movw	r16, r28
     93c:	0f 5e       	subi	r16, 0xEF	; 239
     93e:	1f 4f       	sbci	r17, 0xFF	; 255
     940:	ce 01       	movw	r24, r28
     942:	05 96       	adiw	r24, 0x05	; 5
     944:	b8 01       	movw	r22, r16
     946:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     94a:	89 85       	ldd	r24, Y+9	; 0x09
     94c:	82 30       	cpi	r24, 0x02	; 2
     94e:	40 f0       	brcs	.+16     	; 0x960 <__ltsf2+0x56>
     950:	89 89       	ldd	r24, Y+17	; 0x11
     952:	82 30       	cpi	r24, 0x02	; 2
     954:	28 f0       	brcs	.+10     	; 0x960 <__ltsf2+0x56>
     956:	c7 01       	movw	r24, r14
     958:	b8 01       	movw	r22, r16
     95a:	0e 94 7c 07 	call	0xef8	; 0xef8 <__fpcmp_parts_f>
     95e:	01 c0       	rjmp	.+2      	; 0x962 <__ltsf2+0x58>
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	68 96       	adiw	r28, 0x18	; 24
     964:	e6 e0       	ldi	r30, 0x06	; 6
     966:	0c 94 02 20 	jmp	0x4004	; 0x4004 <__epilogue_restores__+0x18>

0000096a <__floatsisf>:
     96a:	a8 e0       	ldi	r26, 0x08	; 8
     96c:	b0 e0       	ldi	r27, 0x00	; 0
     96e:	eb eb       	ldi	r30, 0xBB	; 187
     970:	f4 e0       	ldi	r31, 0x04	; 4
     972:	0c 94 e3 1f 	jmp	0x3fc6	; 0x3fc6 <__prologue_saves__+0x12>
     976:	9b 01       	movw	r18, r22
     978:	ac 01       	movw	r20, r24
     97a:	83 e0       	ldi	r24, 0x03	; 3
     97c:	89 83       	std	Y+1, r24	; 0x01
     97e:	da 01       	movw	r26, r20
     980:	c9 01       	movw	r24, r18
     982:	88 27       	eor	r24, r24
     984:	b7 fd       	sbrc	r27, 7
     986:	83 95       	inc	r24
     988:	99 27       	eor	r25, r25
     98a:	aa 27       	eor	r26, r26
     98c:	bb 27       	eor	r27, r27
     98e:	b8 2e       	mov	r11, r24
     990:	21 15       	cp	r18, r1
     992:	31 05       	cpc	r19, r1
     994:	41 05       	cpc	r20, r1
     996:	51 05       	cpc	r21, r1
     998:	19 f4       	brne	.+6      	; 0x9a0 <__floatsisf+0x36>
     99a:	82 e0       	ldi	r24, 0x02	; 2
     99c:	89 83       	std	Y+1, r24	; 0x01
     99e:	3a c0       	rjmp	.+116    	; 0xa14 <__floatsisf+0xaa>
     9a0:	88 23       	and	r24, r24
     9a2:	a9 f0       	breq	.+42     	; 0x9ce <__floatsisf+0x64>
     9a4:	20 30       	cpi	r18, 0x00	; 0
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	38 07       	cpc	r19, r24
     9aa:	80 e0       	ldi	r24, 0x00	; 0
     9ac:	48 07       	cpc	r20, r24
     9ae:	80 e8       	ldi	r24, 0x80	; 128
     9b0:	58 07       	cpc	r21, r24
     9b2:	29 f4       	brne	.+10     	; 0x9be <__floatsisf+0x54>
     9b4:	60 e0       	ldi	r22, 0x00	; 0
     9b6:	70 e0       	ldi	r23, 0x00	; 0
     9b8:	80 e0       	ldi	r24, 0x00	; 0
     9ba:	9f ec       	ldi	r25, 0xCF	; 207
     9bc:	30 c0       	rjmp	.+96     	; 0xa1e <__floatsisf+0xb4>
     9be:	ee 24       	eor	r14, r14
     9c0:	ff 24       	eor	r15, r15
     9c2:	87 01       	movw	r16, r14
     9c4:	e2 1a       	sub	r14, r18
     9c6:	f3 0a       	sbc	r15, r19
     9c8:	04 0b       	sbc	r16, r20
     9ca:	15 0b       	sbc	r17, r21
     9cc:	02 c0       	rjmp	.+4      	; 0x9d2 <__floatsisf+0x68>
     9ce:	79 01       	movw	r14, r18
     9d0:	8a 01       	movw	r16, r20
     9d2:	8e e1       	ldi	r24, 0x1E	; 30
     9d4:	c8 2e       	mov	r12, r24
     9d6:	d1 2c       	mov	r13, r1
     9d8:	dc 82       	std	Y+4, r13	; 0x04
     9da:	cb 82       	std	Y+3, r12	; 0x03
     9dc:	ed 82       	std	Y+5, r14	; 0x05
     9de:	fe 82       	std	Y+6, r15	; 0x06
     9e0:	0f 83       	std	Y+7, r16	; 0x07
     9e2:	18 87       	std	Y+8, r17	; 0x08
     9e4:	c8 01       	movw	r24, r16
     9e6:	b7 01       	movw	r22, r14
     9e8:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <__clzsi2>
     9ec:	01 97       	sbiw	r24, 0x01	; 1
     9ee:	18 16       	cp	r1, r24
     9f0:	19 06       	cpc	r1, r25
     9f2:	84 f4       	brge	.+32     	; 0xa14 <__floatsisf+0xaa>
     9f4:	08 2e       	mov	r0, r24
     9f6:	04 c0       	rjmp	.+8      	; 0xa00 <__floatsisf+0x96>
     9f8:	ee 0c       	add	r14, r14
     9fa:	ff 1c       	adc	r15, r15
     9fc:	00 1f       	adc	r16, r16
     9fe:	11 1f       	adc	r17, r17
     a00:	0a 94       	dec	r0
     a02:	d2 f7       	brpl	.-12     	; 0x9f8 <__floatsisf+0x8e>
     a04:	ed 82       	std	Y+5, r14	; 0x05
     a06:	fe 82       	std	Y+6, r15	; 0x06
     a08:	0f 83       	std	Y+7, r16	; 0x07
     a0a:	18 87       	std	Y+8, r17	; 0x08
     a0c:	c8 1a       	sub	r12, r24
     a0e:	d9 0a       	sbc	r13, r25
     a10:	dc 82       	std	Y+4, r13	; 0x04
     a12:	cb 82       	std	Y+3, r12	; 0x03
     a14:	ba 82       	std	Y+2, r11	; 0x02
     a16:	ce 01       	movw	r24, r28
     a18:	01 96       	adiw	r24, 0x01	; 1
     a1a:	0e 94 2f 06 	call	0xc5e	; 0xc5e <__pack_f>
     a1e:	28 96       	adiw	r28, 0x08	; 8
     a20:	e9 e0       	ldi	r30, 0x09	; 9
     a22:	0c 94 ff 1f 	jmp	0x3ffe	; 0x3ffe <__epilogue_restores__+0x12>

00000a26 <__fixsfsi>:
     a26:	ac e0       	ldi	r26, 0x0C	; 12
     a28:	b0 e0       	ldi	r27, 0x00	; 0
     a2a:	e9 e1       	ldi	r30, 0x19	; 25
     a2c:	f5 e0       	ldi	r31, 0x05	; 5
     a2e:	0c 94 ea 1f 	jmp	0x3fd4	; 0x3fd4 <__prologue_saves__+0x20>
     a32:	69 83       	std	Y+1, r22	; 0x01
     a34:	7a 83       	std	Y+2, r23	; 0x02
     a36:	8b 83       	std	Y+3, r24	; 0x03
     a38:	9c 83       	std	Y+4, r25	; 0x04
     a3a:	ce 01       	movw	r24, r28
     a3c:	01 96       	adiw	r24, 0x01	; 1
     a3e:	be 01       	movw	r22, r28
     a40:	6b 5f       	subi	r22, 0xFB	; 251
     a42:	7f 4f       	sbci	r23, 0xFF	; 255
     a44:	0e 94 04 07 	call	0xe08	; 0xe08 <__unpack_f>
     a48:	8d 81       	ldd	r24, Y+5	; 0x05
     a4a:	82 30       	cpi	r24, 0x02	; 2
     a4c:	61 f1       	breq	.+88     	; 0xaa6 <__fixsfsi+0x80>
     a4e:	82 30       	cpi	r24, 0x02	; 2
     a50:	50 f1       	brcs	.+84     	; 0xaa6 <__fixsfsi+0x80>
     a52:	84 30       	cpi	r24, 0x04	; 4
     a54:	21 f4       	brne	.+8      	; 0xa5e <__fixsfsi+0x38>
     a56:	8e 81       	ldd	r24, Y+6	; 0x06
     a58:	88 23       	and	r24, r24
     a5a:	51 f1       	breq	.+84     	; 0xab0 <__fixsfsi+0x8a>
     a5c:	2e c0       	rjmp	.+92     	; 0xaba <__fixsfsi+0x94>
     a5e:	2f 81       	ldd	r18, Y+7	; 0x07
     a60:	38 85       	ldd	r19, Y+8	; 0x08
     a62:	37 fd       	sbrc	r19, 7
     a64:	20 c0       	rjmp	.+64     	; 0xaa6 <__fixsfsi+0x80>
     a66:	6e 81       	ldd	r22, Y+6	; 0x06
     a68:	2f 31       	cpi	r18, 0x1F	; 31
     a6a:	31 05       	cpc	r19, r1
     a6c:	1c f0       	brlt	.+6      	; 0xa74 <__fixsfsi+0x4e>
     a6e:	66 23       	and	r22, r22
     a70:	f9 f0       	breq	.+62     	; 0xab0 <__fixsfsi+0x8a>
     a72:	23 c0       	rjmp	.+70     	; 0xaba <__fixsfsi+0x94>
     a74:	8e e1       	ldi	r24, 0x1E	; 30
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	82 1b       	sub	r24, r18
     a7a:	93 0b       	sbc	r25, r19
     a7c:	29 85       	ldd	r18, Y+9	; 0x09
     a7e:	3a 85       	ldd	r19, Y+10	; 0x0a
     a80:	4b 85       	ldd	r20, Y+11	; 0x0b
     a82:	5c 85       	ldd	r21, Y+12	; 0x0c
     a84:	04 c0       	rjmp	.+8      	; 0xa8e <__fixsfsi+0x68>
     a86:	56 95       	lsr	r21
     a88:	47 95       	ror	r20
     a8a:	37 95       	ror	r19
     a8c:	27 95       	ror	r18
     a8e:	8a 95       	dec	r24
     a90:	d2 f7       	brpl	.-12     	; 0xa86 <__fixsfsi+0x60>
     a92:	66 23       	and	r22, r22
     a94:	b1 f0       	breq	.+44     	; 0xac2 <__fixsfsi+0x9c>
     a96:	50 95       	com	r21
     a98:	40 95       	com	r20
     a9a:	30 95       	com	r19
     a9c:	21 95       	neg	r18
     a9e:	3f 4f       	sbci	r19, 0xFF	; 255
     aa0:	4f 4f       	sbci	r20, 0xFF	; 255
     aa2:	5f 4f       	sbci	r21, 0xFF	; 255
     aa4:	0e c0       	rjmp	.+28     	; 0xac2 <__fixsfsi+0x9c>
     aa6:	20 e0       	ldi	r18, 0x00	; 0
     aa8:	30 e0       	ldi	r19, 0x00	; 0
     aaa:	40 e0       	ldi	r20, 0x00	; 0
     aac:	50 e0       	ldi	r21, 0x00	; 0
     aae:	09 c0       	rjmp	.+18     	; 0xac2 <__fixsfsi+0x9c>
     ab0:	2f ef       	ldi	r18, 0xFF	; 255
     ab2:	3f ef       	ldi	r19, 0xFF	; 255
     ab4:	4f ef       	ldi	r20, 0xFF	; 255
     ab6:	5f e7       	ldi	r21, 0x7F	; 127
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__fixsfsi+0x9c>
     aba:	20 e0       	ldi	r18, 0x00	; 0
     abc:	30 e0       	ldi	r19, 0x00	; 0
     abe:	40 e0       	ldi	r20, 0x00	; 0
     ac0:	50 e8       	ldi	r21, 0x80	; 128
     ac2:	b9 01       	movw	r22, r18
     ac4:	ca 01       	movw	r24, r20
     ac6:	2c 96       	adiw	r28, 0x0c	; 12
     ac8:	e2 e0       	ldi	r30, 0x02	; 2
     aca:	0c 94 06 20 	jmp	0x400c	; 0x400c <__epilogue_restores__+0x20>

00000ace <__floatunsisf>:
     ace:	a8 e0       	ldi	r26, 0x08	; 8
     ad0:	b0 e0       	ldi	r27, 0x00	; 0
     ad2:	ed e6       	ldi	r30, 0x6D	; 109
     ad4:	f5 e0       	ldi	r31, 0x05	; 5
     ad6:	0c 94 e2 1f 	jmp	0x3fc4	; 0x3fc4 <__prologue_saves__+0x10>
     ada:	7b 01       	movw	r14, r22
     adc:	8c 01       	movw	r16, r24
     ade:	61 15       	cp	r22, r1
     ae0:	71 05       	cpc	r23, r1
     ae2:	81 05       	cpc	r24, r1
     ae4:	91 05       	cpc	r25, r1
     ae6:	19 f4       	brne	.+6      	; 0xaee <__floatunsisf+0x20>
     ae8:	82 e0       	ldi	r24, 0x02	; 2
     aea:	89 83       	std	Y+1, r24	; 0x01
     aec:	60 c0       	rjmp	.+192    	; 0xbae <__floatunsisf+0xe0>
     aee:	83 e0       	ldi	r24, 0x03	; 3
     af0:	89 83       	std	Y+1, r24	; 0x01
     af2:	8e e1       	ldi	r24, 0x1E	; 30
     af4:	c8 2e       	mov	r12, r24
     af6:	d1 2c       	mov	r13, r1
     af8:	dc 82       	std	Y+4, r13	; 0x04
     afa:	cb 82       	std	Y+3, r12	; 0x03
     afc:	ed 82       	std	Y+5, r14	; 0x05
     afe:	fe 82       	std	Y+6, r15	; 0x06
     b00:	0f 83       	std	Y+7, r16	; 0x07
     b02:	18 87       	std	Y+8, r17	; 0x08
     b04:	c8 01       	movw	r24, r16
     b06:	b7 01       	movw	r22, r14
     b08:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <__clzsi2>
     b0c:	fc 01       	movw	r30, r24
     b0e:	31 97       	sbiw	r30, 0x01	; 1
     b10:	f7 ff       	sbrs	r31, 7
     b12:	3b c0       	rjmp	.+118    	; 0xb8a <__floatunsisf+0xbc>
     b14:	22 27       	eor	r18, r18
     b16:	33 27       	eor	r19, r19
     b18:	2e 1b       	sub	r18, r30
     b1a:	3f 0b       	sbc	r19, r31
     b1c:	57 01       	movw	r10, r14
     b1e:	68 01       	movw	r12, r16
     b20:	02 2e       	mov	r0, r18
     b22:	04 c0       	rjmp	.+8      	; 0xb2c <__floatunsisf+0x5e>
     b24:	d6 94       	lsr	r13
     b26:	c7 94       	ror	r12
     b28:	b7 94       	ror	r11
     b2a:	a7 94       	ror	r10
     b2c:	0a 94       	dec	r0
     b2e:	d2 f7       	brpl	.-12     	; 0xb24 <__floatunsisf+0x56>
     b30:	40 e0       	ldi	r20, 0x00	; 0
     b32:	50 e0       	ldi	r21, 0x00	; 0
     b34:	60 e0       	ldi	r22, 0x00	; 0
     b36:	70 e0       	ldi	r23, 0x00	; 0
     b38:	81 e0       	ldi	r24, 0x01	; 1
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	a0 e0       	ldi	r26, 0x00	; 0
     b3e:	b0 e0       	ldi	r27, 0x00	; 0
     b40:	04 c0       	rjmp	.+8      	; 0xb4a <__floatunsisf+0x7c>
     b42:	88 0f       	add	r24, r24
     b44:	99 1f       	adc	r25, r25
     b46:	aa 1f       	adc	r26, r26
     b48:	bb 1f       	adc	r27, r27
     b4a:	2a 95       	dec	r18
     b4c:	d2 f7       	brpl	.-12     	; 0xb42 <__floatunsisf+0x74>
     b4e:	01 97       	sbiw	r24, 0x01	; 1
     b50:	a1 09       	sbc	r26, r1
     b52:	b1 09       	sbc	r27, r1
     b54:	8e 21       	and	r24, r14
     b56:	9f 21       	and	r25, r15
     b58:	a0 23       	and	r26, r16
     b5a:	b1 23       	and	r27, r17
     b5c:	00 97       	sbiw	r24, 0x00	; 0
     b5e:	a1 05       	cpc	r26, r1
     b60:	b1 05       	cpc	r27, r1
     b62:	21 f0       	breq	.+8      	; 0xb6c <__floatunsisf+0x9e>
     b64:	41 e0       	ldi	r20, 0x01	; 1
     b66:	50 e0       	ldi	r21, 0x00	; 0
     b68:	60 e0       	ldi	r22, 0x00	; 0
     b6a:	70 e0       	ldi	r23, 0x00	; 0
     b6c:	4a 29       	or	r20, r10
     b6e:	5b 29       	or	r21, r11
     b70:	6c 29       	or	r22, r12
     b72:	7d 29       	or	r23, r13
     b74:	4d 83       	std	Y+5, r20	; 0x05
     b76:	5e 83       	std	Y+6, r21	; 0x06
     b78:	6f 83       	std	Y+7, r22	; 0x07
     b7a:	78 87       	std	Y+8, r23	; 0x08
     b7c:	8e e1       	ldi	r24, 0x1E	; 30
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	8e 1b       	sub	r24, r30
     b82:	9f 0b       	sbc	r25, r31
     b84:	9c 83       	std	Y+4, r25	; 0x04
     b86:	8b 83       	std	Y+3, r24	; 0x03
     b88:	12 c0       	rjmp	.+36     	; 0xbae <__floatunsisf+0xe0>
     b8a:	30 97       	sbiw	r30, 0x00	; 0
     b8c:	81 f0       	breq	.+32     	; 0xbae <__floatunsisf+0xe0>
     b8e:	0e 2e       	mov	r0, r30
     b90:	04 c0       	rjmp	.+8      	; 0xb9a <__floatunsisf+0xcc>
     b92:	ee 0c       	add	r14, r14
     b94:	ff 1c       	adc	r15, r15
     b96:	00 1f       	adc	r16, r16
     b98:	11 1f       	adc	r17, r17
     b9a:	0a 94       	dec	r0
     b9c:	d2 f7       	brpl	.-12     	; 0xb92 <__floatunsisf+0xc4>
     b9e:	ed 82       	std	Y+5, r14	; 0x05
     ba0:	fe 82       	std	Y+6, r15	; 0x06
     ba2:	0f 83       	std	Y+7, r16	; 0x07
     ba4:	18 87       	std	Y+8, r17	; 0x08
     ba6:	ce 1a       	sub	r12, r30
     ba8:	df 0a       	sbc	r13, r31
     baa:	dc 82       	std	Y+4, r13	; 0x04
     bac:	cb 82       	std	Y+3, r12	; 0x03
     bae:	1a 82       	std	Y+2, r1	; 0x02
     bb0:	ce 01       	movw	r24, r28
     bb2:	01 96       	adiw	r24, 0x01	; 1
     bb4:	0e 94 2f 06 	call	0xc5e	; 0xc5e <__pack_f>
     bb8:	28 96       	adiw	r28, 0x08	; 8
     bba:	ea e0       	ldi	r30, 0x0A	; 10
     bbc:	0c 94 fe 1f 	jmp	0x3ffc	; 0x3ffc <__epilogue_restores__+0x10>

00000bc0 <__clzsi2>:
     bc0:	ef 92       	push	r14
     bc2:	ff 92       	push	r15
     bc4:	0f 93       	push	r16
     bc6:	1f 93       	push	r17
     bc8:	7b 01       	movw	r14, r22
     bca:	8c 01       	movw	r16, r24
     bcc:	80 e0       	ldi	r24, 0x00	; 0
     bce:	e8 16       	cp	r14, r24
     bd0:	80 e0       	ldi	r24, 0x00	; 0
     bd2:	f8 06       	cpc	r15, r24
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	08 07       	cpc	r16, r24
     bd8:	80 e0       	ldi	r24, 0x00	; 0
     bda:	18 07       	cpc	r17, r24
     bdc:	88 f4       	brcc	.+34     	; 0xc00 <__clzsi2+0x40>
     bde:	8f ef       	ldi	r24, 0xFF	; 255
     be0:	e8 16       	cp	r14, r24
     be2:	f1 04       	cpc	r15, r1
     be4:	01 05       	cpc	r16, r1
     be6:	11 05       	cpc	r17, r1
     be8:	31 f0       	breq	.+12     	; 0xbf6 <__clzsi2+0x36>
     bea:	28 f0       	brcs	.+10     	; 0xbf6 <__clzsi2+0x36>
     bec:	88 e0       	ldi	r24, 0x08	; 8
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	a0 e0       	ldi	r26, 0x00	; 0
     bf2:	b0 e0       	ldi	r27, 0x00	; 0
     bf4:	17 c0       	rjmp	.+46     	; 0xc24 <__clzsi2+0x64>
     bf6:	80 e0       	ldi	r24, 0x00	; 0
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	a0 e0       	ldi	r26, 0x00	; 0
     bfc:	b0 e0       	ldi	r27, 0x00	; 0
     bfe:	12 c0       	rjmp	.+36     	; 0xc24 <__clzsi2+0x64>
     c00:	80 e0       	ldi	r24, 0x00	; 0
     c02:	e8 16       	cp	r14, r24
     c04:	80 e0       	ldi	r24, 0x00	; 0
     c06:	f8 06       	cpc	r15, r24
     c08:	80 e0       	ldi	r24, 0x00	; 0
     c0a:	08 07       	cpc	r16, r24
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	18 07       	cpc	r17, r24
     c10:	28 f0       	brcs	.+10     	; 0xc1c <__clzsi2+0x5c>
     c12:	88 e1       	ldi	r24, 0x18	; 24
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	a0 e0       	ldi	r26, 0x00	; 0
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__clzsi2+0x64>
     c1c:	80 e1       	ldi	r24, 0x10	; 16
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	20 e2       	ldi	r18, 0x20	; 32
     c26:	30 e0       	ldi	r19, 0x00	; 0
     c28:	40 e0       	ldi	r20, 0x00	; 0
     c2a:	50 e0       	ldi	r21, 0x00	; 0
     c2c:	28 1b       	sub	r18, r24
     c2e:	39 0b       	sbc	r19, r25
     c30:	4a 0b       	sbc	r20, r26
     c32:	5b 0b       	sbc	r21, r27
     c34:	04 c0       	rjmp	.+8      	; 0xc3e <__clzsi2+0x7e>
     c36:	16 95       	lsr	r17
     c38:	07 95       	ror	r16
     c3a:	f7 94       	ror	r15
     c3c:	e7 94       	ror	r14
     c3e:	8a 95       	dec	r24
     c40:	d2 f7       	brpl	.-12     	; 0xc36 <__clzsi2+0x76>
     c42:	f7 01       	movw	r30, r14
     c44:	e8 59       	subi	r30, 0x98	; 152
     c46:	ff 4f       	sbci	r31, 0xFF	; 255
     c48:	80 81       	ld	r24, Z
     c4a:	28 1b       	sub	r18, r24
     c4c:	31 09       	sbc	r19, r1
     c4e:	41 09       	sbc	r20, r1
     c50:	51 09       	sbc	r21, r1
     c52:	c9 01       	movw	r24, r18
     c54:	1f 91       	pop	r17
     c56:	0f 91       	pop	r16
     c58:	ff 90       	pop	r15
     c5a:	ef 90       	pop	r14
     c5c:	08 95       	ret

00000c5e <__pack_f>:
     c5e:	df 92       	push	r13
     c60:	ef 92       	push	r14
     c62:	ff 92       	push	r15
     c64:	0f 93       	push	r16
     c66:	1f 93       	push	r17
     c68:	fc 01       	movw	r30, r24
     c6a:	e4 80       	ldd	r14, Z+4	; 0x04
     c6c:	f5 80       	ldd	r15, Z+5	; 0x05
     c6e:	06 81       	ldd	r16, Z+6	; 0x06
     c70:	17 81       	ldd	r17, Z+7	; 0x07
     c72:	d1 80       	ldd	r13, Z+1	; 0x01
     c74:	80 81       	ld	r24, Z
     c76:	82 30       	cpi	r24, 0x02	; 2
     c78:	48 f4       	brcc	.+18     	; 0xc8c <__pack_f+0x2e>
     c7a:	80 e0       	ldi	r24, 0x00	; 0
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	a0 e1       	ldi	r26, 0x10	; 16
     c80:	b0 e0       	ldi	r27, 0x00	; 0
     c82:	e8 2a       	or	r14, r24
     c84:	f9 2a       	or	r15, r25
     c86:	0a 2b       	or	r16, r26
     c88:	1b 2b       	or	r17, r27
     c8a:	a5 c0       	rjmp	.+330    	; 0xdd6 <__pack_f+0x178>
     c8c:	84 30       	cpi	r24, 0x04	; 4
     c8e:	09 f4       	brne	.+2      	; 0xc92 <__pack_f+0x34>
     c90:	9f c0       	rjmp	.+318    	; 0xdd0 <__pack_f+0x172>
     c92:	82 30       	cpi	r24, 0x02	; 2
     c94:	21 f4       	brne	.+8      	; 0xc9e <__pack_f+0x40>
     c96:	ee 24       	eor	r14, r14
     c98:	ff 24       	eor	r15, r15
     c9a:	87 01       	movw	r16, r14
     c9c:	05 c0       	rjmp	.+10     	; 0xca8 <__pack_f+0x4a>
     c9e:	e1 14       	cp	r14, r1
     ca0:	f1 04       	cpc	r15, r1
     ca2:	01 05       	cpc	r16, r1
     ca4:	11 05       	cpc	r17, r1
     ca6:	19 f4       	brne	.+6      	; 0xcae <__pack_f+0x50>
     ca8:	e0 e0       	ldi	r30, 0x00	; 0
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	96 c0       	rjmp	.+300    	; 0xdda <__pack_f+0x17c>
     cae:	62 81       	ldd	r22, Z+2	; 0x02
     cb0:	73 81       	ldd	r23, Z+3	; 0x03
     cb2:	9f ef       	ldi	r25, 0xFF	; 255
     cb4:	62 38       	cpi	r22, 0x82	; 130
     cb6:	79 07       	cpc	r23, r25
     cb8:	0c f0       	brlt	.+2      	; 0xcbc <__pack_f+0x5e>
     cba:	5b c0       	rjmp	.+182    	; 0xd72 <__pack_f+0x114>
     cbc:	22 e8       	ldi	r18, 0x82	; 130
     cbe:	3f ef       	ldi	r19, 0xFF	; 255
     cc0:	26 1b       	sub	r18, r22
     cc2:	37 0b       	sbc	r19, r23
     cc4:	2a 31       	cpi	r18, 0x1A	; 26
     cc6:	31 05       	cpc	r19, r1
     cc8:	2c f0       	brlt	.+10     	; 0xcd4 <__pack_f+0x76>
     cca:	20 e0       	ldi	r18, 0x00	; 0
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	40 e0       	ldi	r20, 0x00	; 0
     cd0:	50 e0       	ldi	r21, 0x00	; 0
     cd2:	2a c0       	rjmp	.+84     	; 0xd28 <__pack_f+0xca>
     cd4:	b8 01       	movw	r22, r16
     cd6:	a7 01       	movw	r20, r14
     cd8:	02 2e       	mov	r0, r18
     cda:	04 c0       	rjmp	.+8      	; 0xce4 <__pack_f+0x86>
     cdc:	76 95       	lsr	r23
     cde:	67 95       	ror	r22
     ce0:	57 95       	ror	r21
     ce2:	47 95       	ror	r20
     ce4:	0a 94       	dec	r0
     ce6:	d2 f7       	brpl	.-12     	; 0xcdc <__pack_f+0x7e>
     ce8:	81 e0       	ldi	r24, 0x01	; 1
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	a0 e0       	ldi	r26, 0x00	; 0
     cee:	b0 e0       	ldi	r27, 0x00	; 0
     cf0:	04 c0       	rjmp	.+8      	; 0xcfa <__pack_f+0x9c>
     cf2:	88 0f       	add	r24, r24
     cf4:	99 1f       	adc	r25, r25
     cf6:	aa 1f       	adc	r26, r26
     cf8:	bb 1f       	adc	r27, r27
     cfa:	2a 95       	dec	r18
     cfc:	d2 f7       	brpl	.-12     	; 0xcf2 <__pack_f+0x94>
     cfe:	01 97       	sbiw	r24, 0x01	; 1
     d00:	a1 09       	sbc	r26, r1
     d02:	b1 09       	sbc	r27, r1
     d04:	8e 21       	and	r24, r14
     d06:	9f 21       	and	r25, r15
     d08:	a0 23       	and	r26, r16
     d0a:	b1 23       	and	r27, r17
     d0c:	00 97       	sbiw	r24, 0x00	; 0
     d0e:	a1 05       	cpc	r26, r1
     d10:	b1 05       	cpc	r27, r1
     d12:	21 f0       	breq	.+8      	; 0xd1c <__pack_f+0xbe>
     d14:	81 e0       	ldi	r24, 0x01	; 1
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	a0 e0       	ldi	r26, 0x00	; 0
     d1a:	b0 e0       	ldi	r27, 0x00	; 0
     d1c:	9a 01       	movw	r18, r20
     d1e:	ab 01       	movw	r20, r22
     d20:	28 2b       	or	r18, r24
     d22:	39 2b       	or	r19, r25
     d24:	4a 2b       	or	r20, r26
     d26:	5b 2b       	or	r21, r27
     d28:	da 01       	movw	r26, r20
     d2a:	c9 01       	movw	r24, r18
     d2c:	8f 77       	andi	r24, 0x7F	; 127
     d2e:	90 70       	andi	r25, 0x00	; 0
     d30:	a0 70       	andi	r26, 0x00	; 0
     d32:	b0 70       	andi	r27, 0x00	; 0
     d34:	80 34       	cpi	r24, 0x40	; 64
     d36:	91 05       	cpc	r25, r1
     d38:	a1 05       	cpc	r26, r1
     d3a:	b1 05       	cpc	r27, r1
     d3c:	39 f4       	brne	.+14     	; 0xd4c <__pack_f+0xee>
     d3e:	27 ff       	sbrs	r18, 7
     d40:	09 c0       	rjmp	.+18     	; 0xd54 <__pack_f+0xf6>
     d42:	20 5c       	subi	r18, 0xC0	; 192
     d44:	3f 4f       	sbci	r19, 0xFF	; 255
     d46:	4f 4f       	sbci	r20, 0xFF	; 255
     d48:	5f 4f       	sbci	r21, 0xFF	; 255
     d4a:	04 c0       	rjmp	.+8      	; 0xd54 <__pack_f+0xf6>
     d4c:	21 5c       	subi	r18, 0xC1	; 193
     d4e:	3f 4f       	sbci	r19, 0xFF	; 255
     d50:	4f 4f       	sbci	r20, 0xFF	; 255
     d52:	5f 4f       	sbci	r21, 0xFF	; 255
     d54:	e0 e0       	ldi	r30, 0x00	; 0
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	20 30       	cpi	r18, 0x00	; 0
     d5a:	a0 e0       	ldi	r26, 0x00	; 0
     d5c:	3a 07       	cpc	r19, r26
     d5e:	a0 e0       	ldi	r26, 0x00	; 0
     d60:	4a 07       	cpc	r20, r26
     d62:	a0 e4       	ldi	r26, 0x40	; 64
     d64:	5a 07       	cpc	r21, r26
     d66:	10 f0       	brcs	.+4      	; 0xd6c <__pack_f+0x10e>
     d68:	e1 e0       	ldi	r30, 0x01	; 1
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	79 01       	movw	r14, r18
     d6e:	8a 01       	movw	r16, r20
     d70:	27 c0       	rjmp	.+78     	; 0xdc0 <__pack_f+0x162>
     d72:	60 38       	cpi	r22, 0x80	; 128
     d74:	71 05       	cpc	r23, r1
     d76:	64 f5       	brge	.+88     	; 0xdd0 <__pack_f+0x172>
     d78:	fb 01       	movw	r30, r22
     d7a:	e1 58       	subi	r30, 0x81	; 129
     d7c:	ff 4f       	sbci	r31, 0xFF	; 255
     d7e:	d8 01       	movw	r26, r16
     d80:	c7 01       	movw	r24, r14
     d82:	8f 77       	andi	r24, 0x7F	; 127
     d84:	90 70       	andi	r25, 0x00	; 0
     d86:	a0 70       	andi	r26, 0x00	; 0
     d88:	b0 70       	andi	r27, 0x00	; 0
     d8a:	80 34       	cpi	r24, 0x40	; 64
     d8c:	91 05       	cpc	r25, r1
     d8e:	a1 05       	cpc	r26, r1
     d90:	b1 05       	cpc	r27, r1
     d92:	39 f4       	brne	.+14     	; 0xda2 <__pack_f+0x144>
     d94:	e7 fe       	sbrs	r14, 7
     d96:	0d c0       	rjmp	.+26     	; 0xdb2 <__pack_f+0x154>
     d98:	80 e4       	ldi	r24, 0x40	; 64
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	a0 e0       	ldi	r26, 0x00	; 0
     d9e:	b0 e0       	ldi	r27, 0x00	; 0
     da0:	04 c0       	rjmp	.+8      	; 0xdaa <__pack_f+0x14c>
     da2:	8f e3       	ldi	r24, 0x3F	; 63
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	a0 e0       	ldi	r26, 0x00	; 0
     da8:	b0 e0       	ldi	r27, 0x00	; 0
     daa:	e8 0e       	add	r14, r24
     dac:	f9 1e       	adc	r15, r25
     dae:	0a 1f       	adc	r16, r26
     db0:	1b 1f       	adc	r17, r27
     db2:	17 ff       	sbrs	r17, 7
     db4:	05 c0       	rjmp	.+10     	; 0xdc0 <__pack_f+0x162>
     db6:	16 95       	lsr	r17
     db8:	07 95       	ror	r16
     dba:	f7 94       	ror	r15
     dbc:	e7 94       	ror	r14
     dbe:	31 96       	adiw	r30, 0x01	; 1
     dc0:	87 e0       	ldi	r24, 0x07	; 7
     dc2:	16 95       	lsr	r17
     dc4:	07 95       	ror	r16
     dc6:	f7 94       	ror	r15
     dc8:	e7 94       	ror	r14
     dca:	8a 95       	dec	r24
     dcc:	d1 f7       	brne	.-12     	; 0xdc2 <__pack_f+0x164>
     dce:	05 c0       	rjmp	.+10     	; 0xdda <__pack_f+0x17c>
     dd0:	ee 24       	eor	r14, r14
     dd2:	ff 24       	eor	r15, r15
     dd4:	87 01       	movw	r16, r14
     dd6:	ef ef       	ldi	r30, 0xFF	; 255
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	6e 2f       	mov	r22, r30
     ddc:	67 95       	ror	r22
     dde:	66 27       	eor	r22, r22
     de0:	67 95       	ror	r22
     de2:	90 2f       	mov	r25, r16
     de4:	9f 77       	andi	r25, 0x7F	; 127
     de6:	d7 94       	ror	r13
     de8:	dd 24       	eor	r13, r13
     dea:	d7 94       	ror	r13
     dec:	8e 2f       	mov	r24, r30
     dee:	86 95       	lsr	r24
     df0:	49 2f       	mov	r20, r25
     df2:	46 2b       	or	r20, r22
     df4:	58 2f       	mov	r21, r24
     df6:	5d 29       	or	r21, r13
     df8:	b7 01       	movw	r22, r14
     dfa:	ca 01       	movw	r24, r20
     dfc:	1f 91       	pop	r17
     dfe:	0f 91       	pop	r16
     e00:	ff 90       	pop	r15
     e02:	ef 90       	pop	r14
     e04:	df 90       	pop	r13
     e06:	08 95       	ret

00000e08 <__unpack_f>:
     e08:	fc 01       	movw	r30, r24
     e0a:	db 01       	movw	r26, r22
     e0c:	40 81       	ld	r20, Z
     e0e:	51 81       	ldd	r21, Z+1	; 0x01
     e10:	22 81       	ldd	r18, Z+2	; 0x02
     e12:	62 2f       	mov	r22, r18
     e14:	6f 77       	andi	r22, 0x7F	; 127
     e16:	70 e0       	ldi	r23, 0x00	; 0
     e18:	22 1f       	adc	r18, r18
     e1a:	22 27       	eor	r18, r18
     e1c:	22 1f       	adc	r18, r18
     e1e:	93 81       	ldd	r25, Z+3	; 0x03
     e20:	89 2f       	mov	r24, r25
     e22:	88 0f       	add	r24, r24
     e24:	82 2b       	or	r24, r18
     e26:	28 2f       	mov	r18, r24
     e28:	30 e0       	ldi	r19, 0x00	; 0
     e2a:	99 1f       	adc	r25, r25
     e2c:	99 27       	eor	r25, r25
     e2e:	99 1f       	adc	r25, r25
     e30:	11 96       	adiw	r26, 0x01	; 1
     e32:	9c 93       	st	X, r25
     e34:	11 97       	sbiw	r26, 0x01	; 1
     e36:	21 15       	cp	r18, r1
     e38:	31 05       	cpc	r19, r1
     e3a:	a9 f5       	brne	.+106    	; 0xea6 <__unpack_f+0x9e>
     e3c:	41 15       	cp	r20, r1
     e3e:	51 05       	cpc	r21, r1
     e40:	61 05       	cpc	r22, r1
     e42:	71 05       	cpc	r23, r1
     e44:	11 f4       	brne	.+4      	; 0xe4a <__unpack_f+0x42>
     e46:	82 e0       	ldi	r24, 0x02	; 2
     e48:	37 c0       	rjmp	.+110    	; 0xeb8 <__unpack_f+0xb0>
     e4a:	82 e8       	ldi	r24, 0x82	; 130
     e4c:	9f ef       	ldi	r25, 0xFF	; 255
     e4e:	13 96       	adiw	r26, 0x03	; 3
     e50:	9c 93       	st	X, r25
     e52:	8e 93       	st	-X, r24
     e54:	12 97       	sbiw	r26, 0x02	; 2
     e56:	9a 01       	movw	r18, r20
     e58:	ab 01       	movw	r20, r22
     e5a:	67 e0       	ldi	r22, 0x07	; 7
     e5c:	22 0f       	add	r18, r18
     e5e:	33 1f       	adc	r19, r19
     e60:	44 1f       	adc	r20, r20
     e62:	55 1f       	adc	r21, r21
     e64:	6a 95       	dec	r22
     e66:	d1 f7       	brne	.-12     	; 0xe5c <__unpack_f+0x54>
     e68:	83 e0       	ldi	r24, 0x03	; 3
     e6a:	8c 93       	st	X, r24
     e6c:	0d c0       	rjmp	.+26     	; 0xe88 <__unpack_f+0x80>
     e6e:	22 0f       	add	r18, r18
     e70:	33 1f       	adc	r19, r19
     e72:	44 1f       	adc	r20, r20
     e74:	55 1f       	adc	r21, r21
     e76:	12 96       	adiw	r26, 0x02	; 2
     e78:	8d 91       	ld	r24, X+
     e7a:	9c 91       	ld	r25, X
     e7c:	13 97       	sbiw	r26, 0x03	; 3
     e7e:	01 97       	sbiw	r24, 0x01	; 1
     e80:	13 96       	adiw	r26, 0x03	; 3
     e82:	9c 93       	st	X, r25
     e84:	8e 93       	st	-X, r24
     e86:	12 97       	sbiw	r26, 0x02	; 2
     e88:	20 30       	cpi	r18, 0x00	; 0
     e8a:	80 e0       	ldi	r24, 0x00	; 0
     e8c:	38 07       	cpc	r19, r24
     e8e:	80 e0       	ldi	r24, 0x00	; 0
     e90:	48 07       	cpc	r20, r24
     e92:	80 e4       	ldi	r24, 0x40	; 64
     e94:	58 07       	cpc	r21, r24
     e96:	58 f3       	brcs	.-42     	; 0xe6e <__unpack_f+0x66>
     e98:	14 96       	adiw	r26, 0x04	; 4
     e9a:	2d 93       	st	X+, r18
     e9c:	3d 93       	st	X+, r19
     e9e:	4d 93       	st	X+, r20
     ea0:	5c 93       	st	X, r21
     ea2:	17 97       	sbiw	r26, 0x07	; 7
     ea4:	08 95       	ret
     ea6:	2f 3f       	cpi	r18, 0xFF	; 255
     ea8:	31 05       	cpc	r19, r1
     eaa:	79 f4       	brne	.+30     	; 0xeca <__unpack_f+0xc2>
     eac:	41 15       	cp	r20, r1
     eae:	51 05       	cpc	r21, r1
     eb0:	61 05       	cpc	r22, r1
     eb2:	71 05       	cpc	r23, r1
     eb4:	19 f4       	brne	.+6      	; 0xebc <__unpack_f+0xb4>
     eb6:	84 e0       	ldi	r24, 0x04	; 4
     eb8:	8c 93       	st	X, r24
     eba:	08 95       	ret
     ebc:	64 ff       	sbrs	r22, 4
     ebe:	03 c0       	rjmp	.+6      	; 0xec6 <__unpack_f+0xbe>
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	8c 93       	st	X, r24
     ec4:	12 c0       	rjmp	.+36     	; 0xeea <__unpack_f+0xe2>
     ec6:	1c 92       	st	X, r1
     ec8:	10 c0       	rjmp	.+32     	; 0xeea <__unpack_f+0xe2>
     eca:	2f 57       	subi	r18, 0x7F	; 127
     ecc:	30 40       	sbci	r19, 0x00	; 0
     ece:	13 96       	adiw	r26, 0x03	; 3
     ed0:	3c 93       	st	X, r19
     ed2:	2e 93       	st	-X, r18
     ed4:	12 97       	sbiw	r26, 0x02	; 2
     ed6:	83 e0       	ldi	r24, 0x03	; 3
     ed8:	8c 93       	st	X, r24
     eda:	87 e0       	ldi	r24, 0x07	; 7
     edc:	44 0f       	add	r20, r20
     ede:	55 1f       	adc	r21, r21
     ee0:	66 1f       	adc	r22, r22
     ee2:	77 1f       	adc	r23, r23
     ee4:	8a 95       	dec	r24
     ee6:	d1 f7       	brne	.-12     	; 0xedc <__unpack_f+0xd4>
     ee8:	70 64       	ori	r23, 0x40	; 64
     eea:	14 96       	adiw	r26, 0x04	; 4
     eec:	4d 93       	st	X+, r20
     eee:	5d 93       	st	X+, r21
     ef0:	6d 93       	st	X+, r22
     ef2:	7c 93       	st	X, r23
     ef4:	17 97       	sbiw	r26, 0x07	; 7
     ef6:	08 95       	ret

00000ef8 <__fpcmp_parts_f>:
     ef8:	1f 93       	push	r17
     efa:	dc 01       	movw	r26, r24
     efc:	fb 01       	movw	r30, r22
     efe:	9c 91       	ld	r25, X
     f00:	92 30       	cpi	r25, 0x02	; 2
     f02:	08 f4       	brcc	.+2      	; 0xf06 <__fpcmp_parts_f+0xe>
     f04:	47 c0       	rjmp	.+142    	; 0xf94 <__fpcmp_parts_f+0x9c>
     f06:	80 81       	ld	r24, Z
     f08:	82 30       	cpi	r24, 0x02	; 2
     f0a:	08 f4       	brcc	.+2      	; 0xf0e <__fpcmp_parts_f+0x16>
     f0c:	43 c0       	rjmp	.+134    	; 0xf94 <__fpcmp_parts_f+0x9c>
     f0e:	94 30       	cpi	r25, 0x04	; 4
     f10:	51 f4       	brne	.+20     	; 0xf26 <__fpcmp_parts_f+0x2e>
     f12:	11 96       	adiw	r26, 0x01	; 1
     f14:	1c 91       	ld	r17, X
     f16:	84 30       	cpi	r24, 0x04	; 4
     f18:	99 f5       	brne	.+102    	; 0xf80 <__fpcmp_parts_f+0x88>
     f1a:	81 81       	ldd	r24, Z+1	; 0x01
     f1c:	68 2f       	mov	r22, r24
     f1e:	70 e0       	ldi	r23, 0x00	; 0
     f20:	61 1b       	sub	r22, r17
     f22:	71 09       	sbc	r23, r1
     f24:	3f c0       	rjmp	.+126    	; 0xfa4 <__fpcmp_parts_f+0xac>
     f26:	84 30       	cpi	r24, 0x04	; 4
     f28:	21 f0       	breq	.+8      	; 0xf32 <__fpcmp_parts_f+0x3a>
     f2a:	92 30       	cpi	r25, 0x02	; 2
     f2c:	31 f4       	brne	.+12     	; 0xf3a <__fpcmp_parts_f+0x42>
     f2e:	82 30       	cpi	r24, 0x02	; 2
     f30:	b9 f1       	breq	.+110    	; 0xfa0 <__fpcmp_parts_f+0xa8>
     f32:	81 81       	ldd	r24, Z+1	; 0x01
     f34:	88 23       	and	r24, r24
     f36:	89 f1       	breq	.+98     	; 0xf9a <__fpcmp_parts_f+0xa2>
     f38:	2d c0       	rjmp	.+90     	; 0xf94 <__fpcmp_parts_f+0x9c>
     f3a:	11 96       	adiw	r26, 0x01	; 1
     f3c:	1c 91       	ld	r17, X
     f3e:	11 97       	sbiw	r26, 0x01	; 1
     f40:	82 30       	cpi	r24, 0x02	; 2
     f42:	f1 f0       	breq	.+60     	; 0xf80 <__fpcmp_parts_f+0x88>
     f44:	81 81       	ldd	r24, Z+1	; 0x01
     f46:	18 17       	cp	r17, r24
     f48:	d9 f4       	brne	.+54     	; 0xf80 <__fpcmp_parts_f+0x88>
     f4a:	12 96       	adiw	r26, 0x02	; 2
     f4c:	2d 91       	ld	r18, X+
     f4e:	3c 91       	ld	r19, X
     f50:	13 97       	sbiw	r26, 0x03	; 3
     f52:	82 81       	ldd	r24, Z+2	; 0x02
     f54:	93 81       	ldd	r25, Z+3	; 0x03
     f56:	82 17       	cp	r24, r18
     f58:	93 07       	cpc	r25, r19
     f5a:	94 f0       	brlt	.+36     	; 0xf80 <__fpcmp_parts_f+0x88>
     f5c:	28 17       	cp	r18, r24
     f5e:	39 07       	cpc	r19, r25
     f60:	bc f0       	brlt	.+46     	; 0xf90 <__fpcmp_parts_f+0x98>
     f62:	14 96       	adiw	r26, 0x04	; 4
     f64:	8d 91       	ld	r24, X+
     f66:	9d 91       	ld	r25, X+
     f68:	0d 90       	ld	r0, X+
     f6a:	bc 91       	ld	r27, X
     f6c:	a0 2d       	mov	r26, r0
     f6e:	24 81       	ldd	r18, Z+4	; 0x04
     f70:	35 81       	ldd	r19, Z+5	; 0x05
     f72:	46 81       	ldd	r20, Z+6	; 0x06
     f74:	57 81       	ldd	r21, Z+7	; 0x07
     f76:	28 17       	cp	r18, r24
     f78:	39 07       	cpc	r19, r25
     f7a:	4a 07       	cpc	r20, r26
     f7c:	5b 07       	cpc	r21, r27
     f7e:	18 f4       	brcc	.+6      	; 0xf86 <__fpcmp_parts_f+0x8e>
     f80:	11 23       	and	r17, r17
     f82:	41 f0       	breq	.+16     	; 0xf94 <__fpcmp_parts_f+0x9c>
     f84:	0a c0       	rjmp	.+20     	; 0xf9a <__fpcmp_parts_f+0xa2>
     f86:	82 17       	cp	r24, r18
     f88:	93 07       	cpc	r25, r19
     f8a:	a4 07       	cpc	r26, r20
     f8c:	b5 07       	cpc	r27, r21
     f8e:	40 f4       	brcc	.+16     	; 0xfa0 <__fpcmp_parts_f+0xa8>
     f90:	11 23       	and	r17, r17
     f92:	19 f0       	breq	.+6      	; 0xf9a <__fpcmp_parts_f+0xa2>
     f94:	61 e0       	ldi	r22, 0x01	; 1
     f96:	70 e0       	ldi	r23, 0x00	; 0
     f98:	05 c0       	rjmp	.+10     	; 0xfa4 <__fpcmp_parts_f+0xac>
     f9a:	6f ef       	ldi	r22, 0xFF	; 255
     f9c:	7f ef       	ldi	r23, 0xFF	; 255
     f9e:	02 c0       	rjmp	.+4      	; 0xfa4 <__fpcmp_parts_f+0xac>
     fa0:	60 e0       	ldi	r22, 0x00	; 0
     fa2:	70 e0       	ldi	r23, 0x00	; 0
     fa4:	cb 01       	movw	r24, r22
     fa6:	1f 91       	pop	r17
     fa8:	08 95       	ret

00000faa <Timer1_Init>:
#include "Timer1.h"
u32 G_Prescaller ;
u32 G_Counts = 0 ;
void (*Timer1_ptr)(void) ;
void Timer1_Init           (u32 Prescaller , u8 Mode)
{
     faa:	df 93       	push	r29
     fac:	cf 93       	push	r28
     fae:	cd b7       	in	r28, 0x3d	; 61
     fb0:	de b7       	in	r29, 0x3e	; 62
     fb2:	2b 97       	sbiw	r28, 0x0b	; 11
     fb4:	0f b6       	in	r0, 0x3f	; 63
     fb6:	f8 94       	cli
     fb8:	de bf       	out	0x3e, r29	; 62
     fba:	0f be       	out	0x3f, r0	; 63
     fbc:	cd bf       	out	0x3d, r28	; 61
     fbe:	69 83       	std	Y+1, r22	; 0x01
     fc0:	7a 83       	std	Y+2, r23	; 0x02
     fc2:	8b 83       	std	Y+3, r24	; 0x03
     fc4:	9c 83       	std	Y+4, r25	; 0x04
     fc6:	4d 83       	std	Y+5, r20	; 0x05
	G_Prescaller = Prescaller ;
     fc8:	89 81       	ldd	r24, Y+1	; 0x01
     fca:	9a 81       	ldd	r25, Y+2	; 0x02
     fcc:	ab 81       	ldd	r26, Y+3	; 0x03
     fce:	bc 81       	ldd	r27, Y+4	; 0x04
     fd0:	80 93 80 01 	sts	0x0180, r24
     fd4:	90 93 81 01 	sts	0x0181, r25
     fd8:	a0 93 82 01 	sts	0x0182, r26
     fdc:	b0 93 83 01 	sts	0x0183, r27
	switch (Prescaller)
     fe0:	89 81       	ldd	r24, Y+1	; 0x01
     fe2:	9a 81       	ldd	r25, Y+2	; 0x02
     fe4:	ab 81       	ldd	r26, Y+3	; 0x03
     fe6:	bc 81       	ldd	r27, Y+4	; 0x04
     fe8:	88 87       	std	Y+8, r24	; 0x08
     fea:	99 87       	std	Y+9, r25	; 0x09
     fec:	aa 87       	std	Y+10, r26	; 0x0a
     fee:	bb 87       	std	Y+11, r27	; 0x0b
     ff0:	88 85       	ldd	r24, Y+8	; 0x08
     ff2:	99 85       	ldd	r25, Y+9	; 0x09
     ff4:	aa 85       	ldd	r26, Y+10	; 0x0a
     ff6:	bb 85       	ldd	r27, Y+11	; 0x0b
     ff8:	80 34       	cpi	r24, 0x40	; 64
     ffa:	91 05       	cpc	r25, r1
     ffc:	a1 05       	cpc	r26, r1
     ffe:	b1 05       	cpc	r27, r1
    1000:	09 f4       	brne	.+2      	; 0x1004 <Timer1_Init+0x5a>
    1002:	63 c0       	rjmp	.+198    	; 0x10ca <Timer1_Init+0x120>
    1004:	88 85       	ldd	r24, Y+8	; 0x08
    1006:	99 85       	ldd	r25, Y+9	; 0x09
    1008:	aa 85       	ldd	r26, Y+10	; 0x0a
    100a:	bb 85       	ldd	r27, Y+11	; 0x0b
    100c:	81 34       	cpi	r24, 0x41	; 65
    100e:	91 05       	cpc	r25, r1
    1010:	a1 05       	cpc	r26, r1
    1012:	b1 05       	cpc	r27, r1
    1014:	98 f4       	brcc	.+38     	; 0x103c <Timer1_Init+0x92>
    1016:	88 85       	ldd	r24, Y+8	; 0x08
    1018:	99 85       	ldd	r25, Y+9	; 0x09
    101a:	aa 85       	ldd	r26, Y+10	; 0x0a
    101c:	bb 85       	ldd	r27, Y+11	; 0x0b
    101e:	81 30       	cpi	r24, 0x01	; 1
    1020:	91 05       	cpc	r25, r1
    1022:	a1 05       	cpc	r26, r1
    1024:	b1 05       	cpc	r27, r1
    1026:	29 f1       	breq	.+74     	; 0x1072 <Timer1_Init+0xc8>
    1028:	88 85       	ldd	r24, Y+8	; 0x08
    102a:	99 85       	ldd	r25, Y+9	; 0x09
    102c:	aa 85       	ldd	r26, Y+10	; 0x0a
    102e:	bb 85       	ldd	r27, Y+11	; 0x0b
    1030:	88 30       	cpi	r24, 0x08	; 8
    1032:	91 05       	cpc	r25, r1
    1034:	a1 05       	cpc	r26, r1
    1036:	b1 05       	cpc	r27, r1
    1038:	91 f1       	breq	.+100    	; 0x109e <Timer1_Init+0xf4>
    103a:	88 c0       	rjmp	.+272    	; 0x114c <Timer1_Init+0x1a2>
    103c:	88 85       	ldd	r24, Y+8	; 0x08
    103e:	99 85       	ldd	r25, Y+9	; 0x09
    1040:	aa 85       	ldd	r26, Y+10	; 0x0a
    1042:	bb 85       	ldd	r27, Y+11	; 0x0b
    1044:	80 30       	cpi	r24, 0x00	; 0
    1046:	21 e0       	ldi	r18, 0x01	; 1
    1048:	92 07       	cpc	r25, r18
    104a:	20 e0       	ldi	r18, 0x00	; 0
    104c:	a2 07       	cpc	r26, r18
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	b2 07       	cpc	r27, r18
    1052:	09 f4       	brne	.+2      	; 0x1056 <Timer1_Init+0xac>
    1054:	50 c0       	rjmp	.+160    	; 0x10f6 <Timer1_Init+0x14c>
    1056:	88 85       	ldd	r24, Y+8	; 0x08
    1058:	99 85       	ldd	r25, Y+9	; 0x09
    105a:	aa 85       	ldd	r26, Y+10	; 0x0a
    105c:	bb 85       	ldd	r27, Y+11	; 0x0b
    105e:	80 30       	cpi	r24, 0x00	; 0
    1060:	24 e0       	ldi	r18, 0x04	; 4
    1062:	92 07       	cpc	r25, r18
    1064:	20 e0       	ldi	r18, 0x00	; 0
    1066:	a2 07       	cpc	r26, r18
    1068:	20 e0       	ldi	r18, 0x00	; 0
    106a:	b2 07       	cpc	r27, r18
    106c:	09 f4       	brne	.+2      	; 0x1070 <Timer1_Init+0xc6>
    106e:	59 c0       	rjmp	.+178    	; 0x1122 <Timer1_Init+0x178>
    1070:	6d c0       	rjmp	.+218    	; 0x114c <Timer1_Init+0x1a2>
	{
	case TIMER1_PRESCALLER_1    :
		CLR_BIT(TCCR1B , CS12) ;
    1072:	ae e4       	ldi	r26, 0x4E	; 78
    1074:	b0 e0       	ldi	r27, 0x00	; 0
    1076:	ee e4       	ldi	r30, 0x4E	; 78
    1078:	f0 e0       	ldi	r31, 0x00	; 0
    107a:	80 81       	ld	r24, Z
    107c:	8b 7f       	andi	r24, 0xFB	; 251
    107e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , CS11) ;
    1080:	ae e4       	ldi	r26, 0x4E	; 78
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	ee e4       	ldi	r30, 0x4E	; 78
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	8d 7f       	andi	r24, 0xFD	; 253
    108c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , CS10) ;
    108e:	ae e4       	ldi	r26, 0x4E	; 78
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	ee e4       	ldi	r30, 0x4E	; 78
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	81 60       	ori	r24, 0x01	; 1
    109a:	8c 93       	st	X, r24
    109c:	57 c0       	rjmp	.+174    	; 0x114c <Timer1_Init+0x1a2>
		break ;
	case TIMER1_PRESCALLER_8    :
		CLR_BIT(TCCR1B , CS12) ;
    109e:	ae e4       	ldi	r26, 0x4E	; 78
    10a0:	b0 e0       	ldi	r27, 0x00	; 0
    10a2:	ee e4       	ldi	r30, 0x4E	; 78
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	80 81       	ld	r24, Z
    10a8:	8b 7f       	andi	r24, 0xFB	; 251
    10aa:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , CS11) ;
    10ac:	ae e4       	ldi	r26, 0x4E	; 78
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	ee e4       	ldi	r30, 0x4E	; 78
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	82 60       	ori	r24, 0x02	; 2
    10b8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , CS10) ;
    10ba:	ae e4       	ldi	r26, 0x4E	; 78
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	ee e4       	ldi	r30, 0x4E	; 78
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	8e 7f       	andi	r24, 0xFE	; 254
    10c6:	8c 93       	st	X, r24
    10c8:	41 c0       	rjmp	.+130    	; 0x114c <Timer1_Init+0x1a2>
		break ;
	case TIMER1_PRESCALLER_64   :
		CLR_BIT(TCCR1B , CS12) ;
    10ca:	ae e4       	ldi	r26, 0x4E	; 78
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	ee e4       	ldi	r30, 0x4E	; 78
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	8b 7f       	andi	r24, 0xFB	; 251
    10d6:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , CS11) ;
    10d8:	ae e4       	ldi	r26, 0x4E	; 78
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	ee e4       	ldi	r30, 0x4E	; 78
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	82 60       	ori	r24, 0x02	; 2
    10e4:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , CS10) ;
    10e6:	ae e4       	ldi	r26, 0x4E	; 78
    10e8:	b0 e0       	ldi	r27, 0x00	; 0
    10ea:	ee e4       	ldi	r30, 0x4E	; 78
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	81 60       	ori	r24, 0x01	; 1
    10f2:	8c 93       	st	X, r24
    10f4:	2b c0       	rjmp	.+86     	; 0x114c <Timer1_Init+0x1a2>
		break ;
	case TIMER1_PRESCALLER_256  :
		SET_BIT(TCCR1B , CS12) ;
    10f6:	ae e4       	ldi	r26, 0x4E	; 78
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	ee e4       	ldi	r30, 0x4E	; 78
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	84 60       	ori	r24, 0x04	; 4
    1102:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , CS11) ;
    1104:	ae e4       	ldi	r26, 0x4E	; 78
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	ee e4       	ldi	r30, 0x4E	; 78
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	8d 7f       	andi	r24, 0xFD	; 253
    1110:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , CS10) ;
    1112:	ae e4       	ldi	r26, 0x4E	; 78
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	ee e4       	ldi	r30, 0x4E	; 78
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	8e 7f       	andi	r24, 0xFE	; 254
    111e:	8c 93       	st	X, r24
    1120:	15 c0       	rjmp	.+42     	; 0x114c <Timer1_Init+0x1a2>
		break ;
	case TIMER1_PRESCALLER_1024 :
		SET_BIT(TCCR1B , CS12) ;
    1122:	ae e4       	ldi	r26, 0x4E	; 78
    1124:	b0 e0       	ldi	r27, 0x00	; 0
    1126:	ee e4       	ldi	r30, 0x4E	; 78
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	80 81       	ld	r24, Z
    112c:	84 60       	ori	r24, 0x04	; 4
    112e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , CS11) ;
    1130:	ae e4       	ldi	r26, 0x4E	; 78
    1132:	b0 e0       	ldi	r27, 0x00	; 0
    1134:	ee e4       	ldi	r30, 0x4E	; 78
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	8d 7f       	andi	r24, 0xFD	; 253
    113c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , CS10) ;
    113e:	ae e4       	ldi	r26, 0x4E	; 78
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	ee e4       	ldi	r30, 0x4E	; 78
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	81 60       	ori	r24, 0x01	; 1
    114a:	8c 93       	st	X, r24
		break ;
	}

	switch (Mode)
    114c:	8d 81       	ldd	r24, Y+5	; 0x05
    114e:	a8 2f       	mov	r26, r24
    1150:	b0 e0       	ldi	r27, 0x00	; 0
    1152:	bf 83       	std	Y+7, r27	; 0x07
    1154:	ae 83       	std	Y+6, r26	; 0x06
    1156:	2e 81       	ldd	r18, Y+6	; 0x06
    1158:	3f 81       	ldd	r19, Y+7	; 0x07
    115a:	28 30       	cpi	r18, 0x08	; 8
    115c:	31 05       	cpc	r19, r1
    115e:	09 f4       	brne	.+2      	; 0x1162 <Timer1_Init+0x1b8>
    1160:	e0 c1       	rjmp	.+960    	; 0x1522 <Timer1_Init+0x578>
    1162:	8e 81       	ldd	r24, Y+6	; 0x06
    1164:	9f 81       	ldd	r25, Y+7	; 0x07
    1166:	89 30       	cpi	r24, 0x09	; 9
    1168:	91 05       	cpc	r25, r1
    116a:	54 f5       	brge	.+84     	; 0x11c0 <Timer1_Init+0x216>
    116c:	ae 81       	ldd	r26, Y+6	; 0x06
    116e:	bf 81       	ldd	r27, Y+7	; 0x07
    1170:	a4 30       	cpi	r26, 0x04	; 4
    1172:	b1 05       	cpc	r27, r1
    1174:	09 f4       	brne	.+2      	; 0x1178 <Timer1_Init+0x1ce>
    1176:	c9 c0       	rjmp	.+402    	; 0x130a <Timer1_Init+0x360>
    1178:	2e 81       	ldd	r18, Y+6	; 0x06
    117a:	3f 81       	ldd	r19, Y+7	; 0x07
    117c:	25 30       	cpi	r18, 0x05	; 5
    117e:	31 05       	cpc	r19, r1
    1180:	94 f4       	brge	.+36     	; 0x11a6 <Timer1_Init+0x1fc>
    1182:	8e 81       	ldd	r24, Y+6	; 0x06
    1184:	9f 81       	ldd	r25, Y+7	; 0x07
    1186:	82 30       	cpi	r24, 0x02	; 2
    1188:	91 05       	cpc	r25, r1
    118a:	09 f4       	brne	.+2      	; 0x118e <Timer1_Init+0x1e4>
    118c:	68 c0       	rjmp	.+208    	; 0x125e <Timer1_Init+0x2b4>
    118e:	ae 81       	ldd	r26, Y+6	; 0x06
    1190:	bf 81       	ldd	r27, Y+7	; 0x07
    1192:	a3 30       	cpi	r26, 0x03	; 3
    1194:	b1 05       	cpc	r27, r1
    1196:	0c f0       	brlt	.+2      	; 0x119a <Timer1_Init+0x1f0>
    1198:	8d c0       	rjmp	.+282    	; 0x12b4 <Timer1_Init+0x30a>
    119a:	2e 81       	ldd	r18, Y+6	; 0x06
    119c:	3f 81       	ldd	r19, Y+7	; 0x07
    119e:	21 30       	cpi	r18, 0x01	; 1
    11a0:	31 05       	cpc	r19, r1
    11a2:	c9 f1       	breq	.+114    	; 0x1216 <Timer1_Init+0x26c>
    11a4:	d5 c3       	rjmp	.+1962   	; 0x1950 <Timer1_Init+0x9a6>
    11a6:	8e 81       	ldd	r24, Y+6	; 0x06
    11a8:	9f 81       	ldd	r25, Y+7	; 0x07
    11aa:	86 30       	cpi	r24, 0x06	; 6
    11ac:	91 05       	cpc	r25, r1
    11ae:	09 f4       	brne	.+2      	; 0x11b2 <Timer1_Init+0x208>
    11b0:	32 c1       	rjmp	.+612    	; 0x1416 <Timer1_Init+0x46c>
    11b2:	ae 81       	ldd	r26, Y+6	; 0x06
    11b4:	bf 81       	ldd	r27, Y+7	; 0x07
    11b6:	a7 30       	cpi	r26, 0x07	; 7
    11b8:	b1 05       	cpc	r27, r1
    11ba:	0c f0       	brlt	.+2      	; 0x11be <Timer1_Init+0x214>
    11bc:	6f c1       	rjmp	.+734    	; 0x149c <Timer1_Init+0x4f2>
    11be:	e8 c0       	rjmp	.+464    	; 0x1390 <Timer1_Init+0x3e6>
    11c0:	2e 81       	ldd	r18, Y+6	; 0x06
    11c2:	3f 81       	ldd	r19, Y+7	; 0x07
    11c4:	2c 30       	cpi	r18, 0x0C	; 12
    11c6:	31 05       	cpc	r19, r1
    11c8:	09 f4       	brne	.+2      	; 0x11cc <Timer1_Init+0x222>
    11ca:	b7 c2       	rjmp	.+1390   	; 0x173a <Timer1_Init+0x790>
    11cc:	8e 81       	ldd	r24, Y+6	; 0x06
    11ce:	9f 81       	ldd	r25, Y+7	; 0x07
    11d0:	8d 30       	cpi	r24, 0x0D	; 13
    11d2:	91 05       	cpc	r25, r1
    11d4:	6c f4       	brge	.+26     	; 0x11f0 <Timer1_Init+0x246>
    11d6:	ae 81       	ldd	r26, Y+6	; 0x06
    11d8:	bf 81       	ldd	r27, Y+7	; 0x07
    11da:	aa 30       	cpi	r26, 0x0A	; 10
    11dc:	b1 05       	cpc	r27, r1
    11de:	09 f4       	brne	.+2      	; 0x11e2 <Timer1_Init+0x238>
    11e0:	26 c2       	rjmp	.+1100   	; 0x162e <Timer1_Init+0x684>
    11e2:	2e 81       	ldd	r18, Y+6	; 0x06
    11e4:	3f 81       	ldd	r19, Y+7	; 0x07
    11e6:	2b 30       	cpi	r18, 0x0B	; 11
    11e8:	31 05       	cpc	r19, r1
    11ea:	0c f0       	brlt	.+2      	; 0x11ee <Timer1_Init+0x244>
    11ec:	63 c2       	rjmp	.+1222   	; 0x16b4 <Timer1_Init+0x70a>
    11ee:	dc c1       	rjmp	.+952    	; 0x15a8 <Timer1_Init+0x5fe>
    11f0:	8e 81       	ldd	r24, Y+6	; 0x06
    11f2:	9f 81       	ldd	r25, Y+7	; 0x07
    11f4:	8e 30       	cpi	r24, 0x0E	; 14
    11f6:	91 05       	cpc	r25, r1
    11f8:	09 f4       	brne	.+2      	; 0x11fc <Timer1_Init+0x252>
    11fa:	25 c3       	rjmp	.+1610   	; 0x1846 <Timer1_Init+0x89c>
    11fc:	ae 81       	ldd	r26, Y+6	; 0x06
    11fe:	bf 81       	ldd	r27, Y+7	; 0x07
    1200:	ae 30       	cpi	r26, 0x0E	; 14
    1202:	b1 05       	cpc	r27, r1
    1204:	0c f4       	brge	.+2      	; 0x1208 <Timer1_Init+0x25e>
    1206:	dc c2       	rjmp	.+1464   	; 0x17c0 <Timer1_Init+0x816>
    1208:	2e 81       	ldd	r18, Y+6	; 0x06
    120a:	3f 81       	ldd	r19, Y+7	; 0x07
    120c:	2f 30       	cpi	r18, 0x0F	; 15
    120e:	31 05       	cpc	r19, r1
    1210:	09 f4       	brne	.+2      	; 0x1214 <Timer1_Init+0x26a>
    1212:	5c c3       	rjmp	.+1720   	; 0x18cc <Timer1_Init+0x922>
    1214:	9d c3       	rjmp	.+1850   	; 0x1950 <Timer1_Init+0x9a6>
	{
	case TIMER1_OVF                     :
		CLR_BIT(TCCR1B , WGM13) ;
    1216:	ae e4       	ldi	r26, 0x4E	; 78
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	ee e4       	ldi	r30, 0x4E	; 78
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	80 81       	ld	r24, Z
    1220:	8f 7e       	andi	r24, 0xEF	; 239
    1222:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    1224:	ae e4       	ldi	r26, 0x4E	; 78
    1226:	b0 e0       	ldi	r27, 0x00	; 0
    1228:	ee e4       	ldi	r30, 0x4E	; 78
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	87 7f       	andi	r24, 0xF7	; 247
    1230:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM11) ;
    1232:	af e4       	ldi	r26, 0x4F	; 79
    1234:	b0 e0       	ldi	r27, 0x00	; 0
    1236:	ef e4       	ldi	r30, 0x4F	; 79
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	80 81       	ld	r24, Z
    123c:	8d 7f       	andi	r24, 0xFD	; 253
    123e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    1240:	af e4       	ldi	r26, 0x4F	; 79
    1242:	b0 e0       	ldi	r27, 0x00	; 0
    1244:	ef e4       	ldi	r30, 0x4F	; 79
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	80 81       	ld	r24, Z
    124a:	8e 7f       	andi	r24, 0xFE	; 254
    124c:	8c 93       	st	X, r24

		SET_BIT(TIMSK , TOIE1) ;
    124e:	a9 e5       	ldi	r26, 0x59	; 89
    1250:	b0 e0       	ldi	r27, 0x00	; 0
    1252:	e9 e5       	ldi	r30, 0x59	; 89
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	84 60       	ori	r24, 0x04	; 4
    125a:	8c 93       	st	X, r24
    125c:	79 c3       	rjmp	.+1778   	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_CTC_TOP_OCR1A           :
		CLR_BIT(TCCR1B , WGM13) ;
    125e:	ae e4       	ldi	r26, 0x4E	; 78
    1260:	b0 e0       	ldi	r27, 0x00	; 0
    1262:	ee e4       	ldi	r30, 0x4E	; 78
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	80 81       	ld	r24, Z
    1268:	8f 7e       	andi	r24, 0xEF	; 239
    126a:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , WGM12) ;
    126c:	ae e4       	ldi	r26, 0x4E	; 78
    126e:	b0 e0       	ldi	r27, 0x00	; 0
    1270:	ee e4       	ldi	r30, 0x4E	; 78
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	88 60       	ori	r24, 0x08	; 8
    1278:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM11) ;
    127a:	af e4       	ldi	r26, 0x4F	; 79
    127c:	b0 e0       	ldi	r27, 0x00	; 0
    127e:	ef e4       	ldi	r30, 0x4F	; 79
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	80 81       	ld	r24, Z
    1284:	8d 7f       	andi	r24, 0xFD	; 253
    1286:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    1288:	af e4       	ldi	r26, 0x4F	; 79
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	ef e4       	ldi	r30, 0x4F	; 79
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	8e 7f       	andi	r24, 0xFE	; 254
    1294:	8c 93       	st	X, r24

		SET_BIT(TIMSK , OCIE1B) ;
    1296:	a9 e5       	ldi	r26, 0x59	; 89
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	e9 e5       	ldi	r30, 0x59	; 89
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	88 60       	ori	r24, 0x08	; 8
    12a2:	8c 93       	st	X, r24
		SET_BIT(TIMSK , OCIE1A) ;
    12a4:	a9 e5       	ldi	r26, 0x59	; 89
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	e9 e5       	ldi	r30, 0x59	; 89
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	80 61       	ori	r24, 0x10	; 16
    12b0:	8c 93       	st	X, r24
    12b2:	4e c3       	rjmp	.+1692   	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_CTC_TOP_ICR1            :
		SET_BIT(TCCR1B , WGM13) ;
    12b4:	ae e4       	ldi	r26, 0x4E	; 78
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	ee e4       	ldi	r30, 0x4E	; 78
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	80 61       	ori	r24, 0x10	; 16
    12c0:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , WGM12) ;
    12c2:	ae e4       	ldi	r26, 0x4E	; 78
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	ee e4       	ldi	r30, 0x4E	; 78
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	88 60       	ori	r24, 0x08	; 8
    12ce:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM11) ;
    12d0:	af e4       	ldi	r26, 0x4F	; 79
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	ef e4       	ldi	r30, 0x4F	; 79
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	8d 7f       	andi	r24, 0xFD	; 253
    12dc:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    12de:	af e4       	ldi	r26, 0x4F	; 79
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	ef e4       	ldi	r30, 0x4F	; 79
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	8e 7f       	andi	r24, 0xFE	; 254
    12ea:	8c 93       	st	X, r24

		SET_BIT(TIMSK , OCIE1B) ;
    12ec:	a9 e5       	ldi	r26, 0x59	; 89
    12ee:	b0 e0       	ldi	r27, 0x00	; 0
    12f0:	e9 e5       	ldi	r30, 0x59	; 89
    12f2:	f0 e0       	ldi	r31, 0x00	; 0
    12f4:	80 81       	ld	r24, Z
    12f6:	88 60       	ori	r24, 0x08	; 8
    12f8:	8c 93       	st	X, r24
		SET_BIT(TIMSK , OCIE1A) ;
    12fa:	a9 e5       	ldi	r26, 0x59	; 89
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	e9 e5       	ldi	r30, 0x59	; 89
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	80 61       	ori	r24, 0x10	; 16
    1306:	8c 93       	st	X, r24
    1308:	23 c3       	rjmp	.+1606   	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_FAST_PWM_8BIT           :
		CLR_BIT(TCCR1B , WGM13) ;
    130a:	ae e4       	ldi	r26, 0x4E	; 78
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	ee e4       	ldi	r30, 0x4E	; 78
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	8f 7e       	andi	r24, 0xEF	; 239
    1316:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , WGM12) ;
    1318:	ae e4       	ldi	r26, 0x4E	; 78
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	ee e4       	ldi	r30, 0x4E	; 78
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	88 60       	ori	r24, 0x08	; 8
    1324:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM11) ;
    1326:	af e4       	ldi	r26, 0x4F	; 79
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	ef e4       	ldi	r30, 0x4F	; 79
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	8d 7f       	andi	r24, 0xFD	; 253
    1332:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM10) ;
    1334:	af e4       	ldi	r26, 0x4F	; 79
    1336:	b0 e0       	ldi	r27, 0x00	; 0
    1338:	ef e4       	ldi	r30, 0x4F	; 79
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	80 81       	ld	r24, Z
    133e:	81 60       	ori	r24, 0x01	; 1
    1340:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    1342:	af e4       	ldi	r26, 0x4F	; 79
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	ef e4       	ldi	r30, 0x4F	; 79
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	80 68       	ori	r24, 0x80	; 128
    134e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    1350:	af e4       	ldi	r26, 0x4F	; 79
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	ef e4       	ldi	r30, 0x4F	; 79
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	8f 7b       	andi	r24, 0xBF	; 191
    135c:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    135e:	af e4       	ldi	r26, 0x4F	; 79
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	ef e4       	ldi	r30, 0x4F	; 79
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	80 62       	ori	r24, 0x20	; 32
    136a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    136c:	af e4       	ldi	r26, 0x4F	; 79
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	ef e4       	ldi	r30, 0x4F	; 79
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	8f 7e       	andi	r24, 0xEF	; 239
    1378:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    137a:	84 e0       	ldi	r24, 0x04	; 4
    137c:	64 e0       	ldi	r22, 0x04	; 4
    137e:	41 e0       	ldi	r20, 0x01	; 1
    1380:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    1384:	84 e0       	ldi	r24, 0x04	; 4
    1386:	65 e0       	ldi	r22, 0x05	; 5
    1388:	41 e0       	ldi	r20, 0x01	; 1
    138a:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    138e:	e0 c2       	rjmp	.+1472   	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_FAST_PWM_9BIT           :
		CLR_BIT(TCCR1B , WGM13) ;
    1390:	ae e4       	ldi	r26, 0x4E	; 78
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	ee e4       	ldi	r30, 0x4E	; 78
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
    139a:	8f 7e       	andi	r24, 0xEF	; 239
    139c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , WGM12) ;
    139e:	ae e4       	ldi	r26, 0x4E	; 78
    13a0:	b0 e0       	ldi	r27, 0x00	; 0
    13a2:	ee e4       	ldi	r30, 0x4E	; 78
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	80 81       	ld	r24, Z
    13a8:	88 60       	ori	r24, 0x08	; 8
    13aa:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    13ac:	af e4       	ldi	r26, 0x4F	; 79
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	ef e4       	ldi	r30, 0x4F	; 79
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 81       	ld	r24, Z
    13b6:	82 60       	ori	r24, 0x02	; 2
    13b8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    13ba:	af e4       	ldi	r26, 0x4F	; 79
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	ef e4       	ldi	r30, 0x4F	; 79
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	8e 7f       	andi	r24, 0xFE	; 254
    13c6:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    13c8:	af e4       	ldi	r26, 0x4F	; 79
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	ef e4       	ldi	r30, 0x4F	; 79
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	80 68       	ori	r24, 0x80	; 128
    13d4:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    13d6:	af e4       	ldi	r26, 0x4F	; 79
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	ef e4       	ldi	r30, 0x4F	; 79
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	8f 7b       	andi	r24, 0xBF	; 191
    13e2:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    13e4:	af e4       	ldi	r26, 0x4F	; 79
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	ef e4       	ldi	r30, 0x4F	; 79
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	80 62       	ori	r24, 0x20	; 32
    13f0:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    13f2:	af e4       	ldi	r26, 0x4F	; 79
    13f4:	b0 e0       	ldi	r27, 0x00	; 0
    13f6:	ef e4       	ldi	r30, 0x4F	; 79
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	80 81       	ld	r24, Z
    13fc:	8f 7e       	andi	r24, 0xEF	; 239
    13fe:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    1400:	84 e0       	ldi	r24, 0x04	; 4
    1402:	64 e0       	ldi	r22, 0x04	; 4
    1404:	41 e0       	ldi	r20, 0x01	; 1
    1406:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    140a:	84 e0       	ldi	r24, 0x04	; 4
    140c:	65 e0       	ldi	r22, 0x05	; 5
    140e:	41 e0       	ldi	r20, 0x01	; 1
    1410:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    1414:	9d c2       	rjmp	.+1338   	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_FAST_PWM_10BIT          :
		CLR_BIT(TCCR1B , WGM13) ;
    1416:	ae e4       	ldi	r26, 0x4E	; 78
    1418:	b0 e0       	ldi	r27, 0x00	; 0
    141a:	ee e4       	ldi	r30, 0x4E	; 78
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	8f 7e       	andi	r24, 0xEF	; 239
    1422:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , WGM12) ;
    1424:	ae e4       	ldi	r26, 0x4E	; 78
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	ee e4       	ldi	r30, 0x4E	; 78
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	88 60       	ori	r24, 0x08	; 8
    1430:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    1432:	af e4       	ldi	r26, 0x4F	; 79
    1434:	b0 e0       	ldi	r27, 0x00	; 0
    1436:	ef e4       	ldi	r30, 0x4F	; 79
    1438:	f0 e0       	ldi	r31, 0x00	; 0
    143a:	80 81       	ld	r24, Z
    143c:	82 60       	ori	r24, 0x02	; 2
    143e:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM10) ;
    1440:	af e4       	ldi	r26, 0x4F	; 79
    1442:	b0 e0       	ldi	r27, 0x00	; 0
    1444:	ef e4       	ldi	r30, 0x4F	; 79
    1446:	f0 e0       	ldi	r31, 0x00	; 0
    1448:	80 81       	ld	r24, Z
    144a:	81 60       	ori	r24, 0x01	; 1
    144c:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    144e:	af e4       	ldi	r26, 0x4F	; 79
    1450:	b0 e0       	ldi	r27, 0x00	; 0
    1452:	ef e4       	ldi	r30, 0x4F	; 79
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	80 81       	ld	r24, Z
    1458:	80 68       	ori	r24, 0x80	; 128
    145a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    145c:	af e4       	ldi	r26, 0x4F	; 79
    145e:	b0 e0       	ldi	r27, 0x00	; 0
    1460:	ef e4       	ldi	r30, 0x4F	; 79
    1462:	f0 e0       	ldi	r31, 0x00	; 0
    1464:	80 81       	ld	r24, Z
    1466:	8f 7b       	andi	r24, 0xBF	; 191
    1468:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    146a:	af e4       	ldi	r26, 0x4F	; 79
    146c:	b0 e0       	ldi	r27, 0x00	; 0
    146e:	ef e4       	ldi	r30, 0x4F	; 79
    1470:	f0 e0       	ldi	r31, 0x00	; 0
    1472:	80 81       	ld	r24, Z
    1474:	80 62       	ori	r24, 0x20	; 32
    1476:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    1478:	af e4       	ldi	r26, 0x4F	; 79
    147a:	b0 e0       	ldi	r27, 0x00	; 0
    147c:	ef e4       	ldi	r30, 0x4F	; 79
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	80 81       	ld	r24, Z
    1482:	8f 7e       	andi	r24, 0xEF	; 239
    1484:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    1486:	84 e0       	ldi	r24, 0x04	; 4
    1488:	64 e0       	ldi	r22, 0x04	; 4
    148a:	41 e0       	ldi	r20, 0x01	; 1
    148c:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    1490:	84 e0       	ldi	r24, 0x04	; 4
    1492:	65 e0       	ldi	r22, 0x05	; 5
    1494:	41 e0       	ldi	r20, 0x01	; 1
    1496:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    149a:	5a c2       	rjmp	.+1204   	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_PHASE_CORRECT_8BIT      :
		CLR_BIT(TCCR1B , WGM13) ;
    149c:	ae e4       	ldi	r26, 0x4E	; 78
    149e:	b0 e0       	ldi	r27, 0x00	; 0
    14a0:	ee e4       	ldi	r30, 0x4E	; 78
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	8f 7e       	andi	r24, 0xEF	; 239
    14a8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    14aa:	ae e4       	ldi	r26, 0x4E	; 78
    14ac:	b0 e0       	ldi	r27, 0x00	; 0
    14ae:	ee e4       	ldi	r30, 0x4E	; 78
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
    14b4:	87 7f       	andi	r24, 0xF7	; 247
    14b6:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM11) ;
    14b8:	af e4       	ldi	r26, 0x4F	; 79
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	ef e4       	ldi	r30, 0x4F	; 79
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	80 81       	ld	r24, Z
    14c2:	8d 7f       	andi	r24, 0xFD	; 253
    14c4:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM10) ;
    14c6:	af e4       	ldi	r26, 0x4F	; 79
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	ef e4       	ldi	r30, 0x4F	; 79
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	81 60       	ori	r24, 0x01	; 1
    14d2:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    14d4:	af e4       	ldi	r26, 0x4F	; 79
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	ef e4       	ldi	r30, 0x4F	; 79
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	80 68       	ori	r24, 0x80	; 128
    14e0:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    14e2:	af e4       	ldi	r26, 0x4F	; 79
    14e4:	b0 e0       	ldi	r27, 0x00	; 0
    14e6:	ef e4       	ldi	r30, 0x4F	; 79
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	8f 7b       	andi	r24, 0xBF	; 191
    14ee:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    14f0:	af e4       	ldi	r26, 0x4F	; 79
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	ef e4       	ldi	r30, 0x4F	; 79
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	80 81       	ld	r24, Z
    14fa:	80 62       	ori	r24, 0x20	; 32
    14fc:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    14fe:	af e4       	ldi	r26, 0x4F	; 79
    1500:	b0 e0       	ldi	r27, 0x00	; 0
    1502:	ef e4       	ldi	r30, 0x4F	; 79
    1504:	f0 e0       	ldi	r31, 0x00	; 0
    1506:	80 81       	ld	r24, Z
    1508:	8f 7e       	andi	r24, 0xEF	; 239
    150a:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    150c:	84 e0       	ldi	r24, 0x04	; 4
    150e:	64 e0       	ldi	r22, 0x04	; 4
    1510:	41 e0       	ldi	r20, 0x01	; 1
    1512:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    1516:	84 e0       	ldi	r24, 0x04	; 4
    1518:	65 e0       	ldi	r22, 0x05	; 5
    151a:	41 e0       	ldi	r20, 0x01	; 1
    151c:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    1520:	17 c2       	rjmp	.+1070   	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_PHASE_CORRECT_9BIT      :
		CLR_BIT(TCCR1B , WGM13) ;
    1522:	ae e4       	ldi	r26, 0x4E	; 78
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	ee e4       	ldi	r30, 0x4E	; 78
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	80 81       	ld	r24, Z
    152c:	8f 7e       	andi	r24, 0xEF	; 239
    152e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    1530:	ae e4       	ldi	r26, 0x4E	; 78
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	ee e4       	ldi	r30, 0x4E	; 78
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	87 7f       	andi	r24, 0xF7	; 247
    153c:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    153e:	af e4       	ldi	r26, 0x4F	; 79
    1540:	b0 e0       	ldi	r27, 0x00	; 0
    1542:	ef e4       	ldi	r30, 0x4F	; 79
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	80 81       	ld	r24, Z
    1548:	82 60       	ori	r24, 0x02	; 2
    154a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    154c:	af e4       	ldi	r26, 0x4F	; 79
    154e:	b0 e0       	ldi	r27, 0x00	; 0
    1550:	ef e4       	ldi	r30, 0x4F	; 79
    1552:	f0 e0       	ldi	r31, 0x00	; 0
    1554:	80 81       	ld	r24, Z
    1556:	8e 7f       	andi	r24, 0xFE	; 254
    1558:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    155a:	af e4       	ldi	r26, 0x4F	; 79
    155c:	b0 e0       	ldi	r27, 0x00	; 0
    155e:	ef e4       	ldi	r30, 0x4F	; 79
    1560:	f0 e0       	ldi	r31, 0x00	; 0
    1562:	80 81       	ld	r24, Z
    1564:	80 68       	ori	r24, 0x80	; 128
    1566:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    1568:	af e4       	ldi	r26, 0x4F	; 79
    156a:	b0 e0       	ldi	r27, 0x00	; 0
    156c:	ef e4       	ldi	r30, 0x4F	; 79
    156e:	f0 e0       	ldi	r31, 0x00	; 0
    1570:	80 81       	ld	r24, Z
    1572:	8f 7b       	andi	r24, 0xBF	; 191
    1574:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    1576:	af e4       	ldi	r26, 0x4F	; 79
    1578:	b0 e0       	ldi	r27, 0x00	; 0
    157a:	ef e4       	ldi	r30, 0x4F	; 79
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	80 81       	ld	r24, Z
    1580:	80 62       	ori	r24, 0x20	; 32
    1582:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    1584:	af e4       	ldi	r26, 0x4F	; 79
    1586:	b0 e0       	ldi	r27, 0x00	; 0
    1588:	ef e4       	ldi	r30, 0x4F	; 79
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	80 81       	ld	r24, Z
    158e:	8f 7e       	andi	r24, 0xEF	; 239
    1590:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    1592:	84 e0       	ldi	r24, 0x04	; 4
    1594:	64 e0       	ldi	r22, 0x04	; 4
    1596:	41 e0       	ldi	r20, 0x01	; 1
    1598:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    159c:	84 e0       	ldi	r24, 0x04	; 4
    159e:	65 e0       	ldi	r22, 0x05	; 5
    15a0:	41 e0       	ldi	r20, 0x01	; 1
    15a2:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    15a6:	d4 c1       	rjmp	.+936    	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_PHASE_CORRECT_10BIT     :
		CLR_BIT(TCCR1B , WGM13) ;
    15a8:	ae e4       	ldi	r26, 0x4E	; 78
    15aa:	b0 e0       	ldi	r27, 0x00	; 0
    15ac:	ee e4       	ldi	r30, 0x4E	; 78
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	80 81       	ld	r24, Z
    15b2:	8f 7e       	andi	r24, 0xEF	; 239
    15b4:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    15b6:	ae e4       	ldi	r26, 0x4E	; 78
    15b8:	b0 e0       	ldi	r27, 0x00	; 0
    15ba:	ee e4       	ldi	r30, 0x4E	; 78
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	87 7f       	andi	r24, 0xF7	; 247
    15c2:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    15c4:	af e4       	ldi	r26, 0x4F	; 79
    15c6:	b0 e0       	ldi	r27, 0x00	; 0
    15c8:	ef e4       	ldi	r30, 0x4F	; 79
    15ca:	f0 e0       	ldi	r31, 0x00	; 0
    15cc:	80 81       	ld	r24, Z
    15ce:	82 60       	ori	r24, 0x02	; 2
    15d0:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM10) ;
    15d2:	af e4       	ldi	r26, 0x4F	; 79
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	ef e4       	ldi	r30, 0x4F	; 79
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	81 60       	ori	r24, 0x01	; 1
    15de:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    15e0:	af e4       	ldi	r26, 0x4F	; 79
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	ef e4       	ldi	r30, 0x4F	; 79
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	80 68       	ori	r24, 0x80	; 128
    15ec:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    15ee:	af e4       	ldi	r26, 0x4F	; 79
    15f0:	b0 e0       	ldi	r27, 0x00	; 0
    15f2:	ef e4       	ldi	r30, 0x4F	; 79
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	80 81       	ld	r24, Z
    15f8:	8f 7b       	andi	r24, 0xBF	; 191
    15fa:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    15fc:	af e4       	ldi	r26, 0x4F	; 79
    15fe:	b0 e0       	ldi	r27, 0x00	; 0
    1600:	ef e4       	ldi	r30, 0x4F	; 79
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	80 81       	ld	r24, Z
    1606:	80 62       	ori	r24, 0x20	; 32
    1608:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    160a:	af e4       	ldi	r26, 0x4F	; 79
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	ef e4       	ldi	r30, 0x4F	; 79
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	8f 7e       	andi	r24, 0xEF	; 239
    1616:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    1618:	84 e0       	ldi	r24, 0x04	; 4
    161a:	64 e0       	ldi	r22, 0x04	; 4
    161c:	41 e0       	ldi	r20, 0x01	; 1
    161e:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    1622:	84 e0       	ldi	r24, 0x04	; 4
    1624:	65 e0       	ldi	r22, 0x05	; 5
    1626:	41 e0       	ldi	r20, 0x01	; 1
    1628:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    162c:	91 c1       	rjmp	.+802    	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_PHASE_CORRECT_TOP_OCR1A :
		SET_BIT(TCCR1B , WGM13) ;
    162e:	ae e4       	ldi	r26, 0x4E	; 78
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	ee e4       	ldi	r30, 0x4E	; 78
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	80 61       	ori	r24, 0x10	; 16
    163a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    163c:	ae e4       	ldi	r26, 0x4E	; 78
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	ee e4       	ldi	r30, 0x4E	; 78
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	80 81       	ld	r24, Z
    1646:	87 7f       	andi	r24, 0xF7	; 247
    1648:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    164a:	af e4       	ldi	r26, 0x4F	; 79
    164c:	b0 e0       	ldi	r27, 0x00	; 0
    164e:	ef e4       	ldi	r30, 0x4F	; 79
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	80 81       	ld	r24, Z
    1654:	82 60       	ori	r24, 0x02	; 2
    1656:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM10) ;
    1658:	af e4       	ldi	r26, 0x4F	; 79
    165a:	b0 e0       	ldi	r27, 0x00	; 0
    165c:	ef e4       	ldi	r30, 0x4F	; 79
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	80 81       	ld	r24, Z
    1662:	81 60       	ori	r24, 0x01	; 1
    1664:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    1666:	af e4       	ldi	r26, 0x4F	; 79
    1668:	b0 e0       	ldi	r27, 0x00	; 0
    166a:	ef e4       	ldi	r30, 0x4F	; 79
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	80 81       	ld	r24, Z
    1670:	80 68       	ori	r24, 0x80	; 128
    1672:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    1674:	af e4       	ldi	r26, 0x4F	; 79
    1676:	b0 e0       	ldi	r27, 0x00	; 0
    1678:	ef e4       	ldi	r30, 0x4F	; 79
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	80 81       	ld	r24, Z
    167e:	8f 7b       	andi	r24, 0xBF	; 191
    1680:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    1682:	af e4       	ldi	r26, 0x4F	; 79
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	ef e4       	ldi	r30, 0x4F	; 79
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	80 62       	ori	r24, 0x20	; 32
    168e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    1690:	af e4       	ldi	r26, 0x4F	; 79
    1692:	b0 e0       	ldi	r27, 0x00	; 0
    1694:	ef e4       	ldi	r30, 0x4F	; 79
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	80 81       	ld	r24, Z
    169a:	8f 7e       	andi	r24, 0xEF	; 239
    169c:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    169e:	84 e0       	ldi	r24, 0x04	; 4
    16a0:	64 e0       	ldi	r22, 0x04	; 4
    16a2:	41 e0       	ldi	r20, 0x01	; 1
    16a4:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    16a8:	84 e0       	ldi	r24, 0x04	; 4
    16aa:	65 e0       	ldi	r22, 0x05	; 5
    16ac:	41 e0       	ldi	r20, 0x01	; 1
    16ae:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    16b2:	4e c1       	rjmp	.+668    	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_PHASE_CORRECT_TOP_ICR1  :
		SET_BIT(TCCR1B , WGM13) ;
    16b4:	ae e4       	ldi	r26, 0x4E	; 78
    16b6:	b0 e0       	ldi	r27, 0x00	; 0
    16b8:	ee e4       	ldi	r30, 0x4E	; 78
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	80 61       	ori	r24, 0x10	; 16
    16c0:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    16c2:	ae e4       	ldi	r26, 0x4E	; 78
    16c4:	b0 e0       	ldi	r27, 0x00	; 0
    16c6:	ee e4       	ldi	r30, 0x4E	; 78
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	80 81       	ld	r24, Z
    16cc:	87 7f       	andi	r24, 0xF7	; 247
    16ce:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    16d0:	af e4       	ldi	r26, 0x4F	; 79
    16d2:	b0 e0       	ldi	r27, 0x00	; 0
    16d4:	ef e4       	ldi	r30, 0x4F	; 79
    16d6:	f0 e0       	ldi	r31, 0x00	; 0
    16d8:	80 81       	ld	r24, Z
    16da:	82 60       	ori	r24, 0x02	; 2
    16dc:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    16de:	af e4       	ldi	r26, 0x4F	; 79
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	ef e4       	ldi	r30, 0x4F	; 79
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	80 81       	ld	r24, Z
    16e8:	8e 7f       	andi	r24, 0xFE	; 254
    16ea:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    16ec:	af e4       	ldi	r26, 0x4F	; 79
    16ee:	b0 e0       	ldi	r27, 0x00	; 0
    16f0:	ef e4       	ldi	r30, 0x4F	; 79
    16f2:	f0 e0       	ldi	r31, 0x00	; 0
    16f4:	80 81       	ld	r24, Z
    16f6:	80 68       	ori	r24, 0x80	; 128
    16f8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    16fa:	af e4       	ldi	r26, 0x4F	; 79
    16fc:	b0 e0       	ldi	r27, 0x00	; 0
    16fe:	ef e4       	ldi	r30, 0x4F	; 79
    1700:	f0 e0       	ldi	r31, 0x00	; 0
    1702:	80 81       	ld	r24, Z
    1704:	8f 7b       	andi	r24, 0xBF	; 191
    1706:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    1708:	af e4       	ldi	r26, 0x4F	; 79
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	ef e4       	ldi	r30, 0x4F	; 79
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	80 62       	ori	r24, 0x20	; 32
    1714:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    1716:	af e4       	ldi	r26, 0x4F	; 79
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	ef e4       	ldi	r30, 0x4F	; 79
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	8f 7e       	andi	r24, 0xEF	; 239
    1722:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    1724:	84 e0       	ldi	r24, 0x04	; 4
    1726:	64 e0       	ldi	r22, 0x04	; 4
    1728:	41 e0       	ldi	r20, 0x01	; 1
    172a:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    172e:	84 e0       	ldi	r24, 0x04	; 4
    1730:	65 e0       	ldi	r22, 0x05	; 5
    1732:	41 e0       	ldi	r20, 0x01	; 1
    1734:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    1738:	0b c1       	rjmp	.+534    	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_FREQ_CORRECT_TOP_OCR1A  :
		SET_BIT(TCCR1B , WGM13) ;
    173a:	ae e4       	ldi	r26, 0x4E	; 78
    173c:	b0 e0       	ldi	r27, 0x00	; 0
    173e:	ee e4       	ldi	r30, 0x4E	; 78
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	80 61       	ori	r24, 0x10	; 16
    1746:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    1748:	ae e4       	ldi	r26, 0x4E	; 78
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	ee e4       	ldi	r30, 0x4E	; 78
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	87 7f       	andi	r24, 0xF7	; 247
    1754:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM11) ;
    1756:	af e4       	ldi	r26, 0x4F	; 79
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	ef e4       	ldi	r30, 0x4F	; 79
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	8d 7f       	andi	r24, 0xFD	; 253
    1762:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM10) ;
    1764:	af e4       	ldi	r26, 0x4F	; 79
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	ef e4       	ldi	r30, 0x4F	; 79
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	81 60       	ori	r24, 0x01	; 1
    1770:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    1772:	af e4       	ldi	r26, 0x4F	; 79
    1774:	b0 e0       	ldi	r27, 0x00	; 0
    1776:	ef e4       	ldi	r30, 0x4F	; 79
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	80 81       	ld	r24, Z
    177c:	80 68       	ori	r24, 0x80	; 128
    177e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    1780:	af e4       	ldi	r26, 0x4F	; 79
    1782:	b0 e0       	ldi	r27, 0x00	; 0
    1784:	ef e4       	ldi	r30, 0x4F	; 79
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	80 81       	ld	r24, Z
    178a:	8f 7b       	andi	r24, 0xBF	; 191
    178c:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    178e:	af e4       	ldi	r26, 0x4F	; 79
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	ef e4       	ldi	r30, 0x4F	; 79
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	80 62       	ori	r24, 0x20	; 32
    179a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    179c:	af e4       	ldi	r26, 0x4F	; 79
    179e:	b0 e0       	ldi	r27, 0x00	; 0
    17a0:	ef e4       	ldi	r30, 0x4F	; 79
    17a2:	f0 e0       	ldi	r31, 0x00	; 0
    17a4:	80 81       	ld	r24, Z
    17a6:	8f 7e       	andi	r24, 0xEF	; 239
    17a8:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    17aa:	84 e0       	ldi	r24, 0x04	; 4
    17ac:	64 e0       	ldi	r22, 0x04	; 4
    17ae:	41 e0       	ldi	r20, 0x01	; 1
    17b0:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    17b4:	84 e0       	ldi	r24, 0x04	; 4
    17b6:	65 e0       	ldi	r22, 0x05	; 5
    17b8:	41 e0       	ldi	r20, 0x01	; 1
    17ba:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    17be:	c8 c0       	rjmp	.+400    	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_FREQ_CORRECT_TOP_ICR1   :
		SET_BIT(TCCR1B , WGM13) ;
    17c0:	ae e4       	ldi	r26, 0x4E	; 78
    17c2:	b0 e0       	ldi	r27, 0x00	; 0
    17c4:	ee e4       	ldi	r30, 0x4E	; 78
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	80 81       	ld	r24, Z
    17ca:	80 61       	ori	r24, 0x10	; 16
    17cc:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B , WGM12) ;
    17ce:	ae e4       	ldi	r26, 0x4E	; 78
    17d0:	b0 e0       	ldi	r27, 0x00	; 0
    17d2:	ee e4       	ldi	r30, 0x4E	; 78
    17d4:	f0 e0       	ldi	r31, 0x00	; 0
    17d6:	80 81       	ld	r24, Z
    17d8:	87 7f       	andi	r24, 0xF7	; 247
    17da:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM11) ;
    17dc:	af e4       	ldi	r26, 0x4F	; 79
    17de:	b0 e0       	ldi	r27, 0x00	; 0
    17e0:	ef e4       	ldi	r30, 0x4F	; 79
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	80 81       	ld	r24, Z
    17e6:	8d 7f       	andi	r24, 0xFD	; 253
    17e8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    17ea:	af e4       	ldi	r26, 0x4F	; 79
    17ec:	b0 e0       	ldi	r27, 0x00	; 0
    17ee:	ef e4       	ldi	r30, 0x4F	; 79
    17f0:	f0 e0       	ldi	r31, 0x00	; 0
    17f2:	80 81       	ld	r24, Z
    17f4:	8e 7f       	andi	r24, 0xFE	; 254
    17f6:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    17f8:	af e4       	ldi	r26, 0x4F	; 79
    17fa:	b0 e0       	ldi	r27, 0x00	; 0
    17fc:	ef e4       	ldi	r30, 0x4F	; 79
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	80 81       	ld	r24, Z
    1802:	80 68       	ori	r24, 0x80	; 128
    1804:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    1806:	af e4       	ldi	r26, 0x4F	; 79
    1808:	b0 e0       	ldi	r27, 0x00	; 0
    180a:	ef e4       	ldi	r30, 0x4F	; 79
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	80 81       	ld	r24, Z
    1810:	8f 7b       	andi	r24, 0xBF	; 191
    1812:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    1814:	af e4       	ldi	r26, 0x4F	; 79
    1816:	b0 e0       	ldi	r27, 0x00	; 0
    1818:	ef e4       	ldi	r30, 0x4F	; 79
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	80 81       	ld	r24, Z
    181e:	80 62       	ori	r24, 0x20	; 32
    1820:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    1822:	af e4       	ldi	r26, 0x4F	; 79
    1824:	b0 e0       	ldi	r27, 0x00	; 0
    1826:	ef e4       	ldi	r30, 0x4F	; 79
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	8f 7e       	andi	r24, 0xEF	; 239
    182e:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    1830:	84 e0       	ldi	r24, 0x04	; 4
    1832:	64 e0       	ldi	r22, 0x04	; 4
    1834:	41 e0       	ldi	r20, 0x01	; 1
    1836:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    183a:	84 e0       	ldi	r24, 0x04	; 4
    183c:	65 e0       	ldi	r22, 0x05	; 5
    183e:	41 e0       	ldi	r20, 0x01	; 1
    1840:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    1844:	85 c0       	rjmp	.+266    	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_FAST_PWM_TOP_OCR1A      :
		SET_BIT(TCCR1B , WGM13) ;
    1846:	ae e4       	ldi	r26, 0x4E	; 78
    1848:	b0 e0       	ldi	r27, 0x00	; 0
    184a:	ee e4       	ldi	r30, 0x4E	; 78
    184c:	f0 e0       	ldi	r31, 0x00	; 0
    184e:	80 81       	ld	r24, Z
    1850:	80 61       	ori	r24, 0x10	; 16
    1852:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , WGM12) ;
    1854:	ae e4       	ldi	r26, 0x4E	; 78
    1856:	b0 e0       	ldi	r27, 0x00	; 0
    1858:	ee e4       	ldi	r30, 0x4E	; 78
    185a:	f0 e0       	ldi	r31, 0x00	; 0
    185c:	80 81       	ld	r24, Z
    185e:	88 60       	ori	r24, 0x08	; 8
    1860:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    1862:	af e4       	ldi	r26, 0x4F	; 79
    1864:	b0 e0       	ldi	r27, 0x00	; 0
    1866:	ef e4       	ldi	r30, 0x4F	; 79
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	82 60       	ori	r24, 0x02	; 2
    186e:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM10) ;
    1870:	af e4       	ldi	r26, 0x4F	; 79
    1872:	b0 e0       	ldi	r27, 0x00	; 0
    1874:	ef e4       	ldi	r30, 0x4F	; 79
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	80 81       	ld	r24, Z
    187a:	81 60       	ori	r24, 0x01	; 1
    187c:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    187e:	af e4       	ldi	r26, 0x4F	; 79
    1880:	b0 e0       	ldi	r27, 0x00	; 0
    1882:	ef e4       	ldi	r30, 0x4F	; 79
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	80 68       	ori	r24, 0x80	; 128
    188a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    188c:	af e4       	ldi	r26, 0x4F	; 79
    188e:	b0 e0       	ldi	r27, 0x00	; 0
    1890:	ef e4       	ldi	r30, 0x4F	; 79
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	8f 7b       	andi	r24, 0xBF	; 191
    1898:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    189a:	af e4       	ldi	r26, 0x4F	; 79
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	ef e4       	ldi	r30, 0x4F	; 79
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	80 62       	ori	r24, 0x20	; 32
    18a6:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    18a8:	af e4       	ldi	r26, 0x4F	; 79
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	ef e4       	ldi	r30, 0x4F	; 79
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	8f 7e       	andi	r24, 0xEF	; 239
    18b4:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    18b6:	84 e0       	ldi	r24, 0x04	; 4
    18b8:	64 e0       	ldi	r22, 0x04	; 4
    18ba:	41 e0       	ldi	r20, 0x01	; 1
    18bc:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    18c0:	84 e0       	ldi	r24, 0x04	; 4
    18c2:	65 e0       	ldi	r22, 0x05	; 5
    18c4:	41 e0       	ldi	r20, 0x01	; 1
    18c6:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
    18ca:	42 c0       	rjmp	.+132    	; 0x1950 <Timer1_Init+0x9a6>
		break ;
	case TIMER1_FAST_PWM_TOP_ICR1       :
		SET_BIT(TCCR1B , WGM13) ;
    18cc:	ae e4       	ldi	r26, 0x4E	; 78
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	ee e4       	ldi	r30, 0x4E	; 78
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	80 61       	ori	r24, 0x10	; 16
    18d8:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , WGM12) ;
    18da:	ae e4       	ldi	r26, 0x4E	; 78
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	ee e4       	ldi	r30, 0x4E	; 78
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	88 60       	ori	r24, 0x08	; 8
    18e6:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , WGM11) ;
    18e8:	af e4       	ldi	r26, 0x4F	; 79
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	ef e4       	ldi	r30, 0x4F	; 79
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	80 81       	ld	r24, Z
    18f2:	82 60       	ori	r24, 0x02	; 2
    18f4:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , WGM10) ;
    18f6:	af e4       	ldi	r26, 0x4F	; 79
    18f8:	b0 e0       	ldi	r27, 0x00	; 0
    18fa:	ef e4       	ldi	r30, 0x4F	; 79
    18fc:	f0 e0       	ldi	r31, 0x00	; 0
    18fe:	80 81       	ld	r24, Z
    1900:	8e 7f       	andi	r24, 0xFE	; 254
    1902:	8c 93       	st	X, r24

		SET_BIT(TCCR1A , COM1A1) ;
    1904:	af e4       	ldi	r26, 0x4F	; 79
    1906:	b0 e0       	ldi	r27, 0x00	; 0
    1908:	ef e4       	ldi	r30, 0x4F	; 79
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	80 81       	ld	r24, Z
    190e:	80 68       	ori	r24, 0x80	; 128
    1910:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1A0) ;
    1912:	af e4       	ldi	r26, 0x4F	; 79
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	ef e4       	ldi	r30, 0x4F	; 79
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	80 81       	ld	r24, Z
    191c:	8f 7b       	andi	r24, 0xBF	; 191
    191e:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , COM1B1) ;
    1920:	af e4       	ldi	r26, 0x4F	; 79
    1922:	b0 e0       	ldi	r27, 0x00	; 0
    1924:	ef e4       	ldi	r30, 0x4F	; 79
    1926:	f0 e0       	ldi	r31, 0x00	; 0
    1928:	80 81       	ld	r24, Z
    192a:	80 62       	ori	r24, 0x20	; 32
    192c:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A , COM1B0) ;
    192e:	af e4       	ldi	r26, 0x4F	; 79
    1930:	b0 e0       	ldi	r27, 0x00	; 0
    1932:	ef e4       	ldi	r30, 0x4F	; 79
    1934:	f0 e0       	ldi	r31, 0x00	; 0
    1936:	80 81       	ld	r24, Z
    1938:	8f 7e       	andi	r24, 0xEF	; 239
    193a:	8c 93       	st	X, r24

		DIO_InitPin(DIO_PORTD, DIO_PIN4, DIO_OUTPUT) ;
    193c:	84 e0       	ldi	r24, 0x04	; 4
    193e:	64 e0       	ldi	r22, 0x04	; 4
    1940:	41 e0       	ldi	r20, 0x01	; 1
    1942:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		DIO_InitPin(DIO_PORTD, DIO_PIN5, DIO_OUTPUT) ;
    1946:	84 e0       	ldi	r24, 0x04	; 4
    1948:	65 e0       	ldi	r22, 0x05	; 5
    194a:	41 e0       	ldi	r20, 0x01	; 1
    194c:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
		break ;
	}
	SET_BIT(SREG , I_BIT) ;
    1950:	af e5       	ldi	r26, 0x5F	; 95
    1952:	b0 e0       	ldi	r27, 0x00	; 0
    1954:	ef e5       	ldi	r30, 0x5F	; 95
    1956:	f0 e0       	ldi	r31, 0x00	; 0
    1958:	80 81       	ld	r24, Z
    195a:	80 68       	ori	r24, 0x80	; 128
    195c:	8c 93       	st	X, r24
}
    195e:	2b 96       	adiw	r28, 0x0b	; 11
    1960:	0f b6       	in	r0, 0x3f	; 63
    1962:	f8 94       	cli
    1964:	de bf       	out	0x3e, r29	; 62
    1966:	0f be       	out	0x3f, r0	; 63
    1968:	cd bf       	out	0x3d, r28	; 61
    196a:	cf 91       	pop	r28
    196c:	df 91       	pop	r29
    196e:	08 95       	ret

00001970 <Timer1_SetDesiredTime>:
void Timer1_SetDesiredTime (u32 TimeInMicro , void (*fptr)(void))
{
    1970:	df 93       	push	r29
    1972:	cf 93       	push	r28
    1974:	cd b7       	in	r28, 0x3d	; 61
    1976:	de b7       	in	r29, 0x3e	; 62
    1978:	62 97       	sbiw	r28, 0x12	; 18
    197a:	0f b6       	in	r0, 0x3f	; 63
    197c:	f8 94       	cli
    197e:	de bf       	out	0x3e, r29	; 62
    1980:	0f be       	out	0x3f, r0	; 63
    1982:	cd bf       	out	0x3d, r28	; 61
    1984:	6d 87       	std	Y+13, r22	; 0x0d
    1986:	7e 87       	std	Y+14, r23	; 0x0e
    1988:	8f 87       	std	Y+15, r24	; 0x0f
    198a:	98 8b       	std	Y+16, r25	; 0x10
    198c:	5a 8b       	std	Y+18, r21	; 0x12
    198e:	49 8b       	std	Y+17, r20	; 0x11
	f32 OVF_Time = 8192*G_Prescaller ;
    1990:	80 91 80 01 	lds	r24, 0x0180
    1994:	90 91 81 01 	lds	r25, 0x0181
    1998:	a0 91 82 01 	lds	r26, 0x0182
    199c:	b0 91 83 01 	lds	r27, 0x0183
    19a0:	07 2e       	mov	r0, r23
    19a2:	7d e0       	ldi	r23, 0x0D	; 13
    19a4:	88 0f       	add	r24, r24
    19a6:	99 1f       	adc	r25, r25
    19a8:	aa 1f       	adc	r26, r26
    19aa:	bb 1f       	adc	r27, r27
    19ac:	7a 95       	dec	r23
    19ae:	d1 f7       	brne	.-12     	; 0x19a4 <Timer1_SetDesiredTime+0x34>
    19b0:	70 2d       	mov	r23, r0
    19b2:	bc 01       	movw	r22, r24
    19b4:	cd 01       	movw	r24, r26
    19b6:	0e 94 67 05 	call	0xace	; 0xace <__floatunsisf>
    19ba:	dc 01       	movw	r26, r24
    19bc:	cb 01       	movw	r24, r22
    19be:	89 87       	std	Y+9, r24	; 0x09
    19c0:	9a 87       	std	Y+10, r25	; 0x0a
    19c2:	ab 87       	std	Y+11, r26	; 0x0b
    19c4:	bc 87       	std	Y+12, r27	; 0x0c
	f32 Desires_OVF_Counts = TimeInMicro/OVF_Time ;
    19c6:	6d 85       	ldd	r22, Y+13	; 0x0d
    19c8:	7e 85       	ldd	r23, Y+14	; 0x0e
    19ca:	8f 85       	ldd	r24, Y+15	; 0x0f
    19cc:	98 89       	ldd	r25, Y+16	; 0x10
    19ce:	0e 94 67 05 	call	0xace	; 0xace <__floatunsisf>
    19d2:	dc 01       	movw	r26, r24
    19d4:	cb 01       	movw	r24, r22
    19d6:	bc 01       	movw	r22, r24
    19d8:	cd 01       	movw	r24, r26
    19da:	29 85       	ldd	r18, Y+9	; 0x09
    19dc:	3a 85       	ldd	r19, Y+10	; 0x0a
    19de:	4b 85       	ldd	r20, Y+11	; 0x0b
    19e0:	5c 85       	ldd	r21, Y+12	; 0x0c
    19e2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    19e6:	dc 01       	movw	r26, r24
    19e8:	cb 01       	movw	r24, r22
    19ea:	8d 83       	std	Y+5, r24	; 0x05
    19ec:	9e 83       	std	Y+6, r25	; 0x06
    19ee:	af 83       	std	Y+7, r26	; 0x07
    19f0:	b8 87       	std	Y+8, r27	; 0x08
	u32 Preload ;
	Timer1_ptr = fptr ;
    19f2:	89 89       	ldd	r24, Y+17	; 0x11
    19f4:	9a 89       	ldd	r25, Y+18	; 0x12
    19f6:	90 93 85 01 	sts	0x0185, r25
    19fa:	80 93 84 01 	sts	0x0184, r24
	if (Desires_OVF_Counts < 1.0)
    19fe:	6d 81       	ldd	r22, Y+5	; 0x05
    1a00:	7e 81       	ldd	r23, Y+6	; 0x06
    1a02:	8f 81       	ldd	r24, Y+7	; 0x07
    1a04:	98 85       	ldd	r25, Y+8	; 0x08
    1a06:	20 e0       	ldi	r18, 0x00	; 0
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	40 e8       	ldi	r20, 0x80	; 128
    1a0c:	5f e3       	ldi	r21, 0x3F	; 63
    1a0e:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    1a12:	88 23       	and	r24, r24
    1a14:	9c f5       	brge	.+102    	; 0x1a7c <Timer1_SetDesiredTime+0x10c>
	{
		G_Counts = 1 ;
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	a0 e0       	ldi	r26, 0x00	; 0
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	80 93 78 01 	sts	0x0178, r24
    1a22:	90 93 79 01 	sts	0x0179, r25
    1a26:	a0 93 7a 01 	sts	0x017A, r26
    1a2a:	b0 93 7b 01 	sts	0x017B, r27
		Preload = 65536-(65536*Desires_OVF_Counts);
    1a2e:	6d 81       	ldd	r22, Y+5	; 0x05
    1a30:	7e 81       	ldd	r23, Y+6	; 0x06
    1a32:	8f 81       	ldd	r24, Y+7	; 0x07
    1a34:	98 85       	ldd	r25, Y+8	; 0x08
    1a36:	20 e0       	ldi	r18, 0x00	; 0
    1a38:	30 e0       	ldi	r19, 0x00	; 0
    1a3a:	40 e8       	ldi	r20, 0x80	; 128
    1a3c:	57 ec       	ldi	r21, 0xC7	; 199
    1a3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a42:	dc 01       	movw	r26, r24
    1a44:	cb 01       	movw	r24, r22
    1a46:	bc 01       	movw	r22, r24
    1a48:	cd 01       	movw	r24, r26
    1a4a:	20 e0       	ldi	r18, 0x00	; 0
    1a4c:	30 e0       	ldi	r19, 0x00	; 0
    1a4e:	40 e8       	ldi	r20, 0x80	; 128
    1a50:	57 e4       	ldi	r21, 0x47	; 71
    1a52:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    1a56:	dc 01       	movw	r26, r24
    1a58:	cb 01       	movw	r24, r22
    1a5a:	bc 01       	movw	r22, r24
    1a5c:	cd 01       	movw	r24, r26
    1a5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a62:	dc 01       	movw	r26, r24
    1a64:	cb 01       	movw	r24, r22
    1a66:	89 83       	std	Y+1, r24	; 0x01
    1a68:	9a 83       	std	Y+2, r25	; 0x02
    1a6a:	ab 83       	std	Y+3, r26	; 0x03
    1a6c:	bc 83       	std	Y+4, r27	; 0x04
		TCNT1 = Preload ;
    1a6e:	ec e4       	ldi	r30, 0x4C	; 76
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	89 81       	ldd	r24, Y+1	; 0x01
    1a74:	9a 81       	ldd	r25, Y+2	; 0x02
    1a76:	91 83       	std	Z+1, r25	; 0x01
    1a78:	80 83       	st	Z, r24
    1a7a:	a4 c0       	rjmp	.+328    	; 0x1bc4 <Timer1_SetDesiredTime+0x254>
	}
	else if (Desires_OVF_Counts == 1.0)
    1a7c:	6d 81       	ldd	r22, Y+5	; 0x05
    1a7e:	7e 81       	ldd	r23, Y+6	; 0x06
    1a80:	8f 81       	ldd	r24, Y+7	; 0x07
    1a82:	98 85       	ldd	r25, Y+8	; 0x08
    1a84:	20 e0       	ldi	r18, 0x00	; 0
    1a86:	30 e0       	ldi	r19, 0x00	; 0
    1a88:	40 e8       	ldi	r20, 0x80	; 128
    1a8a:	5f e3       	ldi	r21, 0x3F	; 63
    1a8c:	0e 94 c5 03 	call	0x78a	; 0x78a <__eqsf2>
    1a90:	88 23       	and	r24, r24
    1a92:	69 f4       	brne	.+26     	; 0x1aae <Timer1_SetDesiredTime+0x13e>
	{
		G_Counts = 1 ;
    1a94:	81 e0       	ldi	r24, 0x01	; 1
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	a0 e0       	ldi	r26, 0x00	; 0
    1a9a:	b0 e0       	ldi	r27, 0x00	; 0
    1a9c:	80 93 78 01 	sts	0x0178, r24
    1aa0:	90 93 79 01 	sts	0x0179, r25
    1aa4:	a0 93 7a 01 	sts	0x017A, r26
    1aa8:	b0 93 7b 01 	sts	0x017B, r27
    1aac:	8b c0       	rjmp	.+278    	; 0x1bc4 <Timer1_SetDesiredTime+0x254>
	}
	else if (Desires_OVF_Counts > 1.0)
    1aae:	6d 81       	ldd	r22, Y+5	; 0x05
    1ab0:	7e 81       	ldd	r23, Y+6	; 0x06
    1ab2:	8f 81       	ldd	r24, Y+7	; 0x07
    1ab4:	98 85       	ldd	r25, Y+8	; 0x08
    1ab6:	20 e0       	ldi	r18, 0x00	; 0
    1ab8:	30 e0       	ldi	r19, 0x00	; 0
    1aba:	40 e8       	ldi	r20, 0x80	; 128
    1abc:	5f e3       	ldi	r21, 0x3F	; 63
    1abe:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    1ac2:	18 16       	cp	r1, r24
    1ac4:	0c f0       	brlt	.+2      	; 0x1ac8 <Timer1_SetDesiredTime+0x158>
    1ac6:	7e c0       	rjmp	.+252    	; 0x1bc4 <Timer1_SetDesiredTime+0x254>
	{
		G_Counts = Desires_OVF_Counts ;
    1ac8:	6d 81       	ldd	r22, Y+5	; 0x05
    1aca:	7e 81       	ldd	r23, Y+6	; 0x06
    1acc:	8f 81       	ldd	r24, Y+7	; 0x07
    1ace:	98 85       	ldd	r25, Y+8	; 0x08
    1ad0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ad4:	dc 01       	movw	r26, r24
    1ad6:	cb 01       	movw	r24, r22
    1ad8:	80 93 78 01 	sts	0x0178, r24
    1adc:	90 93 79 01 	sts	0x0179, r25
    1ae0:	a0 93 7a 01 	sts	0x017A, r26
    1ae4:	b0 93 7b 01 	sts	0x017B, r27
		if ((Desires_OVF_Counts - (u32)Desires_OVF_Counts) !=0.0)
    1ae8:	6d 81       	ldd	r22, Y+5	; 0x05
    1aea:	7e 81       	ldd	r23, Y+6	; 0x06
    1aec:	8f 81       	ldd	r24, Y+7	; 0x07
    1aee:	98 85       	ldd	r25, Y+8	; 0x08
    1af0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1af4:	dc 01       	movw	r26, r24
    1af6:	cb 01       	movw	r24, r22
    1af8:	bc 01       	movw	r22, r24
    1afa:	cd 01       	movw	r24, r26
    1afc:	0e 94 67 05 	call	0xace	; 0xace <__floatunsisf>
    1b00:	9b 01       	movw	r18, r22
    1b02:	ac 01       	movw	r20, r24
    1b04:	6d 81       	ldd	r22, Y+5	; 0x05
    1b06:	7e 81       	ldd	r23, Y+6	; 0x06
    1b08:	8f 81       	ldd	r24, Y+7	; 0x07
    1b0a:	98 85       	ldd	r25, Y+8	; 0x08
    1b0c:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    1b10:	dc 01       	movw	r26, r24
    1b12:	cb 01       	movw	r24, r22
    1b14:	bc 01       	movw	r22, r24
    1b16:	cd 01       	movw	r24, r26
    1b18:	20 e0       	ldi	r18, 0x00	; 0
    1b1a:	30 e0       	ldi	r19, 0x00	; 0
    1b1c:	40 e0       	ldi	r20, 0x00	; 0
    1b1e:	50 e0       	ldi	r21, 0x00	; 0
    1b20:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__nesf2>
    1b24:	88 23       	and	r24, r24
    1b26:	09 f4       	brne	.+2      	; 0x1b2a <Timer1_SetDesiredTime+0x1ba>
    1b28:	4d c0       	rjmp	.+154    	; 0x1bc4 <Timer1_SetDesiredTime+0x254>
		{
			Preload = 65536-(65536*(Desires_OVF_Counts - (u32)Desires_OVF_Counts));
    1b2a:	6d 81       	ldd	r22, Y+5	; 0x05
    1b2c:	7e 81       	ldd	r23, Y+6	; 0x06
    1b2e:	8f 81       	ldd	r24, Y+7	; 0x07
    1b30:	98 85       	ldd	r25, Y+8	; 0x08
    1b32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b36:	dc 01       	movw	r26, r24
    1b38:	cb 01       	movw	r24, r22
    1b3a:	bc 01       	movw	r22, r24
    1b3c:	cd 01       	movw	r24, r26
    1b3e:	0e 94 67 05 	call	0xace	; 0xace <__floatunsisf>
    1b42:	9b 01       	movw	r18, r22
    1b44:	ac 01       	movw	r20, r24
    1b46:	6d 81       	ldd	r22, Y+5	; 0x05
    1b48:	7e 81       	ldd	r23, Y+6	; 0x06
    1b4a:	8f 81       	ldd	r24, Y+7	; 0x07
    1b4c:	98 85       	ldd	r25, Y+8	; 0x08
    1b4e:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    1b52:	dc 01       	movw	r26, r24
    1b54:	cb 01       	movw	r24, r22
    1b56:	bc 01       	movw	r22, r24
    1b58:	cd 01       	movw	r24, r26
    1b5a:	20 e0       	ldi	r18, 0x00	; 0
    1b5c:	30 e0       	ldi	r19, 0x00	; 0
    1b5e:	40 e8       	ldi	r20, 0x80	; 128
    1b60:	57 ec       	ldi	r21, 0xC7	; 199
    1b62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b66:	dc 01       	movw	r26, r24
    1b68:	cb 01       	movw	r24, r22
    1b6a:	bc 01       	movw	r22, r24
    1b6c:	cd 01       	movw	r24, r26
    1b6e:	20 e0       	ldi	r18, 0x00	; 0
    1b70:	30 e0       	ldi	r19, 0x00	; 0
    1b72:	40 e8       	ldi	r20, 0x80	; 128
    1b74:	57 e4       	ldi	r21, 0x47	; 71
    1b76:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    1b7a:	dc 01       	movw	r26, r24
    1b7c:	cb 01       	movw	r24, r22
    1b7e:	bc 01       	movw	r22, r24
    1b80:	cd 01       	movw	r24, r26
    1b82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b86:	dc 01       	movw	r26, r24
    1b88:	cb 01       	movw	r24, r22
    1b8a:	89 83       	std	Y+1, r24	; 0x01
    1b8c:	9a 83       	std	Y+2, r25	; 0x02
    1b8e:	ab 83       	std	Y+3, r26	; 0x03
    1b90:	bc 83       	std	Y+4, r27	; 0x04
			TCNT1 = Preload ;
    1b92:	ec e4       	ldi	r30, 0x4C	; 76
    1b94:	f0 e0       	ldi	r31, 0x00	; 0
    1b96:	89 81       	ldd	r24, Y+1	; 0x01
    1b98:	9a 81       	ldd	r25, Y+2	; 0x02
    1b9a:	91 83       	std	Z+1, r25	; 0x01
    1b9c:	80 83       	st	Z, r24
			G_Counts++;
    1b9e:	80 91 78 01 	lds	r24, 0x0178
    1ba2:	90 91 79 01 	lds	r25, 0x0179
    1ba6:	a0 91 7a 01 	lds	r26, 0x017A
    1baa:	b0 91 7b 01 	lds	r27, 0x017B
    1bae:	01 96       	adiw	r24, 0x01	; 1
    1bb0:	a1 1d       	adc	r26, r1
    1bb2:	b1 1d       	adc	r27, r1
    1bb4:	80 93 78 01 	sts	0x0178, r24
    1bb8:	90 93 79 01 	sts	0x0179, r25
    1bbc:	a0 93 7a 01 	sts	0x017A, r26
    1bc0:	b0 93 7b 01 	sts	0x017B, r27
		}
	}
}
    1bc4:	62 96       	adiw	r28, 0x12	; 18
    1bc6:	0f b6       	in	r0, 0x3f	; 63
    1bc8:	f8 94       	cli
    1bca:	de bf       	out	0x3e, r29	; 62
    1bcc:	0f be       	out	0x3f, r0	; 63
    1bce:	cd bf       	out	0x3d, r28	; 61
    1bd0:	cf 91       	pop	r28
    1bd2:	df 91       	pop	r29
    1bd4:	08 95       	ret

00001bd6 <Timer1_GeneratePWMA>:
void Timer1_GeneratePWMA    (u32 CompareVal)
{
    1bd6:	df 93       	push	r29
    1bd8:	cf 93       	push	r28
    1bda:	00 d0       	rcall	.+0      	; 0x1bdc <Timer1_GeneratePWMA+0x6>
    1bdc:	00 d0       	rcall	.+0      	; 0x1bde <Timer1_GeneratePWMA+0x8>
    1bde:	cd b7       	in	r28, 0x3d	; 61
    1be0:	de b7       	in	r29, 0x3e	; 62
    1be2:	69 83       	std	Y+1, r22	; 0x01
    1be4:	7a 83       	std	Y+2, r23	; 0x02
    1be6:	8b 83       	std	Y+3, r24	; 0x03
    1be8:	9c 83       	std	Y+4, r25	; 0x04
	OCR1A =  CompareVal;
    1bea:	ea e4       	ldi	r30, 0x4A	; 74
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	89 81       	ldd	r24, Y+1	; 0x01
    1bf0:	9a 81       	ldd	r25, Y+2	; 0x02
    1bf2:	91 83       	std	Z+1, r25	; 0x01
    1bf4:	80 83       	st	Z, r24
}
    1bf6:	0f 90       	pop	r0
    1bf8:	0f 90       	pop	r0
    1bfa:	0f 90       	pop	r0
    1bfc:	0f 90       	pop	r0
    1bfe:	cf 91       	pop	r28
    1c00:	df 91       	pop	r29
    1c02:	08 95       	ret

00001c04 <Timer1_GeneratePWMB>:

void Timer1_GeneratePWMB    (u32 CompareVal)
{
    1c04:	df 93       	push	r29
    1c06:	cf 93       	push	r28
    1c08:	00 d0       	rcall	.+0      	; 0x1c0a <Timer1_GeneratePWMB+0x6>
    1c0a:	00 d0       	rcall	.+0      	; 0x1c0c <Timer1_GeneratePWMB+0x8>
    1c0c:	cd b7       	in	r28, 0x3d	; 61
    1c0e:	de b7       	in	r29, 0x3e	; 62
    1c10:	69 83       	std	Y+1, r22	; 0x01
    1c12:	7a 83       	std	Y+2, r23	; 0x02
    1c14:	8b 83       	std	Y+3, r24	; 0x03
    1c16:	9c 83       	std	Y+4, r25	; 0x04
	OCR1B =  CompareVal;
    1c18:	e8 e4       	ldi	r30, 0x48	; 72
    1c1a:	f0 e0       	ldi	r31, 0x00	; 0
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	9a 81       	ldd	r25, Y+2	; 0x02
    1c20:	91 83       	std	Z+1, r25	; 0x01
    1c22:	80 83       	st	Z, r24
}
    1c24:	0f 90       	pop	r0
    1c26:	0f 90       	pop	r0
    1c28:	0f 90       	pop	r0
    1c2a:	0f 90       	pop	r0
    1c2c:	cf 91       	pop	r28
    1c2e:	df 91       	pop	r29
    1c30:	08 95       	ret

00001c32 <__vector_9>:
void __vector_9 (void)__attribute__((signal)) ;
void __vector_9 (void)
{
    1c32:	1f 92       	push	r1
    1c34:	0f 92       	push	r0
    1c36:	0f b6       	in	r0, 0x3f	; 63
    1c38:	0f 92       	push	r0
    1c3a:	11 24       	eor	r1, r1
    1c3c:	2f 93       	push	r18
    1c3e:	3f 93       	push	r19
    1c40:	4f 93       	push	r20
    1c42:	5f 93       	push	r21
    1c44:	6f 93       	push	r22
    1c46:	7f 93       	push	r23
    1c48:	8f 93       	push	r24
    1c4a:	9f 93       	push	r25
    1c4c:	af 93       	push	r26
    1c4e:	bf 93       	push	r27
    1c50:	ef 93       	push	r30
    1c52:	ff 93       	push	r31
    1c54:	df 93       	push	r29
    1c56:	cf 93       	push	r28
    1c58:	cd b7       	in	r28, 0x3d	; 61
    1c5a:	de b7       	in	r29, 0x3e	; 62
	static u32 Counter = 0 ;
	Counter++ ;
    1c5c:	80 91 7c 01 	lds	r24, 0x017C
    1c60:	90 91 7d 01 	lds	r25, 0x017D
    1c64:	a0 91 7e 01 	lds	r26, 0x017E
    1c68:	b0 91 7f 01 	lds	r27, 0x017F
    1c6c:	01 96       	adiw	r24, 0x01	; 1
    1c6e:	a1 1d       	adc	r26, r1
    1c70:	b1 1d       	adc	r27, r1
    1c72:	80 93 7c 01 	sts	0x017C, r24
    1c76:	90 93 7d 01 	sts	0x017D, r25
    1c7a:	a0 93 7e 01 	sts	0x017E, r26
    1c7e:	b0 93 7f 01 	sts	0x017F, r27
	if (Counter == G_Counts)
    1c82:	20 91 7c 01 	lds	r18, 0x017C
    1c86:	30 91 7d 01 	lds	r19, 0x017D
    1c8a:	40 91 7e 01 	lds	r20, 0x017E
    1c8e:	50 91 7f 01 	lds	r21, 0x017F
    1c92:	80 91 78 01 	lds	r24, 0x0178
    1c96:	90 91 79 01 	lds	r25, 0x0179
    1c9a:	a0 91 7a 01 	lds	r26, 0x017A
    1c9e:	b0 91 7b 01 	lds	r27, 0x017B
    1ca2:	28 17       	cp	r18, r24
    1ca4:	39 07       	cpc	r19, r25
    1ca6:	4a 07       	cpc	r20, r26
    1ca8:	5b 07       	cpc	r21, r27
    1caa:	99 f4       	brne	.+38     	; 0x1cd2 <__vector_9+0xa0>
	{
		if (Timer1_ptr != 0)
    1cac:	80 91 84 01 	lds	r24, 0x0184
    1cb0:	90 91 85 01 	lds	r25, 0x0185
    1cb4:	00 97       	sbiw	r24, 0x00	; 0
    1cb6:	69 f0       	breq	.+26     	; 0x1cd2 <__vector_9+0xa0>
		{
			Timer1_ptr () ;
    1cb8:	e0 91 84 01 	lds	r30, 0x0184
    1cbc:	f0 91 85 01 	lds	r31, 0x0185
    1cc0:	09 95       	icall
			Counter = 0 ;
    1cc2:	10 92 7c 01 	sts	0x017C, r1
    1cc6:	10 92 7d 01 	sts	0x017D, r1
    1cca:	10 92 7e 01 	sts	0x017E, r1
    1cce:	10 92 7f 01 	sts	0x017F, r1
		}
	}
}
    1cd2:	cf 91       	pop	r28
    1cd4:	df 91       	pop	r29
    1cd6:	ff 91       	pop	r31
    1cd8:	ef 91       	pop	r30
    1cda:	bf 91       	pop	r27
    1cdc:	af 91       	pop	r26
    1cde:	9f 91       	pop	r25
    1ce0:	8f 91       	pop	r24
    1ce2:	7f 91       	pop	r23
    1ce4:	6f 91       	pop	r22
    1ce6:	5f 91       	pop	r21
    1ce8:	4f 91       	pop	r20
    1cea:	3f 91       	pop	r19
    1cec:	2f 91       	pop	r18
    1cee:	0f 90       	pop	r0
    1cf0:	0f be       	out	0x3f, r0	; 63
    1cf2:	0f 90       	pop	r0
    1cf4:	1f 90       	pop	r1
    1cf6:	18 95       	reti

00001cf8 <Timer1_CaptureTonCounts>:

u32 Timer1_CaptureTonCounts (void)
{
    1cf8:	ef 92       	push	r14
    1cfa:	ff 92       	push	r15
    1cfc:	0f 93       	push	r16
    1cfe:	1f 93       	push	r17
    1d00:	df 93       	push	r29
    1d02:	cf 93       	push	r28
    1d04:	cd b7       	in	r28, 0x3d	; 61
    1d06:	de b7       	in	r29, 0x3e	; 62
    1d08:	2c 97       	sbiw	r28, 0x0c	; 12
    1d0a:	0f b6       	in	r0, 0x3f	; 63
    1d0c:	f8 94       	cli
    1d0e:	de bf       	out	0x3e, r29	; 62
    1d10:	0f be       	out	0x3f, r0	; 63
    1d12:	cd bf       	out	0x3d, r28	; 61
	u32 CountsForFirstRising ;
	u32 CountsForFirstFailing ;
	u32 Counts ;
	//cfg ICU to detect first Rising
	SET_BIT(TCCR1B , ICNC1) ;
    1d14:	ae e4       	ldi	r26, 0x4E	; 78
    1d16:	b0 e0       	ldi	r27, 0x00	; 0
    1d18:	ee e4       	ldi	r30, 0x4E	; 78
    1d1a:	f0 e0       	ldi	r31, 0x00	; 0
    1d1c:	80 81       	ld	r24, Z
    1d1e:	80 68       	ori	r24, 0x80	; 128
    1d20:	8c 93       	st	X, r24
	SET_BIT(TCCR1B , ICES1) ;
    1d22:	ae e4       	ldi	r26, 0x4E	; 78
    1d24:	b0 e0       	ldi	r27, 0x00	; 0
    1d26:	ee e4       	ldi	r30, 0x4E	; 78
    1d28:	f0 e0       	ldi	r31, 0x00	; 0
    1d2a:	80 81       	ld	r24, Z
    1d2c:	80 64       	ori	r24, 0x40	; 64
    1d2e:	8c 93       	st	X, r24
	while (READ_BIT(TIFR , ICF1) == 0) ;
    1d30:	e8 e5       	ldi	r30, 0x58	; 88
    1d32:	f0 e0       	ldi	r31, 0x00	; 0
    1d34:	80 81       	ld	r24, Z
    1d36:	88 2f       	mov	r24, r24
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	80 72       	andi	r24, 0x20	; 32
    1d3c:	90 70       	andi	r25, 0x00	; 0
    1d3e:	95 95       	asr	r25
    1d40:	87 95       	ror	r24
    1d42:	95 95       	asr	r25
    1d44:	87 95       	ror	r24
    1d46:	95 95       	asr	r25
    1d48:	87 95       	ror	r24
    1d4a:	95 95       	asr	r25
    1d4c:	87 95       	ror	r24
    1d4e:	95 95       	asr	r25
    1d50:	87 95       	ror	r24
    1d52:	00 97       	sbiw	r24, 0x00	; 0
    1d54:	69 f3       	breq	.-38     	; 0x1d30 <Timer1_CaptureTonCounts+0x38>
	SET_BIT(TIFR , ICF1) ;
    1d56:	a8 e5       	ldi	r26, 0x58	; 88
    1d58:	b0 e0       	ldi	r27, 0x00	; 0
    1d5a:	e8 e5       	ldi	r30, 0x58	; 88
    1d5c:	f0 e0       	ldi	r31, 0x00	; 0
    1d5e:	80 81       	ld	r24, Z
    1d60:	80 62       	ori	r24, 0x20	; 32
    1d62:	8c 93       	st	X, r24
	CountsForFirstRising = ICR1 ;
    1d64:	e6 e4       	ldi	r30, 0x46	; 70
    1d66:	f0 e0       	ldi	r31, 0x00	; 0
    1d68:	80 81       	ld	r24, Z
    1d6a:	91 81       	ldd	r25, Z+1	; 0x01
    1d6c:	cc 01       	movw	r24, r24
    1d6e:	a0 e0       	ldi	r26, 0x00	; 0
    1d70:	b0 e0       	ldi	r27, 0x00	; 0
    1d72:	89 87       	std	Y+9, r24	; 0x09
    1d74:	9a 87       	std	Y+10, r25	; 0x0a
    1d76:	ab 87       	std	Y+11, r26	; 0x0b
    1d78:	bc 87       	std	Y+12, r27	; 0x0c

	//cfg ICU to detect first Failing
	SET_BIT(TCCR1B , ICNC1) ;
    1d7a:	ae e4       	ldi	r26, 0x4E	; 78
    1d7c:	b0 e0       	ldi	r27, 0x00	; 0
    1d7e:	ee e4       	ldi	r30, 0x4E	; 78
    1d80:	f0 e0       	ldi	r31, 0x00	; 0
    1d82:	80 81       	ld	r24, Z
    1d84:	80 68       	ori	r24, 0x80	; 128
    1d86:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B , ICES1) ;
    1d88:	ae e4       	ldi	r26, 0x4E	; 78
    1d8a:	b0 e0       	ldi	r27, 0x00	; 0
    1d8c:	ee e4       	ldi	r30, 0x4E	; 78
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	80 81       	ld	r24, Z
    1d92:	8f 7b       	andi	r24, 0xBF	; 191
    1d94:	8c 93       	st	X, r24
	while (READ_BIT(TIFR , ICF1) == 0) ;
    1d96:	e8 e5       	ldi	r30, 0x58	; 88
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	88 2f       	mov	r24, r24
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	80 72       	andi	r24, 0x20	; 32
    1da2:	90 70       	andi	r25, 0x00	; 0
    1da4:	95 95       	asr	r25
    1da6:	87 95       	ror	r24
    1da8:	95 95       	asr	r25
    1daa:	87 95       	ror	r24
    1dac:	95 95       	asr	r25
    1dae:	87 95       	ror	r24
    1db0:	95 95       	asr	r25
    1db2:	87 95       	ror	r24
    1db4:	95 95       	asr	r25
    1db6:	87 95       	ror	r24
    1db8:	00 97       	sbiw	r24, 0x00	; 0
    1dba:	69 f3       	breq	.-38     	; 0x1d96 <Timer1_CaptureTonCounts+0x9e>
	SET_BIT(TIFR , ICF1) ;
    1dbc:	a8 e5       	ldi	r26, 0x58	; 88
    1dbe:	b0 e0       	ldi	r27, 0x00	; 0
    1dc0:	e8 e5       	ldi	r30, 0x58	; 88
    1dc2:	f0 e0       	ldi	r31, 0x00	; 0
    1dc4:	80 81       	ld	r24, Z
    1dc6:	80 62       	ori	r24, 0x20	; 32
    1dc8:	8c 93       	st	X, r24
	CountsForFirstFailing = ICR1 ;
    1dca:	e6 e4       	ldi	r30, 0x46	; 70
    1dcc:	f0 e0       	ldi	r31, 0x00	; 0
    1dce:	80 81       	ld	r24, Z
    1dd0:	91 81       	ldd	r25, Z+1	; 0x01
    1dd2:	cc 01       	movw	r24, r24
    1dd4:	a0 e0       	ldi	r26, 0x00	; 0
    1dd6:	b0 e0       	ldi	r27, 0x00	; 0
    1dd8:	8d 83       	std	Y+5, r24	; 0x05
    1dda:	9e 83       	std	Y+6, r25	; 0x06
    1ddc:	af 83       	std	Y+7, r26	; 0x07
    1dde:	b8 87       	std	Y+8, r27	; 0x08

	Counts = CountsForFirstFailing-CountsForFirstRising ;
    1de0:	2d 81       	ldd	r18, Y+5	; 0x05
    1de2:	3e 81       	ldd	r19, Y+6	; 0x06
    1de4:	4f 81       	ldd	r20, Y+7	; 0x07
    1de6:	58 85       	ldd	r21, Y+8	; 0x08
    1de8:	89 85       	ldd	r24, Y+9	; 0x09
    1dea:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dec:	ab 85       	ldd	r26, Y+11	; 0x0b
    1dee:	bc 85       	ldd	r27, Y+12	; 0x0c
    1df0:	79 01       	movw	r14, r18
    1df2:	8a 01       	movw	r16, r20
    1df4:	e8 1a       	sub	r14, r24
    1df6:	f9 0a       	sbc	r15, r25
    1df8:	0a 0b       	sbc	r16, r26
    1dfa:	1b 0b       	sbc	r17, r27
    1dfc:	d8 01       	movw	r26, r16
    1dfe:	c7 01       	movw	r24, r14
    1e00:	89 83       	std	Y+1, r24	; 0x01
    1e02:	9a 83       	std	Y+2, r25	; 0x02
    1e04:	ab 83       	std	Y+3, r26	; 0x03
    1e06:	bc 83       	std	Y+4, r27	; 0x04
	return Counts ;
    1e08:	89 81       	ldd	r24, Y+1	; 0x01
    1e0a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e0c:	ab 81       	ldd	r26, Y+3	; 0x03
    1e0e:	bc 81       	ldd	r27, Y+4	; 0x04
}
    1e10:	bc 01       	movw	r22, r24
    1e12:	cd 01       	movw	r24, r26
    1e14:	2c 96       	adiw	r28, 0x0c	; 12
    1e16:	0f b6       	in	r0, 0x3f	; 63
    1e18:	f8 94       	cli
    1e1a:	de bf       	out	0x3e, r29	; 62
    1e1c:	0f be       	out	0x3f, r0	; 63
    1e1e:	cd bf       	out	0x3d, r28	; 61
    1e20:	cf 91       	pop	r28
    1e22:	df 91       	pop	r29
    1e24:	1f 91       	pop	r17
    1e26:	0f 91       	pop	r16
    1e28:	ff 90       	pop	r15
    1e2a:	ef 90       	pop	r14
    1e2c:	08 95       	ret

00001e2e <Timer1_CaptureToffCounts>:
u32 Timer1_CaptureToffCounts (void)
{
    1e2e:	ef 92       	push	r14
    1e30:	ff 92       	push	r15
    1e32:	0f 93       	push	r16
    1e34:	1f 93       	push	r17
    1e36:	df 93       	push	r29
    1e38:	cf 93       	push	r28
    1e3a:	cd b7       	in	r28, 0x3d	; 61
    1e3c:	de b7       	in	r29, 0x3e	; 62
    1e3e:	2c 97       	sbiw	r28, 0x0c	; 12
    1e40:	0f b6       	in	r0, 0x3f	; 63
    1e42:	f8 94       	cli
    1e44:	de bf       	out	0x3e, r29	; 62
    1e46:	0f be       	out	0x3f, r0	; 63
    1e48:	cd bf       	out	0x3d, r28	; 61
	u32 CountsForFirstRising ;
	u32 CountsForFirstFailing ;
	u32 Counts ;
	//cfg ICU to detect first Failing
	SET_BIT(TCCR1B , ICNC1) ;
    1e4a:	ae e4       	ldi	r26, 0x4E	; 78
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	ee e4       	ldi	r30, 0x4E	; 78
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	80 81       	ld	r24, Z
    1e54:	80 68       	ori	r24, 0x80	; 128
    1e56:	8c 93       	st	X, r24
	SET_BIT(TCCR1B , ICES1) ;
    1e58:	ae e4       	ldi	r26, 0x4E	; 78
    1e5a:	b0 e0       	ldi	r27, 0x00	; 0
    1e5c:	ee e4       	ldi	r30, 0x4E	; 78
    1e5e:	f0 e0       	ldi	r31, 0x00	; 0
    1e60:	80 81       	ld	r24, Z
    1e62:	80 64       	ori	r24, 0x40	; 64
    1e64:	8c 93       	st	X, r24
	while (READ_BIT(TIFR , ICF1) == 0) ;
    1e66:	e8 e5       	ldi	r30, 0x58	; 88
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	88 2f       	mov	r24, r24
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	80 72       	andi	r24, 0x20	; 32
    1e72:	90 70       	andi	r25, 0x00	; 0
    1e74:	95 95       	asr	r25
    1e76:	87 95       	ror	r24
    1e78:	95 95       	asr	r25
    1e7a:	87 95       	ror	r24
    1e7c:	95 95       	asr	r25
    1e7e:	87 95       	ror	r24
    1e80:	95 95       	asr	r25
    1e82:	87 95       	ror	r24
    1e84:	95 95       	asr	r25
    1e86:	87 95       	ror	r24
    1e88:	00 97       	sbiw	r24, 0x00	; 0
    1e8a:	69 f3       	breq	.-38     	; 0x1e66 <Timer1_CaptureToffCounts+0x38>
	SET_BIT(TIFR , ICF1) ;
    1e8c:	a8 e5       	ldi	r26, 0x58	; 88
    1e8e:	b0 e0       	ldi	r27, 0x00	; 0
    1e90:	e8 e5       	ldi	r30, 0x58	; 88
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	80 81       	ld	r24, Z
    1e96:	80 62       	ori	r24, 0x20	; 32
    1e98:	8c 93       	st	X, r24
	CountsForFirstFailing = ICR1 ;
    1e9a:	e6 e4       	ldi	r30, 0x46	; 70
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	80 81       	ld	r24, Z
    1ea0:	91 81       	ldd	r25, Z+1	; 0x01
    1ea2:	cc 01       	movw	r24, r24
    1ea4:	a0 e0       	ldi	r26, 0x00	; 0
    1ea6:	b0 e0       	ldi	r27, 0x00	; 0
    1ea8:	8d 83       	std	Y+5, r24	; 0x05
    1eaa:	9e 83       	std	Y+6, r25	; 0x06
    1eac:	af 83       	std	Y+7, r26	; 0x07
    1eae:	b8 87       	std	Y+8, r27	; 0x08

	//cfg ICU to detect first Rising
	SET_BIT(TCCR1B , ICNC1) ;
    1eb0:	ae e4       	ldi	r26, 0x4E	; 78
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	ee e4       	ldi	r30, 0x4E	; 78
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	80 68       	ori	r24, 0x80	; 128
    1ebc:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B , ICES1) ;
    1ebe:	ae e4       	ldi	r26, 0x4E	; 78
    1ec0:	b0 e0       	ldi	r27, 0x00	; 0
    1ec2:	ee e4       	ldi	r30, 0x4E	; 78
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	80 81       	ld	r24, Z
    1ec8:	8f 7b       	andi	r24, 0xBF	; 191
    1eca:	8c 93       	st	X, r24
	while (READ_BIT(TIFR , ICF1) == 0) ;
    1ecc:	e8 e5       	ldi	r30, 0x58	; 88
    1ece:	f0 e0       	ldi	r31, 0x00	; 0
    1ed0:	80 81       	ld	r24, Z
    1ed2:	88 2f       	mov	r24, r24
    1ed4:	90 e0       	ldi	r25, 0x00	; 0
    1ed6:	80 72       	andi	r24, 0x20	; 32
    1ed8:	90 70       	andi	r25, 0x00	; 0
    1eda:	95 95       	asr	r25
    1edc:	87 95       	ror	r24
    1ede:	95 95       	asr	r25
    1ee0:	87 95       	ror	r24
    1ee2:	95 95       	asr	r25
    1ee4:	87 95       	ror	r24
    1ee6:	95 95       	asr	r25
    1ee8:	87 95       	ror	r24
    1eea:	95 95       	asr	r25
    1eec:	87 95       	ror	r24
    1eee:	00 97       	sbiw	r24, 0x00	; 0
    1ef0:	69 f3       	breq	.-38     	; 0x1ecc <Timer1_CaptureToffCounts+0x9e>
	SET_BIT(TIFR , ICF1) ;
    1ef2:	a8 e5       	ldi	r26, 0x58	; 88
    1ef4:	b0 e0       	ldi	r27, 0x00	; 0
    1ef6:	e8 e5       	ldi	r30, 0x58	; 88
    1ef8:	f0 e0       	ldi	r31, 0x00	; 0
    1efa:	80 81       	ld	r24, Z
    1efc:	80 62       	ori	r24, 0x20	; 32
    1efe:	8c 93       	st	X, r24
	CountsForFirstRising = ICR1 ;
    1f00:	e6 e4       	ldi	r30, 0x46	; 70
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	80 81       	ld	r24, Z
    1f06:	91 81       	ldd	r25, Z+1	; 0x01
    1f08:	cc 01       	movw	r24, r24
    1f0a:	a0 e0       	ldi	r26, 0x00	; 0
    1f0c:	b0 e0       	ldi	r27, 0x00	; 0
    1f0e:	89 87       	std	Y+9, r24	; 0x09
    1f10:	9a 87       	std	Y+10, r25	; 0x0a
    1f12:	ab 87       	std	Y+11, r26	; 0x0b
    1f14:	bc 87       	std	Y+12, r27	; 0x0c

	Counts = CountsForFirstRising-CountsForFirstFailing ;
    1f16:	29 85       	ldd	r18, Y+9	; 0x09
    1f18:	3a 85       	ldd	r19, Y+10	; 0x0a
    1f1a:	4b 85       	ldd	r20, Y+11	; 0x0b
    1f1c:	5c 85       	ldd	r21, Y+12	; 0x0c
    1f1e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f20:	9e 81       	ldd	r25, Y+6	; 0x06
    1f22:	af 81       	ldd	r26, Y+7	; 0x07
    1f24:	b8 85       	ldd	r27, Y+8	; 0x08
    1f26:	79 01       	movw	r14, r18
    1f28:	8a 01       	movw	r16, r20
    1f2a:	e8 1a       	sub	r14, r24
    1f2c:	f9 0a       	sbc	r15, r25
    1f2e:	0a 0b       	sbc	r16, r26
    1f30:	1b 0b       	sbc	r17, r27
    1f32:	d8 01       	movw	r26, r16
    1f34:	c7 01       	movw	r24, r14
    1f36:	89 83       	std	Y+1, r24	; 0x01
    1f38:	9a 83       	std	Y+2, r25	; 0x02
    1f3a:	ab 83       	std	Y+3, r26	; 0x03
    1f3c:	bc 83       	std	Y+4, r27	; 0x04
	return Counts ;
    1f3e:	89 81       	ldd	r24, Y+1	; 0x01
    1f40:	9a 81       	ldd	r25, Y+2	; 0x02
    1f42:	ab 81       	ldd	r26, Y+3	; 0x03
    1f44:	bc 81       	ldd	r27, Y+4	; 0x04
}
    1f46:	bc 01       	movw	r22, r24
    1f48:	cd 01       	movw	r24, r26
    1f4a:	2c 96       	adiw	r28, 0x0c	; 12
    1f4c:	0f b6       	in	r0, 0x3f	; 63
    1f4e:	f8 94       	cli
    1f50:	de bf       	out	0x3e, r29	; 62
    1f52:	0f be       	out	0x3f, r0	; 63
    1f54:	cd bf       	out	0x3d, r28	; 61
    1f56:	cf 91       	pop	r28
    1f58:	df 91       	pop	r29
    1f5a:	1f 91       	pop	r17
    1f5c:	0f 91       	pop	r16
    1f5e:	ff 90       	pop	r15
    1f60:	ef 90       	pop	r14
    1f62:	08 95       	ret

00001f64 <EXTI0_Init>:
#include "EXTI.h"
void (*ptr_EXTI0)(void) ;
void (*ptr_EXTI1)(void) ;
void (*ptr_EXTI2)(void) ;
void EXTI0_Init (u8 Sense)
{
    1f64:	df 93       	push	r29
    1f66:	cf 93       	push	r28
    1f68:	00 d0       	rcall	.+0      	; 0x1f6a <EXTI0_Init+0x6>
    1f6a:	0f 92       	push	r0
    1f6c:	cd b7       	in	r28, 0x3d	; 61
    1f6e:	de b7       	in	r29, 0x3e	; 62
    1f70:	89 83       	std	Y+1, r24	; 0x01
	switch (Sense)
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	28 2f       	mov	r18, r24
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	3b 83       	std	Y+3, r19	; 0x03
    1f7a:	2a 83       	std	Y+2, r18	; 0x02
    1f7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f7e:	9b 81       	ldd	r25, Y+3	; 0x03
    1f80:	82 30       	cpi	r24, 0x02	; 2
    1f82:	91 05       	cpc	r25, r1
    1f84:	29 f1       	breq	.+74     	; 0x1fd0 <EXTI0_Init+0x6c>
    1f86:	2a 81       	ldd	r18, Y+2	; 0x02
    1f88:	3b 81       	ldd	r19, Y+3	; 0x03
    1f8a:	23 30       	cpi	r18, 0x03	; 3
    1f8c:	31 05       	cpc	r19, r1
    1f8e:	34 f4       	brge	.+12     	; 0x1f9c <EXTI0_Init+0x38>
    1f90:	8a 81       	ldd	r24, Y+2	; 0x02
    1f92:	9b 81       	ldd	r25, Y+3	; 0x03
    1f94:	81 30       	cpi	r24, 0x01	; 1
    1f96:	91 05       	cpc	r25, r1
    1f98:	61 f0       	breq	.+24     	; 0x1fb2 <EXTI0_Init+0x4e>
    1f9a:	46 c0       	rjmp	.+140    	; 0x2028 <EXTI0_Init+0xc4>
    1f9c:	2a 81       	ldd	r18, Y+2	; 0x02
    1f9e:	3b 81       	ldd	r19, Y+3	; 0x03
    1fa0:	23 30       	cpi	r18, 0x03	; 3
    1fa2:	31 05       	cpc	r19, r1
    1fa4:	21 f1       	breq	.+72     	; 0x1fee <EXTI0_Init+0x8a>
    1fa6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa8:	9b 81       	ldd	r25, Y+3	; 0x03
    1faa:	84 30       	cpi	r24, 0x04	; 4
    1fac:	91 05       	cpc	r25, r1
    1fae:	71 f1       	breq	.+92     	; 0x200c <EXTI0_Init+0xa8>
    1fb0:	3b c0       	rjmp	.+118    	; 0x2028 <EXTI0_Init+0xc4>
	{
	case FALING_EDGE_SENSE :
		SET_BIT(MCUCR , ISC01) ;
    1fb2:	a5 e5       	ldi	r26, 0x55	; 85
    1fb4:	b0 e0       	ldi	r27, 0x00	; 0
    1fb6:	e5 e5       	ldi	r30, 0x55	; 85
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	80 81       	ld	r24, Z
    1fbc:	82 60       	ori	r24, 0x02	; 2
    1fbe:	8c 93       	st	X, r24
		CLR_BIT(MCUCR , ISC00) ;
    1fc0:	a5 e5       	ldi	r26, 0x55	; 85
    1fc2:	b0 e0       	ldi	r27, 0x00	; 0
    1fc4:	e5 e5       	ldi	r30, 0x55	; 85
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	80 81       	ld	r24, Z
    1fca:	8e 7f       	andi	r24, 0xFE	; 254
    1fcc:	8c 93       	st	X, r24
    1fce:	2c c0       	rjmp	.+88     	; 0x2028 <EXTI0_Init+0xc4>
		break ;
	case RISING_EDGE_SENSE :
		SET_BIT(MCUCR , ISC01) ;
    1fd0:	a5 e5       	ldi	r26, 0x55	; 85
    1fd2:	b0 e0       	ldi	r27, 0x00	; 0
    1fd4:	e5 e5       	ldi	r30, 0x55	; 85
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	80 81       	ld	r24, Z
    1fda:	82 60       	ori	r24, 0x02	; 2
    1fdc:	8c 93       	st	X, r24
		SET_BIT(MCUCR , ISC00) ;
    1fde:	a5 e5       	ldi	r26, 0x55	; 85
    1fe0:	b0 e0       	ldi	r27, 0x00	; 0
    1fe2:	e5 e5       	ldi	r30, 0x55	; 85
    1fe4:	f0 e0       	ldi	r31, 0x00	; 0
    1fe6:	80 81       	ld	r24, Z
    1fe8:	81 60       	ori	r24, 0x01	; 1
    1fea:	8c 93       	st	X, r24
    1fec:	1d c0       	rjmp	.+58     	; 0x2028 <EXTI0_Init+0xc4>
		break ;
	case ON_CHANGE_SENSE   :
		CLR_BIT(MCUCR , ISC01) ;
    1fee:	a5 e5       	ldi	r26, 0x55	; 85
    1ff0:	b0 e0       	ldi	r27, 0x00	; 0
    1ff2:	e5 e5       	ldi	r30, 0x55	; 85
    1ff4:	f0 e0       	ldi	r31, 0x00	; 0
    1ff6:	80 81       	ld	r24, Z
    1ff8:	8d 7f       	andi	r24, 0xFD	; 253
    1ffa:	8c 93       	st	X, r24
		SET_BIT(MCUCR , ISC00) ;
    1ffc:	a5 e5       	ldi	r26, 0x55	; 85
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	e5 e5       	ldi	r30, 0x55	; 85
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	80 81       	ld	r24, Z
    2006:	81 60       	ori	r24, 0x01	; 1
    2008:	8c 93       	st	X, r24
    200a:	0e c0       	rjmp	.+28     	; 0x2028 <EXTI0_Init+0xc4>
		break ;
	case LOW_LEVEL_SENSE   :
		CLR_BIT(MCUCR , ISC01) ;
    200c:	a5 e5       	ldi	r26, 0x55	; 85
    200e:	b0 e0       	ldi	r27, 0x00	; 0
    2010:	e5 e5       	ldi	r30, 0x55	; 85
    2012:	f0 e0       	ldi	r31, 0x00	; 0
    2014:	80 81       	ld	r24, Z
    2016:	8d 7f       	andi	r24, 0xFD	; 253
    2018:	8c 93       	st	X, r24
		CLR_BIT(MCUCR , ISC00) ;
    201a:	a5 e5       	ldi	r26, 0x55	; 85
    201c:	b0 e0       	ldi	r27, 0x00	; 0
    201e:	e5 e5       	ldi	r30, 0x55	; 85
    2020:	f0 e0       	ldi	r31, 0x00	; 0
    2022:	80 81       	ld	r24, Z
    2024:	8e 7f       	andi	r24, 0xFE	; 254
    2026:	8c 93       	st	X, r24
		break ;
	}
	SET_BIT(SREG , I_BIT) ;
    2028:	af e5       	ldi	r26, 0x5F	; 95
    202a:	b0 e0       	ldi	r27, 0x00	; 0
    202c:	ef e5       	ldi	r30, 0x5F	; 95
    202e:	f0 e0       	ldi	r31, 0x00	; 0
    2030:	80 81       	ld	r24, Z
    2032:	80 68       	ori	r24, 0x80	; 128
    2034:	8c 93       	st	X, r24
	SET_BIT(GICR , INT0) ;
    2036:	ab e5       	ldi	r26, 0x5B	; 91
    2038:	b0 e0       	ldi	r27, 0x00	; 0
    203a:	eb e5       	ldi	r30, 0x5B	; 91
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	80 81       	ld	r24, Z
    2040:	80 64       	ori	r24, 0x40	; 64
    2042:	8c 93       	st	X, r24
}
    2044:	0f 90       	pop	r0
    2046:	0f 90       	pop	r0
    2048:	0f 90       	pop	r0
    204a:	cf 91       	pop	r28
    204c:	df 91       	pop	r29
    204e:	08 95       	ret

00002050 <EXTI1_Init>:
void EXTI1_Init (u8 Sense)
{
    2050:	df 93       	push	r29
    2052:	cf 93       	push	r28
    2054:	00 d0       	rcall	.+0      	; 0x2056 <EXTI1_Init+0x6>
    2056:	0f 92       	push	r0
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
    205c:	89 83       	std	Y+1, r24	; 0x01
	switch (Sense)
    205e:	89 81       	ldd	r24, Y+1	; 0x01
    2060:	28 2f       	mov	r18, r24
    2062:	30 e0       	ldi	r19, 0x00	; 0
    2064:	3b 83       	std	Y+3, r19	; 0x03
    2066:	2a 83       	std	Y+2, r18	; 0x02
    2068:	8a 81       	ldd	r24, Y+2	; 0x02
    206a:	9b 81       	ldd	r25, Y+3	; 0x03
    206c:	82 30       	cpi	r24, 0x02	; 2
    206e:	91 05       	cpc	r25, r1
    2070:	29 f1       	breq	.+74     	; 0x20bc <EXTI1_Init+0x6c>
    2072:	2a 81       	ldd	r18, Y+2	; 0x02
    2074:	3b 81       	ldd	r19, Y+3	; 0x03
    2076:	23 30       	cpi	r18, 0x03	; 3
    2078:	31 05       	cpc	r19, r1
    207a:	34 f4       	brge	.+12     	; 0x2088 <EXTI1_Init+0x38>
    207c:	8a 81       	ldd	r24, Y+2	; 0x02
    207e:	9b 81       	ldd	r25, Y+3	; 0x03
    2080:	81 30       	cpi	r24, 0x01	; 1
    2082:	91 05       	cpc	r25, r1
    2084:	61 f0       	breq	.+24     	; 0x209e <EXTI1_Init+0x4e>
    2086:	46 c0       	rjmp	.+140    	; 0x2114 <EXTI1_Init+0xc4>
    2088:	2a 81       	ldd	r18, Y+2	; 0x02
    208a:	3b 81       	ldd	r19, Y+3	; 0x03
    208c:	23 30       	cpi	r18, 0x03	; 3
    208e:	31 05       	cpc	r19, r1
    2090:	21 f1       	breq	.+72     	; 0x20da <EXTI1_Init+0x8a>
    2092:	8a 81       	ldd	r24, Y+2	; 0x02
    2094:	9b 81       	ldd	r25, Y+3	; 0x03
    2096:	84 30       	cpi	r24, 0x04	; 4
    2098:	91 05       	cpc	r25, r1
    209a:	71 f1       	breq	.+92     	; 0x20f8 <EXTI1_Init+0xa8>
    209c:	3b c0       	rjmp	.+118    	; 0x2114 <EXTI1_Init+0xc4>
	{
	case FALING_EDGE_SENSE :
		SET_BIT(MCUCR , ISC11) ;
    209e:	a5 e5       	ldi	r26, 0x55	; 85
    20a0:	b0 e0       	ldi	r27, 0x00	; 0
    20a2:	e5 e5       	ldi	r30, 0x55	; 85
    20a4:	f0 e0       	ldi	r31, 0x00	; 0
    20a6:	80 81       	ld	r24, Z
    20a8:	88 60       	ori	r24, 0x08	; 8
    20aa:	8c 93       	st	X, r24
		CLR_BIT(MCUCR , ISC10) ;
    20ac:	a5 e5       	ldi	r26, 0x55	; 85
    20ae:	b0 e0       	ldi	r27, 0x00	; 0
    20b0:	e5 e5       	ldi	r30, 0x55	; 85
    20b2:	f0 e0       	ldi	r31, 0x00	; 0
    20b4:	80 81       	ld	r24, Z
    20b6:	8b 7f       	andi	r24, 0xFB	; 251
    20b8:	8c 93       	st	X, r24
    20ba:	2c c0       	rjmp	.+88     	; 0x2114 <EXTI1_Init+0xc4>
		break ;
	case RISING_EDGE_SENSE :
		SET_BIT(MCUCR , ISC11) ;
    20bc:	a5 e5       	ldi	r26, 0x55	; 85
    20be:	b0 e0       	ldi	r27, 0x00	; 0
    20c0:	e5 e5       	ldi	r30, 0x55	; 85
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	80 81       	ld	r24, Z
    20c6:	88 60       	ori	r24, 0x08	; 8
    20c8:	8c 93       	st	X, r24
		SET_BIT(MCUCR , ISC10) ;
    20ca:	a5 e5       	ldi	r26, 0x55	; 85
    20cc:	b0 e0       	ldi	r27, 0x00	; 0
    20ce:	e5 e5       	ldi	r30, 0x55	; 85
    20d0:	f0 e0       	ldi	r31, 0x00	; 0
    20d2:	80 81       	ld	r24, Z
    20d4:	84 60       	ori	r24, 0x04	; 4
    20d6:	8c 93       	st	X, r24
    20d8:	1d c0       	rjmp	.+58     	; 0x2114 <EXTI1_Init+0xc4>
		break ;
	case ON_CHANGE_SENSE   :
		CLR_BIT(MCUCR , ISC11) ;
    20da:	a5 e5       	ldi	r26, 0x55	; 85
    20dc:	b0 e0       	ldi	r27, 0x00	; 0
    20de:	e5 e5       	ldi	r30, 0x55	; 85
    20e0:	f0 e0       	ldi	r31, 0x00	; 0
    20e2:	80 81       	ld	r24, Z
    20e4:	87 7f       	andi	r24, 0xF7	; 247
    20e6:	8c 93       	st	X, r24
		SET_BIT(MCUCR , ISC10) ;
    20e8:	a5 e5       	ldi	r26, 0x55	; 85
    20ea:	b0 e0       	ldi	r27, 0x00	; 0
    20ec:	e5 e5       	ldi	r30, 0x55	; 85
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	80 81       	ld	r24, Z
    20f2:	84 60       	ori	r24, 0x04	; 4
    20f4:	8c 93       	st	X, r24
    20f6:	0e c0       	rjmp	.+28     	; 0x2114 <EXTI1_Init+0xc4>
		break ;
	case LOW_LEVEL_SENSE   :
		CLR_BIT(MCUCR , ISC11) ;
    20f8:	a5 e5       	ldi	r26, 0x55	; 85
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	e5 e5       	ldi	r30, 0x55	; 85
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	87 7f       	andi	r24, 0xF7	; 247
    2104:	8c 93       	st	X, r24
		CLR_BIT(MCUCR , ISC10) ;
    2106:	a5 e5       	ldi	r26, 0x55	; 85
    2108:	b0 e0       	ldi	r27, 0x00	; 0
    210a:	e5 e5       	ldi	r30, 0x55	; 85
    210c:	f0 e0       	ldi	r31, 0x00	; 0
    210e:	80 81       	ld	r24, Z
    2110:	8b 7f       	andi	r24, 0xFB	; 251
    2112:	8c 93       	st	X, r24
		break ;
	}
	SET_BIT(SREG , I_BIT) ;
    2114:	af e5       	ldi	r26, 0x5F	; 95
    2116:	b0 e0       	ldi	r27, 0x00	; 0
    2118:	ef e5       	ldi	r30, 0x5F	; 95
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	80 81       	ld	r24, Z
    211e:	80 68       	ori	r24, 0x80	; 128
    2120:	8c 93       	st	X, r24
	SET_BIT(GICR , INT1) ;
    2122:	ab e5       	ldi	r26, 0x5B	; 91
    2124:	b0 e0       	ldi	r27, 0x00	; 0
    2126:	eb e5       	ldi	r30, 0x5B	; 91
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	80 81       	ld	r24, Z
    212c:	80 68       	ori	r24, 0x80	; 128
    212e:	8c 93       	st	X, r24
}
    2130:	0f 90       	pop	r0
    2132:	0f 90       	pop	r0
    2134:	0f 90       	pop	r0
    2136:	cf 91       	pop	r28
    2138:	df 91       	pop	r29
    213a:	08 95       	ret

0000213c <EXTI2_Init>:
void EXTI2_Init (u8 Sense)
{
    213c:	df 93       	push	r29
    213e:	cf 93       	push	r28
    2140:	00 d0       	rcall	.+0      	; 0x2142 <EXTI2_Init+0x6>
    2142:	0f 92       	push	r0
    2144:	cd b7       	in	r28, 0x3d	; 61
    2146:	de b7       	in	r29, 0x3e	; 62
    2148:	89 83       	std	Y+1, r24	; 0x01
	switch (Sense)
    214a:	89 81       	ldd	r24, Y+1	; 0x01
    214c:	28 2f       	mov	r18, r24
    214e:	30 e0       	ldi	r19, 0x00	; 0
    2150:	3b 83       	std	Y+3, r19	; 0x03
    2152:	2a 83       	std	Y+2, r18	; 0x02
    2154:	8a 81       	ldd	r24, Y+2	; 0x02
    2156:	9b 81       	ldd	r25, Y+3	; 0x03
    2158:	81 30       	cpi	r24, 0x01	; 1
    215a:	91 05       	cpc	r25, r1
    215c:	31 f0       	breq	.+12     	; 0x216a <EXTI2_Init+0x2e>
    215e:	2a 81       	ldd	r18, Y+2	; 0x02
    2160:	3b 81       	ldd	r19, Y+3	; 0x03
    2162:	22 30       	cpi	r18, 0x02	; 2
    2164:	31 05       	cpc	r19, r1
    2166:	49 f0       	breq	.+18     	; 0x217a <EXTI2_Init+0x3e>
    2168:	0f c0       	rjmp	.+30     	; 0x2188 <EXTI2_Init+0x4c>
	{
	case FALING_EDGE_SENSE :
		CLR_BIT(MCUCR , ISC2) ;
    216a:	a5 e5       	ldi	r26, 0x55	; 85
    216c:	b0 e0       	ldi	r27, 0x00	; 0
    216e:	e5 e5       	ldi	r30, 0x55	; 85
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	80 81       	ld	r24, Z
    2174:	8f 7b       	andi	r24, 0xBF	; 191
    2176:	8c 93       	st	X, r24
    2178:	07 c0       	rjmp	.+14     	; 0x2188 <EXTI2_Init+0x4c>
		break ;
	case RISING_EDGE_SENSE :
		SET_BIT(MCUCR , ISC2) ;
    217a:	a5 e5       	ldi	r26, 0x55	; 85
    217c:	b0 e0       	ldi	r27, 0x00	; 0
    217e:	e5 e5       	ldi	r30, 0x55	; 85
    2180:	f0 e0       	ldi	r31, 0x00	; 0
    2182:	80 81       	ld	r24, Z
    2184:	80 64       	ori	r24, 0x40	; 64
    2186:	8c 93       	st	X, r24
		break ;
	}
	SET_BIT(SREG , I_BIT) ;
    2188:	af e5       	ldi	r26, 0x5F	; 95
    218a:	b0 e0       	ldi	r27, 0x00	; 0
    218c:	ef e5       	ldi	r30, 0x5F	; 95
    218e:	f0 e0       	ldi	r31, 0x00	; 0
    2190:	80 81       	ld	r24, Z
    2192:	80 68       	ori	r24, 0x80	; 128
    2194:	8c 93       	st	X, r24
	SET_BIT(GICR , INT2) ;
    2196:	ab e5       	ldi	r26, 0x5B	; 91
    2198:	b0 e0       	ldi	r27, 0x00	; 0
    219a:	eb e5       	ldi	r30, 0x5B	; 91
    219c:	f0 e0       	ldi	r31, 0x00	; 0
    219e:	80 81       	ld	r24, Z
    21a0:	80 62       	ori	r24, 0x20	; 32
    21a2:	8c 93       	st	X, r24
}
    21a4:	0f 90       	pop	r0
    21a6:	0f 90       	pop	r0
    21a8:	0f 90       	pop	r0
    21aa:	cf 91       	pop	r28
    21ac:	df 91       	pop	r29
    21ae:	08 95       	ret

000021b0 <EXTI0_CallBack>:
void EXTI0_CallBack (void (*fptr)(void))
{
    21b0:	df 93       	push	r29
    21b2:	cf 93       	push	r28
    21b4:	00 d0       	rcall	.+0      	; 0x21b6 <EXTI0_CallBack+0x6>
    21b6:	cd b7       	in	r28, 0x3d	; 61
    21b8:	de b7       	in	r29, 0x3e	; 62
    21ba:	9a 83       	std	Y+2, r25	; 0x02
    21bc:	89 83       	std	Y+1, r24	; 0x01
	ptr_EXTI0 = fptr ;
    21be:	89 81       	ldd	r24, Y+1	; 0x01
    21c0:	9a 81       	ldd	r25, Y+2	; 0x02
    21c2:	90 93 8b 01 	sts	0x018B, r25
    21c6:	80 93 8a 01 	sts	0x018A, r24
}
    21ca:	0f 90       	pop	r0
    21cc:	0f 90       	pop	r0
    21ce:	cf 91       	pop	r28
    21d0:	df 91       	pop	r29
    21d2:	08 95       	ret

000021d4 <EXTI1_CallBack>:
void EXTI1_CallBack (void (*fptr)(void))
{
    21d4:	df 93       	push	r29
    21d6:	cf 93       	push	r28
    21d8:	00 d0       	rcall	.+0      	; 0x21da <EXTI1_CallBack+0x6>
    21da:	cd b7       	in	r28, 0x3d	; 61
    21dc:	de b7       	in	r29, 0x3e	; 62
    21de:	9a 83       	std	Y+2, r25	; 0x02
    21e0:	89 83       	std	Y+1, r24	; 0x01
	ptr_EXTI1 = fptr ;
    21e2:	89 81       	ldd	r24, Y+1	; 0x01
    21e4:	9a 81       	ldd	r25, Y+2	; 0x02
    21e6:	90 93 89 01 	sts	0x0189, r25
    21ea:	80 93 88 01 	sts	0x0188, r24
}
    21ee:	0f 90       	pop	r0
    21f0:	0f 90       	pop	r0
    21f2:	cf 91       	pop	r28
    21f4:	df 91       	pop	r29
    21f6:	08 95       	ret

000021f8 <EXTI2_CallBack>:
void EXTI2_CallBack (void (*fptr)(void))
{
    21f8:	df 93       	push	r29
    21fa:	cf 93       	push	r28
    21fc:	00 d0       	rcall	.+0      	; 0x21fe <EXTI2_CallBack+0x6>
    21fe:	cd b7       	in	r28, 0x3d	; 61
    2200:	de b7       	in	r29, 0x3e	; 62
    2202:	9a 83       	std	Y+2, r25	; 0x02
    2204:	89 83       	std	Y+1, r24	; 0x01
	ptr_EXTI2 = fptr ;
    2206:	89 81       	ldd	r24, Y+1	; 0x01
    2208:	9a 81       	ldd	r25, Y+2	; 0x02
    220a:	90 93 87 01 	sts	0x0187, r25
    220e:	80 93 86 01 	sts	0x0186, r24
}
    2212:	0f 90       	pop	r0
    2214:	0f 90       	pop	r0
    2216:	cf 91       	pop	r28
    2218:	df 91       	pop	r29
    221a:	08 95       	ret

0000221c <__vector_1>:
void __vector_1 (void)__attribute__((signal)) ;
void __vector_1 (void)
{
    221c:	1f 92       	push	r1
    221e:	0f 92       	push	r0
    2220:	0f b6       	in	r0, 0x3f	; 63
    2222:	0f 92       	push	r0
    2224:	11 24       	eor	r1, r1
    2226:	2f 93       	push	r18
    2228:	3f 93       	push	r19
    222a:	4f 93       	push	r20
    222c:	5f 93       	push	r21
    222e:	6f 93       	push	r22
    2230:	7f 93       	push	r23
    2232:	8f 93       	push	r24
    2234:	9f 93       	push	r25
    2236:	af 93       	push	r26
    2238:	bf 93       	push	r27
    223a:	ef 93       	push	r30
    223c:	ff 93       	push	r31
    223e:	df 93       	push	r29
    2240:	cf 93       	push	r28
    2242:	cd b7       	in	r28, 0x3d	; 61
    2244:	de b7       	in	r29, 0x3e	; 62
	if (ptr_EXTI0 != 0)
    2246:	80 91 8a 01 	lds	r24, 0x018A
    224a:	90 91 8b 01 	lds	r25, 0x018B
    224e:	00 97       	sbiw	r24, 0x00	; 0
    2250:	29 f0       	breq	.+10     	; 0x225c <__vector_1+0x40>
	{
		ptr_EXTI0 () ;
    2252:	e0 91 8a 01 	lds	r30, 0x018A
    2256:	f0 91 8b 01 	lds	r31, 0x018B
    225a:	09 95       	icall
	}
}
    225c:	cf 91       	pop	r28
    225e:	df 91       	pop	r29
    2260:	ff 91       	pop	r31
    2262:	ef 91       	pop	r30
    2264:	bf 91       	pop	r27
    2266:	af 91       	pop	r26
    2268:	9f 91       	pop	r25
    226a:	8f 91       	pop	r24
    226c:	7f 91       	pop	r23
    226e:	6f 91       	pop	r22
    2270:	5f 91       	pop	r21
    2272:	4f 91       	pop	r20
    2274:	3f 91       	pop	r19
    2276:	2f 91       	pop	r18
    2278:	0f 90       	pop	r0
    227a:	0f be       	out	0x3f, r0	; 63
    227c:	0f 90       	pop	r0
    227e:	1f 90       	pop	r1
    2280:	18 95       	reti

00002282 <__vector_2>:
void __vector_2 (void)__attribute__((signal)) ;
void __vector_2 (void)
{
    2282:	1f 92       	push	r1
    2284:	0f 92       	push	r0
    2286:	0f b6       	in	r0, 0x3f	; 63
    2288:	0f 92       	push	r0
    228a:	11 24       	eor	r1, r1
    228c:	2f 93       	push	r18
    228e:	3f 93       	push	r19
    2290:	4f 93       	push	r20
    2292:	5f 93       	push	r21
    2294:	6f 93       	push	r22
    2296:	7f 93       	push	r23
    2298:	8f 93       	push	r24
    229a:	9f 93       	push	r25
    229c:	af 93       	push	r26
    229e:	bf 93       	push	r27
    22a0:	ef 93       	push	r30
    22a2:	ff 93       	push	r31
    22a4:	df 93       	push	r29
    22a6:	cf 93       	push	r28
    22a8:	cd b7       	in	r28, 0x3d	; 61
    22aa:	de b7       	in	r29, 0x3e	; 62
	if (ptr_EXTI1 != 0)
    22ac:	80 91 88 01 	lds	r24, 0x0188
    22b0:	90 91 89 01 	lds	r25, 0x0189
    22b4:	00 97       	sbiw	r24, 0x00	; 0
    22b6:	29 f0       	breq	.+10     	; 0x22c2 <__vector_2+0x40>
	{
		ptr_EXTI1 () ;
    22b8:	e0 91 88 01 	lds	r30, 0x0188
    22bc:	f0 91 89 01 	lds	r31, 0x0189
    22c0:	09 95       	icall
	}
}
    22c2:	cf 91       	pop	r28
    22c4:	df 91       	pop	r29
    22c6:	ff 91       	pop	r31
    22c8:	ef 91       	pop	r30
    22ca:	bf 91       	pop	r27
    22cc:	af 91       	pop	r26
    22ce:	9f 91       	pop	r25
    22d0:	8f 91       	pop	r24
    22d2:	7f 91       	pop	r23
    22d4:	6f 91       	pop	r22
    22d6:	5f 91       	pop	r21
    22d8:	4f 91       	pop	r20
    22da:	3f 91       	pop	r19
    22dc:	2f 91       	pop	r18
    22de:	0f 90       	pop	r0
    22e0:	0f be       	out	0x3f, r0	; 63
    22e2:	0f 90       	pop	r0
    22e4:	1f 90       	pop	r1
    22e6:	18 95       	reti

000022e8 <__vector_3>:
void __vector_3 (void)__attribute__((signal)) ;
void __vector_3 (void)
{
    22e8:	1f 92       	push	r1
    22ea:	0f 92       	push	r0
    22ec:	0f b6       	in	r0, 0x3f	; 63
    22ee:	0f 92       	push	r0
    22f0:	11 24       	eor	r1, r1
    22f2:	2f 93       	push	r18
    22f4:	3f 93       	push	r19
    22f6:	4f 93       	push	r20
    22f8:	5f 93       	push	r21
    22fa:	6f 93       	push	r22
    22fc:	7f 93       	push	r23
    22fe:	8f 93       	push	r24
    2300:	9f 93       	push	r25
    2302:	af 93       	push	r26
    2304:	bf 93       	push	r27
    2306:	ef 93       	push	r30
    2308:	ff 93       	push	r31
    230a:	df 93       	push	r29
    230c:	cf 93       	push	r28
    230e:	cd b7       	in	r28, 0x3d	; 61
    2310:	de b7       	in	r29, 0x3e	; 62
	if (ptr_EXTI2 != 0)
    2312:	80 91 86 01 	lds	r24, 0x0186
    2316:	90 91 87 01 	lds	r25, 0x0187
    231a:	00 97       	sbiw	r24, 0x00	; 0
    231c:	29 f0       	breq	.+10     	; 0x2328 <__vector_3+0x40>
	{
		ptr_EXTI2 () ;
    231e:	e0 91 86 01 	lds	r30, 0x0186
    2322:	f0 91 87 01 	lds	r31, 0x0187
    2326:	09 95       	icall
	}
}
    2328:	cf 91       	pop	r28
    232a:	df 91       	pop	r29
    232c:	ff 91       	pop	r31
    232e:	ef 91       	pop	r30
    2330:	bf 91       	pop	r27
    2332:	af 91       	pop	r26
    2334:	9f 91       	pop	r25
    2336:	8f 91       	pop	r24
    2338:	7f 91       	pop	r23
    233a:	6f 91       	pop	r22
    233c:	5f 91       	pop	r21
    233e:	4f 91       	pop	r20
    2340:	3f 91       	pop	r19
    2342:	2f 91       	pop	r18
    2344:	0f 90       	pop	r0
    2346:	0f be       	out	0x3f, r0	; 63
    2348:	0f 90       	pop	r0
    234a:	1f 90       	pop	r1
    234c:	18 95       	reti

0000234e <EEPROM_Write>:
#include "../../LIB/Bit_Math.h"
#include "../../LIB/STDTYPES.h"

#include "EEPROM.h"
void EEPROM_Write (u16 Address , u8 Data)
{
    234e:	df 93       	push	r29
    2350:	cf 93       	push	r28
    2352:	00 d0       	rcall	.+0      	; 0x2354 <EEPROM_Write+0x6>
    2354:	0f 92       	push	r0
    2356:	cd b7       	in	r28, 0x3d	; 61
    2358:	de b7       	in	r29, 0x3e	; 62
    235a:	9a 83       	std	Y+2, r25	; 0x02
    235c:	89 83       	std	Y+1, r24	; 0x01
    235e:	6b 83       	std	Y+3, r22	; 0x03
	EEAR = Address ;
    2360:	ee e3       	ldi	r30, 0x3E	; 62
    2362:	f0 e0       	ldi	r31, 0x00	; 0
    2364:	89 81       	ldd	r24, Y+1	; 0x01
    2366:	9a 81       	ldd	r25, Y+2	; 0x02
    2368:	91 83       	std	Z+1, r25	; 0x01
    236a:	80 83       	st	Z, r24

	SET_BIT(EECR , EEMWE) ;
    236c:	ac e3       	ldi	r26, 0x3C	; 60
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	ec e3       	ldi	r30, 0x3C	; 60
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	80 81       	ld	r24, Z
    2376:	84 60       	ori	r24, 0x04	; 4
    2378:	8c 93       	st	X, r24
	SET_BIT(EECR , EEWE) ;
    237a:	ac e3       	ldi	r26, 0x3C	; 60
    237c:	b0 e0       	ldi	r27, 0x00	; 0
    237e:	ec e3       	ldi	r30, 0x3C	; 60
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	80 81       	ld	r24, Z
    2384:	82 60       	ori	r24, 0x02	; 2
    2386:	8c 93       	st	X, r24
	EEDR = Data ;
    2388:	ed e3       	ldi	r30, 0x3D	; 61
    238a:	f0 e0       	ldi	r31, 0x00	; 0
    238c:	8b 81       	ldd	r24, Y+3	; 0x03
    238e:	80 83       	st	Z, r24

	while (READ_BIT(EECR , EEWE) == 1) ;
    2390:	ec e3       	ldi	r30, 0x3C	; 60
    2392:	f0 e0       	ldi	r31, 0x00	; 0
    2394:	80 81       	ld	r24, Z
    2396:	88 2f       	mov	r24, r24
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	82 70       	andi	r24, 0x02	; 2
    239c:	90 70       	andi	r25, 0x00	; 0
    239e:	95 95       	asr	r25
    23a0:	87 95       	ror	r24
    23a2:	81 30       	cpi	r24, 0x01	; 1
    23a4:	91 05       	cpc	r25, r1
    23a6:	a1 f3       	breq	.-24     	; 0x2390 <EEPROM_Write+0x42>
}
    23a8:	0f 90       	pop	r0
    23aa:	0f 90       	pop	r0
    23ac:	0f 90       	pop	r0
    23ae:	cf 91       	pop	r28
    23b0:	df 91       	pop	r29
    23b2:	08 95       	ret

000023b4 <EEPROM_Read>:
u8 EEPROM_Read (u16 Address)
{
    23b4:	df 93       	push	r29
    23b6:	cf 93       	push	r28
    23b8:	00 d0       	rcall	.+0      	; 0x23ba <EEPROM_Read+0x6>
    23ba:	cd b7       	in	r28, 0x3d	; 61
    23bc:	de b7       	in	r29, 0x3e	; 62
    23be:	9a 83       	std	Y+2, r25	; 0x02
    23c0:	89 83       	std	Y+1, r24	; 0x01
	EEAR = Address ;
    23c2:	ee e3       	ldi	r30, 0x3E	; 62
    23c4:	f0 e0       	ldi	r31, 0x00	; 0
    23c6:	89 81       	ldd	r24, Y+1	; 0x01
    23c8:	9a 81       	ldd	r25, Y+2	; 0x02
    23ca:	91 83       	std	Z+1, r25	; 0x01
    23cc:	80 83       	st	Z, r24
	SET_BIT(EECR , EERE) ;
    23ce:	ac e3       	ldi	r26, 0x3C	; 60
    23d0:	b0 e0       	ldi	r27, 0x00	; 0
    23d2:	ec e3       	ldi	r30, 0x3C	; 60
    23d4:	f0 e0       	ldi	r31, 0x00	; 0
    23d6:	80 81       	ld	r24, Z
    23d8:	81 60       	ori	r24, 0x01	; 1
    23da:	8c 93       	st	X, r24
	return EEDR ;
    23dc:	ed e3       	ldi	r30, 0x3D	; 61
    23de:	f0 e0       	ldi	r31, 0x00	; 0
    23e0:	80 81       	ld	r24, Z
}
    23e2:	0f 90       	pop	r0
    23e4:	0f 90       	pop	r0
    23e6:	cf 91       	pop	r28
    23e8:	df 91       	pop	r29
    23ea:	08 95       	ret

000023ec <DIO_InitPin>:

#include "DIO.h"


void DIO_InitPin      (u8  PORT_Name , u8  PIN_Number , u8  Mode)
{
    23ec:	df 93       	push	r29
    23ee:	cf 93       	push	r28
    23f0:	00 d0       	rcall	.+0      	; 0x23f2 <DIO_InitPin+0x6>
    23f2:	00 d0       	rcall	.+0      	; 0x23f4 <DIO_InitPin+0x8>
    23f4:	0f 92       	push	r0
    23f6:	cd b7       	in	r28, 0x3d	; 61
    23f8:	de b7       	in	r29, 0x3e	; 62
    23fa:	89 83       	std	Y+1, r24	; 0x01
    23fc:	6a 83       	std	Y+2, r22	; 0x02
    23fe:	4b 83       	std	Y+3, r20	; 0x03
	switch (PORT_Name)
    2400:	89 81       	ldd	r24, Y+1	; 0x01
    2402:	28 2f       	mov	r18, r24
    2404:	30 e0       	ldi	r19, 0x00	; 0
    2406:	3d 83       	std	Y+5, r19	; 0x05
    2408:	2c 83       	std	Y+4, r18	; 0x04
    240a:	8c 81       	ldd	r24, Y+4	; 0x04
    240c:	9d 81       	ldd	r25, Y+5	; 0x05
    240e:	82 30       	cpi	r24, 0x02	; 2
    2410:	91 05       	cpc	r25, r1
    2412:	09 f4       	brne	.+2      	; 0x2416 <DIO_InitPin+0x2a>
    2414:	48 c0       	rjmp	.+144    	; 0x24a6 <DIO_InitPin+0xba>
    2416:	2c 81       	ldd	r18, Y+4	; 0x04
    2418:	3d 81       	ldd	r19, Y+5	; 0x05
    241a:	23 30       	cpi	r18, 0x03	; 3
    241c:	31 05       	cpc	r19, r1
    241e:	34 f4       	brge	.+12     	; 0x242c <DIO_InitPin+0x40>
    2420:	8c 81       	ldd	r24, Y+4	; 0x04
    2422:	9d 81       	ldd	r25, Y+5	; 0x05
    2424:	81 30       	cpi	r24, 0x01	; 1
    2426:	91 05       	cpc	r25, r1
    2428:	71 f0       	breq	.+28     	; 0x2446 <DIO_InitPin+0x5a>
    242a:	cb c0       	rjmp	.+406    	; 0x25c2 <DIO_InitPin+0x1d6>
    242c:	2c 81       	ldd	r18, Y+4	; 0x04
    242e:	3d 81       	ldd	r19, Y+5	; 0x05
    2430:	23 30       	cpi	r18, 0x03	; 3
    2432:	31 05       	cpc	r19, r1
    2434:	09 f4       	brne	.+2      	; 0x2438 <DIO_InitPin+0x4c>
    2436:	67 c0       	rjmp	.+206    	; 0x2506 <DIO_InitPin+0x11a>
    2438:	8c 81       	ldd	r24, Y+4	; 0x04
    243a:	9d 81       	ldd	r25, Y+5	; 0x05
    243c:	84 30       	cpi	r24, 0x04	; 4
    243e:	91 05       	cpc	r25, r1
    2440:	09 f4       	brne	.+2      	; 0x2444 <DIO_InitPin+0x58>
    2442:	91 c0       	rjmp	.+290    	; 0x2566 <DIO_InitPin+0x17a>
    2444:	be c0       	rjmp	.+380    	; 0x25c2 <DIO_InitPin+0x1d6>
	{
	case DIO_PORTA :
		if (Mode == DIO_INPUT)
    2446:	8b 81       	ldd	r24, Y+3	; 0x03
    2448:	88 23       	and	r24, r24
    244a:	a9 f4       	brne	.+42     	; 0x2476 <DIO_InitPin+0x8a>
		{
			CLR_BIT(DDRA , PIN_Number) ;
    244c:	aa e3       	ldi	r26, 0x3A	; 58
    244e:	b0 e0       	ldi	r27, 0x00	; 0
    2450:	ea e3       	ldi	r30, 0x3A	; 58
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	80 81       	ld	r24, Z
    2456:	48 2f       	mov	r20, r24
    2458:	8a 81       	ldd	r24, Y+2	; 0x02
    245a:	28 2f       	mov	r18, r24
    245c:	30 e0       	ldi	r19, 0x00	; 0
    245e:	81 e0       	ldi	r24, 0x01	; 1
    2460:	90 e0       	ldi	r25, 0x00	; 0
    2462:	02 2e       	mov	r0, r18
    2464:	02 c0       	rjmp	.+4      	; 0x246a <DIO_InitPin+0x7e>
    2466:	88 0f       	add	r24, r24
    2468:	99 1f       	adc	r25, r25
    246a:	0a 94       	dec	r0
    246c:	e2 f7       	brpl	.-8      	; 0x2466 <DIO_InitPin+0x7a>
    246e:	80 95       	com	r24
    2470:	84 23       	and	r24, r20
    2472:	8c 93       	st	X, r24
    2474:	a6 c0       	rjmp	.+332    	; 0x25c2 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    2476:	8b 81       	ldd	r24, Y+3	; 0x03
    2478:	81 30       	cpi	r24, 0x01	; 1
    247a:	09 f0       	breq	.+2      	; 0x247e <DIO_InitPin+0x92>
    247c:	a2 c0       	rjmp	.+324    	; 0x25c2 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRA , PIN_Number) ;
    247e:	aa e3       	ldi	r26, 0x3A	; 58
    2480:	b0 e0       	ldi	r27, 0x00	; 0
    2482:	ea e3       	ldi	r30, 0x3A	; 58
    2484:	f0 e0       	ldi	r31, 0x00	; 0
    2486:	80 81       	ld	r24, Z
    2488:	48 2f       	mov	r20, r24
    248a:	8a 81       	ldd	r24, Y+2	; 0x02
    248c:	28 2f       	mov	r18, r24
    248e:	30 e0       	ldi	r19, 0x00	; 0
    2490:	81 e0       	ldi	r24, 0x01	; 1
    2492:	90 e0       	ldi	r25, 0x00	; 0
    2494:	02 2e       	mov	r0, r18
    2496:	02 c0       	rjmp	.+4      	; 0x249c <DIO_InitPin+0xb0>
    2498:	88 0f       	add	r24, r24
    249a:	99 1f       	adc	r25, r25
    249c:	0a 94       	dec	r0
    249e:	e2 f7       	brpl	.-8      	; 0x2498 <DIO_InitPin+0xac>
    24a0:	84 2b       	or	r24, r20
    24a2:	8c 93       	st	X, r24
    24a4:	8e c0       	rjmp	.+284    	; 0x25c2 <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTB :
		if (Mode == DIO_INPUT)
    24a6:	8b 81       	ldd	r24, Y+3	; 0x03
    24a8:	88 23       	and	r24, r24
    24aa:	a9 f4       	brne	.+42     	; 0x24d6 <DIO_InitPin+0xea>
		{
			CLR_BIT(DDRB , PIN_Number) ;
    24ac:	a7 e3       	ldi	r26, 0x37	; 55
    24ae:	b0 e0       	ldi	r27, 0x00	; 0
    24b0:	e7 e3       	ldi	r30, 0x37	; 55
    24b2:	f0 e0       	ldi	r31, 0x00	; 0
    24b4:	80 81       	ld	r24, Z
    24b6:	48 2f       	mov	r20, r24
    24b8:	8a 81       	ldd	r24, Y+2	; 0x02
    24ba:	28 2f       	mov	r18, r24
    24bc:	30 e0       	ldi	r19, 0x00	; 0
    24be:	81 e0       	ldi	r24, 0x01	; 1
    24c0:	90 e0       	ldi	r25, 0x00	; 0
    24c2:	02 2e       	mov	r0, r18
    24c4:	02 c0       	rjmp	.+4      	; 0x24ca <DIO_InitPin+0xde>
    24c6:	88 0f       	add	r24, r24
    24c8:	99 1f       	adc	r25, r25
    24ca:	0a 94       	dec	r0
    24cc:	e2 f7       	brpl	.-8      	; 0x24c6 <DIO_InitPin+0xda>
    24ce:	80 95       	com	r24
    24d0:	84 23       	and	r24, r20
    24d2:	8c 93       	st	X, r24
    24d4:	76 c0       	rjmp	.+236    	; 0x25c2 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    24d6:	8b 81       	ldd	r24, Y+3	; 0x03
    24d8:	81 30       	cpi	r24, 0x01	; 1
    24da:	09 f0       	breq	.+2      	; 0x24de <DIO_InitPin+0xf2>
    24dc:	72 c0       	rjmp	.+228    	; 0x25c2 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRB , PIN_Number) ;
    24de:	a7 e3       	ldi	r26, 0x37	; 55
    24e0:	b0 e0       	ldi	r27, 0x00	; 0
    24e2:	e7 e3       	ldi	r30, 0x37	; 55
    24e4:	f0 e0       	ldi	r31, 0x00	; 0
    24e6:	80 81       	ld	r24, Z
    24e8:	48 2f       	mov	r20, r24
    24ea:	8a 81       	ldd	r24, Y+2	; 0x02
    24ec:	28 2f       	mov	r18, r24
    24ee:	30 e0       	ldi	r19, 0x00	; 0
    24f0:	81 e0       	ldi	r24, 0x01	; 1
    24f2:	90 e0       	ldi	r25, 0x00	; 0
    24f4:	02 2e       	mov	r0, r18
    24f6:	02 c0       	rjmp	.+4      	; 0x24fc <DIO_InitPin+0x110>
    24f8:	88 0f       	add	r24, r24
    24fa:	99 1f       	adc	r25, r25
    24fc:	0a 94       	dec	r0
    24fe:	e2 f7       	brpl	.-8      	; 0x24f8 <DIO_InitPin+0x10c>
    2500:	84 2b       	or	r24, r20
    2502:	8c 93       	st	X, r24
    2504:	5e c0       	rjmp	.+188    	; 0x25c2 <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTC :
		if (Mode == DIO_INPUT)
    2506:	8b 81       	ldd	r24, Y+3	; 0x03
    2508:	88 23       	and	r24, r24
    250a:	a9 f4       	brne	.+42     	; 0x2536 <DIO_InitPin+0x14a>
		{
			CLR_BIT(DDRC , PIN_Number) ;
    250c:	a4 e3       	ldi	r26, 0x34	; 52
    250e:	b0 e0       	ldi	r27, 0x00	; 0
    2510:	e4 e3       	ldi	r30, 0x34	; 52
    2512:	f0 e0       	ldi	r31, 0x00	; 0
    2514:	80 81       	ld	r24, Z
    2516:	48 2f       	mov	r20, r24
    2518:	8a 81       	ldd	r24, Y+2	; 0x02
    251a:	28 2f       	mov	r18, r24
    251c:	30 e0       	ldi	r19, 0x00	; 0
    251e:	81 e0       	ldi	r24, 0x01	; 1
    2520:	90 e0       	ldi	r25, 0x00	; 0
    2522:	02 2e       	mov	r0, r18
    2524:	02 c0       	rjmp	.+4      	; 0x252a <DIO_InitPin+0x13e>
    2526:	88 0f       	add	r24, r24
    2528:	99 1f       	adc	r25, r25
    252a:	0a 94       	dec	r0
    252c:	e2 f7       	brpl	.-8      	; 0x2526 <DIO_InitPin+0x13a>
    252e:	80 95       	com	r24
    2530:	84 23       	and	r24, r20
    2532:	8c 93       	st	X, r24
    2534:	46 c0       	rjmp	.+140    	; 0x25c2 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    2536:	8b 81       	ldd	r24, Y+3	; 0x03
    2538:	81 30       	cpi	r24, 0x01	; 1
    253a:	09 f0       	breq	.+2      	; 0x253e <DIO_InitPin+0x152>
    253c:	42 c0       	rjmp	.+132    	; 0x25c2 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRC , PIN_Number) ;
    253e:	a4 e3       	ldi	r26, 0x34	; 52
    2540:	b0 e0       	ldi	r27, 0x00	; 0
    2542:	e4 e3       	ldi	r30, 0x34	; 52
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	80 81       	ld	r24, Z
    2548:	48 2f       	mov	r20, r24
    254a:	8a 81       	ldd	r24, Y+2	; 0x02
    254c:	28 2f       	mov	r18, r24
    254e:	30 e0       	ldi	r19, 0x00	; 0
    2550:	81 e0       	ldi	r24, 0x01	; 1
    2552:	90 e0       	ldi	r25, 0x00	; 0
    2554:	02 2e       	mov	r0, r18
    2556:	02 c0       	rjmp	.+4      	; 0x255c <DIO_InitPin+0x170>
    2558:	88 0f       	add	r24, r24
    255a:	99 1f       	adc	r25, r25
    255c:	0a 94       	dec	r0
    255e:	e2 f7       	brpl	.-8      	; 0x2558 <DIO_InitPin+0x16c>
    2560:	84 2b       	or	r24, r20
    2562:	8c 93       	st	X, r24
    2564:	2e c0       	rjmp	.+92     	; 0x25c2 <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTD :
		if (Mode == DIO_INPUT)
    2566:	8b 81       	ldd	r24, Y+3	; 0x03
    2568:	88 23       	and	r24, r24
    256a:	a9 f4       	brne	.+42     	; 0x2596 <DIO_InitPin+0x1aa>
		{
			CLR_BIT(DDRD , PIN_Number) ;
    256c:	a1 e3       	ldi	r26, 0x31	; 49
    256e:	b0 e0       	ldi	r27, 0x00	; 0
    2570:	e1 e3       	ldi	r30, 0x31	; 49
    2572:	f0 e0       	ldi	r31, 0x00	; 0
    2574:	80 81       	ld	r24, Z
    2576:	48 2f       	mov	r20, r24
    2578:	8a 81       	ldd	r24, Y+2	; 0x02
    257a:	28 2f       	mov	r18, r24
    257c:	30 e0       	ldi	r19, 0x00	; 0
    257e:	81 e0       	ldi	r24, 0x01	; 1
    2580:	90 e0       	ldi	r25, 0x00	; 0
    2582:	02 2e       	mov	r0, r18
    2584:	02 c0       	rjmp	.+4      	; 0x258a <DIO_InitPin+0x19e>
    2586:	88 0f       	add	r24, r24
    2588:	99 1f       	adc	r25, r25
    258a:	0a 94       	dec	r0
    258c:	e2 f7       	brpl	.-8      	; 0x2586 <DIO_InitPin+0x19a>
    258e:	80 95       	com	r24
    2590:	84 23       	and	r24, r20
    2592:	8c 93       	st	X, r24
    2594:	16 c0       	rjmp	.+44     	; 0x25c2 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    2596:	8b 81       	ldd	r24, Y+3	; 0x03
    2598:	81 30       	cpi	r24, 0x01	; 1
    259a:	99 f4       	brne	.+38     	; 0x25c2 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRD , PIN_Number) ;
    259c:	a1 e3       	ldi	r26, 0x31	; 49
    259e:	b0 e0       	ldi	r27, 0x00	; 0
    25a0:	e1 e3       	ldi	r30, 0x31	; 49
    25a2:	f0 e0       	ldi	r31, 0x00	; 0
    25a4:	80 81       	ld	r24, Z
    25a6:	48 2f       	mov	r20, r24
    25a8:	8a 81       	ldd	r24, Y+2	; 0x02
    25aa:	28 2f       	mov	r18, r24
    25ac:	30 e0       	ldi	r19, 0x00	; 0
    25ae:	81 e0       	ldi	r24, 0x01	; 1
    25b0:	90 e0       	ldi	r25, 0x00	; 0
    25b2:	02 2e       	mov	r0, r18
    25b4:	02 c0       	rjmp	.+4      	; 0x25ba <DIO_InitPin+0x1ce>
    25b6:	88 0f       	add	r24, r24
    25b8:	99 1f       	adc	r25, r25
    25ba:	0a 94       	dec	r0
    25bc:	e2 f7       	brpl	.-8      	; 0x25b6 <DIO_InitPin+0x1ca>
    25be:	84 2b       	or	r24, r20
    25c0:	8c 93       	st	X, r24
		}
		break ;
	}
}
    25c2:	0f 90       	pop	r0
    25c4:	0f 90       	pop	r0
    25c6:	0f 90       	pop	r0
    25c8:	0f 90       	pop	r0
    25ca:	0f 90       	pop	r0
    25cc:	cf 91       	pop	r28
    25ce:	df 91       	pop	r29
    25d0:	08 95       	ret

000025d2 <DIO_SetPinValue>:
void DIO_SetPinValue  (u8  PORT_Name , u8  PIN_Number , u8  Val )
{
    25d2:	df 93       	push	r29
    25d4:	cf 93       	push	r28
    25d6:	00 d0       	rcall	.+0      	; 0x25d8 <DIO_SetPinValue+0x6>
    25d8:	00 d0       	rcall	.+0      	; 0x25da <DIO_SetPinValue+0x8>
    25da:	0f 92       	push	r0
    25dc:	cd b7       	in	r28, 0x3d	; 61
    25de:	de b7       	in	r29, 0x3e	; 62
    25e0:	89 83       	std	Y+1, r24	; 0x01
    25e2:	6a 83       	std	Y+2, r22	; 0x02
    25e4:	4b 83       	std	Y+3, r20	; 0x03
	switch (PORT_Name)
    25e6:	89 81       	ldd	r24, Y+1	; 0x01
    25e8:	28 2f       	mov	r18, r24
    25ea:	30 e0       	ldi	r19, 0x00	; 0
    25ec:	3d 83       	std	Y+5, r19	; 0x05
    25ee:	2c 83       	std	Y+4, r18	; 0x04
    25f0:	8c 81       	ldd	r24, Y+4	; 0x04
    25f2:	9d 81       	ldd	r25, Y+5	; 0x05
    25f4:	82 30       	cpi	r24, 0x02	; 2
    25f6:	91 05       	cpc	r25, r1
    25f8:	09 f4       	brne	.+2      	; 0x25fc <DIO_SetPinValue+0x2a>
    25fa:	48 c0       	rjmp	.+144    	; 0x268c <DIO_SetPinValue+0xba>
    25fc:	2c 81       	ldd	r18, Y+4	; 0x04
    25fe:	3d 81       	ldd	r19, Y+5	; 0x05
    2600:	23 30       	cpi	r18, 0x03	; 3
    2602:	31 05       	cpc	r19, r1
    2604:	34 f4       	brge	.+12     	; 0x2612 <DIO_SetPinValue+0x40>
    2606:	8c 81       	ldd	r24, Y+4	; 0x04
    2608:	9d 81       	ldd	r25, Y+5	; 0x05
    260a:	81 30       	cpi	r24, 0x01	; 1
    260c:	91 05       	cpc	r25, r1
    260e:	71 f0       	breq	.+28     	; 0x262c <DIO_SetPinValue+0x5a>
    2610:	cb c0       	rjmp	.+406    	; 0x27a8 <DIO_SetPinValue+0x1d6>
    2612:	2c 81       	ldd	r18, Y+4	; 0x04
    2614:	3d 81       	ldd	r19, Y+5	; 0x05
    2616:	23 30       	cpi	r18, 0x03	; 3
    2618:	31 05       	cpc	r19, r1
    261a:	09 f4       	brne	.+2      	; 0x261e <DIO_SetPinValue+0x4c>
    261c:	67 c0       	rjmp	.+206    	; 0x26ec <DIO_SetPinValue+0x11a>
    261e:	8c 81       	ldd	r24, Y+4	; 0x04
    2620:	9d 81       	ldd	r25, Y+5	; 0x05
    2622:	84 30       	cpi	r24, 0x04	; 4
    2624:	91 05       	cpc	r25, r1
    2626:	09 f4       	brne	.+2      	; 0x262a <DIO_SetPinValue+0x58>
    2628:	91 c0       	rjmp	.+290    	; 0x274c <DIO_SetPinValue+0x17a>
    262a:	be c0       	rjmp	.+380    	; 0x27a8 <DIO_SetPinValue+0x1d6>
	{
	case DIO_PORTA :
		if (Val == DIO_LOW)
    262c:	8b 81       	ldd	r24, Y+3	; 0x03
    262e:	88 23       	and	r24, r24
    2630:	a9 f4       	brne	.+42     	; 0x265c <DIO_SetPinValue+0x8a>
		{
			CLR_BIT(PORTA , PIN_Number) ;
    2632:	ab e3       	ldi	r26, 0x3B	; 59
    2634:	b0 e0       	ldi	r27, 0x00	; 0
    2636:	eb e3       	ldi	r30, 0x3B	; 59
    2638:	f0 e0       	ldi	r31, 0x00	; 0
    263a:	80 81       	ld	r24, Z
    263c:	48 2f       	mov	r20, r24
    263e:	8a 81       	ldd	r24, Y+2	; 0x02
    2640:	28 2f       	mov	r18, r24
    2642:	30 e0       	ldi	r19, 0x00	; 0
    2644:	81 e0       	ldi	r24, 0x01	; 1
    2646:	90 e0       	ldi	r25, 0x00	; 0
    2648:	02 2e       	mov	r0, r18
    264a:	02 c0       	rjmp	.+4      	; 0x2650 <DIO_SetPinValue+0x7e>
    264c:	88 0f       	add	r24, r24
    264e:	99 1f       	adc	r25, r25
    2650:	0a 94       	dec	r0
    2652:	e2 f7       	brpl	.-8      	; 0x264c <DIO_SetPinValue+0x7a>
    2654:	80 95       	com	r24
    2656:	84 23       	and	r24, r20
    2658:	8c 93       	st	X, r24
    265a:	a6 c0       	rjmp	.+332    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    265c:	8b 81       	ldd	r24, Y+3	; 0x03
    265e:	81 30       	cpi	r24, 0x01	; 1
    2660:	09 f0       	breq	.+2      	; 0x2664 <DIO_SetPinValue+0x92>
    2662:	a2 c0       	rjmp	.+324    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTA , PIN_Number) ;
    2664:	ab e3       	ldi	r26, 0x3B	; 59
    2666:	b0 e0       	ldi	r27, 0x00	; 0
    2668:	eb e3       	ldi	r30, 0x3B	; 59
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	80 81       	ld	r24, Z
    266e:	48 2f       	mov	r20, r24
    2670:	8a 81       	ldd	r24, Y+2	; 0x02
    2672:	28 2f       	mov	r18, r24
    2674:	30 e0       	ldi	r19, 0x00	; 0
    2676:	81 e0       	ldi	r24, 0x01	; 1
    2678:	90 e0       	ldi	r25, 0x00	; 0
    267a:	02 2e       	mov	r0, r18
    267c:	02 c0       	rjmp	.+4      	; 0x2682 <DIO_SetPinValue+0xb0>
    267e:	88 0f       	add	r24, r24
    2680:	99 1f       	adc	r25, r25
    2682:	0a 94       	dec	r0
    2684:	e2 f7       	brpl	.-8      	; 0x267e <DIO_SetPinValue+0xac>
    2686:	84 2b       	or	r24, r20
    2688:	8c 93       	st	X, r24
    268a:	8e c0       	rjmp	.+284    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTB :
		if (Val == DIO_LOW)
    268c:	8b 81       	ldd	r24, Y+3	; 0x03
    268e:	88 23       	and	r24, r24
    2690:	a9 f4       	brne	.+42     	; 0x26bc <DIO_SetPinValue+0xea>
		{
			CLR_BIT(PORTB , PIN_Number) ;
    2692:	a8 e3       	ldi	r26, 0x38	; 56
    2694:	b0 e0       	ldi	r27, 0x00	; 0
    2696:	e8 e3       	ldi	r30, 0x38	; 56
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	80 81       	ld	r24, Z
    269c:	48 2f       	mov	r20, r24
    269e:	8a 81       	ldd	r24, Y+2	; 0x02
    26a0:	28 2f       	mov	r18, r24
    26a2:	30 e0       	ldi	r19, 0x00	; 0
    26a4:	81 e0       	ldi	r24, 0x01	; 1
    26a6:	90 e0       	ldi	r25, 0x00	; 0
    26a8:	02 2e       	mov	r0, r18
    26aa:	02 c0       	rjmp	.+4      	; 0x26b0 <DIO_SetPinValue+0xde>
    26ac:	88 0f       	add	r24, r24
    26ae:	99 1f       	adc	r25, r25
    26b0:	0a 94       	dec	r0
    26b2:	e2 f7       	brpl	.-8      	; 0x26ac <DIO_SetPinValue+0xda>
    26b4:	80 95       	com	r24
    26b6:	84 23       	and	r24, r20
    26b8:	8c 93       	st	X, r24
    26ba:	76 c0       	rjmp	.+236    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    26bc:	8b 81       	ldd	r24, Y+3	; 0x03
    26be:	81 30       	cpi	r24, 0x01	; 1
    26c0:	09 f0       	breq	.+2      	; 0x26c4 <DIO_SetPinValue+0xf2>
    26c2:	72 c0       	rjmp	.+228    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTB , PIN_Number) ;
    26c4:	a8 e3       	ldi	r26, 0x38	; 56
    26c6:	b0 e0       	ldi	r27, 0x00	; 0
    26c8:	e8 e3       	ldi	r30, 0x38	; 56
    26ca:	f0 e0       	ldi	r31, 0x00	; 0
    26cc:	80 81       	ld	r24, Z
    26ce:	48 2f       	mov	r20, r24
    26d0:	8a 81       	ldd	r24, Y+2	; 0x02
    26d2:	28 2f       	mov	r18, r24
    26d4:	30 e0       	ldi	r19, 0x00	; 0
    26d6:	81 e0       	ldi	r24, 0x01	; 1
    26d8:	90 e0       	ldi	r25, 0x00	; 0
    26da:	02 2e       	mov	r0, r18
    26dc:	02 c0       	rjmp	.+4      	; 0x26e2 <DIO_SetPinValue+0x110>
    26de:	88 0f       	add	r24, r24
    26e0:	99 1f       	adc	r25, r25
    26e2:	0a 94       	dec	r0
    26e4:	e2 f7       	brpl	.-8      	; 0x26de <DIO_SetPinValue+0x10c>
    26e6:	84 2b       	or	r24, r20
    26e8:	8c 93       	st	X, r24
    26ea:	5e c0       	rjmp	.+188    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTC :
		if (Val == DIO_LOW)
    26ec:	8b 81       	ldd	r24, Y+3	; 0x03
    26ee:	88 23       	and	r24, r24
    26f0:	a9 f4       	brne	.+42     	; 0x271c <DIO_SetPinValue+0x14a>
		{
			CLR_BIT(PORTC , PIN_Number) ;
    26f2:	a5 e3       	ldi	r26, 0x35	; 53
    26f4:	b0 e0       	ldi	r27, 0x00	; 0
    26f6:	e5 e3       	ldi	r30, 0x35	; 53
    26f8:	f0 e0       	ldi	r31, 0x00	; 0
    26fa:	80 81       	ld	r24, Z
    26fc:	48 2f       	mov	r20, r24
    26fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2700:	28 2f       	mov	r18, r24
    2702:	30 e0       	ldi	r19, 0x00	; 0
    2704:	81 e0       	ldi	r24, 0x01	; 1
    2706:	90 e0       	ldi	r25, 0x00	; 0
    2708:	02 2e       	mov	r0, r18
    270a:	02 c0       	rjmp	.+4      	; 0x2710 <DIO_SetPinValue+0x13e>
    270c:	88 0f       	add	r24, r24
    270e:	99 1f       	adc	r25, r25
    2710:	0a 94       	dec	r0
    2712:	e2 f7       	brpl	.-8      	; 0x270c <DIO_SetPinValue+0x13a>
    2714:	80 95       	com	r24
    2716:	84 23       	and	r24, r20
    2718:	8c 93       	st	X, r24
    271a:	46 c0       	rjmp	.+140    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    271c:	8b 81       	ldd	r24, Y+3	; 0x03
    271e:	81 30       	cpi	r24, 0x01	; 1
    2720:	09 f0       	breq	.+2      	; 0x2724 <DIO_SetPinValue+0x152>
    2722:	42 c0       	rjmp	.+132    	; 0x27a8 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTC , PIN_Number) ;
    2724:	a5 e3       	ldi	r26, 0x35	; 53
    2726:	b0 e0       	ldi	r27, 0x00	; 0
    2728:	e5 e3       	ldi	r30, 0x35	; 53
    272a:	f0 e0       	ldi	r31, 0x00	; 0
    272c:	80 81       	ld	r24, Z
    272e:	48 2f       	mov	r20, r24
    2730:	8a 81       	ldd	r24, Y+2	; 0x02
    2732:	28 2f       	mov	r18, r24
    2734:	30 e0       	ldi	r19, 0x00	; 0
    2736:	81 e0       	ldi	r24, 0x01	; 1
    2738:	90 e0       	ldi	r25, 0x00	; 0
    273a:	02 2e       	mov	r0, r18
    273c:	02 c0       	rjmp	.+4      	; 0x2742 <DIO_SetPinValue+0x170>
    273e:	88 0f       	add	r24, r24
    2740:	99 1f       	adc	r25, r25
    2742:	0a 94       	dec	r0
    2744:	e2 f7       	brpl	.-8      	; 0x273e <DIO_SetPinValue+0x16c>
    2746:	84 2b       	or	r24, r20
    2748:	8c 93       	st	X, r24
    274a:	2e c0       	rjmp	.+92     	; 0x27a8 <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTD :
		if (Val == DIO_LOW)
    274c:	8b 81       	ldd	r24, Y+3	; 0x03
    274e:	88 23       	and	r24, r24
    2750:	a9 f4       	brne	.+42     	; 0x277c <DIO_SetPinValue+0x1aa>
		{
			CLR_BIT(PORTD , PIN_Number) ;
    2752:	a2 e3       	ldi	r26, 0x32	; 50
    2754:	b0 e0       	ldi	r27, 0x00	; 0
    2756:	e2 e3       	ldi	r30, 0x32	; 50
    2758:	f0 e0       	ldi	r31, 0x00	; 0
    275a:	80 81       	ld	r24, Z
    275c:	48 2f       	mov	r20, r24
    275e:	8a 81       	ldd	r24, Y+2	; 0x02
    2760:	28 2f       	mov	r18, r24
    2762:	30 e0       	ldi	r19, 0x00	; 0
    2764:	81 e0       	ldi	r24, 0x01	; 1
    2766:	90 e0       	ldi	r25, 0x00	; 0
    2768:	02 2e       	mov	r0, r18
    276a:	02 c0       	rjmp	.+4      	; 0x2770 <DIO_SetPinValue+0x19e>
    276c:	88 0f       	add	r24, r24
    276e:	99 1f       	adc	r25, r25
    2770:	0a 94       	dec	r0
    2772:	e2 f7       	brpl	.-8      	; 0x276c <DIO_SetPinValue+0x19a>
    2774:	80 95       	com	r24
    2776:	84 23       	and	r24, r20
    2778:	8c 93       	st	X, r24
    277a:	16 c0       	rjmp	.+44     	; 0x27a8 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    277c:	8b 81       	ldd	r24, Y+3	; 0x03
    277e:	81 30       	cpi	r24, 0x01	; 1
    2780:	99 f4       	brne	.+38     	; 0x27a8 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTD , PIN_Number) ;
    2782:	a2 e3       	ldi	r26, 0x32	; 50
    2784:	b0 e0       	ldi	r27, 0x00	; 0
    2786:	e2 e3       	ldi	r30, 0x32	; 50
    2788:	f0 e0       	ldi	r31, 0x00	; 0
    278a:	80 81       	ld	r24, Z
    278c:	48 2f       	mov	r20, r24
    278e:	8a 81       	ldd	r24, Y+2	; 0x02
    2790:	28 2f       	mov	r18, r24
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	81 e0       	ldi	r24, 0x01	; 1
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	02 2e       	mov	r0, r18
    279a:	02 c0       	rjmp	.+4      	; 0x27a0 <DIO_SetPinValue+0x1ce>
    279c:	88 0f       	add	r24, r24
    279e:	99 1f       	adc	r25, r25
    27a0:	0a 94       	dec	r0
    27a2:	e2 f7       	brpl	.-8      	; 0x279c <DIO_SetPinValue+0x1ca>
    27a4:	84 2b       	or	r24, r20
    27a6:	8c 93       	st	X, r24
		}
		break ;
	}
}
    27a8:	0f 90       	pop	r0
    27aa:	0f 90       	pop	r0
    27ac:	0f 90       	pop	r0
    27ae:	0f 90       	pop	r0
    27b0:	0f 90       	pop	r0
    27b2:	cf 91       	pop	r28
    27b4:	df 91       	pop	r29
    27b6:	08 95       	ret

000027b8 <DIO_TogPinValue>:
void DIO_TogPinValue  (u8  PORT_Name , u8  PIN_Number          )
{
    27b8:	df 93       	push	r29
    27ba:	cf 93       	push	r28
    27bc:	00 d0       	rcall	.+0      	; 0x27be <DIO_TogPinValue+0x6>
    27be:	00 d0       	rcall	.+0      	; 0x27c0 <DIO_TogPinValue+0x8>
    27c0:	cd b7       	in	r28, 0x3d	; 61
    27c2:	de b7       	in	r29, 0x3e	; 62
    27c4:	89 83       	std	Y+1, r24	; 0x01
    27c6:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    27c8:	89 81       	ldd	r24, Y+1	; 0x01
    27ca:	28 2f       	mov	r18, r24
    27cc:	30 e0       	ldi	r19, 0x00	; 0
    27ce:	3c 83       	std	Y+4, r19	; 0x04
    27d0:	2b 83       	std	Y+3, r18	; 0x03
    27d2:	8b 81       	ldd	r24, Y+3	; 0x03
    27d4:	9c 81       	ldd	r25, Y+4	; 0x04
    27d6:	82 30       	cpi	r24, 0x02	; 2
    27d8:	91 05       	cpc	r25, r1
    27da:	51 f1       	breq	.+84     	; 0x2830 <DIO_TogPinValue+0x78>
    27dc:	2b 81       	ldd	r18, Y+3	; 0x03
    27de:	3c 81       	ldd	r19, Y+4	; 0x04
    27e0:	23 30       	cpi	r18, 0x03	; 3
    27e2:	31 05       	cpc	r19, r1
    27e4:	34 f4       	brge	.+12     	; 0x27f2 <DIO_TogPinValue+0x3a>
    27e6:	8b 81       	ldd	r24, Y+3	; 0x03
    27e8:	9c 81       	ldd	r25, Y+4	; 0x04
    27ea:	81 30       	cpi	r24, 0x01	; 1
    27ec:	91 05       	cpc	r25, r1
    27ee:	61 f0       	breq	.+24     	; 0x2808 <DIO_TogPinValue+0x50>
    27f0:	5a c0       	rjmp	.+180    	; 0x28a6 <DIO_TogPinValue+0xee>
    27f2:	2b 81       	ldd	r18, Y+3	; 0x03
    27f4:	3c 81       	ldd	r19, Y+4	; 0x04
    27f6:	23 30       	cpi	r18, 0x03	; 3
    27f8:	31 05       	cpc	r19, r1
    27fa:	71 f1       	breq	.+92     	; 0x2858 <DIO_TogPinValue+0xa0>
    27fc:	8b 81       	ldd	r24, Y+3	; 0x03
    27fe:	9c 81       	ldd	r25, Y+4	; 0x04
    2800:	84 30       	cpi	r24, 0x04	; 4
    2802:	91 05       	cpc	r25, r1
    2804:	e9 f1       	breq	.+122    	; 0x2880 <DIO_TogPinValue+0xc8>
    2806:	4f c0       	rjmp	.+158    	; 0x28a6 <DIO_TogPinValue+0xee>
	{
	case DIO_PORTA :
		TOG_BIT(PORTA , PIN_Number) ;
    2808:	ab e3       	ldi	r26, 0x3B	; 59
    280a:	b0 e0       	ldi	r27, 0x00	; 0
    280c:	eb e3       	ldi	r30, 0x3B	; 59
    280e:	f0 e0       	ldi	r31, 0x00	; 0
    2810:	80 81       	ld	r24, Z
    2812:	48 2f       	mov	r20, r24
    2814:	8a 81       	ldd	r24, Y+2	; 0x02
    2816:	28 2f       	mov	r18, r24
    2818:	30 e0       	ldi	r19, 0x00	; 0
    281a:	81 e0       	ldi	r24, 0x01	; 1
    281c:	90 e0       	ldi	r25, 0x00	; 0
    281e:	02 2e       	mov	r0, r18
    2820:	02 c0       	rjmp	.+4      	; 0x2826 <DIO_TogPinValue+0x6e>
    2822:	88 0f       	add	r24, r24
    2824:	99 1f       	adc	r25, r25
    2826:	0a 94       	dec	r0
    2828:	e2 f7       	brpl	.-8      	; 0x2822 <DIO_TogPinValue+0x6a>
    282a:	84 27       	eor	r24, r20
    282c:	8c 93       	st	X, r24
    282e:	3b c0       	rjmp	.+118    	; 0x28a6 <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTB :
		TOG_BIT(PORTB , PIN_Number) ;
    2830:	a8 e3       	ldi	r26, 0x38	; 56
    2832:	b0 e0       	ldi	r27, 0x00	; 0
    2834:	e8 e3       	ldi	r30, 0x38	; 56
    2836:	f0 e0       	ldi	r31, 0x00	; 0
    2838:	80 81       	ld	r24, Z
    283a:	48 2f       	mov	r20, r24
    283c:	8a 81       	ldd	r24, Y+2	; 0x02
    283e:	28 2f       	mov	r18, r24
    2840:	30 e0       	ldi	r19, 0x00	; 0
    2842:	81 e0       	ldi	r24, 0x01	; 1
    2844:	90 e0       	ldi	r25, 0x00	; 0
    2846:	02 2e       	mov	r0, r18
    2848:	02 c0       	rjmp	.+4      	; 0x284e <DIO_TogPinValue+0x96>
    284a:	88 0f       	add	r24, r24
    284c:	99 1f       	adc	r25, r25
    284e:	0a 94       	dec	r0
    2850:	e2 f7       	brpl	.-8      	; 0x284a <DIO_TogPinValue+0x92>
    2852:	84 27       	eor	r24, r20
    2854:	8c 93       	st	X, r24
    2856:	27 c0       	rjmp	.+78     	; 0x28a6 <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTC :
		TOG_BIT(PORTC , PIN_Number) ;
    2858:	a5 e3       	ldi	r26, 0x35	; 53
    285a:	b0 e0       	ldi	r27, 0x00	; 0
    285c:	e5 e3       	ldi	r30, 0x35	; 53
    285e:	f0 e0       	ldi	r31, 0x00	; 0
    2860:	80 81       	ld	r24, Z
    2862:	48 2f       	mov	r20, r24
    2864:	8a 81       	ldd	r24, Y+2	; 0x02
    2866:	28 2f       	mov	r18, r24
    2868:	30 e0       	ldi	r19, 0x00	; 0
    286a:	81 e0       	ldi	r24, 0x01	; 1
    286c:	90 e0       	ldi	r25, 0x00	; 0
    286e:	02 2e       	mov	r0, r18
    2870:	02 c0       	rjmp	.+4      	; 0x2876 <DIO_TogPinValue+0xbe>
    2872:	88 0f       	add	r24, r24
    2874:	99 1f       	adc	r25, r25
    2876:	0a 94       	dec	r0
    2878:	e2 f7       	brpl	.-8      	; 0x2872 <DIO_TogPinValue+0xba>
    287a:	84 27       	eor	r24, r20
    287c:	8c 93       	st	X, r24
    287e:	13 c0       	rjmp	.+38     	; 0x28a6 <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTD :
		TOG_BIT(PORTD , PIN_Number) ;
    2880:	a2 e3       	ldi	r26, 0x32	; 50
    2882:	b0 e0       	ldi	r27, 0x00	; 0
    2884:	e2 e3       	ldi	r30, 0x32	; 50
    2886:	f0 e0       	ldi	r31, 0x00	; 0
    2888:	80 81       	ld	r24, Z
    288a:	48 2f       	mov	r20, r24
    288c:	8a 81       	ldd	r24, Y+2	; 0x02
    288e:	28 2f       	mov	r18, r24
    2890:	30 e0       	ldi	r19, 0x00	; 0
    2892:	81 e0       	ldi	r24, 0x01	; 1
    2894:	90 e0       	ldi	r25, 0x00	; 0
    2896:	02 2e       	mov	r0, r18
    2898:	02 c0       	rjmp	.+4      	; 0x289e <DIO_TogPinValue+0xe6>
    289a:	88 0f       	add	r24, r24
    289c:	99 1f       	adc	r25, r25
    289e:	0a 94       	dec	r0
    28a0:	e2 f7       	brpl	.-8      	; 0x289a <DIO_TogPinValue+0xe2>
    28a2:	84 27       	eor	r24, r20
    28a4:	8c 93       	st	X, r24
		break ;
	}
}
    28a6:	0f 90       	pop	r0
    28a8:	0f 90       	pop	r0
    28aa:	0f 90       	pop	r0
    28ac:	0f 90       	pop	r0
    28ae:	cf 91       	pop	r28
    28b0:	df 91       	pop	r29
    28b2:	08 95       	ret

000028b4 <DIO_ReadPinValue>:
u8    DIO_ReadPinValue (u8  PORT_Name , u8  PIN_Number          )
{
    28b4:	df 93       	push	r29
    28b6:	cf 93       	push	r28
    28b8:	00 d0       	rcall	.+0      	; 0x28ba <DIO_ReadPinValue+0x6>
    28ba:	00 d0       	rcall	.+0      	; 0x28bc <DIO_ReadPinValue+0x8>
    28bc:	0f 92       	push	r0
    28be:	cd b7       	in	r28, 0x3d	; 61
    28c0:	de b7       	in	r29, 0x3e	; 62
    28c2:	8a 83       	std	Y+2, r24	; 0x02
    28c4:	6b 83       	std	Y+3, r22	; 0x03
	u8  PinValue ;
	switch (PORT_Name)
    28c6:	8a 81       	ldd	r24, Y+2	; 0x02
    28c8:	28 2f       	mov	r18, r24
    28ca:	30 e0       	ldi	r19, 0x00	; 0
    28cc:	3d 83       	std	Y+5, r19	; 0x05
    28ce:	2c 83       	std	Y+4, r18	; 0x04
    28d0:	4c 81       	ldd	r20, Y+4	; 0x04
    28d2:	5d 81       	ldd	r21, Y+5	; 0x05
    28d4:	42 30       	cpi	r20, 0x02	; 2
    28d6:	51 05       	cpc	r21, r1
    28d8:	b1 f1       	breq	.+108    	; 0x2946 <DIO_ReadPinValue+0x92>
    28da:	8c 81       	ldd	r24, Y+4	; 0x04
    28dc:	9d 81       	ldd	r25, Y+5	; 0x05
    28de:	83 30       	cpi	r24, 0x03	; 3
    28e0:	91 05       	cpc	r25, r1
    28e2:	34 f4       	brge	.+12     	; 0x28f0 <DIO_ReadPinValue+0x3c>
    28e4:	2c 81       	ldd	r18, Y+4	; 0x04
    28e6:	3d 81       	ldd	r19, Y+5	; 0x05
    28e8:	21 30       	cpi	r18, 0x01	; 1
    28ea:	31 05       	cpc	r19, r1
    28ec:	71 f0       	breq	.+28     	; 0x290a <DIO_ReadPinValue+0x56>
    28ee:	84 c0       	rjmp	.+264    	; 0x29f8 <DIO_ReadPinValue+0x144>
    28f0:	4c 81       	ldd	r20, Y+4	; 0x04
    28f2:	5d 81       	ldd	r21, Y+5	; 0x05
    28f4:	43 30       	cpi	r20, 0x03	; 3
    28f6:	51 05       	cpc	r21, r1
    28f8:	09 f4       	brne	.+2      	; 0x28fc <DIO_ReadPinValue+0x48>
    28fa:	43 c0       	rjmp	.+134    	; 0x2982 <DIO_ReadPinValue+0xce>
    28fc:	8c 81       	ldd	r24, Y+4	; 0x04
    28fe:	9d 81       	ldd	r25, Y+5	; 0x05
    2900:	84 30       	cpi	r24, 0x04	; 4
    2902:	91 05       	cpc	r25, r1
    2904:	09 f4       	brne	.+2      	; 0x2908 <DIO_ReadPinValue+0x54>
    2906:	5b c0       	rjmp	.+182    	; 0x29be <DIO_ReadPinValue+0x10a>
    2908:	77 c0       	rjmp	.+238    	; 0x29f8 <DIO_ReadPinValue+0x144>
	{
	case DIO_PORTA :
		PinValue = READ_BIT(PINA , PIN_Number) ;
    290a:	e9 e3       	ldi	r30, 0x39	; 57
    290c:	f0 e0       	ldi	r31, 0x00	; 0
    290e:	80 81       	ld	r24, Z
    2910:	48 2f       	mov	r20, r24
    2912:	50 e0       	ldi	r21, 0x00	; 0
    2914:	8b 81       	ldd	r24, Y+3	; 0x03
    2916:	28 2f       	mov	r18, r24
    2918:	30 e0       	ldi	r19, 0x00	; 0
    291a:	81 e0       	ldi	r24, 0x01	; 1
    291c:	90 e0       	ldi	r25, 0x00	; 0
    291e:	02 c0       	rjmp	.+4      	; 0x2924 <DIO_ReadPinValue+0x70>
    2920:	88 0f       	add	r24, r24
    2922:	99 1f       	adc	r25, r25
    2924:	2a 95       	dec	r18
    2926:	e2 f7       	brpl	.-8      	; 0x2920 <DIO_ReadPinValue+0x6c>
    2928:	9a 01       	movw	r18, r20
    292a:	28 23       	and	r18, r24
    292c:	39 23       	and	r19, r25
    292e:	8b 81       	ldd	r24, Y+3	; 0x03
    2930:	88 2f       	mov	r24, r24
    2932:	90 e0       	ldi	r25, 0x00	; 0
    2934:	a9 01       	movw	r20, r18
    2936:	02 c0       	rjmp	.+4      	; 0x293c <DIO_ReadPinValue+0x88>
    2938:	55 95       	asr	r21
    293a:	47 95       	ror	r20
    293c:	8a 95       	dec	r24
    293e:	e2 f7       	brpl	.-8      	; 0x2938 <DIO_ReadPinValue+0x84>
    2940:	ca 01       	movw	r24, r20
    2942:	89 83       	std	Y+1, r24	; 0x01
    2944:	59 c0       	rjmp	.+178    	; 0x29f8 <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTB :
		PinValue = READ_BIT(PINB , PIN_Number) ;
    2946:	e6 e3       	ldi	r30, 0x36	; 54
    2948:	f0 e0       	ldi	r31, 0x00	; 0
    294a:	80 81       	ld	r24, Z
    294c:	48 2f       	mov	r20, r24
    294e:	50 e0       	ldi	r21, 0x00	; 0
    2950:	8b 81       	ldd	r24, Y+3	; 0x03
    2952:	28 2f       	mov	r18, r24
    2954:	30 e0       	ldi	r19, 0x00	; 0
    2956:	81 e0       	ldi	r24, 0x01	; 1
    2958:	90 e0       	ldi	r25, 0x00	; 0
    295a:	02 c0       	rjmp	.+4      	; 0x2960 <DIO_ReadPinValue+0xac>
    295c:	88 0f       	add	r24, r24
    295e:	99 1f       	adc	r25, r25
    2960:	2a 95       	dec	r18
    2962:	e2 f7       	brpl	.-8      	; 0x295c <DIO_ReadPinValue+0xa8>
    2964:	9a 01       	movw	r18, r20
    2966:	28 23       	and	r18, r24
    2968:	39 23       	and	r19, r25
    296a:	8b 81       	ldd	r24, Y+3	; 0x03
    296c:	88 2f       	mov	r24, r24
    296e:	90 e0       	ldi	r25, 0x00	; 0
    2970:	a9 01       	movw	r20, r18
    2972:	02 c0       	rjmp	.+4      	; 0x2978 <DIO_ReadPinValue+0xc4>
    2974:	55 95       	asr	r21
    2976:	47 95       	ror	r20
    2978:	8a 95       	dec	r24
    297a:	e2 f7       	brpl	.-8      	; 0x2974 <DIO_ReadPinValue+0xc0>
    297c:	ca 01       	movw	r24, r20
    297e:	89 83       	std	Y+1, r24	; 0x01
    2980:	3b c0       	rjmp	.+118    	; 0x29f8 <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTC :
		PinValue = READ_BIT(PINC , PIN_Number) ;
    2982:	e3 e3       	ldi	r30, 0x33	; 51
    2984:	f0 e0       	ldi	r31, 0x00	; 0
    2986:	80 81       	ld	r24, Z
    2988:	48 2f       	mov	r20, r24
    298a:	50 e0       	ldi	r21, 0x00	; 0
    298c:	8b 81       	ldd	r24, Y+3	; 0x03
    298e:	28 2f       	mov	r18, r24
    2990:	30 e0       	ldi	r19, 0x00	; 0
    2992:	81 e0       	ldi	r24, 0x01	; 1
    2994:	90 e0       	ldi	r25, 0x00	; 0
    2996:	02 c0       	rjmp	.+4      	; 0x299c <DIO_ReadPinValue+0xe8>
    2998:	88 0f       	add	r24, r24
    299a:	99 1f       	adc	r25, r25
    299c:	2a 95       	dec	r18
    299e:	e2 f7       	brpl	.-8      	; 0x2998 <DIO_ReadPinValue+0xe4>
    29a0:	9a 01       	movw	r18, r20
    29a2:	28 23       	and	r18, r24
    29a4:	39 23       	and	r19, r25
    29a6:	8b 81       	ldd	r24, Y+3	; 0x03
    29a8:	88 2f       	mov	r24, r24
    29aa:	90 e0       	ldi	r25, 0x00	; 0
    29ac:	a9 01       	movw	r20, r18
    29ae:	02 c0       	rjmp	.+4      	; 0x29b4 <DIO_ReadPinValue+0x100>
    29b0:	55 95       	asr	r21
    29b2:	47 95       	ror	r20
    29b4:	8a 95       	dec	r24
    29b6:	e2 f7       	brpl	.-8      	; 0x29b0 <DIO_ReadPinValue+0xfc>
    29b8:	ca 01       	movw	r24, r20
    29ba:	89 83       	std	Y+1, r24	; 0x01
    29bc:	1d c0       	rjmp	.+58     	; 0x29f8 <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTD :
		PinValue = READ_BIT(PIND , PIN_Number) ;
    29be:	e0 e3       	ldi	r30, 0x30	; 48
    29c0:	f0 e0       	ldi	r31, 0x00	; 0
    29c2:	80 81       	ld	r24, Z
    29c4:	48 2f       	mov	r20, r24
    29c6:	50 e0       	ldi	r21, 0x00	; 0
    29c8:	8b 81       	ldd	r24, Y+3	; 0x03
    29ca:	28 2f       	mov	r18, r24
    29cc:	30 e0       	ldi	r19, 0x00	; 0
    29ce:	81 e0       	ldi	r24, 0x01	; 1
    29d0:	90 e0       	ldi	r25, 0x00	; 0
    29d2:	02 c0       	rjmp	.+4      	; 0x29d8 <DIO_ReadPinValue+0x124>
    29d4:	88 0f       	add	r24, r24
    29d6:	99 1f       	adc	r25, r25
    29d8:	2a 95       	dec	r18
    29da:	e2 f7       	brpl	.-8      	; 0x29d4 <DIO_ReadPinValue+0x120>
    29dc:	9a 01       	movw	r18, r20
    29de:	28 23       	and	r18, r24
    29e0:	39 23       	and	r19, r25
    29e2:	8b 81       	ldd	r24, Y+3	; 0x03
    29e4:	88 2f       	mov	r24, r24
    29e6:	90 e0       	ldi	r25, 0x00	; 0
    29e8:	a9 01       	movw	r20, r18
    29ea:	02 c0       	rjmp	.+4      	; 0x29f0 <DIO_ReadPinValue+0x13c>
    29ec:	55 95       	asr	r21
    29ee:	47 95       	ror	r20
    29f0:	8a 95       	dec	r24
    29f2:	e2 f7       	brpl	.-8      	; 0x29ec <DIO_ReadPinValue+0x138>
    29f4:	ca 01       	movw	r24, r20
    29f6:	89 83       	std	Y+1, r24	; 0x01
		break ;
	}
	return PinValue ;
    29f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    29fa:	0f 90       	pop	r0
    29fc:	0f 90       	pop	r0
    29fe:	0f 90       	pop	r0
    2a00:	0f 90       	pop	r0
    2a02:	0f 90       	pop	r0
    2a04:	cf 91       	pop	r28
    2a06:	df 91       	pop	r29
    2a08:	08 95       	ret

00002a0a <DIO_InitPort>:

void DIO_InitPort      (u8 PORT_Name , u8  Mode)
{
    2a0a:	df 93       	push	r29
    2a0c:	cf 93       	push	r28
    2a0e:	00 d0       	rcall	.+0      	; 0x2a10 <DIO_InitPort+0x6>
    2a10:	00 d0       	rcall	.+0      	; 0x2a12 <DIO_InitPort+0x8>
    2a12:	cd b7       	in	r28, 0x3d	; 61
    2a14:	de b7       	in	r29, 0x3e	; 62
    2a16:	89 83       	std	Y+1, r24	; 0x01
    2a18:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    2a1a:	89 81       	ldd	r24, Y+1	; 0x01
    2a1c:	28 2f       	mov	r18, r24
    2a1e:	30 e0       	ldi	r19, 0x00	; 0
    2a20:	3c 83       	std	Y+4, r19	; 0x04
    2a22:	2b 83       	std	Y+3, r18	; 0x03
    2a24:	8b 81       	ldd	r24, Y+3	; 0x03
    2a26:	9c 81       	ldd	r25, Y+4	; 0x04
    2a28:	82 30       	cpi	r24, 0x02	; 2
    2a2a:	91 05       	cpc	r25, r1
    2a2c:	d9 f0       	breq	.+54     	; 0x2a64 <DIO_InitPort+0x5a>
    2a2e:	2b 81       	ldd	r18, Y+3	; 0x03
    2a30:	3c 81       	ldd	r19, Y+4	; 0x04
    2a32:	23 30       	cpi	r18, 0x03	; 3
    2a34:	31 05       	cpc	r19, r1
    2a36:	34 f4       	brge	.+12     	; 0x2a44 <DIO_InitPort+0x3a>
    2a38:	8b 81       	ldd	r24, Y+3	; 0x03
    2a3a:	9c 81       	ldd	r25, Y+4	; 0x04
    2a3c:	81 30       	cpi	r24, 0x01	; 1
    2a3e:	91 05       	cpc	r25, r1
    2a40:	61 f0       	breq	.+24     	; 0x2a5a <DIO_InitPort+0x50>
    2a42:	1e c0       	rjmp	.+60     	; 0x2a80 <DIO_InitPort+0x76>
    2a44:	2b 81       	ldd	r18, Y+3	; 0x03
    2a46:	3c 81       	ldd	r19, Y+4	; 0x04
    2a48:	23 30       	cpi	r18, 0x03	; 3
    2a4a:	31 05       	cpc	r19, r1
    2a4c:	81 f0       	breq	.+32     	; 0x2a6e <DIO_InitPort+0x64>
    2a4e:	8b 81       	ldd	r24, Y+3	; 0x03
    2a50:	9c 81       	ldd	r25, Y+4	; 0x04
    2a52:	84 30       	cpi	r24, 0x04	; 4
    2a54:	91 05       	cpc	r25, r1
    2a56:	81 f0       	breq	.+32     	; 0x2a78 <DIO_InitPort+0x6e>
    2a58:	13 c0       	rjmp	.+38     	; 0x2a80 <DIO_InitPort+0x76>
	{
	case DIO_PORTA :
		DDRA = Mode ;
    2a5a:	ea e3       	ldi	r30, 0x3A	; 58
    2a5c:	f0 e0       	ldi	r31, 0x00	; 0
    2a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2a60:	80 83       	st	Z, r24
    2a62:	0e c0       	rjmp	.+28     	; 0x2a80 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTB :
		DDRB = Mode ;
    2a64:	e7 e3       	ldi	r30, 0x37	; 55
    2a66:	f0 e0       	ldi	r31, 0x00	; 0
    2a68:	8a 81       	ldd	r24, Y+2	; 0x02
    2a6a:	80 83       	st	Z, r24
    2a6c:	09 c0       	rjmp	.+18     	; 0x2a80 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTC :
		DDRC = Mode ;
    2a6e:	e4 e3       	ldi	r30, 0x34	; 52
    2a70:	f0 e0       	ldi	r31, 0x00	; 0
    2a72:	8a 81       	ldd	r24, Y+2	; 0x02
    2a74:	80 83       	st	Z, r24
    2a76:	04 c0       	rjmp	.+8      	; 0x2a80 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTD :
		DDRD = Mode ;
    2a78:	e1 e3       	ldi	r30, 0x31	; 49
    2a7a:	f0 e0       	ldi	r31, 0x00	; 0
    2a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a7e:	80 83       	st	Z, r24
		break ;
	}
}
    2a80:	0f 90       	pop	r0
    2a82:	0f 90       	pop	r0
    2a84:	0f 90       	pop	r0
    2a86:	0f 90       	pop	r0
    2a88:	cf 91       	pop	r28
    2a8a:	df 91       	pop	r29
    2a8c:	08 95       	ret

00002a8e <DIO_SetPortValue>:
void DIO_SetPortValue  (u8  PORT_Name , u8  Val )
{
    2a8e:	df 93       	push	r29
    2a90:	cf 93       	push	r28
    2a92:	00 d0       	rcall	.+0      	; 0x2a94 <DIO_SetPortValue+0x6>
    2a94:	00 d0       	rcall	.+0      	; 0x2a96 <DIO_SetPortValue+0x8>
    2a96:	cd b7       	in	r28, 0x3d	; 61
    2a98:	de b7       	in	r29, 0x3e	; 62
    2a9a:	89 83       	std	Y+1, r24	; 0x01
    2a9c:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    2a9e:	89 81       	ldd	r24, Y+1	; 0x01
    2aa0:	28 2f       	mov	r18, r24
    2aa2:	30 e0       	ldi	r19, 0x00	; 0
    2aa4:	3c 83       	std	Y+4, r19	; 0x04
    2aa6:	2b 83       	std	Y+3, r18	; 0x03
    2aa8:	8b 81       	ldd	r24, Y+3	; 0x03
    2aaa:	9c 81       	ldd	r25, Y+4	; 0x04
    2aac:	82 30       	cpi	r24, 0x02	; 2
    2aae:	91 05       	cpc	r25, r1
    2ab0:	d9 f0       	breq	.+54     	; 0x2ae8 <DIO_SetPortValue+0x5a>
    2ab2:	2b 81       	ldd	r18, Y+3	; 0x03
    2ab4:	3c 81       	ldd	r19, Y+4	; 0x04
    2ab6:	23 30       	cpi	r18, 0x03	; 3
    2ab8:	31 05       	cpc	r19, r1
    2aba:	34 f4       	brge	.+12     	; 0x2ac8 <DIO_SetPortValue+0x3a>
    2abc:	8b 81       	ldd	r24, Y+3	; 0x03
    2abe:	9c 81       	ldd	r25, Y+4	; 0x04
    2ac0:	81 30       	cpi	r24, 0x01	; 1
    2ac2:	91 05       	cpc	r25, r1
    2ac4:	61 f0       	breq	.+24     	; 0x2ade <DIO_SetPortValue+0x50>
    2ac6:	1e c0       	rjmp	.+60     	; 0x2b04 <DIO_SetPortValue+0x76>
    2ac8:	2b 81       	ldd	r18, Y+3	; 0x03
    2aca:	3c 81       	ldd	r19, Y+4	; 0x04
    2acc:	23 30       	cpi	r18, 0x03	; 3
    2ace:	31 05       	cpc	r19, r1
    2ad0:	81 f0       	breq	.+32     	; 0x2af2 <DIO_SetPortValue+0x64>
    2ad2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ad4:	9c 81       	ldd	r25, Y+4	; 0x04
    2ad6:	84 30       	cpi	r24, 0x04	; 4
    2ad8:	91 05       	cpc	r25, r1
    2ada:	81 f0       	breq	.+32     	; 0x2afc <DIO_SetPortValue+0x6e>
    2adc:	13 c0       	rjmp	.+38     	; 0x2b04 <DIO_SetPortValue+0x76>
	{
	case DIO_PORTA :
		PORTA = Val ;
    2ade:	eb e3       	ldi	r30, 0x3B	; 59
    2ae0:	f0 e0       	ldi	r31, 0x00	; 0
    2ae2:	8a 81       	ldd	r24, Y+2	; 0x02
    2ae4:	80 83       	st	Z, r24
    2ae6:	0e c0       	rjmp	.+28     	; 0x2b04 <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTB :
		PORTB = Val ;
    2ae8:	e8 e3       	ldi	r30, 0x38	; 56
    2aea:	f0 e0       	ldi	r31, 0x00	; 0
    2aec:	8a 81       	ldd	r24, Y+2	; 0x02
    2aee:	80 83       	st	Z, r24
    2af0:	09 c0       	rjmp	.+18     	; 0x2b04 <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTC :
		PORTC = Val ;
    2af2:	e5 e3       	ldi	r30, 0x35	; 53
    2af4:	f0 e0       	ldi	r31, 0x00	; 0
    2af6:	8a 81       	ldd	r24, Y+2	; 0x02
    2af8:	80 83       	st	Z, r24
    2afa:	04 c0       	rjmp	.+8      	; 0x2b04 <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTD :
		PORTD = Val ;
    2afc:	e2 e3       	ldi	r30, 0x32	; 50
    2afe:	f0 e0       	ldi	r31, 0x00	; 0
    2b00:	8a 81       	ldd	r24, Y+2	; 0x02
    2b02:	80 83       	st	Z, r24
		break ;
	}
}
    2b04:	0f 90       	pop	r0
    2b06:	0f 90       	pop	r0
    2b08:	0f 90       	pop	r0
    2b0a:	0f 90       	pop	r0
    2b0c:	cf 91       	pop	r28
    2b0e:	df 91       	pop	r29
    2b10:	08 95       	ret

00002b12 <DIO_TogPortValue>:
void DIO_TogPortValue  (u8  PORT_Name          )
{
    2b12:	df 93       	push	r29
    2b14:	cf 93       	push	r28
    2b16:	00 d0       	rcall	.+0      	; 0x2b18 <DIO_TogPortValue+0x6>
    2b18:	0f 92       	push	r0
    2b1a:	cd b7       	in	r28, 0x3d	; 61
    2b1c:	de b7       	in	r29, 0x3e	; 62
    2b1e:	89 83       	std	Y+1, r24	; 0x01
	switch (PORT_Name)
    2b20:	89 81       	ldd	r24, Y+1	; 0x01
    2b22:	28 2f       	mov	r18, r24
    2b24:	30 e0       	ldi	r19, 0x00	; 0
    2b26:	3b 83       	std	Y+3, r19	; 0x03
    2b28:	2a 83       	std	Y+2, r18	; 0x02
    2b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b2c:	9b 81       	ldd	r25, Y+3	; 0x03
    2b2e:	82 30       	cpi	r24, 0x02	; 2
    2b30:	91 05       	cpc	r25, r1
    2b32:	f1 f0       	breq	.+60     	; 0x2b70 <DIO_TogPortValue+0x5e>
    2b34:	2a 81       	ldd	r18, Y+2	; 0x02
    2b36:	3b 81       	ldd	r19, Y+3	; 0x03
    2b38:	23 30       	cpi	r18, 0x03	; 3
    2b3a:	31 05       	cpc	r19, r1
    2b3c:	34 f4       	brge	.+12     	; 0x2b4a <DIO_TogPortValue+0x38>
    2b3e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b40:	9b 81       	ldd	r25, Y+3	; 0x03
    2b42:	81 30       	cpi	r24, 0x01	; 1
    2b44:	91 05       	cpc	r25, r1
    2b46:	61 f0       	breq	.+24     	; 0x2b60 <DIO_TogPortValue+0x4e>
    2b48:	2a c0       	rjmp	.+84     	; 0x2b9e <DIO_TogPortValue+0x8c>
    2b4a:	2a 81       	ldd	r18, Y+2	; 0x02
    2b4c:	3b 81       	ldd	r19, Y+3	; 0x03
    2b4e:	23 30       	cpi	r18, 0x03	; 3
    2b50:	31 05       	cpc	r19, r1
    2b52:	b1 f0       	breq	.+44     	; 0x2b80 <DIO_TogPortValue+0x6e>
    2b54:	8a 81       	ldd	r24, Y+2	; 0x02
    2b56:	9b 81       	ldd	r25, Y+3	; 0x03
    2b58:	84 30       	cpi	r24, 0x04	; 4
    2b5a:	91 05       	cpc	r25, r1
    2b5c:	c9 f0       	breq	.+50     	; 0x2b90 <DIO_TogPortValue+0x7e>
    2b5e:	1f c0       	rjmp	.+62     	; 0x2b9e <DIO_TogPortValue+0x8c>
	{
	case DIO_PORTA :
		PORTA = ~PORTA ;
    2b60:	ab e3       	ldi	r26, 0x3B	; 59
    2b62:	b0 e0       	ldi	r27, 0x00	; 0
    2b64:	eb e3       	ldi	r30, 0x3B	; 59
    2b66:	f0 e0       	ldi	r31, 0x00	; 0
    2b68:	80 81       	ld	r24, Z
    2b6a:	80 95       	com	r24
    2b6c:	8c 93       	st	X, r24
    2b6e:	17 c0       	rjmp	.+46     	; 0x2b9e <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTB :
		PORTB = ~PORTB ;
    2b70:	a8 e3       	ldi	r26, 0x38	; 56
    2b72:	b0 e0       	ldi	r27, 0x00	; 0
    2b74:	e8 e3       	ldi	r30, 0x38	; 56
    2b76:	f0 e0       	ldi	r31, 0x00	; 0
    2b78:	80 81       	ld	r24, Z
    2b7a:	80 95       	com	r24
    2b7c:	8c 93       	st	X, r24
    2b7e:	0f c0       	rjmp	.+30     	; 0x2b9e <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTC :
		PORTC = ~PORTC ;
    2b80:	a5 e3       	ldi	r26, 0x35	; 53
    2b82:	b0 e0       	ldi	r27, 0x00	; 0
    2b84:	e5 e3       	ldi	r30, 0x35	; 53
    2b86:	f0 e0       	ldi	r31, 0x00	; 0
    2b88:	80 81       	ld	r24, Z
    2b8a:	80 95       	com	r24
    2b8c:	8c 93       	st	X, r24
    2b8e:	07 c0       	rjmp	.+14     	; 0x2b9e <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTD :
		PORTD = ~PORTD ;
    2b90:	a2 e3       	ldi	r26, 0x32	; 50
    2b92:	b0 e0       	ldi	r27, 0x00	; 0
    2b94:	e2 e3       	ldi	r30, 0x32	; 50
    2b96:	f0 e0       	ldi	r31, 0x00	; 0
    2b98:	80 81       	ld	r24, Z
    2b9a:	80 95       	com	r24
    2b9c:	8c 93       	st	X, r24
		break ;
	}
}
    2b9e:	0f 90       	pop	r0
    2ba0:	0f 90       	pop	r0
    2ba2:	0f 90       	pop	r0
    2ba4:	cf 91       	pop	r28
    2ba6:	df 91       	pop	r29
    2ba8:	08 95       	ret

00002baa <DIO_ReadPortValue>:
u8    DIO_ReadPortValue (u8  PORT_Name       )
{
    2baa:	df 93       	push	r29
    2bac:	cf 93       	push	r28
    2bae:	00 d0       	rcall	.+0      	; 0x2bb0 <DIO_ReadPortValue+0x6>
    2bb0:	00 d0       	rcall	.+0      	; 0x2bb2 <DIO_ReadPortValue+0x8>
    2bb2:	cd b7       	in	r28, 0x3d	; 61
    2bb4:	de b7       	in	r29, 0x3e	; 62
    2bb6:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortVal ;
	switch (PORT_Name)
    2bb8:	8a 81       	ldd	r24, Y+2	; 0x02
    2bba:	28 2f       	mov	r18, r24
    2bbc:	30 e0       	ldi	r19, 0x00	; 0
    2bbe:	3c 83       	std	Y+4, r19	; 0x04
    2bc0:	2b 83       	std	Y+3, r18	; 0x03
    2bc2:	8b 81       	ldd	r24, Y+3	; 0x03
    2bc4:	9c 81       	ldd	r25, Y+4	; 0x04
    2bc6:	82 30       	cpi	r24, 0x02	; 2
    2bc8:	91 05       	cpc	r25, r1
    2bca:	d9 f0       	breq	.+54     	; 0x2c02 <DIO_ReadPortValue+0x58>
    2bcc:	2b 81       	ldd	r18, Y+3	; 0x03
    2bce:	3c 81       	ldd	r19, Y+4	; 0x04
    2bd0:	23 30       	cpi	r18, 0x03	; 3
    2bd2:	31 05       	cpc	r19, r1
    2bd4:	34 f4       	brge	.+12     	; 0x2be2 <DIO_ReadPortValue+0x38>
    2bd6:	8b 81       	ldd	r24, Y+3	; 0x03
    2bd8:	9c 81       	ldd	r25, Y+4	; 0x04
    2bda:	81 30       	cpi	r24, 0x01	; 1
    2bdc:	91 05       	cpc	r25, r1
    2bde:	61 f0       	breq	.+24     	; 0x2bf8 <DIO_ReadPortValue+0x4e>
    2be0:	1e c0       	rjmp	.+60     	; 0x2c1e <DIO_ReadPortValue+0x74>
    2be2:	2b 81       	ldd	r18, Y+3	; 0x03
    2be4:	3c 81       	ldd	r19, Y+4	; 0x04
    2be6:	23 30       	cpi	r18, 0x03	; 3
    2be8:	31 05       	cpc	r19, r1
    2bea:	81 f0       	breq	.+32     	; 0x2c0c <DIO_ReadPortValue+0x62>
    2bec:	8b 81       	ldd	r24, Y+3	; 0x03
    2bee:	9c 81       	ldd	r25, Y+4	; 0x04
    2bf0:	84 30       	cpi	r24, 0x04	; 4
    2bf2:	91 05       	cpc	r25, r1
    2bf4:	81 f0       	breq	.+32     	; 0x2c16 <DIO_ReadPortValue+0x6c>
    2bf6:	13 c0       	rjmp	.+38     	; 0x2c1e <DIO_ReadPortValue+0x74>
	{
	case DIO_PORTA :
		PortVal = PINA ;
    2bf8:	e9 e3       	ldi	r30, 0x39	; 57
    2bfa:	f0 e0       	ldi	r31, 0x00	; 0
    2bfc:	80 81       	ld	r24, Z
    2bfe:	89 83       	std	Y+1, r24	; 0x01
    2c00:	0e c0       	rjmp	.+28     	; 0x2c1e <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTB :
		PortVal = PINB ;
    2c02:	e6 e3       	ldi	r30, 0x36	; 54
    2c04:	f0 e0       	ldi	r31, 0x00	; 0
    2c06:	80 81       	ld	r24, Z
    2c08:	89 83       	std	Y+1, r24	; 0x01
    2c0a:	09 c0       	rjmp	.+18     	; 0x2c1e <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTC :
		PortVal = PINC ;
    2c0c:	e3 e3       	ldi	r30, 0x33	; 51
    2c0e:	f0 e0       	ldi	r31, 0x00	; 0
    2c10:	80 81       	ld	r24, Z
    2c12:	89 83       	std	Y+1, r24	; 0x01
    2c14:	04 c0       	rjmp	.+8      	; 0x2c1e <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTD :
		PortVal = PIND ;
    2c16:	e0 e3       	ldi	r30, 0x30	; 48
    2c18:	f0 e0       	ldi	r31, 0x00	; 0
    2c1a:	80 81       	ld	r24, Z
    2c1c:	89 83       	std	Y+1, r24	; 0x01
		break ;
	}
	return PortVal ;
    2c1e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2c20:	0f 90       	pop	r0
    2c22:	0f 90       	pop	r0
    2c24:	0f 90       	pop	r0
    2c26:	0f 90       	pop	r0
    2c28:	cf 91       	pop	r28
    2c2a:	df 91       	pop	r29
    2c2c:	08 95       	ret

00002c2e <ADC_init>:

#include "ADC.h"

void (*ADC_PTR_FUN)(void) ;
void ADC_init (u8 ADC_ref)
{
    2c2e:	df 93       	push	r29
    2c30:	cf 93       	push	r28
    2c32:	00 d0       	rcall	.+0      	; 0x2c34 <ADC_init+0x6>
    2c34:	0f 92       	push	r0
    2c36:	cd b7       	in	r28, 0x3d	; 61
    2c38:	de b7       	in	r29, 0x3e	; 62
    2c3a:	89 83       	std	Y+1, r24	; 0x01
	switch (ADC_ref)
    2c3c:	89 81       	ldd	r24, Y+1	; 0x01
    2c3e:	28 2f       	mov	r18, r24
    2c40:	30 e0       	ldi	r19, 0x00	; 0
    2c42:	3b 83       	std	Y+3, r19	; 0x03
    2c44:	2a 83       	std	Y+2, r18	; 0x02
    2c46:	8a 81       	ldd	r24, Y+2	; 0x02
    2c48:	9b 81       	ldd	r25, Y+3	; 0x03
    2c4a:	82 30       	cpi	r24, 0x02	; 2
    2c4c:	91 05       	cpc	r25, r1
    2c4e:	d1 f0       	breq	.+52     	; 0x2c84 <ADC_init+0x56>
    2c50:	2a 81       	ldd	r18, Y+2	; 0x02
    2c52:	3b 81       	ldd	r19, Y+3	; 0x03
    2c54:	23 30       	cpi	r18, 0x03	; 3
    2c56:	31 05       	cpc	r19, r1
    2c58:	31 f0       	breq	.+12     	; 0x2c66 <ADC_init+0x38>
    2c5a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c5c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c5e:	81 30       	cpi	r24, 0x01	; 1
    2c60:	91 05       	cpc	r25, r1
    2c62:	f9 f0       	breq	.+62     	; 0x2ca2 <ADC_init+0x74>
    2c64:	2c c0       	rjmp	.+88     	; 0x2cbe <ADC_init+0x90>
	{
	case ADC_REFERANCE_EXTERNAL :
		CLR_BIT(ADMUX , REFS1) ;
    2c66:	a7 e2       	ldi	r26, 0x27	; 39
    2c68:	b0 e0       	ldi	r27, 0x00	; 0
    2c6a:	e7 e2       	ldi	r30, 0x27	; 39
    2c6c:	f0 e0       	ldi	r31, 0x00	; 0
    2c6e:	80 81       	ld	r24, Z
    2c70:	8f 77       	andi	r24, 0x7F	; 127
    2c72:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , REFS0) ;
    2c74:	a7 e2       	ldi	r26, 0x27	; 39
    2c76:	b0 e0       	ldi	r27, 0x00	; 0
    2c78:	e7 e2       	ldi	r30, 0x27	; 39
    2c7a:	f0 e0       	ldi	r31, 0x00	; 0
    2c7c:	80 81       	ld	r24, Z
    2c7e:	8f 7b       	andi	r24, 0xBF	; 191
    2c80:	8c 93       	st	X, r24
    2c82:	1d c0       	rjmp	.+58     	; 0x2cbe <ADC_init+0x90>
		break ;
	case ADC_REFERANCE_AVCC     :
		CLR_BIT(ADMUX , REFS1) ;
    2c84:	a7 e2       	ldi	r26, 0x27	; 39
    2c86:	b0 e0       	ldi	r27, 0x00	; 0
    2c88:	e7 e2       	ldi	r30, 0x27	; 39
    2c8a:	f0 e0       	ldi	r31, 0x00	; 0
    2c8c:	80 81       	ld	r24, Z
    2c8e:	8f 77       	andi	r24, 0x7F	; 127
    2c90:	8c 93       	st	X, r24
		SET_BIT(ADMUX , REFS0) ;
    2c92:	a7 e2       	ldi	r26, 0x27	; 39
    2c94:	b0 e0       	ldi	r27, 0x00	; 0
    2c96:	e7 e2       	ldi	r30, 0x27	; 39
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	80 81       	ld	r24, Z
    2c9c:	80 64       	ori	r24, 0x40	; 64
    2c9e:	8c 93       	st	X, r24
    2ca0:	0e c0       	rjmp	.+28     	; 0x2cbe <ADC_init+0x90>
		break ;
	case ADC_REFERANCE_INTERNAL :
		SET_BIT(ADMUX , REFS1) ;
    2ca2:	a7 e2       	ldi	r26, 0x27	; 39
    2ca4:	b0 e0       	ldi	r27, 0x00	; 0
    2ca6:	e7 e2       	ldi	r30, 0x27	; 39
    2ca8:	f0 e0       	ldi	r31, 0x00	; 0
    2caa:	80 81       	ld	r24, Z
    2cac:	80 68       	ori	r24, 0x80	; 128
    2cae:	8c 93       	st	X, r24
		SET_BIT(ADMUX , REFS0) ;
    2cb0:	a7 e2       	ldi	r26, 0x27	; 39
    2cb2:	b0 e0       	ldi	r27, 0x00	; 0
    2cb4:	e7 e2       	ldi	r30, 0x27	; 39
    2cb6:	f0 e0       	ldi	r31, 0x00	; 0
    2cb8:	80 81       	ld	r24, Z
    2cba:	80 64       	ori	r24, 0x40	; 64
    2cbc:	8c 93       	st	X, r24
		break ;
	}

	/*right adjust*/
	CLR_BIT(ADMUX , ADLAR) ;
    2cbe:	a7 e2       	ldi	r26, 0x27	; 39
    2cc0:	b0 e0       	ldi	r27, 0x00	; 0
    2cc2:	e7 e2       	ldi	r30, 0x27	; 39
    2cc4:	f0 e0       	ldi	r31, 0x00	; 0
    2cc6:	80 81       	ld	r24, Z
    2cc8:	8f 7d       	andi	r24, 0xDF	; 223
    2cca:	8c 93       	st	X, r24

	/*adc enable*/
	SET_BIT(ADCSRA , ADEN) ;
    2ccc:	a6 e2       	ldi	r26, 0x26	; 38
    2cce:	b0 e0       	ldi	r27, 0x00	; 0
    2cd0:	e6 e2       	ldi	r30, 0x26	; 38
    2cd2:	f0 e0       	ldi	r31, 0x00	; 0
    2cd4:	80 81       	ld	r24, Z
    2cd6:	80 68       	ori	r24, 0x80	; 128
    2cd8:	8c 93       	st	X, r24

	/*enable ADC PIE*/
	SET_BIT(ADCSRA , ADIE) ;
    2cda:	a6 e2       	ldi	r26, 0x26	; 38
    2cdc:	b0 e0       	ldi	r27, 0x00	; 0
    2cde:	e6 e2       	ldi	r30, 0x26	; 38
    2ce0:	f0 e0       	ldi	r31, 0x00	; 0
    2ce2:	80 81       	ld	r24, Z
    2ce4:	88 60       	ori	r24, 0x08	; 8
    2ce6:	8c 93       	st	X, r24

	/*prescaller/64*/
	SET_BIT(ADCSRA , ADPS2) ;
    2ce8:	a6 e2       	ldi	r26, 0x26	; 38
    2cea:	b0 e0       	ldi	r27, 0x00	; 0
    2cec:	e6 e2       	ldi	r30, 0x26	; 38
    2cee:	f0 e0       	ldi	r31, 0x00	; 0
    2cf0:	80 81       	ld	r24, Z
    2cf2:	84 60       	ori	r24, 0x04	; 4
    2cf4:	8c 93       	st	X, r24
	SET_BIT(ADCSRA , ADPS1) ;
    2cf6:	a6 e2       	ldi	r26, 0x26	; 38
    2cf8:	b0 e0       	ldi	r27, 0x00	; 0
    2cfa:	e6 e2       	ldi	r30, 0x26	; 38
    2cfc:	f0 e0       	ldi	r31, 0x00	; 0
    2cfe:	80 81       	ld	r24, Z
    2d00:	82 60       	ori	r24, 0x02	; 2
    2d02:	8c 93       	st	X, r24
	CLR_BIT(ADCSRA , ADPS0) ;
    2d04:	a6 e2       	ldi	r26, 0x26	; 38
    2d06:	b0 e0       	ldi	r27, 0x00	; 0
    2d08:	e6 e2       	ldi	r30, 0x26	; 38
    2d0a:	f0 e0       	ldi	r31, 0x00	; 0
    2d0c:	80 81       	ld	r24, Z
    2d0e:	8e 7f       	andi	r24, 0xFE	; 254
    2d10:	8c 93       	st	X, r24

	/*disable auto trig*/
	CLR_BIT(ADCSRA , ADATE) ;
    2d12:	a6 e2       	ldi	r26, 0x26	; 38
    2d14:	b0 e0       	ldi	r27, 0x00	; 0
    2d16:	e6 e2       	ldi	r30, 0x26	; 38
    2d18:	f0 e0       	ldi	r31, 0x00	; 0
    2d1a:	80 81       	ld	r24, Z
    2d1c:	8f 7d       	andi	r24, 0xDF	; 223
    2d1e:	8c 93       	st	X, r24
}
    2d20:	0f 90       	pop	r0
    2d22:	0f 90       	pop	r0
    2d24:	0f 90       	pop	r0
    2d26:	cf 91       	pop	r28
    2d28:	df 91       	pop	r29
    2d2a:	08 95       	ret

00002d2c <ADC_StartConversion>:

void ADC_StartConversion (u8 ChannelNum)
{
    2d2c:	df 93       	push	r29
    2d2e:	cf 93       	push	r28
    2d30:	00 d0       	rcall	.+0      	; 0x2d32 <ADC_StartConversion+0x6>
    2d32:	0f 92       	push	r0
    2d34:	cd b7       	in	r28, 0x3d	; 61
    2d36:	de b7       	in	r29, 0x3e	; 62
    2d38:	89 83       	std	Y+1, r24	; 0x01
	switch (ChannelNum)
    2d3a:	89 81       	ldd	r24, Y+1	; 0x01
    2d3c:	28 2f       	mov	r18, r24
    2d3e:	30 e0       	ldi	r19, 0x00	; 0
    2d40:	3b 83       	std	Y+3, r19	; 0x03
    2d42:	2a 83       	std	Y+2, r18	; 0x02
    2d44:	8a 81       	ldd	r24, Y+2	; 0x02
    2d46:	9b 81       	ldd	r25, Y+3	; 0x03
    2d48:	83 30       	cpi	r24, 0x03	; 3
    2d4a:	91 05       	cpc	r25, r1
    2d4c:	09 f4       	brne	.+2      	; 0x2d50 <ADC_StartConversion+0x24>
    2d4e:	70 c0       	rjmp	.+224    	; 0x2e30 <ADC_StartConversion+0x104>
    2d50:	2a 81       	ldd	r18, Y+2	; 0x02
    2d52:	3b 81       	ldd	r19, Y+3	; 0x03
    2d54:	24 30       	cpi	r18, 0x04	; 4
    2d56:	31 05       	cpc	r19, r1
    2d58:	84 f4       	brge	.+32     	; 0x2d7a <ADC_StartConversion+0x4e>
    2d5a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d5c:	9b 81       	ldd	r25, Y+3	; 0x03
    2d5e:	81 30       	cpi	r24, 0x01	; 1
    2d60:	91 05       	cpc	r25, r1
    2d62:	d1 f1       	breq	.+116    	; 0x2dd8 <ADC_StartConversion+0xac>
    2d64:	2a 81       	ldd	r18, Y+2	; 0x02
    2d66:	3b 81       	ldd	r19, Y+3	; 0x03
    2d68:	22 30       	cpi	r18, 0x02	; 2
    2d6a:	31 05       	cpc	r19, r1
    2d6c:	0c f0       	brlt	.+2      	; 0x2d70 <ADC_StartConversion+0x44>
    2d6e:	4a c0       	rjmp	.+148    	; 0x2e04 <ADC_StartConversion+0xd8>
    2d70:	8a 81       	ldd	r24, Y+2	; 0x02
    2d72:	9b 81       	ldd	r25, Y+3	; 0x03
    2d74:	00 97       	sbiw	r24, 0x00	; 0
    2d76:	d1 f0       	breq	.+52     	; 0x2dac <ADC_StartConversion+0x80>
    2d78:	c8 c0       	rjmp	.+400    	; 0x2f0a <ADC_StartConversion+0x1de>
    2d7a:	2a 81       	ldd	r18, Y+2	; 0x02
    2d7c:	3b 81       	ldd	r19, Y+3	; 0x03
    2d7e:	25 30       	cpi	r18, 0x05	; 5
    2d80:	31 05       	cpc	r19, r1
    2d82:	09 f4       	brne	.+2      	; 0x2d86 <ADC_StartConversion+0x5a>
    2d84:	81 c0       	rjmp	.+258    	; 0x2e88 <ADC_StartConversion+0x15c>
    2d86:	8a 81       	ldd	r24, Y+2	; 0x02
    2d88:	9b 81       	ldd	r25, Y+3	; 0x03
    2d8a:	85 30       	cpi	r24, 0x05	; 5
    2d8c:	91 05       	cpc	r25, r1
    2d8e:	0c f4       	brge	.+2      	; 0x2d92 <ADC_StartConversion+0x66>
    2d90:	65 c0       	rjmp	.+202    	; 0x2e5c <ADC_StartConversion+0x130>
    2d92:	2a 81       	ldd	r18, Y+2	; 0x02
    2d94:	3b 81       	ldd	r19, Y+3	; 0x03
    2d96:	26 30       	cpi	r18, 0x06	; 6
    2d98:	31 05       	cpc	r19, r1
    2d9a:	09 f4       	brne	.+2      	; 0x2d9e <ADC_StartConversion+0x72>
    2d9c:	8b c0       	rjmp	.+278    	; 0x2eb4 <ADC_StartConversion+0x188>
    2d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    2da0:	9b 81       	ldd	r25, Y+3	; 0x03
    2da2:	87 30       	cpi	r24, 0x07	; 7
    2da4:	91 05       	cpc	r25, r1
    2da6:	09 f4       	brne	.+2      	; 0x2daa <ADC_StartConversion+0x7e>
    2da8:	9b c0       	rjmp	.+310    	; 0x2ee0 <ADC_StartConversion+0x1b4>
    2daa:	af c0       	rjmp	.+350    	; 0x2f0a <ADC_StartConversion+0x1de>
	{
	case ADC_CHANNEL0 :
		CLR_BIT(ADMUX , MUX2) ;
    2dac:	a7 e2       	ldi	r26, 0x27	; 39
    2dae:	b0 e0       	ldi	r27, 0x00	; 0
    2db0:	e7 e2       	ldi	r30, 0x27	; 39
    2db2:	f0 e0       	ldi	r31, 0x00	; 0
    2db4:	80 81       	ld	r24, Z
    2db6:	8b 7f       	andi	r24, 0xFB	; 251
    2db8:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    2dba:	a7 e2       	ldi	r26, 0x27	; 39
    2dbc:	b0 e0       	ldi	r27, 0x00	; 0
    2dbe:	e7 e2       	ldi	r30, 0x27	; 39
    2dc0:	f0 e0       	ldi	r31, 0x00	; 0
    2dc2:	80 81       	ld	r24, Z
    2dc4:	8d 7f       	andi	r24, 0xFD	; 253
    2dc6:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    2dc8:	a7 e2       	ldi	r26, 0x27	; 39
    2dca:	b0 e0       	ldi	r27, 0x00	; 0
    2dcc:	e7 e2       	ldi	r30, 0x27	; 39
    2dce:	f0 e0       	ldi	r31, 0x00	; 0
    2dd0:	80 81       	ld	r24, Z
    2dd2:	8e 7f       	andi	r24, 0xFE	; 254
    2dd4:	8c 93       	st	X, r24
    2dd6:	99 c0       	rjmp	.+306    	; 0x2f0a <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL1 :
		CLR_BIT(ADMUX , MUX2) ;
    2dd8:	a7 e2       	ldi	r26, 0x27	; 39
    2dda:	b0 e0       	ldi	r27, 0x00	; 0
    2ddc:	e7 e2       	ldi	r30, 0x27	; 39
    2dde:	f0 e0       	ldi	r31, 0x00	; 0
    2de0:	80 81       	ld	r24, Z
    2de2:	8b 7f       	andi	r24, 0xFB	; 251
    2de4:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    2de6:	a7 e2       	ldi	r26, 0x27	; 39
    2de8:	b0 e0       	ldi	r27, 0x00	; 0
    2dea:	e7 e2       	ldi	r30, 0x27	; 39
    2dec:	f0 e0       	ldi	r31, 0x00	; 0
    2dee:	80 81       	ld	r24, Z
    2df0:	8d 7f       	andi	r24, 0xFD	; 253
    2df2:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    2df4:	a7 e2       	ldi	r26, 0x27	; 39
    2df6:	b0 e0       	ldi	r27, 0x00	; 0
    2df8:	e7 e2       	ldi	r30, 0x27	; 39
    2dfa:	f0 e0       	ldi	r31, 0x00	; 0
    2dfc:	80 81       	ld	r24, Z
    2dfe:	81 60       	ori	r24, 0x01	; 1
    2e00:	8c 93       	st	X, r24
    2e02:	83 c0       	rjmp	.+262    	; 0x2f0a <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL2 :
		CLR_BIT(ADMUX , MUX2) ;
    2e04:	a7 e2       	ldi	r26, 0x27	; 39
    2e06:	b0 e0       	ldi	r27, 0x00	; 0
    2e08:	e7 e2       	ldi	r30, 0x27	; 39
    2e0a:	f0 e0       	ldi	r31, 0x00	; 0
    2e0c:	80 81       	ld	r24, Z
    2e0e:	8b 7f       	andi	r24, 0xFB	; 251
    2e10:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    2e12:	a7 e2       	ldi	r26, 0x27	; 39
    2e14:	b0 e0       	ldi	r27, 0x00	; 0
    2e16:	e7 e2       	ldi	r30, 0x27	; 39
    2e18:	f0 e0       	ldi	r31, 0x00	; 0
    2e1a:	80 81       	ld	r24, Z
    2e1c:	82 60       	ori	r24, 0x02	; 2
    2e1e:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    2e20:	a7 e2       	ldi	r26, 0x27	; 39
    2e22:	b0 e0       	ldi	r27, 0x00	; 0
    2e24:	e7 e2       	ldi	r30, 0x27	; 39
    2e26:	f0 e0       	ldi	r31, 0x00	; 0
    2e28:	80 81       	ld	r24, Z
    2e2a:	8e 7f       	andi	r24, 0xFE	; 254
    2e2c:	8c 93       	st	X, r24
    2e2e:	6d c0       	rjmp	.+218    	; 0x2f0a <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL3 :
		CLR_BIT(ADMUX , MUX2) ;
    2e30:	a7 e2       	ldi	r26, 0x27	; 39
    2e32:	b0 e0       	ldi	r27, 0x00	; 0
    2e34:	e7 e2       	ldi	r30, 0x27	; 39
    2e36:	f0 e0       	ldi	r31, 0x00	; 0
    2e38:	80 81       	ld	r24, Z
    2e3a:	8b 7f       	andi	r24, 0xFB	; 251
    2e3c:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    2e3e:	a7 e2       	ldi	r26, 0x27	; 39
    2e40:	b0 e0       	ldi	r27, 0x00	; 0
    2e42:	e7 e2       	ldi	r30, 0x27	; 39
    2e44:	f0 e0       	ldi	r31, 0x00	; 0
    2e46:	80 81       	ld	r24, Z
    2e48:	82 60       	ori	r24, 0x02	; 2
    2e4a:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    2e4c:	a7 e2       	ldi	r26, 0x27	; 39
    2e4e:	b0 e0       	ldi	r27, 0x00	; 0
    2e50:	e7 e2       	ldi	r30, 0x27	; 39
    2e52:	f0 e0       	ldi	r31, 0x00	; 0
    2e54:	80 81       	ld	r24, Z
    2e56:	81 60       	ori	r24, 0x01	; 1
    2e58:	8c 93       	st	X, r24
    2e5a:	57 c0       	rjmp	.+174    	; 0x2f0a <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL4 :
		SET_BIT(ADMUX , MUX2) ;
    2e5c:	a7 e2       	ldi	r26, 0x27	; 39
    2e5e:	b0 e0       	ldi	r27, 0x00	; 0
    2e60:	e7 e2       	ldi	r30, 0x27	; 39
    2e62:	f0 e0       	ldi	r31, 0x00	; 0
    2e64:	80 81       	ld	r24, Z
    2e66:	84 60       	ori	r24, 0x04	; 4
    2e68:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    2e6a:	a7 e2       	ldi	r26, 0x27	; 39
    2e6c:	b0 e0       	ldi	r27, 0x00	; 0
    2e6e:	e7 e2       	ldi	r30, 0x27	; 39
    2e70:	f0 e0       	ldi	r31, 0x00	; 0
    2e72:	80 81       	ld	r24, Z
    2e74:	8d 7f       	andi	r24, 0xFD	; 253
    2e76:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    2e78:	a7 e2       	ldi	r26, 0x27	; 39
    2e7a:	b0 e0       	ldi	r27, 0x00	; 0
    2e7c:	e7 e2       	ldi	r30, 0x27	; 39
    2e7e:	f0 e0       	ldi	r31, 0x00	; 0
    2e80:	80 81       	ld	r24, Z
    2e82:	8e 7f       	andi	r24, 0xFE	; 254
    2e84:	8c 93       	st	X, r24
    2e86:	41 c0       	rjmp	.+130    	; 0x2f0a <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL5 :
		SET_BIT(ADMUX , MUX2) ;
    2e88:	a7 e2       	ldi	r26, 0x27	; 39
    2e8a:	b0 e0       	ldi	r27, 0x00	; 0
    2e8c:	e7 e2       	ldi	r30, 0x27	; 39
    2e8e:	f0 e0       	ldi	r31, 0x00	; 0
    2e90:	80 81       	ld	r24, Z
    2e92:	84 60       	ori	r24, 0x04	; 4
    2e94:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    2e96:	a7 e2       	ldi	r26, 0x27	; 39
    2e98:	b0 e0       	ldi	r27, 0x00	; 0
    2e9a:	e7 e2       	ldi	r30, 0x27	; 39
    2e9c:	f0 e0       	ldi	r31, 0x00	; 0
    2e9e:	80 81       	ld	r24, Z
    2ea0:	8d 7f       	andi	r24, 0xFD	; 253
    2ea2:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    2ea4:	a7 e2       	ldi	r26, 0x27	; 39
    2ea6:	b0 e0       	ldi	r27, 0x00	; 0
    2ea8:	e7 e2       	ldi	r30, 0x27	; 39
    2eaa:	f0 e0       	ldi	r31, 0x00	; 0
    2eac:	80 81       	ld	r24, Z
    2eae:	81 60       	ori	r24, 0x01	; 1
    2eb0:	8c 93       	st	X, r24
    2eb2:	2b c0       	rjmp	.+86     	; 0x2f0a <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL6 :
		SET_BIT(ADMUX , MUX2) ;
    2eb4:	a7 e2       	ldi	r26, 0x27	; 39
    2eb6:	b0 e0       	ldi	r27, 0x00	; 0
    2eb8:	e7 e2       	ldi	r30, 0x27	; 39
    2eba:	f0 e0       	ldi	r31, 0x00	; 0
    2ebc:	80 81       	ld	r24, Z
    2ebe:	84 60       	ori	r24, 0x04	; 4
    2ec0:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    2ec2:	a7 e2       	ldi	r26, 0x27	; 39
    2ec4:	b0 e0       	ldi	r27, 0x00	; 0
    2ec6:	e7 e2       	ldi	r30, 0x27	; 39
    2ec8:	f0 e0       	ldi	r31, 0x00	; 0
    2eca:	80 81       	ld	r24, Z
    2ecc:	82 60       	ori	r24, 0x02	; 2
    2ece:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    2ed0:	a7 e2       	ldi	r26, 0x27	; 39
    2ed2:	b0 e0       	ldi	r27, 0x00	; 0
    2ed4:	e7 e2       	ldi	r30, 0x27	; 39
    2ed6:	f0 e0       	ldi	r31, 0x00	; 0
    2ed8:	80 81       	ld	r24, Z
    2eda:	8e 7f       	andi	r24, 0xFE	; 254
    2edc:	8c 93       	st	X, r24
    2ede:	15 c0       	rjmp	.+42     	; 0x2f0a <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL7 :
		SET_BIT(ADMUX , MUX2) ;
    2ee0:	a7 e2       	ldi	r26, 0x27	; 39
    2ee2:	b0 e0       	ldi	r27, 0x00	; 0
    2ee4:	e7 e2       	ldi	r30, 0x27	; 39
    2ee6:	f0 e0       	ldi	r31, 0x00	; 0
    2ee8:	80 81       	ld	r24, Z
    2eea:	84 60       	ori	r24, 0x04	; 4
    2eec:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    2eee:	a7 e2       	ldi	r26, 0x27	; 39
    2ef0:	b0 e0       	ldi	r27, 0x00	; 0
    2ef2:	e7 e2       	ldi	r30, 0x27	; 39
    2ef4:	f0 e0       	ldi	r31, 0x00	; 0
    2ef6:	80 81       	ld	r24, Z
    2ef8:	82 60       	ori	r24, 0x02	; 2
    2efa:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    2efc:	a7 e2       	ldi	r26, 0x27	; 39
    2efe:	b0 e0       	ldi	r27, 0x00	; 0
    2f00:	e7 e2       	ldi	r30, 0x27	; 39
    2f02:	f0 e0       	ldi	r31, 0x00	; 0
    2f04:	80 81       	ld	r24, Z
    2f06:	81 60       	ori	r24, 0x01	; 1
    2f08:	8c 93       	st	X, r24
		break ;
	}

	SET_BIT(ADCSRA , ADSC) ;
    2f0a:	a6 e2       	ldi	r26, 0x26	; 38
    2f0c:	b0 e0       	ldi	r27, 0x00	; 0
    2f0e:	e6 e2       	ldi	r30, 0x26	; 38
    2f10:	f0 e0       	ldi	r31, 0x00	; 0
    2f12:	80 81       	ld	r24, Z
    2f14:	80 64       	ori	r24, 0x40	; 64
    2f16:	8c 93       	st	X, r24

}
    2f18:	0f 90       	pop	r0
    2f1a:	0f 90       	pop	r0
    2f1c:	0f 90       	pop	r0
    2f1e:	cf 91       	pop	r28
    2f20:	df 91       	pop	r29
    2f22:	08 95       	ret

00002f24 <ADC_ReadDataUsingPolling>:

u16 ADC_ReadDataUsingPolling (void)
{
    2f24:	df 93       	push	r29
    2f26:	cf 93       	push	r28
    2f28:	cd b7       	in	r28, 0x3d	; 61
    2f2a:	de b7       	in	r29, 0x3e	; 62
	while (READ_BIT(ADCSRA , ADIF) == 0) ;
    2f2c:	e6 e2       	ldi	r30, 0x26	; 38
    2f2e:	f0 e0       	ldi	r31, 0x00	; 0
    2f30:	80 81       	ld	r24, Z
    2f32:	88 2f       	mov	r24, r24
    2f34:	90 e0       	ldi	r25, 0x00	; 0
    2f36:	80 71       	andi	r24, 0x10	; 16
    2f38:	90 70       	andi	r25, 0x00	; 0
    2f3a:	95 95       	asr	r25
    2f3c:	87 95       	ror	r24
    2f3e:	95 95       	asr	r25
    2f40:	87 95       	ror	r24
    2f42:	95 95       	asr	r25
    2f44:	87 95       	ror	r24
    2f46:	95 95       	asr	r25
    2f48:	87 95       	ror	r24
    2f4a:	00 97       	sbiw	r24, 0x00	; 0
    2f4c:	79 f3       	breq	.-34     	; 0x2f2c <ADC_ReadDataUsingPolling+0x8>
	SET_BIT(ADCSRA , ADIF) ;
    2f4e:	a6 e2       	ldi	r26, 0x26	; 38
    2f50:	b0 e0       	ldi	r27, 0x00	; 0
    2f52:	e6 e2       	ldi	r30, 0x26	; 38
    2f54:	f0 e0       	ldi	r31, 0x00	; 0
    2f56:	80 81       	ld	r24, Z
    2f58:	80 61       	ori	r24, 0x10	; 16
    2f5a:	8c 93       	st	X, r24
	return ADC ;
    2f5c:	e4 e2       	ldi	r30, 0x24	; 36
    2f5e:	f0 e0       	ldi	r31, 0x00	; 0
    2f60:	80 81       	ld	r24, Z
    2f62:	91 81       	ldd	r25, Z+1	; 0x01
}
    2f64:	cf 91       	pop	r28
    2f66:	df 91       	pop	r29
    2f68:	08 95       	ret

00002f6a <ADC_ReadDataUsingInterrupt>:

u16 ADC_ReadDataUsingInterrupt (void)
{
    2f6a:	df 93       	push	r29
    2f6c:	cf 93       	push	r28
    2f6e:	cd b7       	in	r28, 0x3d	; 61
    2f70:	de b7       	in	r29, 0x3e	; 62
	return ADC ;
    2f72:	e4 e2       	ldi	r30, 0x24	; 36
    2f74:	f0 e0       	ldi	r31, 0x00	; 0
    2f76:	80 81       	ld	r24, Z
    2f78:	91 81       	ldd	r25, Z+1	; 0x01
}
    2f7a:	cf 91       	pop	r28
    2f7c:	df 91       	pop	r29
    2f7e:	08 95       	ret

00002f80 <ADC_CallBack>:

void ADC_CallBack (void (*fptr)(void))
{
    2f80:	df 93       	push	r29
    2f82:	cf 93       	push	r28
    2f84:	00 d0       	rcall	.+0      	; 0x2f86 <ADC_CallBack+0x6>
    2f86:	cd b7       	in	r28, 0x3d	; 61
    2f88:	de b7       	in	r29, 0x3e	; 62
    2f8a:	9a 83       	std	Y+2, r25	; 0x02
    2f8c:	89 83       	std	Y+1, r24	; 0x01
	ADC_PTR_FUN = fptr ;
    2f8e:	89 81       	ldd	r24, Y+1	; 0x01
    2f90:	9a 81       	ldd	r25, Y+2	; 0x02
    2f92:	90 93 8d 01 	sts	0x018D, r25
    2f96:	80 93 8c 01 	sts	0x018C, r24
}
    2f9a:	0f 90       	pop	r0
    2f9c:	0f 90       	pop	r0
    2f9e:	cf 91       	pop	r28
    2fa0:	df 91       	pop	r29
    2fa2:	08 95       	ret

00002fa4 <__vector_16>:

void __vector_16 (void)__attribute__((signal)) ;
void __vector_16 (void)
{
    2fa4:	1f 92       	push	r1
    2fa6:	0f 92       	push	r0
    2fa8:	0f b6       	in	r0, 0x3f	; 63
    2faa:	0f 92       	push	r0
    2fac:	11 24       	eor	r1, r1
    2fae:	2f 93       	push	r18
    2fb0:	3f 93       	push	r19
    2fb2:	4f 93       	push	r20
    2fb4:	5f 93       	push	r21
    2fb6:	6f 93       	push	r22
    2fb8:	7f 93       	push	r23
    2fba:	8f 93       	push	r24
    2fbc:	9f 93       	push	r25
    2fbe:	af 93       	push	r26
    2fc0:	bf 93       	push	r27
    2fc2:	ef 93       	push	r30
    2fc4:	ff 93       	push	r31
    2fc6:	df 93       	push	r29
    2fc8:	cf 93       	push	r28
    2fca:	cd b7       	in	r28, 0x3d	; 61
    2fcc:	de b7       	in	r29, 0x3e	; 62
	if (ADC_PTR_FUN != 0)
    2fce:	80 91 8c 01 	lds	r24, 0x018C
    2fd2:	90 91 8d 01 	lds	r25, 0x018D
    2fd6:	00 97       	sbiw	r24, 0x00	; 0
    2fd8:	29 f0       	breq	.+10     	; 0x2fe4 <__vector_16+0x40>
	{
		ADC_PTR_FUN () ;
    2fda:	e0 91 8c 01 	lds	r30, 0x018C
    2fde:	f0 91 8d 01 	lds	r31, 0x018D
    2fe2:	09 95       	icall
	}
}
    2fe4:	cf 91       	pop	r28
    2fe6:	df 91       	pop	r29
    2fe8:	ff 91       	pop	r31
    2fea:	ef 91       	pop	r30
    2fec:	bf 91       	pop	r27
    2fee:	af 91       	pop	r26
    2ff0:	9f 91       	pop	r25
    2ff2:	8f 91       	pop	r24
    2ff4:	7f 91       	pop	r23
    2ff6:	6f 91       	pop	r22
    2ff8:	5f 91       	pop	r21
    2ffa:	4f 91       	pop	r20
    2ffc:	3f 91       	pop	r19
    2ffe:	2f 91       	pop	r18
    3000:	0f 90       	pop	r0
    3002:	0f be       	out	0x3f, r0	; 63
    3004:	0f 90       	pop	r0
    3006:	1f 90       	pop	r1
    3008:	18 95       	reti

0000300a <Servo_Init>:
#include "../../MCAL/Timer1/Timer1.h"

#include "Servo.h"

void Servo_Init (void)
{
    300a:	df 93       	push	r29
    300c:	cf 93       	push	r28
    300e:	cd b7       	in	r28, 0x3d	; 61
    3010:	de b7       	in	r29, 0x3e	; 62
	Timer1_Init(TIMER1_PRESCALLER_8, TIMER1_FAST_PWM_TOP_ICR1) ;
    3012:	68 e0       	ldi	r22, 0x08	; 8
    3014:	70 e0       	ldi	r23, 0x00	; 0
    3016:	80 e0       	ldi	r24, 0x00	; 0
    3018:	90 e0       	ldi	r25, 0x00	; 0
    301a:	4f e0       	ldi	r20, 0x0F	; 15
    301c:	0e 94 d5 07 	call	0xfaa	; 0xfaa <Timer1_Init>
}
    3020:	cf 91       	pop	r28
    3022:	df 91       	pop	r29
    3024:	08 95       	ret

00003026 <Servo_SetAngle>:
void Servo_SetAngle (s8 Angle)
{
    3026:	df 93       	push	r29
    3028:	cf 93       	push	r28
    302a:	00 d0       	rcall	.+0      	; 0x302c <Servo_SetAngle+0x6>
    302c:	00 d0       	rcall	.+0      	; 0x302e <Servo_SetAngle+0x8>
    302e:	0f 92       	push	r0
    3030:	cd b7       	in	r28, 0x3d	; 61
    3032:	de b7       	in	r29, 0x3e	; 62
    3034:	8d 83       	std	Y+5, r24	; 0x05
	f32 TonInMill = 1.5 + Angle/180.0;
    3036:	8d 81       	ldd	r24, Y+5	; 0x05
    3038:	99 27       	eor	r25, r25
    303a:	87 fd       	sbrc	r24, 7
    303c:	90 95       	com	r25
    303e:	a9 2f       	mov	r26, r25
    3040:	b9 2f       	mov	r27, r25
    3042:	bc 01       	movw	r22, r24
    3044:	cd 01       	movw	r24, r26
    3046:	0e 94 b5 04 	call	0x96a	; 0x96a <__floatsisf>
    304a:	dc 01       	movw	r26, r24
    304c:	cb 01       	movw	r24, r22
    304e:	bc 01       	movw	r22, r24
    3050:	cd 01       	movw	r24, r26
    3052:	20 e0       	ldi	r18, 0x00	; 0
    3054:	30 e0       	ldi	r19, 0x00	; 0
    3056:	44 e3       	ldi	r20, 0x34	; 52
    3058:	53 e4       	ldi	r21, 0x43	; 67
    305a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    305e:	dc 01       	movw	r26, r24
    3060:	cb 01       	movw	r24, r22
    3062:	bc 01       	movw	r22, r24
    3064:	cd 01       	movw	r24, r26
    3066:	20 e0       	ldi	r18, 0x00	; 0
    3068:	30 e0       	ldi	r19, 0x00	; 0
    306a:	40 ec       	ldi	r20, 0xC0	; 192
    306c:	5f e3       	ldi	r21, 0x3F	; 63
    306e:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    3072:	dc 01       	movw	r26, r24
    3074:	cb 01       	movw	r24, r22
    3076:	89 83       	std	Y+1, r24	; 0x01
    3078:	9a 83       	std	Y+2, r25	; 0x02
    307a:	ab 83       	std	Y+3, r26	; 0x03
    307c:	bc 83       	std	Y+4, r27	; 0x04
	ICR1 = 19999 ;
    307e:	e6 e4       	ldi	r30, 0x46	; 70
    3080:	f0 e0       	ldi	r31, 0x00	; 0
    3082:	8f e1       	ldi	r24, 0x1F	; 31
    3084:	9e e4       	ldi	r25, 0x4E	; 78
    3086:	91 83       	std	Z+1, r25	; 0x01
    3088:	80 83       	st	Z, r24
	Timer1_GeneratePWMA (TonInMill*1000) ;
    308a:	69 81       	ldd	r22, Y+1	; 0x01
    308c:	7a 81       	ldd	r23, Y+2	; 0x02
    308e:	8b 81       	ldd	r24, Y+3	; 0x03
    3090:	9c 81       	ldd	r25, Y+4	; 0x04
    3092:	20 e0       	ldi	r18, 0x00	; 0
    3094:	30 e0       	ldi	r19, 0x00	; 0
    3096:	4a e7       	ldi	r20, 0x7A	; 122
    3098:	54 e4       	ldi	r21, 0x44	; 68
    309a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    309e:	dc 01       	movw	r26, r24
    30a0:	cb 01       	movw	r24, r22
    30a2:	bc 01       	movw	r22, r24
    30a4:	cd 01       	movw	r24, r26
    30a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30aa:	dc 01       	movw	r26, r24
    30ac:	cb 01       	movw	r24, r22
    30ae:	bc 01       	movw	r22, r24
    30b0:	cd 01       	movw	r24, r26
    30b2:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <Timer1_GeneratePWMA>
}
    30b6:	0f 90       	pop	r0
    30b8:	0f 90       	pop	r0
    30ba:	0f 90       	pop	r0
    30bc:	0f 90       	pop	r0
    30be:	0f 90       	pop	r0
    30c0:	cf 91       	pop	r28
    30c2:	df 91       	pop	r29
    30c4:	08 95       	ret

000030c6 <LED_Init>:

#include "LED.h"


void LED_Init (u8 LedPort , u8 LedPin)
{
    30c6:	df 93       	push	r29
    30c8:	cf 93       	push	r28
    30ca:	00 d0       	rcall	.+0      	; 0x30cc <LED_Init+0x6>
    30cc:	cd b7       	in	r28, 0x3d	; 61
    30ce:	de b7       	in	r29, 0x3e	; 62
    30d0:	89 83       	std	Y+1, r24	; 0x01
    30d2:	6a 83       	std	Y+2, r22	; 0x02
	DIO_InitPin(LedPort, LedPin, DIO_OUTPUT) ;
    30d4:	89 81       	ldd	r24, Y+1	; 0x01
    30d6:	6a 81       	ldd	r22, Y+2	; 0x02
    30d8:	41 e0       	ldi	r20, 0x01	; 1
    30da:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
}
    30de:	0f 90       	pop	r0
    30e0:	0f 90       	pop	r0
    30e2:	cf 91       	pop	r28
    30e4:	df 91       	pop	r29
    30e6:	08 95       	ret

000030e8 <LED_On>:
void LED_On   (u8 LedPort , u8 LedPin)
{
    30e8:	df 93       	push	r29
    30ea:	cf 93       	push	r28
    30ec:	00 d0       	rcall	.+0      	; 0x30ee <LED_On+0x6>
    30ee:	cd b7       	in	r28, 0x3d	; 61
    30f0:	de b7       	in	r29, 0x3e	; 62
    30f2:	89 83       	std	Y+1, r24	; 0x01
    30f4:	6a 83       	std	Y+2, r22	; 0x02
	DIO_SetPinValue(LedPort, LedPin, DIO_HIGH) ;
    30f6:	89 81       	ldd	r24, Y+1	; 0x01
    30f8:	6a 81       	ldd	r22, Y+2	; 0x02
    30fa:	41 e0       	ldi	r20, 0x01	; 1
    30fc:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
}
    3100:	0f 90       	pop	r0
    3102:	0f 90       	pop	r0
    3104:	cf 91       	pop	r28
    3106:	df 91       	pop	r29
    3108:	08 95       	ret

0000310a <LED_Off>:
void LED_Off  (u8 LedPort , u8 LedPin)
{
    310a:	df 93       	push	r29
    310c:	cf 93       	push	r28
    310e:	00 d0       	rcall	.+0      	; 0x3110 <LED_Off+0x6>
    3110:	cd b7       	in	r28, 0x3d	; 61
    3112:	de b7       	in	r29, 0x3e	; 62
    3114:	89 83       	std	Y+1, r24	; 0x01
    3116:	6a 83       	std	Y+2, r22	; 0x02
	DIO_SetPinValue(LedPort, LedPin, DIO_LOW) ;
    3118:	89 81       	ldd	r24, Y+1	; 0x01
    311a:	6a 81       	ldd	r22, Y+2	; 0x02
    311c:	40 e0       	ldi	r20, 0x00	; 0
    311e:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
}
    3122:	0f 90       	pop	r0
    3124:	0f 90       	pop	r0
    3126:	cf 91       	pop	r28
    3128:	df 91       	pop	r29
    312a:	08 95       	ret

0000312c <LED_Tog>:
void LED_Tog  (u8 LedPort , u8 LedPin)
{
    312c:	df 93       	push	r29
    312e:	cf 93       	push	r28
    3130:	00 d0       	rcall	.+0      	; 0x3132 <LED_Tog+0x6>
    3132:	cd b7       	in	r28, 0x3d	; 61
    3134:	de b7       	in	r29, 0x3e	; 62
    3136:	89 83       	std	Y+1, r24	; 0x01
    3138:	6a 83       	std	Y+2, r22	; 0x02
	DIO_TogPinValue(LedPort, LedPin) ;
    313a:	89 81       	ldd	r24, Y+1	; 0x01
    313c:	6a 81       	ldd	r22, Y+2	; 0x02
    313e:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <DIO_TogPinValue>
}
    3142:	0f 90       	pop	r0
    3144:	0f 90       	pop	r0
    3146:	cf 91       	pop	r28
    3148:	df 91       	pop	r29
    314a:	08 95       	ret

0000314c <LCD_Init>:
#include <util/delay.h>

#include "LCD.h"

void LCD_Init(void)
{
    314c:	0f 93       	push	r16
    314e:	1f 93       	push	r17
    3150:	df 93       	push	r29
    3152:	cf 93       	push	r28
    3154:	cd b7       	in	r28, 0x3d	; 61
    3156:	de b7       	in	r29, 0x3e	; 62
    3158:	c6 54       	subi	r28, 0x46	; 70
    315a:	d0 40       	sbci	r29, 0x00	; 0
    315c:	0f b6       	in	r0, 0x3f	; 63
    315e:	f8 94       	cli
    3160:	de bf       	out	0x3e, r29	; 62
    3162:	0f be       	out	0x3f, r0	; 63
    3164:	cd bf       	out	0x3d, r28	; 61
    3166:	fe 01       	movw	r30, r28
    3168:	ed 5b       	subi	r30, 0xBD	; 189
    316a:	ff 4f       	sbci	r31, 0xFF	; 255
    316c:	80 e0       	ldi	r24, 0x00	; 0
    316e:	90 e0       	ldi	r25, 0x00	; 0
    3170:	a8 e4       	ldi	r26, 0x48	; 72
    3172:	b2 e4       	ldi	r27, 0x42	; 66
    3174:	80 83       	st	Z, r24
    3176:	91 83       	std	Z+1, r25	; 0x01
    3178:	a2 83       	std	Z+2, r26	; 0x02
    317a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    317c:	8e 01       	movw	r16, r28
    317e:	01 5c       	subi	r16, 0xC1	; 193
    3180:	1f 4f       	sbci	r17, 0xFF	; 255
    3182:	fe 01       	movw	r30, r28
    3184:	ed 5b       	subi	r30, 0xBD	; 189
    3186:	ff 4f       	sbci	r31, 0xFF	; 255
    3188:	60 81       	ld	r22, Z
    318a:	71 81       	ldd	r23, Z+1	; 0x01
    318c:	82 81       	ldd	r24, Z+2	; 0x02
    318e:	93 81       	ldd	r25, Z+3	; 0x03
    3190:	20 e0       	ldi	r18, 0x00	; 0
    3192:	30 e0       	ldi	r19, 0x00	; 0
    3194:	4a ef       	ldi	r20, 0xFA	; 250
    3196:	54 e4       	ldi	r21, 0x44	; 68
    3198:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    319c:	dc 01       	movw	r26, r24
    319e:	cb 01       	movw	r24, r22
    31a0:	f8 01       	movw	r30, r16
    31a2:	80 83       	st	Z, r24
    31a4:	91 83       	std	Z+1, r25	; 0x01
    31a6:	a2 83       	std	Z+2, r26	; 0x02
    31a8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    31aa:	fe 01       	movw	r30, r28
    31ac:	ff 96       	adiw	r30, 0x3f	; 63
    31ae:	60 81       	ld	r22, Z
    31b0:	71 81       	ldd	r23, Z+1	; 0x01
    31b2:	82 81       	ldd	r24, Z+2	; 0x02
    31b4:	93 81       	ldd	r25, Z+3	; 0x03
    31b6:	20 e0       	ldi	r18, 0x00	; 0
    31b8:	30 e0       	ldi	r19, 0x00	; 0
    31ba:	40 e8       	ldi	r20, 0x80	; 128
    31bc:	5f e3       	ldi	r21, 0x3F	; 63
    31be:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    31c2:	88 23       	and	r24, r24
    31c4:	2c f4       	brge	.+10     	; 0x31d0 <LCD_Init+0x84>
		__ticks = 1;
    31c6:	81 e0       	ldi	r24, 0x01	; 1
    31c8:	90 e0       	ldi	r25, 0x00	; 0
    31ca:	9e af       	std	Y+62, r25	; 0x3e
    31cc:	8d af       	std	Y+61, r24	; 0x3d
    31ce:	46 c0       	rjmp	.+140    	; 0x325c <LCD_Init+0x110>
	else if (__tmp > 65535)
    31d0:	fe 01       	movw	r30, r28
    31d2:	ff 96       	adiw	r30, 0x3f	; 63
    31d4:	60 81       	ld	r22, Z
    31d6:	71 81       	ldd	r23, Z+1	; 0x01
    31d8:	82 81       	ldd	r24, Z+2	; 0x02
    31da:	93 81       	ldd	r25, Z+3	; 0x03
    31dc:	20 e0       	ldi	r18, 0x00	; 0
    31de:	3f ef       	ldi	r19, 0xFF	; 255
    31e0:	4f e7       	ldi	r20, 0x7F	; 127
    31e2:	57 e4       	ldi	r21, 0x47	; 71
    31e4:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    31e8:	18 16       	cp	r1, r24
    31ea:	64 f5       	brge	.+88     	; 0x3244 <LCD_Init+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31ec:	fe 01       	movw	r30, r28
    31ee:	ed 5b       	subi	r30, 0xBD	; 189
    31f0:	ff 4f       	sbci	r31, 0xFF	; 255
    31f2:	60 81       	ld	r22, Z
    31f4:	71 81       	ldd	r23, Z+1	; 0x01
    31f6:	82 81       	ldd	r24, Z+2	; 0x02
    31f8:	93 81       	ldd	r25, Z+3	; 0x03
    31fa:	20 e0       	ldi	r18, 0x00	; 0
    31fc:	30 e0       	ldi	r19, 0x00	; 0
    31fe:	40 e2       	ldi	r20, 0x20	; 32
    3200:	51 e4       	ldi	r21, 0x41	; 65
    3202:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3206:	dc 01       	movw	r26, r24
    3208:	cb 01       	movw	r24, r22
    320a:	bc 01       	movw	r22, r24
    320c:	cd 01       	movw	r24, r26
    320e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3212:	dc 01       	movw	r26, r24
    3214:	cb 01       	movw	r24, r22
    3216:	9e af       	std	Y+62, r25	; 0x3e
    3218:	8d af       	std	Y+61, r24	; 0x3d
    321a:	0f c0       	rjmp	.+30     	; 0x323a <LCD_Init+0xee>
    321c:	88 ec       	ldi	r24, 0xC8	; 200
    321e:	90 e0       	ldi	r25, 0x00	; 0
    3220:	9c af       	std	Y+60, r25	; 0x3c
    3222:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3224:	8b ad       	ldd	r24, Y+59	; 0x3b
    3226:	9c ad       	ldd	r25, Y+60	; 0x3c
    3228:	01 97       	sbiw	r24, 0x01	; 1
    322a:	f1 f7       	brne	.-4      	; 0x3228 <LCD_Init+0xdc>
    322c:	9c af       	std	Y+60, r25	; 0x3c
    322e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3230:	8d ad       	ldd	r24, Y+61	; 0x3d
    3232:	9e ad       	ldd	r25, Y+62	; 0x3e
    3234:	01 97       	sbiw	r24, 0x01	; 1
    3236:	9e af       	std	Y+62, r25	; 0x3e
    3238:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    323a:	8d ad       	ldd	r24, Y+61	; 0x3d
    323c:	9e ad       	ldd	r25, Y+62	; 0x3e
    323e:	00 97       	sbiw	r24, 0x00	; 0
    3240:	69 f7       	brne	.-38     	; 0x321c <LCD_Init+0xd0>
    3242:	16 c0       	rjmp	.+44     	; 0x3270 <LCD_Init+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3244:	fe 01       	movw	r30, r28
    3246:	ff 96       	adiw	r30, 0x3f	; 63
    3248:	60 81       	ld	r22, Z
    324a:	71 81       	ldd	r23, Z+1	; 0x01
    324c:	82 81       	ldd	r24, Z+2	; 0x02
    324e:	93 81       	ldd	r25, Z+3	; 0x03
    3250:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3254:	dc 01       	movw	r26, r24
    3256:	cb 01       	movw	r24, r22
    3258:	9e af       	std	Y+62, r25	; 0x3e
    325a:	8d af       	std	Y+61, r24	; 0x3d
    325c:	8d ad       	ldd	r24, Y+61	; 0x3d
    325e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3260:	9a af       	std	Y+58, r25	; 0x3a
    3262:	89 af       	std	Y+57, r24	; 0x39
    3264:	89 ad       	ldd	r24, Y+57	; 0x39
    3266:	9a ad       	ldd	r25, Y+58	; 0x3a
    3268:	01 97       	sbiw	r24, 0x01	; 1
    326a:	f1 f7       	brne	.-4      	; 0x3268 <LCD_Init+0x11c>
    326c:	9a af       	std	Y+58, r25	; 0x3a
    326e:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(50);
	DIO_InitPort(LCD_PORT,0xff);
    3270:	83 e0       	ldi	r24, 0x03	; 3
    3272:	6f ef       	ldi	r22, 0xFF	; 255
    3274:	0e 94 05 15 	call	0x2a0a	; 0x2a0a <DIO_InitPort>
	DIO_InitPin(RW_PORT,RW_PIN,DIO_OUTPUT);
    3278:	84 e0       	ldi	r24, 0x04	; 4
    327a:	61 e0       	ldi	r22, 0x01	; 1
    327c:	41 e0       	ldi	r20, 0x01	; 1
    327e:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
	DIO_InitPin(RS_PORT,RS_PIN,DIO_OUTPUT);
    3282:	84 e0       	ldi	r24, 0x04	; 4
    3284:	60 e0       	ldi	r22, 0x00	; 0
    3286:	41 e0       	ldi	r20, 0x01	; 1
    3288:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>
	DIO_InitPin(E_PORT,E_PIN,DIO_OUTPUT);
    328c:	84 e0       	ldi	r24, 0x04	; 4
    328e:	62 e0       	ldi	r22, 0x02	; 2
    3290:	41 e0       	ldi	r20, 0x01	; 1
    3292:	0e 94 f6 11 	call	0x23ec	; 0x23ec <DIO_InitPin>

	LCD_WriteCmd (0x38);
    3296:	88 e3       	ldi	r24, 0x38	; 56
    3298:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
    329c:	80 e0       	ldi	r24, 0x00	; 0
    329e:	90 e0       	ldi	r25, 0x00	; 0
    32a0:	a0 e8       	ldi	r26, 0x80	; 128
    32a2:	bf e3       	ldi	r27, 0x3F	; 63
    32a4:	8d ab       	std	Y+53, r24	; 0x35
    32a6:	9e ab       	std	Y+54, r25	; 0x36
    32a8:	af ab       	std	Y+55, r26	; 0x37
    32aa:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32ac:	6d a9       	ldd	r22, Y+53	; 0x35
    32ae:	7e a9       	ldd	r23, Y+54	; 0x36
    32b0:	8f a9       	ldd	r24, Y+55	; 0x37
    32b2:	98 ad       	ldd	r25, Y+56	; 0x38
    32b4:	20 e0       	ldi	r18, 0x00	; 0
    32b6:	30 e0       	ldi	r19, 0x00	; 0
    32b8:	4a ef       	ldi	r20, 0xFA	; 250
    32ba:	54 e4       	ldi	r21, 0x44	; 68
    32bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32c0:	dc 01       	movw	r26, r24
    32c2:	cb 01       	movw	r24, r22
    32c4:	89 ab       	std	Y+49, r24	; 0x31
    32c6:	9a ab       	std	Y+50, r25	; 0x32
    32c8:	ab ab       	std	Y+51, r26	; 0x33
    32ca:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    32cc:	69 a9       	ldd	r22, Y+49	; 0x31
    32ce:	7a a9       	ldd	r23, Y+50	; 0x32
    32d0:	8b a9       	ldd	r24, Y+51	; 0x33
    32d2:	9c a9       	ldd	r25, Y+52	; 0x34
    32d4:	20 e0       	ldi	r18, 0x00	; 0
    32d6:	30 e0       	ldi	r19, 0x00	; 0
    32d8:	40 e8       	ldi	r20, 0x80	; 128
    32da:	5f e3       	ldi	r21, 0x3F	; 63
    32dc:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    32e0:	88 23       	and	r24, r24
    32e2:	2c f4       	brge	.+10     	; 0x32ee <LCD_Init+0x1a2>
		__ticks = 1;
    32e4:	81 e0       	ldi	r24, 0x01	; 1
    32e6:	90 e0       	ldi	r25, 0x00	; 0
    32e8:	98 ab       	std	Y+48, r25	; 0x30
    32ea:	8f a7       	std	Y+47, r24	; 0x2f
    32ec:	3f c0       	rjmp	.+126    	; 0x336c <LCD_Init+0x220>
	else if (__tmp > 65535)
    32ee:	69 a9       	ldd	r22, Y+49	; 0x31
    32f0:	7a a9       	ldd	r23, Y+50	; 0x32
    32f2:	8b a9       	ldd	r24, Y+51	; 0x33
    32f4:	9c a9       	ldd	r25, Y+52	; 0x34
    32f6:	20 e0       	ldi	r18, 0x00	; 0
    32f8:	3f ef       	ldi	r19, 0xFF	; 255
    32fa:	4f e7       	ldi	r20, 0x7F	; 127
    32fc:	57 e4       	ldi	r21, 0x47	; 71
    32fe:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    3302:	18 16       	cp	r1, r24
    3304:	4c f5       	brge	.+82     	; 0x3358 <LCD_Init+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3306:	6d a9       	ldd	r22, Y+53	; 0x35
    3308:	7e a9       	ldd	r23, Y+54	; 0x36
    330a:	8f a9       	ldd	r24, Y+55	; 0x37
    330c:	98 ad       	ldd	r25, Y+56	; 0x38
    330e:	20 e0       	ldi	r18, 0x00	; 0
    3310:	30 e0       	ldi	r19, 0x00	; 0
    3312:	40 e2       	ldi	r20, 0x20	; 32
    3314:	51 e4       	ldi	r21, 0x41	; 65
    3316:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    331a:	dc 01       	movw	r26, r24
    331c:	cb 01       	movw	r24, r22
    331e:	bc 01       	movw	r22, r24
    3320:	cd 01       	movw	r24, r26
    3322:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3326:	dc 01       	movw	r26, r24
    3328:	cb 01       	movw	r24, r22
    332a:	98 ab       	std	Y+48, r25	; 0x30
    332c:	8f a7       	std	Y+47, r24	; 0x2f
    332e:	0f c0       	rjmp	.+30     	; 0x334e <LCD_Init+0x202>
    3330:	88 ec       	ldi	r24, 0xC8	; 200
    3332:	90 e0       	ldi	r25, 0x00	; 0
    3334:	9e a7       	std	Y+46, r25	; 0x2e
    3336:	8d a7       	std	Y+45, r24	; 0x2d
    3338:	8d a5       	ldd	r24, Y+45	; 0x2d
    333a:	9e a5       	ldd	r25, Y+46	; 0x2e
    333c:	01 97       	sbiw	r24, 0x01	; 1
    333e:	f1 f7       	brne	.-4      	; 0x333c <LCD_Init+0x1f0>
    3340:	9e a7       	std	Y+46, r25	; 0x2e
    3342:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3344:	8f a5       	ldd	r24, Y+47	; 0x2f
    3346:	98 a9       	ldd	r25, Y+48	; 0x30
    3348:	01 97       	sbiw	r24, 0x01	; 1
    334a:	98 ab       	std	Y+48, r25	; 0x30
    334c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    334e:	8f a5       	ldd	r24, Y+47	; 0x2f
    3350:	98 a9       	ldd	r25, Y+48	; 0x30
    3352:	00 97       	sbiw	r24, 0x00	; 0
    3354:	69 f7       	brne	.-38     	; 0x3330 <LCD_Init+0x1e4>
    3356:	14 c0       	rjmp	.+40     	; 0x3380 <LCD_Init+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3358:	69 a9       	ldd	r22, Y+49	; 0x31
    335a:	7a a9       	ldd	r23, Y+50	; 0x32
    335c:	8b a9       	ldd	r24, Y+51	; 0x33
    335e:	9c a9       	ldd	r25, Y+52	; 0x34
    3360:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3364:	dc 01       	movw	r26, r24
    3366:	cb 01       	movw	r24, r22
    3368:	98 ab       	std	Y+48, r25	; 0x30
    336a:	8f a7       	std	Y+47, r24	; 0x2f
    336c:	8f a5       	ldd	r24, Y+47	; 0x2f
    336e:	98 a9       	ldd	r25, Y+48	; 0x30
    3370:	9c a7       	std	Y+44, r25	; 0x2c
    3372:	8b a7       	std	Y+43, r24	; 0x2b
    3374:	8b a5       	ldd	r24, Y+43	; 0x2b
    3376:	9c a5       	ldd	r25, Y+44	; 0x2c
    3378:	01 97       	sbiw	r24, 0x01	; 1
    337a:	f1 f7       	brne	.-4      	; 0x3378 <LCD_Init+0x22c>
    337c:	9c a7       	std	Y+44, r25	; 0x2c
    337e:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	LCD_WriteCmd (0xF);
    3380:	8f e0       	ldi	r24, 0x0F	; 15
    3382:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
    3386:	80 e0       	ldi	r24, 0x00	; 0
    3388:	90 e0       	ldi	r25, 0x00	; 0
    338a:	a0 e8       	ldi	r26, 0x80	; 128
    338c:	bf e3       	ldi	r27, 0x3F	; 63
    338e:	8f a3       	std	Y+39, r24	; 0x27
    3390:	98 a7       	std	Y+40, r25	; 0x28
    3392:	a9 a7       	std	Y+41, r26	; 0x29
    3394:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3396:	6f a1       	ldd	r22, Y+39	; 0x27
    3398:	78 a5       	ldd	r23, Y+40	; 0x28
    339a:	89 a5       	ldd	r24, Y+41	; 0x29
    339c:	9a a5       	ldd	r25, Y+42	; 0x2a
    339e:	20 e0       	ldi	r18, 0x00	; 0
    33a0:	30 e0       	ldi	r19, 0x00	; 0
    33a2:	4a ef       	ldi	r20, 0xFA	; 250
    33a4:	54 e4       	ldi	r21, 0x44	; 68
    33a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33aa:	dc 01       	movw	r26, r24
    33ac:	cb 01       	movw	r24, r22
    33ae:	8b a3       	std	Y+35, r24	; 0x23
    33b0:	9c a3       	std	Y+36, r25	; 0x24
    33b2:	ad a3       	std	Y+37, r26	; 0x25
    33b4:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    33b6:	6b a1       	ldd	r22, Y+35	; 0x23
    33b8:	7c a1       	ldd	r23, Y+36	; 0x24
    33ba:	8d a1       	ldd	r24, Y+37	; 0x25
    33bc:	9e a1       	ldd	r25, Y+38	; 0x26
    33be:	20 e0       	ldi	r18, 0x00	; 0
    33c0:	30 e0       	ldi	r19, 0x00	; 0
    33c2:	40 e8       	ldi	r20, 0x80	; 128
    33c4:	5f e3       	ldi	r21, 0x3F	; 63
    33c6:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    33ca:	88 23       	and	r24, r24
    33cc:	2c f4       	brge	.+10     	; 0x33d8 <LCD_Init+0x28c>
		__ticks = 1;
    33ce:	81 e0       	ldi	r24, 0x01	; 1
    33d0:	90 e0       	ldi	r25, 0x00	; 0
    33d2:	9a a3       	std	Y+34, r25	; 0x22
    33d4:	89 a3       	std	Y+33, r24	; 0x21
    33d6:	3f c0       	rjmp	.+126    	; 0x3456 <LCD_Init+0x30a>
	else if (__tmp > 65535)
    33d8:	6b a1       	ldd	r22, Y+35	; 0x23
    33da:	7c a1       	ldd	r23, Y+36	; 0x24
    33dc:	8d a1       	ldd	r24, Y+37	; 0x25
    33de:	9e a1       	ldd	r25, Y+38	; 0x26
    33e0:	20 e0       	ldi	r18, 0x00	; 0
    33e2:	3f ef       	ldi	r19, 0xFF	; 255
    33e4:	4f e7       	ldi	r20, 0x7F	; 127
    33e6:	57 e4       	ldi	r21, 0x47	; 71
    33e8:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    33ec:	18 16       	cp	r1, r24
    33ee:	4c f5       	brge	.+82     	; 0x3442 <LCD_Init+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33f0:	6f a1       	ldd	r22, Y+39	; 0x27
    33f2:	78 a5       	ldd	r23, Y+40	; 0x28
    33f4:	89 a5       	ldd	r24, Y+41	; 0x29
    33f6:	9a a5       	ldd	r25, Y+42	; 0x2a
    33f8:	20 e0       	ldi	r18, 0x00	; 0
    33fa:	30 e0       	ldi	r19, 0x00	; 0
    33fc:	40 e2       	ldi	r20, 0x20	; 32
    33fe:	51 e4       	ldi	r21, 0x41	; 65
    3400:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3404:	dc 01       	movw	r26, r24
    3406:	cb 01       	movw	r24, r22
    3408:	bc 01       	movw	r22, r24
    340a:	cd 01       	movw	r24, r26
    340c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3410:	dc 01       	movw	r26, r24
    3412:	cb 01       	movw	r24, r22
    3414:	9a a3       	std	Y+34, r25	; 0x22
    3416:	89 a3       	std	Y+33, r24	; 0x21
    3418:	0f c0       	rjmp	.+30     	; 0x3438 <LCD_Init+0x2ec>
    341a:	88 ec       	ldi	r24, 0xC8	; 200
    341c:	90 e0       	ldi	r25, 0x00	; 0
    341e:	98 a3       	std	Y+32, r25	; 0x20
    3420:	8f 8f       	std	Y+31, r24	; 0x1f
    3422:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3424:	98 a1       	ldd	r25, Y+32	; 0x20
    3426:	01 97       	sbiw	r24, 0x01	; 1
    3428:	f1 f7       	brne	.-4      	; 0x3426 <LCD_Init+0x2da>
    342a:	98 a3       	std	Y+32, r25	; 0x20
    342c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    342e:	89 a1       	ldd	r24, Y+33	; 0x21
    3430:	9a a1       	ldd	r25, Y+34	; 0x22
    3432:	01 97       	sbiw	r24, 0x01	; 1
    3434:	9a a3       	std	Y+34, r25	; 0x22
    3436:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3438:	89 a1       	ldd	r24, Y+33	; 0x21
    343a:	9a a1       	ldd	r25, Y+34	; 0x22
    343c:	00 97       	sbiw	r24, 0x00	; 0
    343e:	69 f7       	brne	.-38     	; 0x341a <LCD_Init+0x2ce>
    3440:	14 c0       	rjmp	.+40     	; 0x346a <LCD_Init+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3442:	6b a1       	ldd	r22, Y+35	; 0x23
    3444:	7c a1       	ldd	r23, Y+36	; 0x24
    3446:	8d a1       	ldd	r24, Y+37	; 0x25
    3448:	9e a1       	ldd	r25, Y+38	; 0x26
    344a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    344e:	dc 01       	movw	r26, r24
    3450:	cb 01       	movw	r24, r22
    3452:	9a a3       	std	Y+34, r25	; 0x22
    3454:	89 a3       	std	Y+33, r24	; 0x21
    3456:	89 a1       	ldd	r24, Y+33	; 0x21
    3458:	9a a1       	ldd	r25, Y+34	; 0x22
    345a:	9e 8f       	std	Y+30, r25	; 0x1e
    345c:	8d 8f       	std	Y+29, r24	; 0x1d
    345e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3460:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3462:	01 97       	sbiw	r24, 0x01	; 1
    3464:	f1 f7       	brne	.-4      	; 0x3462 <LCD_Init+0x316>
    3466:	9e 8f       	std	Y+30, r25	; 0x1e
    3468:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_WriteCmd (0x01);
    346a:	81 e0       	ldi	r24, 0x01	; 1
    346c:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
    3470:	80 e0       	ldi	r24, 0x00	; 0
    3472:	90 e0       	ldi	r25, 0x00	; 0
    3474:	a0 ea       	ldi	r26, 0xA0	; 160
    3476:	b0 e4       	ldi	r27, 0x40	; 64
    3478:	89 8f       	std	Y+25, r24	; 0x19
    347a:	9a 8f       	std	Y+26, r25	; 0x1a
    347c:	ab 8f       	std	Y+27, r26	; 0x1b
    347e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3480:	69 8d       	ldd	r22, Y+25	; 0x19
    3482:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3484:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3486:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3488:	20 e0       	ldi	r18, 0x00	; 0
    348a:	30 e0       	ldi	r19, 0x00	; 0
    348c:	4a ef       	ldi	r20, 0xFA	; 250
    348e:	54 e4       	ldi	r21, 0x44	; 68
    3490:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3494:	dc 01       	movw	r26, r24
    3496:	cb 01       	movw	r24, r22
    3498:	8d 8b       	std	Y+21, r24	; 0x15
    349a:	9e 8b       	std	Y+22, r25	; 0x16
    349c:	af 8b       	std	Y+23, r26	; 0x17
    349e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    34a0:	6d 89       	ldd	r22, Y+21	; 0x15
    34a2:	7e 89       	ldd	r23, Y+22	; 0x16
    34a4:	8f 89       	ldd	r24, Y+23	; 0x17
    34a6:	98 8d       	ldd	r25, Y+24	; 0x18
    34a8:	20 e0       	ldi	r18, 0x00	; 0
    34aa:	30 e0       	ldi	r19, 0x00	; 0
    34ac:	40 e8       	ldi	r20, 0x80	; 128
    34ae:	5f e3       	ldi	r21, 0x3F	; 63
    34b0:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    34b4:	88 23       	and	r24, r24
    34b6:	2c f4       	brge	.+10     	; 0x34c2 <LCD_Init+0x376>
		__ticks = 1;
    34b8:	81 e0       	ldi	r24, 0x01	; 1
    34ba:	90 e0       	ldi	r25, 0x00	; 0
    34bc:	9c 8b       	std	Y+20, r25	; 0x14
    34be:	8b 8b       	std	Y+19, r24	; 0x13
    34c0:	3f c0       	rjmp	.+126    	; 0x3540 <LCD_Init+0x3f4>
	else if (__tmp > 65535)
    34c2:	6d 89       	ldd	r22, Y+21	; 0x15
    34c4:	7e 89       	ldd	r23, Y+22	; 0x16
    34c6:	8f 89       	ldd	r24, Y+23	; 0x17
    34c8:	98 8d       	ldd	r25, Y+24	; 0x18
    34ca:	20 e0       	ldi	r18, 0x00	; 0
    34cc:	3f ef       	ldi	r19, 0xFF	; 255
    34ce:	4f e7       	ldi	r20, 0x7F	; 127
    34d0:	57 e4       	ldi	r21, 0x47	; 71
    34d2:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    34d6:	18 16       	cp	r1, r24
    34d8:	4c f5       	brge	.+82     	; 0x352c <LCD_Init+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34da:	69 8d       	ldd	r22, Y+25	; 0x19
    34dc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    34de:	8b 8d       	ldd	r24, Y+27	; 0x1b
    34e0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    34e2:	20 e0       	ldi	r18, 0x00	; 0
    34e4:	30 e0       	ldi	r19, 0x00	; 0
    34e6:	40 e2       	ldi	r20, 0x20	; 32
    34e8:	51 e4       	ldi	r21, 0x41	; 65
    34ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34ee:	dc 01       	movw	r26, r24
    34f0:	cb 01       	movw	r24, r22
    34f2:	bc 01       	movw	r22, r24
    34f4:	cd 01       	movw	r24, r26
    34f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34fa:	dc 01       	movw	r26, r24
    34fc:	cb 01       	movw	r24, r22
    34fe:	9c 8b       	std	Y+20, r25	; 0x14
    3500:	8b 8b       	std	Y+19, r24	; 0x13
    3502:	0f c0       	rjmp	.+30     	; 0x3522 <LCD_Init+0x3d6>
    3504:	88 ec       	ldi	r24, 0xC8	; 200
    3506:	90 e0       	ldi	r25, 0x00	; 0
    3508:	9a 8b       	std	Y+18, r25	; 0x12
    350a:	89 8b       	std	Y+17, r24	; 0x11
    350c:	89 89       	ldd	r24, Y+17	; 0x11
    350e:	9a 89       	ldd	r25, Y+18	; 0x12
    3510:	01 97       	sbiw	r24, 0x01	; 1
    3512:	f1 f7       	brne	.-4      	; 0x3510 <LCD_Init+0x3c4>
    3514:	9a 8b       	std	Y+18, r25	; 0x12
    3516:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3518:	8b 89       	ldd	r24, Y+19	; 0x13
    351a:	9c 89       	ldd	r25, Y+20	; 0x14
    351c:	01 97       	sbiw	r24, 0x01	; 1
    351e:	9c 8b       	std	Y+20, r25	; 0x14
    3520:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3522:	8b 89       	ldd	r24, Y+19	; 0x13
    3524:	9c 89       	ldd	r25, Y+20	; 0x14
    3526:	00 97       	sbiw	r24, 0x00	; 0
    3528:	69 f7       	brne	.-38     	; 0x3504 <LCD_Init+0x3b8>
    352a:	14 c0       	rjmp	.+40     	; 0x3554 <LCD_Init+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    352c:	6d 89       	ldd	r22, Y+21	; 0x15
    352e:	7e 89       	ldd	r23, Y+22	; 0x16
    3530:	8f 89       	ldd	r24, Y+23	; 0x17
    3532:	98 8d       	ldd	r25, Y+24	; 0x18
    3534:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3538:	dc 01       	movw	r26, r24
    353a:	cb 01       	movw	r24, r22
    353c:	9c 8b       	std	Y+20, r25	; 0x14
    353e:	8b 8b       	std	Y+19, r24	; 0x13
    3540:	8b 89       	ldd	r24, Y+19	; 0x13
    3542:	9c 89       	ldd	r25, Y+20	; 0x14
    3544:	98 8b       	std	Y+16, r25	; 0x10
    3546:	8f 87       	std	Y+15, r24	; 0x0f
    3548:	8f 85       	ldd	r24, Y+15	; 0x0f
    354a:	98 89       	ldd	r25, Y+16	; 0x10
    354c:	01 97       	sbiw	r24, 0x01	; 1
    354e:	f1 f7       	brne	.-4      	; 0x354c <LCD_Init+0x400>
    3550:	98 8b       	std	Y+16, r25	; 0x10
    3552:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	LCD_WriteCmd (0x06);
    3554:	86 e0       	ldi	r24, 0x06	; 6
    3556:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
    355a:	80 e0       	ldi	r24, 0x00	; 0
    355c:	90 e0       	ldi	r25, 0x00	; 0
    355e:	a0 e8       	ldi	r26, 0x80	; 128
    3560:	bf e3       	ldi	r27, 0x3F	; 63
    3562:	8b 87       	std	Y+11, r24	; 0x0b
    3564:	9c 87       	std	Y+12, r25	; 0x0c
    3566:	ad 87       	std	Y+13, r26	; 0x0d
    3568:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    356a:	6b 85       	ldd	r22, Y+11	; 0x0b
    356c:	7c 85       	ldd	r23, Y+12	; 0x0c
    356e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3570:	9e 85       	ldd	r25, Y+14	; 0x0e
    3572:	20 e0       	ldi	r18, 0x00	; 0
    3574:	30 e0       	ldi	r19, 0x00	; 0
    3576:	4a ef       	ldi	r20, 0xFA	; 250
    3578:	54 e4       	ldi	r21, 0x44	; 68
    357a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    357e:	dc 01       	movw	r26, r24
    3580:	cb 01       	movw	r24, r22
    3582:	8f 83       	std	Y+7, r24	; 0x07
    3584:	98 87       	std	Y+8, r25	; 0x08
    3586:	a9 87       	std	Y+9, r26	; 0x09
    3588:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    358a:	6f 81       	ldd	r22, Y+7	; 0x07
    358c:	78 85       	ldd	r23, Y+8	; 0x08
    358e:	89 85       	ldd	r24, Y+9	; 0x09
    3590:	9a 85       	ldd	r25, Y+10	; 0x0a
    3592:	20 e0       	ldi	r18, 0x00	; 0
    3594:	30 e0       	ldi	r19, 0x00	; 0
    3596:	40 e8       	ldi	r20, 0x80	; 128
    3598:	5f e3       	ldi	r21, 0x3F	; 63
    359a:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    359e:	88 23       	and	r24, r24
    35a0:	2c f4       	brge	.+10     	; 0x35ac <LCD_Init+0x460>
		__ticks = 1;
    35a2:	81 e0       	ldi	r24, 0x01	; 1
    35a4:	90 e0       	ldi	r25, 0x00	; 0
    35a6:	9e 83       	std	Y+6, r25	; 0x06
    35a8:	8d 83       	std	Y+5, r24	; 0x05
    35aa:	3f c0       	rjmp	.+126    	; 0x362a <LCD_Init+0x4de>
	else if (__tmp > 65535)
    35ac:	6f 81       	ldd	r22, Y+7	; 0x07
    35ae:	78 85       	ldd	r23, Y+8	; 0x08
    35b0:	89 85       	ldd	r24, Y+9	; 0x09
    35b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    35b4:	20 e0       	ldi	r18, 0x00	; 0
    35b6:	3f ef       	ldi	r19, 0xFF	; 255
    35b8:	4f e7       	ldi	r20, 0x7F	; 127
    35ba:	57 e4       	ldi	r21, 0x47	; 71
    35bc:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    35c0:	18 16       	cp	r1, r24
    35c2:	4c f5       	brge	.+82     	; 0x3616 <LCD_Init+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    35c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    35c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    35ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    35cc:	20 e0       	ldi	r18, 0x00	; 0
    35ce:	30 e0       	ldi	r19, 0x00	; 0
    35d0:	40 e2       	ldi	r20, 0x20	; 32
    35d2:	51 e4       	ldi	r21, 0x41	; 65
    35d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35d8:	dc 01       	movw	r26, r24
    35da:	cb 01       	movw	r24, r22
    35dc:	bc 01       	movw	r22, r24
    35de:	cd 01       	movw	r24, r26
    35e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35e4:	dc 01       	movw	r26, r24
    35e6:	cb 01       	movw	r24, r22
    35e8:	9e 83       	std	Y+6, r25	; 0x06
    35ea:	8d 83       	std	Y+5, r24	; 0x05
    35ec:	0f c0       	rjmp	.+30     	; 0x360c <LCD_Init+0x4c0>
    35ee:	88 ec       	ldi	r24, 0xC8	; 200
    35f0:	90 e0       	ldi	r25, 0x00	; 0
    35f2:	9c 83       	std	Y+4, r25	; 0x04
    35f4:	8b 83       	std	Y+3, r24	; 0x03
    35f6:	8b 81       	ldd	r24, Y+3	; 0x03
    35f8:	9c 81       	ldd	r25, Y+4	; 0x04
    35fa:	01 97       	sbiw	r24, 0x01	; 1
    35fc:	f1 f7       	brne	.-4      	; 0x35fa <LCD_Init+0x4ae>
    35fe:	9c 83       	std	Y+4, r25	; 0x04
    3600:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3602:	8d 81       	ldd	r24, Y+5	; 0x05
    3604:	9e 81       	ldd	r25, Y+6	; 0x06
    3606:	01 97       	sbiw	r24, 0x01	; 1
    3608:	9e 83       	std	Y+6, r25	; 0x06
    360a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    360c:	8d 81       	ldd	r24, Y+5	; 0x05
    360e:	9e 81       	ldd	r25, Y+6	; 0x06
    3610:	00 97       	sbiw	r24, 0x00	; 0
    3612:	69 f7       	brne	.-38     	; 0x35ee <LCD_Init+0x4a2>
    3614:	14 c0       	rjmp	.+40     	; 0x363e <LCD_Init+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3616:	6f 81       	ldd	r22, Y+7	; 0x07
    3618:	78 85       	ldd	r23, Y+8	; 0x08
    361a:	89 85       	ldd	r24, Y+9	; 0x09
    361c:	9a 85       	ldd	r25, Y+10	; 0x0a
    361e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3622:	dc 01       	movw	r26, r24
    3624:	cb 01       	movw	r24, r22
    3626:	9e 83       	std	Y+6, r25	; 0x06
    3628:	8d 83       	std	Y+5, r24	; 0x05
    362a:	8d 81       	ldd	r24, Y+5	; 0x05
    362c:	9e 81       	ldd	r25, Y+6	; 0x06
    362e:	9a 83       	std	Y+2, r25	; 0x02
    3630:	89 83       	std	Y+1, r24	; 0x01
    3632:	89 81       	ldd	r24, Y+1	; 0x01
    3634:	9a 81       	ldd	r25, Y+2	; 0x02
    3636:	01 97       	sbiw	r24, 0x01	; 1
    3638:	f1 f7       	brne	.-4      	; 0x3636 <LCD_Init+0x4ea>
    363a:	9a 83       	std	Y+2, r25	; 0x02
    363c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    363e:	ca 5b       	subi	r28, 0xBA	; 186
    3640:	df 4f       	sbci	r29, 0xFF	; 255
    3642:	0f b6       	in	r0, 0x3f	; 63
    3644:	f8 94       	cli
    3646:	de bf       	out	0x3e, r29	; 62
    3648:	0f be       	out	0x3f, r0	; 63
    364a:	cd bf       	out	0x3d, r28	; 61
    364c:	cf 91       	pop	r28
    364e:	df 91       	pop	r29
    3650:	1f 91       	pop	r17
    3652:	0f 91       	pop	r16
    3654:	08 95       	ret

00003656 <LCD_WriteData>:

void LCD_WriteData (u8 Data)
{
    3656:	df 93       	push	r29
    3658:	cf 93       	push	r28
    365a:	cd b7       	in	r28, 0x3d	; 61
    365c:	de b7       	in	r29, 0x3e	; 62
    365e:	2f 97       	sbiw	r28, 0x0f	; 15
    3660:	0f b6       	in	r0, 0x3f	; 63
    3662:	f8 94       	cli
    3664:	de bf       	out	0x3e, r29	; 62
    3666:	0f be       	out	0x3f, r0	; 63
    3668:	cd bf       	out	0x3d, r28	; 61
    366a:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_SetPinValue(RS_PORT,RS_PIN,DIO_HIGH);
    366c:	84 e0       	ldi	r24, 0x04	; 4
    366e:	60 e0       	ldi	r22, 0x00	; 0
    3670:	41 e0       	ldi	r20, 0x01	; 1
    3672:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
	DIO_SetPinValue(RW_PORT,RW_PIN,DIO_LOW);
    3676:	84 e0       	ldi	r24, 0x04	; 4
    3678:	61 e0       	ldi	r22, 0x01	; 1
    367a:	40 e0       	ldi	r20, 0x00	; 0
    367c:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
	DIO_SetPortValue(LCD_PORT,Data);
    3680:	83 e0       	ldi	r24, 0x03	; 3
    3682:	6f 85       	ldd	r22, Y+15	; 0x0f
    3684:	0e 94 47 15 	call	0x2a8e	; 0x2a8e <DIO_SetPortValue>
	DIO_SetPinValue(E_PORT,E_PIN,DIO_HIGH);
    3688:	84 e0       	ldi	r24, 0x04	; 4
    368a:	62 e0       	ldi	r22, 0x02	; 2
    368c:	41 e0       	ldi	r20, 0x01	; 1
    368e:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
    3692:	80 e0       	ldi	r24, 0x00	; 0
    3694:	90 e0       	ldi	r25, 0x00	; 0
    3696:	a0 e8       	ldi	r26, 0x80	; 128
    3698:	bf e3       	ldi	r27, 0x3F	; 63
    369a:	8b 87       	std	Y+11, r24	; 0x0b
    369c:	9c 87       	std	Y+12, r25	; 0x0c
    369e:	ad 87       	std	Y+13, r26	; 0x0d
    36a0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    36a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    36a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    36a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    36aa:	20 e0       	ldi	r18, 0x00	; 0
    36ac:	30 e0       	ldi	r19, 0x00	; 0
    36ae:	4a ef       	ldi	r20, 0xFA	; 250
    36b0:	54 e4       	ldi	r21, 0x44	; 68
    36b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36b6:	dc 01       	movw	r26, r24
    36b8:	cb 01       	movw	r24, r22
    36ba:	8f 83       	std	Y+7, r24	; 0x07
    36bc:	98 87       	std	Y+8, r25	; 0x08
    36be:	a9 87       	std	Y+9, r26	; 0x09
    36c0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    36c2:	6f 81       	ldd	r22, Y+7	; 0x07
    36c4:	78 85       	ldd	r23, Y+8	; 0x08
    36c6:	89 85       	ldd	r24, Y+9	; 0x09
    36c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    36ca:	20 e0       	ldi	r18, 0x00	; 0
    36cc:	30 e0       	ldi	r19, 0x00	; 0
    36ce:	40 e8       	ldi	r20, 0x80	; 128
    36d0:	5f e3       	ldi	r21, 0x3F	; 63
    36d2:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    36d6:	88 23       	and	r24, r24
    36d8:	2c f4       	brge	.+10     	; 0x36e4 <LCD_WriteData+0x8e>
		__ticks = 1;
    36da:	81 e0       	ldi	r24, 0x01	; 1
    36dc:	90 e0       	ldi	r25, 0x00	; 0
    36de:	9e 83       	std	Y+6, r25	; 0x06
    36e0:	8d 83       	std	Y+5, r24	; 0x05
    36e2:	3f c0       	rjmp	.+126    	; 0x3762 <LCD_WriteData+0x10c>
	else if (__tmp > 65535)
    36e4:	6f 81       	ldd	r22, Y+7	; 0x07
    36e6:	78 85       	ldd	r23, Y+8	; 0x08
    36e8:	89 85       	ldd	r24, Y+9	; 0x09
    36ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    36ec:	20 e0       	ldi	r18, 0x00	; 0
    36ee:	3f ef       	ldi	r19, 0xFF	; 255
    36f0:	4f e7       	ldi	r20, 0x7F	; 127
    36f2:	57 e4       	ldi	r21, 0x47	; 71
    36f4:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    36f8:	18 16       	cp	r1, r24
    36fa:	4c f5       	brge	.+82     	; 0x374e <LCD_WriteData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    36fc:	6b 85       	ldd	r22, Y+11	; 0x0b
    36fe:	7c 85       	ldd	r23, Y+12	; 0x0c
    3700:	8d 85       	ldd	r24, Y+13	; 0x0d
    3702:	9e 85       	ldd	r25, Y+14	; 0x0e
    3704:	20 e0       	ldi	r18, 0x00	; 0
    3706:	30 e0       	ldi	r19, 0x00	; 0
    3708:	40 e2       	ldi	r20, 0x20	; 32
    370a:	51 e4       	ldi	r21, 0x41	; 65
    370c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3710:	dc 01       	movw	r26, r24
    3712:	cb 01       	movw	r24, r22
    3714:	bc 01       	movw	r22, r24
    3716:	cd 01       	movw	r24, r26
    3718:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    371c:	dc 01       	movw	r26, r24
    371e:	cb 01       	movw	r24, r22
    3720:	9e 83       	std	Y+6, r25	; 0x06
    3722:	8d 83       	std	Y+5, r24	; 0x05
    3724:	0f c0       	rjmp	.+30     	; 0x3744 <LCD_WriteData+0xee>
    3726:	88 ec       	ldi	r24, 0xC8	; 200
    3728:	90 e0       	ldi	r25, 0x00	; 0
    372a:	9c 83       	std	Y+4, r25	; 0x04
    372c:	8b 83       	std	Y+3, r24	; 0x03
    372e:	8b 81       	ldd	r24, Y+3	; 0x03
    3730:	9c 81       	ldd	r25, Y+4	; 0x04
    3732:	01 97       	sbiw	r24, 0x01	; 1
    3734:	f1 f7       	brne	.-4      	; 0x3732 <LCD_WriteData+0xdc>
    3736:	9c 83       	std	Y+4, r25	; 0x04
    3738:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    373a:	8d 81       	ldd	r24, Y+5	; 0x05
    373c:	9e 81       	ldd	r25, Y+6	; 0x06
    373e:	01 97       	sbiw	r24, 0x01	; 1
    3740:	9e 83       	std	Y+6, r25	; 0x06
    3742:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3744:	8d 81       	ldd	r24, Y+5	; 0x05
    3746:	9e 81       	ldd	r25, Y+6	; 0x06
    3748:	00 97       	sbiw	r24, 0x00	; 0
    374a:	69 f7       	brne	.-38     	; 0x3726 <LCD_WriteData+0xd0>
    374c:	14 c0       	rjmp	.+40     	; 0x3776 <LCD_WriteData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    374e:	6f 81       	ldd	r22, Y+7	; 0x07
    3750:	78 85       	ldd	r23, Y+8	; 0x08
    3752:	89 85       	ldd	r24, Y+9	; 0x09
    3754:	9a 85       	ldd	r25, Y+10	; 0x0a
    3756:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    375a:	dc 01       	movw	r26, r24
    375c:	cb 01       	movw	r24, r22
    375e:	9e 83       	std	Y+6, r25	; 0x06
    3760:	8d 83       	std	Y+5, r24	; 0x05
    3762:	8d 81       	ldd	r24, Y+5	; 0x05
    3764:	9e 81       	ldd	r25, Y+6	; 0x06
    3766:	9a 83       	std	Y+2, r25	; 0x02
    3768:	89 83       	std	Y+1, r24	; 0x01
    376a:	89 81       	ldd	r24, Y+1	; 0x01
    376c:	9a 81       	ldd	r25, Y+2	; 0x02
    376e:	01 97       	sbiw	r24, 0x01	; 1
    3770:	f1 f7       	brne	.-4      	; 0x376e <LCD_WriteData+0x118>
    3772:	9a 83       	std	Y+2, r25	; 0x02
    3774:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_SetPinValue(E_PORT,E_PIN,DIO_LOW);
    3776:	84 e0       	ldi	r24, 0x04	; 4
    3778:	62 e0       	ldi	r22, 0x02	; 2
    377a:	40 e0       	ldi	r20, 0x00	; 0
    377c:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
}
    3780:	2f 96       	adiw	r28, 0x0f	; 15
    3782:	0f b6       	in	r0, 0x3f	; 63
    3784:	f8 94       	cli
    3786:	de bf       	out	0x3e, r29	; 62
    3788:	0f be       	out	0x3f, r0	; 63
    378a:	cd bf       	out	0x3d, r28	; 61
    378c:	cf 91       	pop	r28
    378e:	df 91       	pop	r29
    3790:	08 95       	ret

00003792 <LCD_WriteCmd>:

void LCD_WriteCmd (u8 Cmd)
{
    3792:	df 93       	push	r29
    3794:	cf 93       	push	r28
    3796:	cd b7       	in	r28, 0x3d	; 61
    3798:	de b7       	in	r29, 0x3e	; 62
    379a:	2f 97       	sbiw	r28, 0x0f	; 15
    379c:	0f b6       	in	r0, 0x3f	; 63
    379e:	f8 94       	cli
    37a0:	de bf       	out	0x3e, r29	; 62
    37a2:	0f be       	out	0x3f, r0	; 63
    37a4:	cd bf       	out	0x3d, r28	; 61
    37a6:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_SetPinValue(RS_PORT,RS_PIN,DIO_LOW);
    37a8:	84 e0       	ldi	r24, 0x04	; 4
    37aa:	60 e0       	ldi	r22, 0x00	; 0
    37ac:	40 e0       	ldi	r20, 0x00	; 0
    37ae:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
	DIO_SetPinValue(RW_PORT,RW_PIN,DIO_LOW);
    37b2:	84 e0       	ldi	r24, 0x04	; 4
    37b4:	61 e0       	ldi	r22, 0x01	; 1
    37b6:	40 e0       	ldi	r20, 0x00	; 0
    37b8:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
	DIO_SetPortValue(LCD_PORT,Cmd);
    37bc:	83 e0       	ldi	r24, 0x03	; 3
    37be:	6f 85       	ldd	r22, Y+15	; 0x0f
    37c0:	0e 94 47 15 	call	0x2a8e	; 0x2a8e <DIO_SetPortValue>
	DIO_SetPinValue(E_PORT,E_PIN,DIO_HIGH);
    37c4:	84 e0       	ldi	r24, 0x04	; 4
    37c6:	62 e0       	ldi	r22, 0x02	; 2
    37c8:	41 e0       	ldi	r20, 0x01	; 1
    37ca:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
    37ce:	80 e0       	ldi	r24, 0x00	; 0
    37d0:	90 e0       	ldi	r25, 0x00	; 0
    37d2:	a0 e8       	ldi	r26, 0x80	; 128
    37d4:	bf e3       	ldi	r27, 0x3F	; 63
    37d6:	8b 87       	std	Y+11, r24	; 0x0b
    37d8:	9c 87       	std	Y+12, r25	; 0x0c
    37da:	ad 87       	std	Y+13, r26	; 0x0d
    37dc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37de:	6b 85       	ldd	r22, Y+11	; 0x0b
    37e0:	7c 85       	ldd	r23, Y+12	; 0x0c
    37e2:	8d 85       	ldd	r24, Y+13	; 0x0d
    37e4:	9e 85       	ldd	r25, Y+14	; 0x0e
    37e6:	20 e0       	ldi	r18, 0x00	; 0
    37e8:	30 e0       	ldi	r19, 0x00	; 0
    37ea:	4a ef       	ldi	r20, 0xFA	; 250
    37ec:	54 e4       	ldi	r21, 0x44	; 68
    37ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37f2:	dc 01       	movw	r26, r24
    37f4:	cb 01       	movw	r24, r22
    37f6:	8f 83       	std	Y+7, r24	; 0x07
    37f8:	98 87       	std	Y+8, r25	; 0x08
    37fa:	a9 87       	std	Y+9, r26	; 0x09
    37fc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    37fe:	6f 81       	ldd	r22, Y+7	; 0x07
    3800:	78 85       	ldd	r23, Y+8	; 0x08
    3802:	89 85       	ldd	r24, Y+9	; 0x09
    3804:	9a 85       	ldd	r25, Y+10	; 0x0a
    3806:	20 e0       	ldi	r18, 0x00	; 0
    3808:	30 e0       	ldi	r19, 0x00	; 0
    380a:	40 e8       	ldi	r20, 0x80	; 128
    380c:	5f e3       	ldi	r21, 0x3F	; 63
    380e:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    3812:	88 23       	and	r24, r24
    3814:	2c f4       	brge	.+10     	; 0x3820 <LCD_WriteCmd+0x8e>
		__ticks = 1;
    3816:	81 e0       	ldi	r24, 0x01	; 1
    3818:	90 e0       	ldi	r25, 0x00	; 0
    381a:	9e 83       	std	Y+6, r25	; 0x06
    381c:	8d 83       	std	Y+5, r24	; 0x05
    381e:	3f c0       	rjmp	.+126    	; 0x389e <LCD_WriteCmd+0x10c>
	else if (__tmp > 65535)
    3820:	6f 81       	ldd	r22, Y+7	; 0x07
    3822:	78 85       	ldd	r23, Y+8	; 0x08
    3824:	89 85       	ldd	r24, Y+9	; 0x09
    3826:	9a 85       	ldd	r25, Y+10	; 0x0a
    3828:	20 e0       	ldi	r18, 0x00	; 0
    382a:	3f ef       	ldi	r19, 0xFF	; 255
    382c:	4f e7       	ldi	r20, 0x7F	; 127
    382e:	57 e4       	ldi	r21, 0x47	; 71
    3830:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    3834:	18 16       	cp	r1, r24
    3836:	4c f5       	brge	.+82     	; 0x388a <LCD_WriteCmd+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3838:	6b 85       	ldd	r22, Y+11	; 0x0b
    383a:	7c 85       	ldd	r23, Y+12	; 0x0c
    383c:	8d 85       	ldd	r24, Y+13	; 0x0d
    383e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3840:	20 e0       	ldi	r18, 0x00	; 0
    3842:	30 e0       	ldi	r19, 0x00	; 0
    3844:	40 e2       	ldi	r20, 0x20	; 32
    3846:	51 e4       	ldi	r21, 0x41	; 65
    3848:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    384c:	dc 01       	movw	r26, r24
    384e:	cb 01       	movw	r24, r22
    3850:	bc 01       	movw	r22, r24
    3852:	cd 01       	movw	r24, r26
    3854:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3858:	dc 01       	movw	r26, r24
    385a:	cb 01       	movw	r24, r22
    385c:	9e 83       	std	Y+6, r25	; 0x06
    385e:	8d 83       	std	Y+5, r24	; 0x05
    3860:	0f c0       	rjmp	.+30     	; 0x3880 <LCD_WriteCmd+0xee>
    3862:	88 ec       	ldi	r24, 0xC8	; 200
    3864:	90 e0       	ldi	r25, 0x00	; 0
    3866:	9c 83       	std	Y+4, r25	; 0x04
    3868:	8b 83       	std	Y+3, r24	; 0x03
    386a:	8b 81       	ldd	r24, Y+3	; 0x03
    386c:	9c 81       	ldd	r25, Y+4	; 0x04
    386e:	01 97       	sbiw	r24, 0x01	; 1
    3870:	f1 f7       	brne	.-4      	; 0x386e <LCD_WriteCmd+0xdc>
    3872:	9c 83       	std	Y+4, r25	; 0x04
    3874:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3876:	8d 81       	ldd	r24, Y+5	; 0x05
    3878:	9e 81       	ldd	r25, Y+6	; 0x06
    387a:	01 97       	sbiw	r24, 0x01	; 1
    387c:	9e 83       	std	Y+6, r25	; 0x06
    387e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3880:	8d 81       	ldd	r24, Y+5	; 0x05
    3882:	9e 81       	ldd	r25, Y+6	; 0x06
    3884:	00 97       	sbiw	r24, 0x00	; 0
    3886:	69 f7       	brne	.-38     	; 0x3862 <LCD_WriteCmd+0xd0>
    3888:	14 c0       	rjmp	.+40     	; 0x38b2 <LCD_WriteCmd+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    388a:	6f 81       	ldd	r22, Y+7	; 0x07
    388c:	78 85       	ldd	r23, Y+8	; 0x08
    388e:	89 85       	ldd	r24, Y+9	; 0x09
    3890:	9a 85       	ldd	r25, Y+10	; 0x0a
    3892:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3896:	dc 01       	movw	r26, r24
    3898:	cb 01       	movw	r24, r22
    389a:	9e 83       	std	Y+6, r25	; 0x06
    389c:	8d 83       	std	Y+5, r24	; 0x05
    389e:	8d 81       	ldd	r24, Y+5	; 0x05
    38a0:	9e 81       	ldd	r25, Y+6	; 0x06
    38a2:	9a 83       	std	Y+2, r25	; 0x02
    38a4:	89 83       	std	Y+1, r24	; 0x01
    38a6:	89 81       	ldd	r24, Y+1	; 0x01
    38a8:	9a 81       	ldd	r25, Y+2	; 0x02
    38aa:	01 97       	sbiw	r24, 0x01	; 1
    38ac:	f1 f7       	brne	.-4      	; 0x38aa <LCD_WriteCmd+0x118>
    38ae:	9a 83       	std	Y+2, r25	; 0x02
    38b0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_SetPinValue(E_PORT,E_PIN,DIO_LOW);
    38b2:	84 e0       	ldi	r24, 0x04	; 4
    38b4:	62 e0       	ldi	r22, 0x02	; 2
    38b6:	40 e0       	ldi	r20, 0x00	; 0
    38b8:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
}
    38bc:	2f 96       	adiw	r28, 0x0f	; 15
    38be:	0f b6       	in	r0, 0x3f	; 63
    38c0:	f8 94       	cli
    38c2:	de bf       	out	0x3e, r29	; 62
    38c4:	0f be       	out	0x3f, r0	; 63
    38c6:	cd bf       	out	0x3d, r28	; 61
    38c8:	cf 91       	pop	r28
    38ca:	df 91       	pop	r29
    38cc:	08 95       	ret

000038ce <LCD_WriteString>:

void LCD_WriteString (u8* Ptr_String)
{
    38ce:	df 93       	push	r29
    38d0:	cf 93       	push	r28
    38d2:	00 d0       	rcall	.+0      	; 0x38d4 <LCD_WriteString+0x6>
    38d4:	0f 92       	push	r0
    38d6:	cd b7       	in	r28, 0x3d	; 61
    38d8:	de b7       	in	r29, 0x3e	; 62
    38da:	9b 83       	std	Y+3, r25	; 0x03
    38dc:	8a 83       	std	Y+2, r24	; 0x02
	u8 i=0;
    38de:	19 82       	std	Y+1, r1	; 0x01
    38e0:	0e c0       	rjmp	.+28     	; 0x38fe <LCD_WriteString+0x30>
	while(Ptr_String [i] !='\0')
	{
		LCD_WriteData (Ptr_String[i]);
    38e2:	89 81       	ldd	r24, Y+1	; 0x01
    38e4:	28 2f       	mov	r18, r24
    38e6:	30 e0       	ldi	r19, 0x00	; 0
    38e8:	8a 81       	ldd	r24, Y+2	; 0x02
    38ea:	9b 81       	ldd	r25, Y+3	; 0x03
    38ec:	fc 01       	movw	r30, r24
    38ee:	e2 0f       	add	r30, r18
    38f0:	f3 1f       	adc	r31, r19
    38f2:	80 81       	ld	r24, Z
    38f4:	0e 94 2b 1b 	call	0x3656	; 0x3656 <LCD_WriteData>
		i++;
    38f8:	89 81       	ldd	r24, Y+1	; 0x01
    38fa:	8f 5f       	subi	r24, 0xFF	; 255
    38fc:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_WriteString (u8* Ptr_String)
{
	u8 i=0;
	while(Ptr_String [i] !='\0')
    38fe:	89 81       	ldd	r24, Y+1	; 0x01
    3900:	28 2f       	mov	r18, r24
    3902:	30 e0       	ldi	r19, 0x00	; 0
    3904:	8a 81       	ldd	r24, Y+2	; 0x02
    3906:	9b 81       	ldd	r25, Y+3	; 0x03
    3908:	fc 01       	movw	r30, r24
    390a:	e2 0f       	add	r30, r18
    390c:	f3 1f       	adc	r31, r19
    390e:	80 81       	ld	r24, Z
    3910:	88 23       	and	r24, r24
    3912:	39 f7       	brne	.-50     	; 0x38e2 <LCD_WriteString+0x14>
	{
		LCD_WriteData (Ptr_String[i]);
		i++;
	}
}
    3914:	0f 90       	pop	r0
    3916:	0f 90       	pop	r0
    3918:	0f 90       	pop	r0
    391a:	cf 91       	pop	r28
    391c:	df 91       	pop	r29
    391e:	08 95       	ret

00003920 <LCD_Clear_Display>:
void LCD_Clear_Display (void)
{
    3920:	df 93       	push	r29
    3922:	cf 93       	push	r28
    3924:	cd b7       	in	r28, 0x3d	; 61
    3926:	de b7       	in	r29, 0x3e	; 62
    3928:	2e 97       	sbiw	r28, 0x0e	; 14
    392a:	0f b6       	in	r0, 0x3f	; 63
    392c:	f8 94       	cli
    392e:	de bf       	out	0x3e, r29	; 62
    3930:	0f be       	out	0x3f, r0	; 63
    3932:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd (0x01);
    3934:	81 e0       	ldi	r24, 0x01	; 1
    3936:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
    393a:	80 e0       	ldi	r24, 0x00	; 0
    393c:	90 e0       	ldi	r25, 0x00	; 0
    393e:	a0 ea       	ldi	r26, 0xA0	; 160
    3940:	b0 e4       	ldi	r27, 0x40	; 64
    3942:	8b 87       	std	Y+11, r24	; 0x0b
    3944:	9c 87       	std	Y+12, r25	; 0x0c
    3946:	ad 87       	std	Y+13, r26	; 0x0d
    3948:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    394a:	6b 85       	ldd	r22, Y+11	; 0x0b
    394c:	7c 85       	ldd	r23, Y+12	; 0x0c
    394e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3950:	9e 85       	ldd	r25, Y+14	; 0x0e
    3952:	20 e0       	ldi	r18, 0x00	; 0
    3954:	30 e0       	ldi	r19, 0x00	; 0
    3956:	4a ef       	ldi	r20, 0xFA	; 250
    3958:	54 e4       	ldi	r21, 0x44	; 68
    395a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    395e:	dc 01       	movw	r26, r24
    3960:	cb 01       	movw	r24, r22
    3962:	8f 83       	std	Y+7, r24	; 0x07
    3964:	98 87       	std	Y+8, r25	; 0x08
    3966:	a9 87       	std	Y+9, r26	; 0x09
    3968:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    396a:	6f 81       	ldd	r22, Y+7	; 0x07
    396c:	78 85       	ldd	r23, Y+8	; 0x08
    396e:	89 85       	ldd	r24, Y+9	; 0x09
    3970:	9a 85       	ldd	r25, Y+10	; 0x0a
    3972:	20 e0       	ldi	r18, 0x00	; 0
    3974:	30 e0       	ldi	r19, 0x00	; 0
    3976:	40 e8       	ldi	r20, 0x80	; 128
    3978:	5f e3       	ldi	r21, 0x3F	; 63
    397a:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    397e:	88 23       	and	r24, r24
    3980:	2c f4       	brge	.+10     	; 0x398c <LCD_Clear_Display+0x6c>
		__ticks = 1;
    3982:	81 e0       	ldi	r24, 0x01	; 1
    3984:	90 e0       	ldi	r25, 0x00	; 0
    3986:	9e 83       	std	Y+6, r25	; 0x06
    3988:	8d 83       	std	Y+5, r24	; 0x05
    398a:	3f c0       	rjmp	.+126    	; 0x3a0a <LCD_Clear_Display+0xea>
	else if (__tmp > 65535)
    398c:	6f 81       	ldd	r22, Y+7	; 0x07
    398e:	78 85       	ldd	r23, Y+8	; 0x08
    3990:	89 85       	ldd	r24, Y+9	; 0x09
    3992:	9a 85       	ldd	r25, Y+10	; 0x0a
    3994:	20 e0       	ldi	r18, 0x00	; 0
    3996:	3f ef       	ldi	r19, 0xFF	; 255
    3998:	4f e7       	ldi	r20, 0x7F	; 127
    399a:	57 e4       	ldi	r21, 0x47	; 71
    399c:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    39a0:	18 16       	cp	r1, r24
    39a2:	4c f5       	brge	.+82     	; 0x39f6 <LCD_Clear_Display+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39a4:	6b 85       	ldd	r22, Y+11	; 0x0b
    39a6:	7c 85       	ldd	r23, Y+12	; 0x0c
    39a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    39aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    39ac:	20 e0       	ldi	r18, 0x00	; 0
    39ae:	30 e0       	ldi	r19, 0x00	; 0
    39b0:	40 e2       	ldi	r20, 0x20	; 32
    39b2:	51 e4       	ldi	r21, 0x41	; 65
    39b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39b8:	dc 01       	movw	r26, r24
    39ba:	cb 01       	movw	r24, r22
    39bc:	bc 01       	movw	r22, r24
    39be:	cd 01       	movw	r24, r26
    39c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39c4:	dc 01       	movw	r26, r24
    39c6:	cb 01       	movw	r24, r22
    39c8:	9e 83       	std	Y+6, r25	; 0x06
    39ca:	8d 83       	std	Y+5, r24	; 0x05
    39cc:	0f c0       	rjmp	.+30     	; 0x39ec <LCD_Clear_Display+0xcc>
    39ce:	88 ec       	ldi	r24, 0xC8	; 200
    39d0:	90 e0       	ldi	r25, 0x00	; 0
    39d2:	9c 83       	std	Y+4, r25	; 0x04
    39d4:	8b 83       	std	Y+3, r24	; 0x03
    39d6:	8b 81       	ldd	r24, Y+3	; 0x03
    39d8:	9c 81       	ldd	r25, Y+4	; 0x04
    39da:	01 97       	sbiw	r24, 0x01	; 1
    39dc:	f1 f7       	brne	.-4      	; 0x39da <LCD_Clear_Display+0xba>
    39de:	9c 83       	std	Y+4, r25	; 0x04
    39e0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39e2:	8d 81       	ldd	r24, Y+5	; 0x05
    39e4:	9e 81       	ldd	r25, Y+6	; 0x06
    39e6:	01 97       	sbiw	r24, 0x01	; 1
    39e8:	9e 83       	std	Y+6, r25	; 0x06
    39ea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39ec:	8d 81       	ldd	r24, Y+5	; 0x05
    39ee:	9e 81       	ldd	r25, Y+6	; 0x06
    39f0:	00 97       	sbiw	r24, 0x00	; 0
    39f2:	69 f7       	brne	.-38     	; 0x39ce <LCD_Clear_Display+0xae>
    39f4:	14 c0       	rjmp	.+40     	; 0x3a1e <LCD_Clear_Display+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39f6:	6f 81       	ldd	r22, Y+7	; 0x07
    39f8:	78 85       	ldd	r23, Y+8	; 0x08
    39fa:	89 85       	ldd	r24, Y+9	; 0x09
    39fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    39fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a02:	dc 01       	movw	r26, r24
    3a04:	cb 01       	movw	r24, r22
    3a06:	9e 83       	std	Y+6, r25	; 0x06
    3a08:	8d 83       	std	Y+5, r24	; 0x05
    3a0a:	8d 81       	ldd	r24, Y+5	; 0x05
    3a0c:	9e 81       	ldd	r25, Y+6	; 0x06
    3a0e:	9a 83       	std	Y+2, r25	; 0x02
    3a10:	89 83       	std	Y+1, r24	; 0x01
    3a12:	89 81       	ldd	r24, Y+1	; 0x01
    3a14:	9a 81       	ldd	r25, Y+2	; 0x02
    3a16:	01 97       	sbiw	r24, 0x01	; 1
    3a18:	f1 f7       	brne	.-4      	; 0x3a16 <LCD_Clear_Display+0xf6>
    3a1a:	9a 83       	std	Y+2, r25	; 0x02
    3a1c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    3a1e:	2e 96       	adiw	r28, 0x0e	; 14
    3a20:	0f b6       	in	r0, 0x3f	; 63
    3a22:	f8 94       	cli
    3a24:	de bf       	out	0x3e, r29	; 62
    3a26:	0f be       	out	0x3f, r0	; 63
    3a28:	cd bf       	out	0x3d, r28	; 61
    3a2a:	cf 91       	pop	r28
    3a2c:	df 91       	pop	r29
    3a2e:	08 95       	ret

00003a30 <LCD_Shift_Display>:
void LCD_Shift_Display (void)
{
    3a30:	df 93       	push	r29
    3a32:	cf 93       	push	r28
    3a34:	cd b7       	in	r28, 0x3d	; 61
    3a36:	de b7       	in	r29, 0x3e	; 62
    3a38:	2e 97       	sbiw	r28, 0x0e	; 14
    3a3a:	0f b6       	in	r0, 0x3f	; 63
    3a3c:	f8 94       	cli
    3a3e:	de bf       	out	0x3e, r29	; 62
    3a40:	0f be       	out	0x3f, r0	; 63
    3a42:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd (0x1C);
    3a44:	8c e1       	ldi	r24, 0x1C	; 28
    3a46:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
    3a4a:	80 e0       	ldi	r24, 0x00	; 0
    3a4c:	90 e0       	ldi	r25, 0x00	; 0
    3a4e:	a0 ea       	ldi	r26, 0xA0	; 160
    3a50:	b0 e4       	ldi	r27, 0x40	; 64
    3a52:	8b 87       	std	Y+11, r24	; 0x0b
    3a54:	9c 87       	std	Y+12, r25	; 0x0c
    3a56:	ad 87       	std	Y+13, r26	; 0x0d
    3a58:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a5a:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a5c:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a5e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a60:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a62:	20 e0       	ldi	r18, 0x00	; 0
    3a64:	30 e0       	ldi	r19, 0x00	; 0
    3a66:	4a ef       	ldi	r20, 0xFA	; 250
    3a68:	54 e4       	ldi	r21, 0x44	; 68
    3a6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a6e:	dc 01       	movw	r26, r24
    3a70:	cb 01       	movw	r24, r22
    3a72:	8f 83       	std	Y+7, r24	; 0x07
    3a74:	98 87       	std	Y+8, r25	; 0x08
    3a76:	a9 87       	std	Y+9, r26	; 0x09
    3a78:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3a7a:	6f 81       	ldd	r22, Y+7	; 0x07
    3a7c:	78 85       	ldd	r23, Y+8	; 0x08
    3a7e:	89 85       	ldd	r24, Y+9	; 0x09
    3a80:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a82:	20 e0       	ldi	r18, 0x00	; 0
    3a84:	30 e0       	ldi	r19, 0x00	; 0
    3a86:	40 e8       	ldi	r20, 0x80	; 128
    3a88:	5f e3       	ldi	r21, 0x3F	; 63
    3a8a:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    3a8e:	88 23       	and	r24, r24
    3a90:	2c f4       	brge	.+10     	; 0x3a9c <LCD_Shift_Display+0x6c>
		__ticks = 1;
    3a92:	81 e0       	ldi	r24, 0x01	; 1
    3a94:	90 e0       	ldi	r25, 0x00	; 0
    3a96:	9e 83       	std	Y+6, r25	; 0x06
    3a98:	8d 83       	std	Y+5, r24	; 0x05
    3a9a:	3f c0       	rjmp	.+126    	; 0x3b1a <LCD_Shift_Display+0xea>
	else if (__tmp > 65535)
    3a9c:	6f 81       	ldd	r22, Y+7	; 0x07
    3a9e:	78 85       	ldd	r23, Y+8	; 0x08
    3aa0:	89 85       	ldd	r24, Y+9	; 0x09
    3aa2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3aa4:	20 e0       	ldi	r18, 0x00	; 0
    3aa6:	3f ef       	ldi	r19, 0xFF	; 255
    3aa8:	4f e7       	ldi	r20, 0x7F	; 127
    3aaa:	57 e4       	ldi	r21, 0x47	; 71
    3aac:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    3ab0:	18 16       	cp	r1, r24
    3ab2:	4c f5       	brge	.+82     	; 0x3b06 <LCD_Shift_Display+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ab4:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ab6:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ab8:	8d 85       	ldd	r24, Y+13	; 0x0d
    3aba:	9e 85       	ldd	r25, Y+14	; 0x0e
    3abc:	20 e0       	ldi	r18, 0x00	; 0
    3abe:	30 e0       	ldi	r19, 0x00	; 0
    3ac0:	40 e2       	ldi	r20, 0x20	; 32
    3ac2:	51 e4       	ldi	r21, 0x41	; 65
    3ac4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ac8:	dc 01       	movw	r26, r24
    3aca:	cb 01       	movw	r24, r22
    3acc:	bc 01       	movw	r22, r24
    3ace:	cd 01       	movw	r24, r26
    3ad0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ad4:	dc 01       	movw	r26, r24
    3ad6:	cb 01       	movw	r24, r22
    3ad8:	9e 83       	std	Y+6, r25	; 0x06
    3ada:	8d 83       	std	Y+5, r24	; 0x05
    3adc:	0f c0       	rjmp	.+30     	; 0x3afc <LCD_Shift_Display+0xcc>
    3ade:	88 ec       	ldi	r24, 0xC8	; 200
    3ae0:	90 e0       	ldi	r25, 0x00	; 0
    3ae2:	9c 83       	std	Y+4, r25	; 0x04
    3ae4:	8b 83       	std	Y+3, r24	; 0x03
    3ae6:	8b 81       	ldd	r24, Y+3	; 0x03
    3ae8:	9c 81       	ldd	r25, Y+4	; 0x04
    3aea:	01 97       	sbiw	r24, 0x01	; 1
    3aec:	f1 f7       	brne	.-4      	; 0x3aea <LCD_Shift_Display+0xba>
    3aee:	9c 83       	std	Y+4, r25	; 0x04
    3af0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3af2:	8d 81       	ldd	r24, Y+5	; 0x05
    3af4:	9e 81       	ldd	r25, Y+6	; 0x06
    3af6:	01 97       	sbiw	r24, 0x01	; 1
    3af8:	9e 83       	std	Y+6, r25	; 0x06
    3afa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3afc:	8d 81       	ldd	r24, Y+5	; 0x05
    3afe:	9e 81       	ldd	r25, Y+6	; 0x06
    3b00:	00 97       	sbiw	r24, 0x00	; 0
    3b02:	69 f7       	brne	.-38     	; 0x3ade <LCD_Shift_Display+0xae>
    3b04:	14 c0       	rjmp	.+40     	; 0x3b2e <LCD_Shift_Display+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b06:	6f 81       	ldd	r22, Y+7	; 0x07
    3b08:	78 85       	ldd	r23, Y+8	; 0x08
    3b0a:	89 85       	ldd	r24, Y+9	; 0x09
    3b0c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b12:	dc 01       	movw	r26, r24
    3b14:	cb 01       	movw	r24, r22
    3b16:	9e 83       	std	Y+6, r25	; 0x06
    3b18:	8d 83       	std	Y+5, r24	; 0x05
    3b1a:	8d 81       	ldd	r24, Y+5	; 0x05
    3b1c:	9e 81       	ldd	r25, Y+6	; 0x06
    3b1e:	9a 83       	std	Y+2, r25	; 0x02
    3b20:	89 83       	std	Y+1, r24	; 0x01
    3b22:	89 81       	ldd	r24, Y+1	; 0x01
    3b24:	9a 81       	ldd	r25, Y+2	; 0x02
    3b26:	01 97       	sbiw	r24, 0x01	; 1
    3b28:	f1 f7       	brne	.-4      	; 0x3b26 <LCD_Shift_Display+0xf6>
    3b2a:	9a 83       	std	Y+2, r25	; 0x02
    3b2c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(5);
}
    3b2e:	2e 96       	adiw	r28, 0x0e	; 14
    3b30:	0f b6       	in	r0, 0x3f	; 63
    3b32:	f8 94       	cli
    3b34:	de bf       	out	0x3e, r29	; 62
    3b36:	0f be       	out	0x3f, r0	; 63
    3b38:	cd bf       	out	0x3d, r28	; 61
    3b3a:	cf 91       	pop	r28
    3b3c:	df 91       	pop	r29
    3b3e:	08 95       	ret

00003b40 <LCD_Move_Cursor>:

void LCD_Move_Cursor (u8 row,u8 col)
{
    3b40:	df 93       	push	r29
    3b42:	cf 93       	push	r28
    3b44:	cd b7       	in	r28, 0x3d	; 61
    3b46:	de b7       	in	r29, 0x3e	; 62
    3b48:	61 97       	sbiw	r28, 0x11	; 17
    3b4a:	0f b6       	in	r0, 0x3f	; 63
    3b4c:	f8 94       	cli
    3b4e:	de bf       	out	0x3e, r29	; 62
    3b50:	0f be       	out	0x3f, r0	; 63
    3b52:	cd bf       	out	0x3d, r28	; 61
    3b54:	88 8b       	std	Y+16, r24	; 0x10
    3b56:	69 8b       	std	Y+17, r22	; 0x11
	u8 AC;
	if(row >= 0 && row <= 1)
    3b58:	88 89       	ldd	r24, Y+16	; 0x10
    3b5a:	82 30       	cpi	r24, 0x02	; 2
    3b5c:	08 f0       	brcs	.+2      	; 0x3b60 <LCD_Move_Cursor+0x20>
    3b5e:	83 c0       	rjmp	.+262    	; 0x3c66 <LCD_Move_Cursor+0x126>
	{
		if(col >=0 && col <= 15)
    3b60:	89 89       	ldd	r24, Y+17	; 0x11
    3b62:	80 31       	cpi	r24, 0x10	; 16
    3b64:	08 f0       	brcs	.+2      	; 0x3b68 <LCD_Move_Cursor+0x28>
    3b66:	7f c0       	rjmp	.+254    	; 0x3c66 <LCD_Move_Cursor+0x126>
		{
			if(row == 0)
    3b68:	88 89       	ldd	r24, Y+16	; 0x10
    3b6a:	88 23       	and	r24, r24
    3b6c:	19 f4       	brne	.+6      	; 0x3b74 <LCD_Move_Cursor+0x34>
			{
				AC = col;
    3b6e:	89 89       	ldd	r24, Y+17	; 0x11
    3b70:	8f 87       	std	Y+15, r24	; 0x0f
    3b72:	03 c0       	rjmp	.+6      	; 0x3b7a <LCD_Move_Cursor+0x3a>
			}
			else
			{
				AC= col + 0x40;
    3b74:	89 89       	ldd	r24, Y+17	; 0x11
    3b76:	80 5c       	subi	r24, 0xC0	; 192
    3b78:	8f 87       	std	Y+15, r24	; 0x0f
			}
			LCD_WriteCmd (AC+0x80);
    3b7a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b7c:	80 58       	subi	r24, 0x80	; 128
    3b7e:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
    3b82:	80 e0       	ldi	r24, 0x00	; 0
    3b84:	90 e0       	ldi	r25, 0x00	; 0
    3b86:	a0 ea       	ldi	r26, 0xA0	; 160
    3b88:	b0 e4       	ldi	r27, 0x40	; 64
    3b8a:	8b 87       	std	Y+11, r24	; 0x0b
    3b8c:	9c 87       	std	Y+12, r25	; 0x0c
    3b8e:	ad 87       	std	Y+13, r26	; 0x0d
    3b90:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b92:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b94:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b96:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b98:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b9a:	20 e0       	ldi	r18, 0x00	; 0
    3b9c:	30 e0       	ldi	r19, 0x00	; 0
    3b9e:	4a ef       	ldi	r20, 0xFA	; 250
    3ba0:	54 e4       	ldi	r21, 0x44	; 68
    3ba2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ba6:	dc 01       	movw	r26, r24
    3ba8:	cb 01       	movw	r24, r22
    3baa:	8f 83       	std	Y+7, r24	; 0x07
    3bac:	98 87       	std	Y+8, r25	; 0x08
    3bae:	a9 87       	std	Y+9, r26	; 0x09
    3bb0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3bb2:	6f 81       	ldd	r22, Y+7	; 0x07
    3bb4:	78 85       	ldd	r23, Y+8	; 0x08
    3bb6:	89 85       	ldd	r24, Y+9	; 0x09
    3bb8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bba:	20 e0       	ldi	r18, 0x00	; 0
    3bbc:	30 e0       	ldi	r19, 0x00	; 0
    3bbe:	40 e8       	ldi	r20, 0x80	; 128
    3bc0:	5f e3       	ldi	r21, 0x3F	; 63
    3bc2:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    3bc6:	88 23       	and	r24, r24
    3bc8:	2c f4       	brge	.+10     	; 0x3bd4 <LCD_Move_Cursor+0x94>
		__ticks = 1;
    3bca:	81 e0       	ldi	r24, 0x01	; 1
    3bcc:	90 e0       	ldi	r25, 0x00	; 0
    3bce:	9e 83       	std	Y+6, r25	; 0x06
    3bd0:	8d 83       	std	Y+5, r24	; 0x05
    3bd2:	3f c0       	rjmp	.+126    	; 0x3c52 <LCD_Move_Cursor+0x112>
	else if (__tmp > 65535)
    3bd4:	6f 81       	ldd	r22, Y+7	; 0x07
    3bd6:	78 85       	ldd	r23, Y+8	; 0x08
    3bd8:	89 85       	ldd	r24, Y+9	; 0x09
    3bda:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bdc:	20 e0       	ldi	r18, 0x00	; 0
    3bde:	3f ef       	ldi	r19, 0xFF	; 255
    3be0:	4f e7       	ldi	r20, 0x7F	; 127
    3be2:	57 e4       	ldi	r21, 0x47	; 71
    3be4:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    3be8:	18 16       	cp	r1, r24
    3bea:	4c f5       	brge	.+82     	; 0x3c3e <LCD_Move_Cursor+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3bec:	6b 85       	ldd	r22, Y+11	; 0x0b
    3bee:	7c 85       	ldd	r23, Y+12	; 0x0c
    3bf0:	8d 85       	ldd	r24, Y+13	; 0x0d
    3bf2:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bf4:	20 e0       	ldi	r18, 0x00	; 0
    3bf6:	30 e0       	ldi	r19, 0x00	; 0
    3bf8:	40 e2       	ldi	r20, 0x20	; 32
    3bfa:	51 e4       	ldi	r21, 0x41	; 65
    3bfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c00:	dc 01       	movw	r26, r24
    3c02:	cb 01       	movw	r24, r22
    3c04:	bc 01       	movw	r22, r24
    3c06:	cd 01       	movw	r24, r26
    3c08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c0c:	dc 01       	movw	r26, r24
    3c0e:	cb 01       	movw	r24, r22
    3c10:	9e 83       	std	Y+6, r25	; 0x06
    3c12:	8d 83       	std	Y+5, r24	; 0x05
    3c14:	0f c0       	rjmp	.+30     	; 0x3c34 <LCD_Move_Cursor+0xf4>
    3c16:	88 ec       	ldi	r24, 0xC8	; 200
    3c18:	90 e0       	ldi	r25, 0x00	; 0
    3c1a:	9c 83       	std	Y+4, r25	; 0x04
    3c1c:	8b 83       	std	Y+3, r24	; 0x03
    3c1e:	8b 81       	ldd	r24, Y+3	; 0x03
    3c20:	9c 81       	ldd	r25, Y+4	; 0x04
    3c22:	01 97       	sbiw	r24, 0x01	; 1
    3c24:	f1 f7       	brne	.-4      	; 0x3c22 <LCD_Move_Cursor+0xe2>
    3c26:	9c 83       	std	Y+4, r25	; 0x04
    3c28:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c2a:	8d 81       	ldd	r24, Y+5	; 0x05
    3c2c:	9e 81       	ldd	r25, Y+6	; 0x06
    3c2e:	01 97       	sbiw	r24, 0x01	; 1
    3c30:	9e 83       	std	Y+6, r25	; 0x06
    3c32:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c34:	8d 81       	ldd	r24, Y+5	; 0x05
    3c36:	9e 81       	ldd	r25, Y+6	; 0x06
    3c38:	00 97       	sbiw	r24, 0x00	; 0
    3c3a:	69 f7       	brne	.-38     	; 0x3c16 <LCD_Move_Cursor+0xd6>
    3c3c:	14 c0       	rjmp	.+40     	; 0x3c66 <LCD_Move_Cursor+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c3e:	6f 81       	ldd	r22, Y+7	; 0x07
    3c40:	78 85       	ldd	r23, Y+8	; 0x08
    3c42:	89 85       	ldd	r24, Y+9	; 0x09
    3c44:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c4a:	dc 01       	movw	r26, r24
    3c4c:	cb 01       	movw	r24, r22
    3c4e:	9e 83       	std	Y+6, r25	; 0x06
    3c50:	8d 83       	std	Y+5, r24	; 0x05
    3c52:	8d 81       	ldd	r24, Y+5	; 0x05
    3c54:	9e 81       	ldd	r25, Y+6	; 0x06
    3c56:	9a 83       	std	Y+2, r25	; 0x02
    3c58:	89 83       	std	Y+1, r24	; 0x01
    3c5a:	89 81       	ldd	r24, Y+1	; 0x01
    3c5c:	9a 81       	ldd	r25, Y+2	; 0x02
    3c5e:	01 97       	sbiw	r24, 0x01	; 1
    3c60:	f1 f7       	brne	.-4      	; 0x3c5e <LCD_Move_Cursor+0x11e>
    3c62:	9a 83       	std	Y+2, r25	; 0x02
    3c64:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(5);
		}
	}

}
    3c66:	61 96       	adiw	r28, 0x11	; 17
    3c68:	0f b6       	in	r0, 0x3f	; 63
    3c6a:	f8 94       	cli
    3c6c:	de bf       	out	0x3e, r29	; 62
    3c6e:	0f be       	out	0x3f, r0	; 63
    3c70:	cd bf       	out	0x3d, r28	; 61
    3c72:	cf 91       	pop	r28
    3c74:	df 91       	pop	r29
    3c76:	08 95       	ret

00003c78 <LCD_WriteCustomChar>:

void LCD_WriteCustomChar (u8 ARR[],u8 blockNumber,u8 row,u8 col)
{
    3c78:	df 93       	push	r29
    3c7a:	cf 93       	push	r28
    3c7c:	00 d0       	rcall	.+0      	; 0x3c7e <LCD_WriteCustomChar+0x6>
    3c7e:	00 d0       	rcall	.+0      	; 0x3c80 <LCD_WriteCustomChar+0x8>
    3c80:	00 d0       	rcall	.+0      	; 0x3c82 <LCD_WriteCustomChar+0xa>
    3c82:	cd b7       	in	r28, 0x3d	; 61
    3c84:	de b7       	in	r29, 0x3e	; 62
    3c86:	9b 83       	std	Y+3, r25	; 0x03
    3c88:	8a 83       	std	Y+2, r24	; 0x02
    3c8a:	6c 83       	std	Y+4, r22	; 0x04
    3c8c:	4d 83       	std	Y+5, r20	; 0x05
    3c8e:	2e 83       	std	Y+6, r18	; 0x06
	u8 i;
	LCD_WriteCmd (0x40+(8*blockNumber));
    3c90:	8c 81       	ldd	r24, Y+4	; 0x04
    3c92:	88 2f       	mov	r24, r24
    3c94:	90 e0       	ldi	r25, 0x00	; 0
    3c96:	08 96       	adiw	r24, 0x08	; 8
    3c98:	88 0f       	add	r24, r24
    3c9a:	99 1f       	adc	r25, r25
    3c9c:	88 0f       	add	r24, r24
    3c9e:	99 1f       	adc	r25, r25
    3ca0:	88 0f       	add	r24, r24
    3ca2:	99 1f       	adc	r25, r25
    3ca4:	0e 94 c9 1b 	call	0x3792	; 0x3792 <LCD_WriteCmd>
	for (i=0;i<8;i++)
    3ca8:	19 82       	std	Y+1, r1	; 0x01
    3caa:	0e c0       	rjmp	.+28     	; 0x3cc8 <LCD_WriteCustomChar+0x50>
	{
		LCD_WriteData (ARR[i]);
    3cac:	89 81       	ldd	r24, Y+1	; 0x01
    3cae:	28 2f       	mov	r18, r24
    3cb0:	30 e0       	ldi	r19, 0x00	; 0
    3cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    3cb4:	9b 81       	ldd	r25, Y+3	; 0x03
    3cb6:	fc 01       	movw	r30, r24
    3cb8:	e2 0f       	add	r30, r18
    3cba:	f3 1f       	adc	r31, r19
    3cbc:	80 81       	ld	r24, Z
    3cbe:	0e 94 2b 1b 	call	0x3656	; 0x3656 <LCD_WriteData>

void LCD_WriteCustomChar (u8 ARR[],u8 blockNumber,u8 row,u8 col)
{
	u8 i;
	LCD_WriteCmd (0x40+(8*blockNumber));
	for (i=0;i<8;i++)
    3cc2:	89 81       	ldd	r24, Y+1	; 0x01
    3cc4:	8f 5f       	subi	r24, 0xFF	; 255
    3cc6:	89 83       	std	Y+1, r24	; 0x01
    3cc8:	89 81       	ldd	r24, Y+1	; 0x01
    3cca:	88 30       	cpi	r24, 0x08	; 8
    3ccc:	78 f3       	brcs	.-34     	; 0x3cac <LCD_WriteCustomChar+0x34>
	{
		LCD_WriteData (ARR[i]);
	}
	LCD_Move_Cursor (row,col);
    3cce:	8d 81       	ldd	r24, Y+5	; 0x05
    3cd0:	6e 81       	ldd	r22, Y+6	; 0x06
    3cd2:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <LCD_Move_Cursor>
	LCD_WriteData (blockNumber);
    3cd6:	8c 81       	ldd	r24, Y+4	; 0x04
    3cd8:	0e 94 2b 1b 	call	0x3656	; 0x3656 <LCD_WriteData>
}
    3cdc:	26 96       	adiw	r28, 0x06	; 6
    3cde:	0f b6       	in	r0, 0x3f	; 63
    3ce0:	f8 94       	cli
    3ce2:	de bf       	out	0x3e, r29	; 62
    3ce4:	0f be       	out	0x3f, r0	; 63
    3ce6:	cd bf       	out	0x3d, r28	; 61
    3ce8:	cf 91       	pop	r28
    3cea:	df 91       	pop	r29
    3cec:	08 95       	ret

00003cee <KP_Init>:
		{'9','6','3','='},
		{'/','*','-','+'}
};

void KP_Init       (u8 KP_Port )
{
    3cee:	df 93       	push	r29
    3cf0:	cf 93       	push	r28
    3cf2:	0f 92       	push	r0
    3cf4:	cd b7       	in	r28, 0x3d	; 61
    3cf6:	de b7       	in	r29, 0x3e	; 62
    3cf8:	89 83       	std	Y+1, r24	; 0x01
	DIO_InitPort(KP_Port,0xf0);
    3cfa:	89 81       	ldd	r24, Y+1	; 0x01
    3cfc:	60 ef       	ldi	r22, 0xF0	; 240
    3cfe:	0e 94 05 15 	call	0x2a0a	; 0x2a0a <DIO_InitPort>
	DIO_SetPortValue(KP_Port,0xff);
    3d02:	89 81       	ldd	r24, Y+1	; 0x01
    3d04:	6f ef       	ldi	r22, 0xFF	; 255
    3d06:	0e 94 47 15 	call	0x2a8e	; 0x2a8e <DIO_SetPortValue>
}
    3d0a:	0f 90       	pop	r0
    3d0c:	cf 91       	pop	r28
    3d0e:	df 91       	pop	r29
    3d10:	08 95       	ret

00003d12 <KP_GetValue>:
u8   KP_GetValue (u8 KP_Port )
{
    3d12:	df 93       	push	r29
    3d14:	cf 93       	push	r28
    3d16:	cd b7       	in	r28, 0x3d	; 61
    3d18:	de b7       	in	r29, 0x3e	; 62
    3d1a:	a1 97       	sbiw	r28, 0x21	; 33
    3d1c:	0f b6       	in	r0, 0x3f	; 63
    3d1e:	f8 94       	cli
    3d20:	de bf       	out	0x3e, r29	; 62
    3d22:	0f be       	out	0x3f, r0	; 63
    3d24:	cd bf       	out	0x3d, r28	; 61
    3d26:	89 a3       	std	Y+33, r24	; 0x21
	u8 value=KP_NOT_PRESSED;
    3d28:	8f ef       	ldi	r24, 0xFF	; 255
    3d2a:	88 a3       	std	Y+32, r24	; 0x20
	u8 state;
	u8 row,col;
	for(col=0;col<4;col++)
    3d2c:	1d 8e       	std	Y+29, r1	; 0x1d
    3d2e:	2a c1       	rjmp	.+596    	; 0x3f84 <KP_GetValue+0x272>
	{
		DIO_SetPinValue(KP_Port,col+4,DIO_LOW);
    3d30:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3d32:	98 2f       	mov	r25, r24
    3d34:	9c 5f       	subi	r25, 0xFC	; 252
    3d36:	89 a1       	ldd	r24, Y+33	; 0x21
    3d38:	69 2f       	mov	r22, r25
    3d3a:	40 e0       	ldi	r20, 0x00	; 0
    3d3c:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
		for(row=0;row<4;row++)
    3d40:	1e 8e       	std	Y+30, r1	; 0x1e
    3d42:	11 c1       	rjmp	.+546    	; 0x3f66 <KP_GetValue+0x254>
		{
			state=DIO_ReadPinValue(KP_Port,row);
    3d44:	89 a1       	ldd	r24, Y+33	; 0x21
    3d46:	6e 8d       	ldd	r22, Y+30	; 0x1e
    3d48:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <DIO_ReadPinValue>
    3d4c:	8f 8f       	std	Y+31, r24	; 0x1f
			if(state==KP_PRESSED)
    3d4e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3d50:	88 23       	and	r24, r24
    3d52:	09 f0       	breq	.+2      	; 0x3d56 <KP_GetValue+0x44>
    3d54:	05 c1       	rjmp	.+522    	; 0x3f60 <KP_GetValue+0x24e>
    3d56:	80 e0       	ldi	r24, 0x00	; 0
    3d58:	90 e0       	ldi	r25, 0x00	; 0
    3d5a:	a0 ea       	ldi	r26, 0xA0	; 160
    3d5c:	b1 e4       	ldi	r27, 0x41	; 65
    3d5e:	89 8f       	std	Y+25, r24	; 0x19
    3d60:	9a 8f       	std	Y+26, r25	; 0x1a
    3d62:	ab 8f       	std	Y+27, r26	; 0x1b
    3d64:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3d66:	69 8d       	ldd	r22, Y+25	; 0x19
    3d68:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3d6a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3d6c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3d6e:	20 e0       	ldi	r18, 0x00	; 0
    3d70:	30 e0       	ldi	r19, 0x00	; 0
    3d72:	4a ef       	ldi	r20, 0xFA	; 250
    3d74:	54 e4       	ldi	r21, 0x44	; 68
    3d76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d7a:	dc 01       	movw	r26, r24
    3d7c:	cb 01       	movw	r24, r22
    3d7e:	8d 8b       	std	Y+21, r24	; 0x15
    3d80:	9e 8b       	std	Y+22, r25	; 0x16
    3d82:	af 8b       	std	Y+23, r26	; 0x17
    3d84:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3d86:	6d 89       	ldd	r22, Y+21	; 0x15
    3d88:	7e 89       	ldd	r23, Y+22	; 0x16
    3d8a:	8f 89       	ldd	r24, Y+23	; 0x17
    3d8c:	98 8d       	ldd	r25, Y+24	; 0x18
    3d8e:	20 e0       	ldi	r18, 0x00	; 0
    3d90:	30 e0       	ldi	r19, 0x00	; 0
    3d92:	40 e8       	ldi	r20, 0x80	; 128
    3d94:	5f e3       	ldi	r21, 0x3F	; 63
    3d96:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    3d9a:	88 23       	and	r24, r24
    3d9c:	2c f4       	brge	.+10     	; 0x3da8 <KP_GetValue+0x96>
		__ticks = 1;
    3d9e:	81 e0       	ldi	r24, 0x01	; 1
    3da0:	90 e0       	ldi	r25, 0x00	; 0
    3da2:	9c 8b       	std	Y+20, r25	; 0x14
    3da4:	8b 8b       	std	Y+19, r24	; 0x13
    3da6:	3f c0       	rjmp	.+126    	; 0x3e26 <KP_GetValue+0x114>
	else if (__tmp > 65535)
    3da8:	6d 89       	ldd	r22, Y+21	; 0x15
    3daa:	7e 89       	ldd	r23, Y+22	; 0x16
    3dac:	8f 89       	ldd	r24, Y+23	; 0x17
    3dae:	98 8d       	ldd	r25, Y+24	; 0x18
    3db0:	20 e0       	ldi	r18, 0x00	; 0
    3db2:	3f ef       	ldi	r19, 0xFF	; 255
    3db4:	4f e7       	ldi	r20, 0x7F	; 127
    3db6:	57 e4       	ldi	r21, 0x47	; 71
    3db8:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    3dbc:	18 16       	cp	r1, r24
    3dbe:	4c f5       	brge	.+82     	; 0x3e12 <KP_GetValue+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3dc0:	69 8d       	ldd	r22, Y+25	; 0x19
    3dc2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3dc4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3dc6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3dc8:	20 e0       	ldi	r18, 0x00	; 0
    3dca:	30 e0       	ldi	r19, 0x00	; 0
    3dcc:	40 e2       	ldi	r20, 0x20	; 32
    3dce:	51 e4       	ldi	r21, 0x41	; 65
    3dd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3dd4:	dc 01       	movw	r26, r24
    3dd6:	cb 01       	movw	r24, r22
    3dd8:	bc 01       	movw	r22, r24
    3dda:	cd 01       	movw	r24, r26
    3ddc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3de0:	dc 01       	movw	r26, r24
    3de2:	cb 01       	movw	r24, r22
    3de4:	9c 8b       	std	Y+20, r25	; 0x14
    3de6:	8b 8b       	std	Y+19, r24	; 0x13
    3de8:	0f c0       	rjmp	.+30     	; 0x3e08 <KP_GetValue+0xf6>
    3dea:	88 ec       	ldi	r24, 0xC8	; 200
    3dec:	90 e0       	ldi	r25, 0x00	; 0
    3dee:	9a 8b       	std	Y+18, r25	; 0x12
    3df0:	89 8b       	std	Y+17, r24	; 0x11
    3df2:	89 89       	ldd	r24, Y+17	; 0x11
    3df4:	9a 89       	ldd	r25, Y+18	; 0x12
    3df6:	01 97       	sbiw	r24, 0x01	; 1
    3df8:	f1 f7       	brne	.-4      	; 0x3df6 <KP_GetValue+0xe4>
    3dfa:	9a 8b       	std	Y+18, r25	; 0x12
    3dfc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3dfe:	8b 89       	ldd	r24, Y+19	; 0x13
    3e00:	9c 89       	ldd	r25, Y+20	; 0x14
    3e02:	01 97       	sbiw	r24, 0x01	; 1
    3e04:	9c 8b       	std	Y+20, r25	; 0x14
    3e06:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e08:	8b 89       	ldd	r24, Y+19	; 0x13
    3e0a:	9c 89       	ldd	r25, Y+20	; 0x14
    3e0c:	00 97       	sbiw	r24, 0x00	; 0
    3e0e:	69 f7       	brne	.-38     	; 0x3dea <KP_GetValue+0xd8>
    3e10:	14 c0       	rjmp	.+40     	; 0x3e3a <KP_GetValue+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e12:	6d 89       	ldd	r22, Y+21	; 0x15
    3e14:	7e 89       	ldd	r23, Y+22	; 0x16
    3e16:	8f 89       	ldd	r24, Y+23	; 0x17
    3e18:	98 8d       	ldd	r25, Y+24	; 0x18
    3e1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e1e:	dc 01       	movw	r26, r24
    3e20:	cb 01       	movw	r24, r22
    3e22:	9c 8b       	std	Y+20, r25	; 0x14
    3e24:	8b 8b       	std	Y+19, r24	; 0x13
    3e26:	8b 89       	ldd	r24, Y+19	; 0x13
    3e28:	9c 89       	ldd	r25, Y+20	; 0x14
    3e2a:	98 8b       	std	Y+16, r25	; 0x10
    3e2c:	8f 87       	std	Y+15, r24	; 0x0f
    3e2e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3e30:	98 89       	ldd	r25, Y+16	; 0x10
    3e32:	01 97       	sbiw	r24, 0x01	; 1
    3e34:	f1 f7       	brne	.-4      	; 0x3e32 <KP_GetValue+0x120>
    3e36:	98 8b       	std	Y+16, r25	; 0x10
    3e38:	8f 87       	std	Y+15, r24	; 0x0f
			{
				_delay_ms(20);
				state=DIO_ReadPinValue(KP_Port,row);
    3e3a:	89 a1       	ldd	r24, Y+33	; 0x21
    3e3c:	6e 8d       	ldd	r22, Y+30	; 0x1e
    3e3e:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <DIO_ReadPinValue>
    3e42:	8f 8f       	std	Y+31, r24	; 0x1f
				if(state==KP_PRESSED)
    3e44:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3e46:	88 23       	and	r24, r24
    3e48:	09 f0       	breq	.+2      	; 0x3e4c <KP_GetValue+0x13a>
    3e4a:	8a c0       	rjmp	.+276    	; 0x3f60 <KP_GetValue+0x24e>
				{
					value=KP_arr[col][row];
    3e4c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3e4e:	48 2f       	mov	r20, r24
    3e50:	50 e0       	ldi	r21, 0x00	; 0
    3e52:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3e54:	28 2f       	mov	r18, r24
    3e56:	30 e0       	ldi	r19, 0x00	; 0
    3e58:	ca 01       	movw	r24, r20
    3e5a:	88 0f       	add	r24, r24
    3e5c:	99 1f       	adc	r25, r25
    3e5e:	88 0f       	add	r24, r24
    3e60:	99 1f       	adc	r25, r25
    3e62:	82 0f       	add	r24, r18
    3e64:	93 1f       	adc	r25, r19
    3e66:	fc 01       	movw	r30, r24
    3e68:	e8 59       	subi	r30, 0x98	; 152
    3e6a:	fe 4f       	sbci	r31, 0xFE	; 254
    3e6c:	80 81       	ld	r24, Z
    3e6e:	88 a3       	std	Y+32, r24	; 0x20
					while(DIO_ReadPinValue(KP_Port,row)==KP_PRESSED);
    3e70:	89 a1       	ldd	r24, Y+33	; 0x21
    3e72:	6e 8d       	ldd	r22, Y+30	; 0x1e
    3e74:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <DIO_ReadPinValue>
    3e78:	88 23       	and	r24, r24
    3e7a:	d1 f3       	breq	.-12     	; 0x3e70 <KP_GetValue+0x15e>
    3e7c:	80 e0       	ldi	r24, 0x00	; 0
    3e7e:	90 e0       	ldi	r25, 0x00	; 0
    3e80:	a0 ea       	ldi	r26, 0xA0	; 160
    3e82:	b1 e4       	ldi	r27, 0x41	; 65
    3e84:	8b 87       	std	Y+11, r24	; 0x0b
    3e86:	9c 87       	std	Y+12, r25	; 0x0c
    3e88:	ad 87       	std	Y+13, r26	; 0x0d
    3e8a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e8c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3e8e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3e90:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e92:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e94:	20 e0       	ldi	r18, 0x00	; 0
    3e96:	30 e0       	ldi	r19, 0x00	; 0
    3e98:	4a ef       	ldi	r20, 0xFA	; 250
    3e9a:	54 e4       	ldi	r21, 0x44	; 68
    3e9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ea0:	dc 01       	movw	r26, r24
    3ea2:	cb 01       	movw	r24, r22
    3ea4:	8f 83       	std	Y+7, r24	; 0x07
    3ea6:	98 87       	std	Y+8, r25	; 0x08
    3ea8:	a9 87       	std	Y+9, r26	; 0x09
    3eaa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3eac:	6f 81       	ldd	r22, Y+7	; 0x07
    3eae:	78 85       	ldd	r23, Y+8	; 0x08
    3eb0:	89 85       	ldd	r24, Y+9	; 0x09
    3eb2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3eb4:	20 e0       	ldi	r18, 0x00	; 0
    3eb6:	30 e0       	ldi	r19, 0x00	; 0
    3eb8:	40 e8       	ldi	r20, 0x80	; 128
    3eba:	5f e3       	ldi	r21, 0x3F	; 63
    3ebc:	0e 94 85 04 	call	0x90a	; 0x90a <__ltsf2>
    3ec0:	88 23       	and	r24, r24
    3ec2:	2c f4       	brge	.+10     	; 0x3ece <KP_GetValue+0x1bc>
		__ticks = 1;
    3ec4:	81 e0       	ldi	r24, 0x01	; 1
    3ec6:	90 e0       	ldi	r25, 0x00	; 0
    3ec8:	9e 83       	std	Y+6, r25	; 0x06
    3eca:	8d 83       	std	Y+5, r24	; 0x05
    3ecc:	3f c0       	rjmp	.+126    	; 0x3f4c <KP_GetValue+0x23a>
	else if (__tmp > 65535)
    3ece:	6f 81       	ldd	r22, Y+7	; 0x07
    3ed0:	78 85       	ldd	r23, Y+8	; 0x08
    3ed2:	89 85       	ldd	r24, Y+9	; 0x09
    3ed4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ed6:	20 e0       	ldi	r18, 0x00	; 0
    3ed8:	3f ef       	ldi	r19, 0xFF	; 255
    3eda:	4f e7       	ldi	r20, 0x7F	; 127
    3edc:	57 e4       	ldi	r21, 0x47	; 71
    3ede:	0e 94 25 04 	call	0x84a	; 0x84a <__gtsf2>
    3ee2:	18 16       	cp	r1, r24
    3ee4:	4c f5       	brge	.+82     	; 0x3f38 <KP_GetValue+0x226>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ee6:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ee8:	7c 85       	ldd	r23, Y+12	; 0x0c
    3eea:	8d 85       	ldd	r24, Y+13	; 0x0d
    3eec:	9e 85       	ldd	r25, Y+14	; 0x0e
    3eee:	20 e0       	ldi	r18, 0x00	; 0
    3ef0:	30 e0       	ldi	r19, 0x00	; 0
    3ef2:	40 e2       	ldi	r20, 0x20	; 32
    3ef4:	51 e4       	ldi	r21, 0x41	; 65
    3ef6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3efa:	dc 01       	movw	r26, r24
    3efc:	cb 01       	movw	r24, r22
    3efe:	bc 01       	movw	r22, r24
    3f00:	cd 01       	movw	r24, r26
    3f02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f06:	dc 01       	movw	r26, r24
    3f08:	cb 01       	movw	r24, r22
    3f0a:	9e 83       	std	Y+6, r25	; 0x06
    3f0c:	8d 83       	std	Y+5, r24	; 0x05
    3f0e:	0f c0       	rjmp	.+30     	; 0x3f2e <KP_GetValue+0x21c>
    3f10:	88 ec       	ldi	r24, 0xC8	; 200
    3f12:	90 e0       	ldi	r25, 0x00	; 0
    3f14:	9c 83       	std	Y+4, r25	; 0x04
    3f16:	8b 83       	std	Y+3, r24	; 0x03
    3f18:	8b 81       	ldd	r24, Y+3	; 0x03
    3f1a:	9c 81       	ldd	r25, Y+4	; 0x04
    3f1c:	01 97       	sbiw	r24, 0x01	; 1
    3f1e:	f1 f7       	brne	.-4      	; 0x3f1c <KP_GetValue+0x20a>
    3f20:	9c 83       	std	Y+4, r25	; 0x04
    3f22:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f24:	8d 81       	ldd	r24, Y+5	; 0x05
    3f26:	9e 81       	ldd	r25, Y+6	; 0x06
    3f28:	01 97       	sbiw	r24, 0x01	; 1
    3f2a:	9e 83       	std	Y+6, r25	; 0x06
    3f2c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f2e:	8d 81       	ldd	r24, Y+5	; 0x05
    3f30:	9e 81       	ldd	r25, Y+6	; 0x06
    3f32:	00 97       	sbiw	r24, 0x00	; 0
    3f34:	69 f7       	brne	.-38     	; 0x3f10 <KP_GetValue+0x1fe>
    3f36:	14 c0       	rjmp	.+40     	; 0x3f60 <KP_GetValue+0x24e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f38:	6f 81       	ldd	r22, Y+7	; 0x07
    3f3a:	78 85       	ldd	r23, Y+8	; 0x08
    3f3c:	89 85       	ldd	r24, Y+9	; 0x09
    3f3e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f44:	dc 01       	movw	r26, r24
    3f46:	cb 01       	movw	r24, r22
    3f48:	9e 83       	std	Y+6, r25	; 0x06
    3f4a:	8d 83       	std	Y+5, r24	; 0x05
    3f4c:	8d 81       	ldd	r24, Y+5	; 0x05
    3f4e:	9e 81       	ldd	r25, Y+6	; 0x06
    3f50:	9a 83       	std	Y+2, r25	; 0x02
    3f52:	89 83       	std	Y+1, r24	; 0x01
    3f54:	89 81       	ldd	r24, Y+1	; 0x01
    3f56:	9a 81       	ldd	r25, Y+2	; 0x02
    3f58:	01 97       	sbiw	r24, 0x01	; 1
    3f5a:	f1 f7       	brne	.-4      	; 0x3f58 <KP_GetValue+0x246>
    3f5c:	9a 83       	std	Y+2, r25	; 0x02
    3f5e:	89 83       	std	Y+1, r24	; 0x01
	u8 state;
	u8 row,col;
	for(col=0;col<4;col++)
	{
		DIO_SetPinValue(KP_Port,col+4,DIO_LOW);
		for(row=0;row<4;row++)
    3f60:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3f62:	8f 5f       	subi	r24, 0xFF	; 255
    3f64:	8e 8f       	std	Y+30, r24	; 0x1e
    3f66:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3f68:	84 30       	cpi	r24, 0x04	; 4
    3f6a:	08 f4       	brcc	.+2      	; 0x3f6e <KP_GetValue+0x25c>
    3f6c:	eb ce       	rjmp	.-554    	; 0x3d44 <KP_GetValue+0x32>
					_delay_ms(20);

				}
			}
		}
		DIO_SetPinValue(KP_Port,col+4,DIO_HIGH);
    3f6e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3f70:	98 2f       	mov	r25, r24
    3f72:	9c 5f       	subi	r25, 0xFC	; 252
    3f74:	89 a1       	ldd	r24, Y+33	; 0x21
    3f76:	69 2f       	mov	r22, r25
    3f78:	41 e0       	ldi	r20, 0x01	; 1
    3f7a:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <DIO_SetPinValue>
u8   KP_GetValue (u8 KP_Port )
{
	u8 value=KP_NOT_PRESSED;
	u8 state;
	u8 row,col;
	for(col=0;col<4;col++)
    3f7e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3f80:	8f 5f       	subi	r24, 0xFF	; 255
    3f82:	8d 8f       	std	Y+29, r24	; 0x1d
    3f84:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3f86:	84 30       	cpi	r24, 0x04	; 4
    3f88:	08 f4       	brcc	.+2      	; 0x3f8c <KP_GetValue+0x27a>
    3f8a:	d2 ce       	rjmp	.-604    	; 0x3d30 <KP_GetValue+0x1e>
				}
			}
		}
		DIO_SetPinValue(KP_Port,col+4,DIO_HIGH);
	}
	return value;
    3f8c:	88 a1       	ldd	r24, Y+32	; 0x20
}
    3f8e:	a1 96       	adiw	r28, 0x21	; 33
    3f90:	0f b6       	in	r0, 0x3f	; 63
    3f92:	f8 94       	cli
    3f94:	de bf       	out	0x3e, r29	; 62
    3f96:	0f be       	out	0x3f, r0	; 63
    3f98:	cd bf       	out	0x3d, r28	; 61
    3f9a:	cf 91       	pop	r28
    3f9c:	df 91       	pop	r29
    3f9e:	08 95       	ret

00003fa0 <main>:

#include "../LIB/STDTYPES.h"
#include "../LIB/Bit_Math.h"
#include "../HAL/Servo/Servo.h"
void main (void)
{
    3fa0:	df 93       	push	r29
    3fa2:	cf 93       	push	r28
    3fa4:	cd b7       	in	r28, 0x3d	; 61
    3fa6:	de b7       	in	r29, 0x3e	; 62
	Servo_Init() ;
    3fa8:	0e 94 05 18 	call	0x300a	; 0x300a <Servo_Init>
	Servo_SetAngle(90) ;
    3fac:	8a e5       	ldi	r24, 0x5A	; 90
    3fae:	0e 94 13 18 	call	0x3026	; 0x3026 <Servo_SetAngle>
    3fb2:	ff cf       	rjmp	.-2      	; 0x3fb2 <main+0x12>

00003fb4 <__prologue_saves__>:
    3fb4:	2f 92       	push	r2
    3fb6:	3f 92       	push	r3
    3fb8:	4f 92       	push	r4
    3fba:	5f 92       	push	r5
    3fbc:	6f 92       	push	r6
    3fbe:	7f 92       	push	r7
    3fc0:	8f 92       	push	r8
    3fc2:	9f 92       	push	r9
    3fc4:	af 92       	push	r10
    3fc6:	bf 92       	push	r11
    3fc8:	cf 92       	push	r12
    3fca:	df 92       	push	r13
    3fcc:	ef 92       	push	r14
    3fce:	ff 92       	push	r15
    3fd0:	0f 93       	push	r16
    3fd2:	1f 93       	push	r17
    3fd4:	cf 93       	push	r28
    3fd6:	df 93       	push	r29
    3fd8:	cd b7       	in	r28, 0x3d	; 61
    3fda:	de b7       	in	r29, 0x3e	; 62
    3fdc:	ca 1b       	sub	r28, r26
    3fde:	db 0b       	sbc	r29, r27
    3fe0:	0f b6       	in	r0, 0x3f	; 63
    3fe2:	f8 94       	cli
    3fe4:	de bf       	out	0x3e, r29	; 62
    3fe6:	0f be       	out	0x3f, r0	; 63
    3fe8:	cd bf       	out	0x3d, r28	; 61
    3fea:	09 94       	ijmp

00003fec <__epilogue_restores__>:
    3fec:	2a 88       	ldd	r2, Y+18	; 0x12
    3fee:	39 88       	ldd	r3, Y+17	; 0x11
    3ff0:	48 88       	ldd	r4, Y+16	; 0x10
    3ff2:	5f 84       	ldd	r5, Y+15	; 0x0f
    3ff4:	6e 84       	ldd	r6, Y+14	; 0x0e
    3ff6:	7d 84       	ldd	r7, Y+13	; 0x0d
    3ff8:	8c 84       	ldd	r8, Y+12	; 0x0c
    3ffa:	9b 84       	ldd	r9, Y+11	; 0x0b
    3ffc:	aa 84       	ldd	r10, Y+10	; 0x0a
    3ffe:	b9 84       	ldd	r11, Y+9	; 0x09
    4000:	c8 84       	ldd	r12, Y+8	; 0x08
    4002:	df 80       	ldd	r13, Y+7	; 0x07
    4004:	ee 80       	ldd	r14, Y+6	; 0x06
    4006:	fd 80       	ldd	r15, Y+5	; 0x05
    4008:	0c 81       	ldd	r16, Y+4	; 0x04
    400a:	1b 81       	ldd	r17, Y+3	; 0x03
    400c:	aa 81       	ldd	r26, Y+2	; 0x02
    400e:	b9 81       	ldd	r27, Y+1	; 0x01
    4010:	ce 0f       	add	r28, r30
    4012:	d1 1d       	adc	r29, r1
    4014:	0f b6       	in	r0, 0x3f	; 63
    4016:	f8 94       	cli
    4018:	de bf       	out	0x3e, r29	; 62
    401a:	0f be       	out	0x3f, r0	; 63
    401c:	cd bf       	out	0x3d, r28	; 61
    401e:	ed 01       	movw	r28, r26
    4020:	08 95       	ret

00004022 <_exit>:
    4022:	f8 94       	cli

00004024 <__stop_program>:
    4024:	ff cf       	rjmp	.-2      	; 0x4024 <__stop_program>
