bar_ram_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../HTGK7-NRCA-DMA.srcs/sources_1/ip/bar_ram/bar_ram_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
