timestamp 1751045299
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3 1 0 15057 0 1 14567
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2 1 0 15057 0 1 14318
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1 1 0 15057 0 1 14069
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0 1 0 15057 0 1 13820
node "m1_15202_13747#" 0 0 15202 13747 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_15110_13845#" 0 0 15110 13845 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14952_13900#" 0 0 14952 13900 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_15110_14094#" 0 0 15110 14094 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14952_14149#" 0 0 14952 14149 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_15110_14343#" 0 0 15110 14343 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14952_14395#" 0 0 14952 14395 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14866_13747#" 0 0 14866 13747 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_15110_14592#" 0 0 15110 14592 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14952_14644#" 0 0 14952 14644 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_14740_13627#" 0 0 14740 13627 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_14728_13615#" 0 0 14728 13615 mvppd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/a_129_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_129_n73#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_129_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_129_n73#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_129_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_129_n73#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_129_n73#" "m1_15202_13747#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_n129_n99#" "m1_14952_14149#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_n129_n99#" "m1_14952_14395#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/a_29_n99#" "m1_15110_13845#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/a_n187_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_n187_n73#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_n187_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_n187_n73#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_n187_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_n187_n73#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_n187_n73#" "m1_14866_13747#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/VSUBS"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/VSUBS"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/VSUBS" "a_14728_13615#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_29_n99#" "m1_15110_14592#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/a_n129_n99#" "m1_14952_13900#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_29_n99#" "m1_15110_14343#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_n129_n99#" "m1_14952_14644#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_29_n99#" "m1_15110_14094#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
