Original design of 16-bit ISA and microarchitecture in Verilog
Specifically designed to accelerate tensor arithmetic with systolic array focused compute core
Warp scheduling and managing threads as they process various instructions
Some inspiration for macro-architecture taken from the tiny-gpu project from adam-maj (https://github.com/adam-maj/tiny-gpu)
