# DPLL-FPGA
The Digital Phase Lock Loop implemented on Spartan-6 FPGA.