{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737660314066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737660314066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 14:25:13 2025 " "Processing started: Thu Jan 23 14:25:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737660314066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737660314066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737660314067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1737660314675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/DE2_115.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315098 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Structural " "Found design unit 1: top_level-Structural" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315105 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_Controller-arch " "Found design unit 1: SRAM_Controller-arch" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SRAM_Controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315113 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SRAM_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_segment_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7_segment_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "7_segment_display.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/7_segment_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315121 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "7_segment_display.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/7_segment_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kp_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KP_Controller-Behavioral " "Found design unit 1: KP_Controller-Behavioral" {  } { { "kp_controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/kp_controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315129 ""} { "Info" "ISGN_ENTITY_NAME" "1 KP_Controller " "Found entity 1: KP_Controller" {  } { { "kp_controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/kp_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debounce_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315136 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/reset_delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initrom-SYN " "Found design unit 1: initrom-SYN" {  } { { "initRom.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/initRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315148 ""} { "Info" "ISGN_ENTITY_NAME" "1 initRom " "Found entity 1: initRom" {  } { { "initRom.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/initRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737660315148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315148 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"L\";  expecting \")\", or \",\" Statemachine.vhd(35) " "VHDL syntax error at Statemachine.vhd(35) near text \"L\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"H\";  expecting \")\", or \",\" Statemachine.vhd(37) " "VHDL syntax error at Statemachine.vhd(37) near text \"H\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Shift\";  expecting \")\", or \",\" Statemachine.vhd(39) " "VHDL syntax error at Statemachine.vhd(39) near text \"Shift\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"L\";  expecting \")\", or \",\" Statemachine.vhd(43) " "VHDL syntax error at Statemachine.vhd(43) near text \"L\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"H\";  expecting \")\", or \",\" Statemachine.vhd(45) " "VHDL syntax error at Statemachine.vhd(45) near text \"H\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Shift\";  expecting \")\", or \",\" Statemachine.vhd(47) " "VHDL syntax error at Statemachine.vhd(47) near text \"Shift\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"L\";  expecting \")\", or \",\" Statemachine.vhd(51) " "VHDL syntax error at Statemachine.vhd(51) near text \"L\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"H\";  expecting \")\", or \",\" Statemachine.vhd(53) " "VHDL syntax error at Statemachine.vhd(53) near text \"H\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Shift\";  expecting \")\", or \",\" Statemachine.vhd(55) " "VHDL syntax error at Statemachine.vhd(55) near text \"Shift\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"L\";  expecting \")\", or \",\" Statemachine.vhd(59) " "VHDL syntax error at Statemachine.vhd(59) near text \"L\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"H\";  expecting \")\", or \",\" Statemachine.vhd(61) " "VHDL syntax error at Statemachine.vhd(61) near text \"H\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Shift\";  expecting \")\", or \",\" Statemachine.vhd(63) " "VHDL syntax error at Statemachine.vhd(63) near text \"Shift\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"L\";  expecting \")\", or \",\" Statemachine.vhd(67) " "VHDL syntax error at Statemachine.vhd(67) near text \"L\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"H\";  expecting \")\", or \",\" Statemachine.vhd(69) " "VHDL syntax error at Statemachine.vhd(69) near text \"H\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Shift\";  expecting \")\", or \",\" Statemachine.vhd(71) " "VHDL syntax error at Statemachine.vhd(71) near text \"Shift\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"L\";  expecting \")\", or \",\" Statemachine.vhd(79) " "VHDL syntax error at Statemachine.vhd(79) near text \"L\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"H\";  expecting \")\", or \",\" Statemachine.vhd(81) " "VHDL syntax error at Statemachine.vhd(81) near text \"H\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Shift\";  expecting \")\", or \",\" Statemachine.vhd(83) " "VHDL syntax error at Statemachine.vhd(83) near text \"Shift\";  expecting \")\", or \",\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315156 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"struct\";  expecting \"case\" Statemachine.vhd(105) " "VHDL syntax error at Statemachine.vhd(105) near text \"struct\";  expecting \"case\"" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1737660315156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 0 0 " "Found 0 design units, including 0 entities, in source file statemachine.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737660315156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737660315303 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 23 14:25:15 2025 " "Processing ended: Thu Jan 23 14:25:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737660315303 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737660315303 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737660315303 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737660315303 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737660315902 ""}
