

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Fri Aug  2 16:09:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4412|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   57|    1922|     70|    -|
|Memory           |        1|    -|      41|     14|    -|
|Multiplexer      |        -|    -|       -|   1392|    -|
|Register         |        -|    -|    6887|    544|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   57|    8850|   6432|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   25|       8|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+----+----+-----+
    |mul_14s_14s_28_2_1_U178   |mul_14s_14s_28_2_1   |        0|   1|  59|   2|    0|
    |mul_14s_14s_28_2_1_U179   |mul_14s_14s_28_2_1   |        0|   1|  59|   2|    0|
    |mul_14s_14s_28_2_1_U180   |mul_14s_14s_28_2_1   |        0|   1|  59|   2|    0|
    |mul_14s_14s_28_2_1_U186   |mul_14s_14s_28_2_1   |        0|   1|  59|   2|    0|
    |mul_14s_14s_28_2_1_U188   |mul_14s_14s_28_2_1   |        0|   1|  59|   2|    0|
    |mul_14s_14s_28_2_1_U189   |mul_14s_14s_28_2_1   |        0|   1|  59|   2|    0|
    |mul_14s_15ns_29_2_1_U174  |mul_14s_15ns_29_2_1  |        0|   1|  63|   2|    0|
    |mul_14s_32s_46_5_1_U154   |mul_14s_32s_46_5_1   |        0|   2|  51|   0|    0|
    |mul_14s_32s_46_5_1_U155   |mul_14s_32s_46_5_1   |        0|   2|  51|   0|    0|
    |mul_15s_32s_47_5_1_U156   |mul_15s_32s_47_5_1   |        0|   2|  51|   0|    0|
    |mul_16s_15ns_31_2_1_U176  |mul_16s_15ns_31_2_1  |        0|   1|  67|   2|    0|
    |mul_16s_15ns_31_2_1_U177  |mul_16s_15ns_31_2_1  |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U181   |mul_16s_16s_32_2_1   |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U182   |mul_16s_16s_32_2_1   |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U183   |mul_16s_16s_32_2_1   |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U184   |mul_16s_16s_32_2_1   |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U185   |mul_16s_16s_32_2_1   |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U187   |mul_16s_16s_32_2_1   |        0|   1|  67|   2|    0|
    |mul_16s_32s_46_5_1_U157   |mul_16s_32s_46_5_1   |        0|   2|  51|   0|    0|
    |mul_16s_32s_46_5_1_U158   |mul_16s_32s_46_5_1   |        0|   2|  51|   0|    0|
    |mul_16s_32s_47_5_1_U159   |mul_16s_32s_47_5_1   |        0|   2|  51|   0|    0|
    |mul_32s_11s_42_5_1_U167   |mul_32s_11s_42_5_1   |        0|   2|  51|   0|    0|
    |mul_32s_11s_43_5_1_U168   |mul_32s_11s_43_5_1   |        0|   2|  51|   0|    0|
    |mul_32s_12ns_44_5_1_U163  |mul_32s_12ns_44_5_1  |        0|   2|  51|   0|    0|
    |mul_32s_12ns_44_5_1_U164  |mul_32s_12ns_44_5_1  |        0|   2|  51|   0|    0|
    |mul_32s_13ns_45_5_1_U165  |mul_32s_13ns_45_5_1  |        0|   2|  51|   0|    0|
    |mul_32s_13s_45_5_1_U169   |mul_32s_13s_45_5_1   |        0|   2|  51|   0|    0|
    |mul_32s_13s_45_5_1_U170   |mul_32s_13s_45_5_1   |        0|   2|  51|   0|    0|
    |mul_32s_15ns_46_5_1_U166  |mul_32s_15ns_46_5_1  |        0|   2|  51|   0|    0|
    |mul_32s_32s_64_5_1_U160   |mul_32s_32s_64_5_1   |        0|   4|  51|   0|    0|
    |mul_32s_32s_64_5_1_U161   |mul_32s_32s_64_5_1   |        0|   4|  51|   0|    0|
    |mul_32s_9ns_41_5_1_U162   |mul_32s_9ns_41_5_1   |        0|   2|  51|   0|    0|
    |mul_33s_7s_39_5_1_U171    |mul_33s_7s_39_5_1    |        0|   2|  51|   0|    0|
    |mul_33s_7s_40_5_1_U172    |mul_33s_7s_40_5_1    |        0|   2|  51|   0|    0|
    |mux_4_2_11_1_1_U175       |mux_4_2_11_1_1       |        0|   0|   0|  20|    0|
    |mux_4_2_14_1_1_U173       |mux_4_2_14_1_1       |        0|   0|   0|  20|    0|
    +--------------------------+---------------------+---------+----+----+----+-----+
    |Total                     |                     |        0|  57|1922|  70|    0|
    +--------------------------+---------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |qq6_code6_table_U  |decode_qq6_code6_table_ROM_AUTO_1R  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |ilb_table_U        |encode_ilb_table_ROM_AUTO_1R        |        0|  12|   6|    0|    32|   12|     1|          384|
    |qq4_code4_table_U  |encode_qq4_code4_table_ROM_AUTO_1R  |        0|  16|   4|    0|    16|   16|     1|          256|
    |wl_code_table_U    |encode_wl_code_table_ROM_AUTO_1R    |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                    |        1|  41|  14|    0|   128|   57|     4|         1872|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln422_fu_2504_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln430_fu_2585_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln440_fu_2071_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln452_fu_2621_p2        |         +|   0|  0|  38|          31|          31|
    |add_ln481_fu_2078_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln493_fu_2682_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln505_fu_2759_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln520_1_fu_2969_p2      |         +|   0|  0|  52|          45|          45|
    |add_ln520_2_fu_3068_p2      |         +|   0|  0|  52|          45|          45|
    |add_ln520_3_fu_3113_p2      |         +|   0|  0|  52|          45|          45|
    |add_ln520_4_fu_3073_p2      |         +|   0|  0|  52|          45|          45|
    |add_ln520_5_fu_3121_p2      |         +|   0|  0|  53|          46|          46|
    |add_ln520_6_fu_3078_p2      |         +|   0|  0|  48|          41|          41|
    |add_ln520_7_fu_3130_p2      |         +|   0|  0|  49|          42|          42|
    |add_ln520_8_fu_3162_p2      |         +|   0|  0|  53|          46|          46|
    |add_ln520_fu_2902_p2        |         +|   0|  0|  46|          39|          39|
    |add_ln521_1_fu_3003_p2      |         +|   0|  0|  53|          46|          46|
    |add_ln521_2_fu_3087_p2      |         +|   0|  0|  53|          46|          46|
    |add_ln521_3_fu_3170_p2      |         +|   0|  0|  53|          46|          46|
    |add_ln521_4_fu_3092_p2      |         +|   0|  0|  49|          42|          42|
    |add_ln521_5_fu_3144_p2      |         +|   0|  0|  52|          45|          45|
    |add_ln521_6_fu_3098_p2      |         +|   0|  0|  46|          39|          39|
    |add_ln521_7_fu_3153_p2      |         +|   0|  0|  47|          40|          40|
    |add_ln521_8_fu_3178_p2      |         +|   0|  0|  52|          45|          45|
    |add_ln521_fu_3136_p2        |         +|   0|  0|  49|          42|          42|
    |add_ln589_10_fu_1997_p2     |         +|   0|  0|  53|          46|          46|
    |add_ln589_12_fu_2002_p2     |         +|   0|  0|  53|          46|          46|
    |add_ln589_15_fu_2007_p2     |         +|   0|  0|  53|          46|          46|
    |add_ln589_17_fu_2012_p2     |         +|   0|  0|  53|          46|          46|
    |add_ln640_fu_947_p2         |         +|   0|  0|  24|          17|          17|
    |add_ln684_12_fu_1872_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_13_fu_1801_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_14_fu_1944_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_15_fu_1896_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_16_fu_1830_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_17_fu_1674_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_18_fu_1968_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_19_fu_1698_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_20_fu_1992_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_21_fu_1920_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_22_fu_1727_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln684_fu_1777_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln716_5_fu_2433_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln716_fu_2319_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln760_fu_883_p2         |         +|   0|  0|  24|          17|          17|
    |apl1_11_fu_2744_p2          |         +|   0|  0|  25|          18|          18|
    |apl1_fu_2610_p2             |         +|   0|  0|  25|          18|          18|
    |apl2_8_fu_2492_p2           |         +|   0|  0|  24|          17|          17|
    |apl2_fu_2382_p2             |         +|   0|  0|  24|          17|          17|
    |grp_fu_713_p2               |         +|   0|  0|  53|          46|          46|
    |grp_fu_719_p2               |         +|   0|  0|  53|          46|          46|
    |pl_4_fu_2439_p2             |         +|   0|  0|  54|          47|          47|
    |pl_6_fu_2559_p2             |         +|   0|  0|  54|          47|          47|
    |tmp35_fu_2873_p2            |         +|   0|  0|  40|          33|          33|
    |tmp_fu_2267_p2              |         +|   0|  0|  40|          33|          33|
    |xa1_1_fu_3186_p2            |         +|   0|  0|  53|          46|          46|
    |xa2_fu_3194_p2              |         +|   0|  0|  53|          46|          46|
    |zl_4_fu_2017_p2             |         +|   0|  0|  53|          46|          46|
    |zl_6_fu_2031_p2             |         +|   0|  0|  53|          46|          46|
    |apl1_13_fu_2805_p2          |         -|   0|  0|  23|           1|          16|
    |apl1_9_fu_2718_p2           |         -|   0|  0|  23|           1|          16|
    |sub_ln504_fu_2755_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln516_fu_2864_p2        |         -|   0|  0|  46|          39|          39|
    |sub_ln517_fu_3059_p2        |         -|   0|  0|  46|          39|          39|
    |sub_ln521_fu_2997_p2        |         -|   0|  0|  44|          37|          37|
    |sub_ln639_fu_820_p2         |         -|   0|  0|  30|          23|          23|
    |sub_ln656_2_fu_1478_p2      |         -|   0|  0|  13|           4|           4|
    |sub_ln656_fu_1564_p2        |         -|   0|  0|  13|           4|           4|
    |sub_ln672_12_fu_1577_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_13_fu_985_p2      |         -|   0|  0|  47|          40|          40|
    |sub_ln672_14_fu_1414_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_15_fu_1237_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_16_fu_1261_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_17_fu_1105_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_18_fu_1491_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_19_fu_1326_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_20_fu_1639_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_21_fu_1515_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_22_fu_1538_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln672_fu_961_p2         |         -|   0|  0|  47|          40|          40|
    |sub_ln706_2_fu_2398_p2      |         -|   0|  0|  26|           1|          19|
    |sub_ln706_fu_2284_p2        |         -|   0|  0|  26|           1|          19|
    |sub_ln716_2_fu_2339_p2      |         -|   0|  0|  30|          23|          23|
    |sub_ln716_fu_2255_p2        |         -|   0|  0|  30|          23|          23|
    |sub_ln734_2_fu_2676_p2      |         -|   0|  0|  32|          25|          25|
    |sub_ln734_fu_2553_p2        |         -|   0|  0|  32|          25|          25|
    |sub_ln759_fu_794_p2         |         -|   0|  0|  30|          23|          23|
    |wd3_20_fu_2616_p2           |         -|   0|  0|  20|          14|          15|
    |wd3_28_fu_2750_p2           |         -|   0|  0|  20|          14|          15|
    |xa1_fu_2833_p2              |         -|   0|  0|  44|          37|          37|
    |ap_condition_2790           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2794           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2798           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2802           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2808           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2812           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2817           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2821           |       and|   0|  0|   2|           1|           1|
    |icmp_ln643_fu_1189_p2       |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln668_2_fu_1313_p2     |      icmp|   0|  0|  17|          14|           1|
    |icmp_ln668_fu_1401_p2       |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln719_2_fu_2574_p2     |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln719_fu_2454_p2       |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln721_2_fu_2645_p2     |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln721_fu_2522_p2       |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln745_2_fu_2789_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln745_fu_2702_p2       |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln747_2_fu_2882_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln747_fu_2766_p2       |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln763_fu_1057_p2       |      icmp|   0|  0|  24|          17|          15|
    |wd3_21_fu_1612_p2           |      lshr|   0|  0|  26|          12|          12|
    |wd3_fu_1738_p2              |      lshr|   0|  0|  26|          12|          12|
    |apl1_10_fu_2771_p3          |    select|   0|  0|  16|           1|          16|
    |apl1_12_fu_2794_p3          |    select|   0|  0|  18|           1|          18|
    |apl1_14_fu_2887_p3          |    select|   0|  0|  16|           1|          16|
    |apl1_8_fu_2707_p3           |    select|   0|  0|  18|           1|          18|
    |apl2_10_fu_2651_p3          |    select|   0|  0|  15|           1|          15|
    |apl2_6_fu_2512_p3           |    select|   0|  0|  17|           1|          14|
    |apl2_7_fu_2528_p3           |    select|   0|  0|  15|           1|          15|
    |apl2_9_fu_2635_p3           |    select|   0|  0|  17|           1|          14|
    |select_ln641_fu_1178_p3     |    select|   0|  0|  17|           1|           1|
    |select_ln643_fu_1195_p3     |    select|   0|  0|  15|           1|          15|
    |select_ln666_12_fu_1864_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_13_fu_1793_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_14_fu_1936_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_15_fu_1888_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_16_fu_1822_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_17_fu_1666_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_18_fu_1960_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_19_fu_1690_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_20_fu_1984_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_21_fu_1912_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_22_fu_1719_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln666_fu_1769_p3     |    select|   0|  0|   9|           1|           9|
    |select_ln705_2_fu_2481_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln705_fu_2371_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln716_2_fu_2425_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln716_fu_2311_p3     |    select|   0|  0|   9|           1|           9|
    |select_ln735_2_fu_2737_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln735_fu_2603_p3     |    select|   0|  0|   9|           1|           9|
    |select_ln761_fu_1046_p3     |    select|   0|  0|  17|           1|           1|
    |select_ln763_fu_1063_p3     |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|4412|        3263|        3586|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |accumc_address0                            |  53|         10|    4|         40|
    |accumc_address1                            |  53|         10|    4|         40|
    |accumc_d0                                  |  42|          8|   32|        256|
    |accumc_d1                                  |  25|          5|   32|        160|
    |accumd_address0                            |  48|          9|    4|         36|
    |accumd_address1                            |  48|          9|    4|         36|
    |accumd_d0                                  |  42|          8|   32|        256|
    |accumd_d1                                  |  25|          5|   32|        160|
    |ap_NS_fsm                                  |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge28_reg_524  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_storemerge_reg_534    |   9|          2|   32|         64|
    |dec_ah1_o                                  |   9|          2|   16|         32|
    |dec_ah2_o                                  |   9|          2|   15|         30|
    |dec_al1_o                                  |   9|          2|   16|         32|
    |dec_al2_o                                  |   9|          2|   15|         30|
    |dec_del_bph_address0                       |  31|          6|    3|         18|
    |dec_del_bph_address1                       |  31|          6|    3|         18|
    |dec_del_bph_d0                             |  37|          7|   32|        224|
    |dec_del_bph_d1                             |  31|          6|   32|        192|
    |dec_del_bpl_address0                       |  31|          6|    3|         18|
    |dec_del_bpl_address1                       |  31|          6|    3|         18|
    |dec_del_bpl_d0                             |  37|          7|   32|        224|
    |dec_del_bpl_d1                             |  31|          6|   32|        192|
    |dec_del_dhx_address0                       |  25|          5|    3|         15|
    |dec_del_dhx_address1                       |  25|          5|    3|         15|
    |dec_del_dhx_d0                             |  14|          3|   14|         42|
    |dec_del_dhx_d1                             |  14|          3|   14|         42|
    |dec_del_dltx_address0                      |  25|          5|    3|         15|
    |dec_del_dltx_address1                      |  25|          5|    3|         15|
    |dec_del_dltx_d0                            |  20|          4|   16|         64|
    |dec_del_dltx_d1                            |  20|          4|   16|         64|
    |dec_deth_o                                 |   9|          2|   15|         30|
    |dec_detl_o                                 |   9|          2|   15|         30|
    |dec_nbh_o                                  |   9|          2|   15|         30|
    |dec_nbl_o                                  |   9|          2|   15|         30|
    |dec_ph1_o                                  |   9|          2|   32|         64|
    |dec_ph2_o                                  |   9|          2|   32|         64|
    |dec_plt1_o                                 |   9|          2|   32|         64|
    |dec_plt2_o                                 |   9|          2|   32|         64|
    |dec_rh1_o                                  |   9|          2|   31|         62|
    |dec_rh2_o                                  |   9|          2|   31|         62|
    |dec_rlt1_o                                 |   9|          2|   31|         62|
    |dec_rlt2_o                                 |   9|          2|   31|         62|
    |grp_fu_544_p0                              |  20|          4|   14|         56|
    |grp_fu_544_p1                              |  20|          4|   32|        128|
    |grp_fu_548_p0                              |  20|          4|   14|         56|
    |grp_fu_548_p1                              |  20|          4|   32|        128|
    |grp_fu_552_p0                              |  14|          3|   15|         45|
    |grp_fu_552_p1                              |  14|          3|   32|         96|
    |grp_fu_556_p0                              |  20|          4|   16|         64|
    |grp_fu_556_p1                              |  20|          4|   32|        128|
    |grp_fu_560_p0                              |  20|          4|   16|         64|
    |grp_fu_560_p1                              |  20|          4|   32|        128|
    |grp_fu_564_p0                              |  14|          3|   16|         48|
    |grp_fu_564_p1                              |  14|          3|   32|         96|
    |grp_fu_568_p0                              |  14|          3|   32|         96|
    |grp_fu_568_p1                              |  14|          3|   32|         96|
    |grp_fu_572_p0                              |  14|          3|   32|         96|
    |grp_fu_572_p1                              |  14|          3|   32|         96|
    |grp_fu_576_p0                              |  14|          3|   32|         96|
    |grp_fu_591_p0                              |  14|          3|   32|         96|
    |grp_fu_596_p0                              |  14|          3|   32|         96|
    |grp_fu_601_p0                              |  20|          4|   32|        128|
    |grp_fu_601_p1                              |  14|          3|   11|         33|
    |ilb_table_address0                         |  14|          3|    5|         15|
    |reg_652                                    |   9|          2|   14|         28|
    |reg_658                                    |   9|          2|   32|         64|
    |reg_663                                    |   9|          2|   14|         28|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |1392|        280| 1412|       5056|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |accumc_load_10_reg_3329                    |  32|   0|   32|          0|
    |accumc_load_10_reg_3329_pp0_iter1_reg      |  32|   0|   32|          0|
    |accumc_load_1_reg_3977                     |  32|   0|   32|          0|
    |accumc_load_1_reg_3977_pp0_iter1_reg       |  32|   0|   32|          0|
    |accumc_load_2_reg_3899                     |  32|   0|   32|          0|
    |accumc_load_3_reg_3311                     |  32|   0|   32|          0|
    |accumc_load_4_reg_3465                     |  32|   0|   32|          0|
    |accumc_load_5_reg_3768                     |  32|   0|   32|          0|
    |accumc_load_6_reg_3477                     |  32|   0|   32|          0|
    |accumc_load_7_reg_3637                     |  32|   0|   32|          0|
    |accumc_load_8_reg_3848                     |  32|   0|   32|          0|
    |accumc_load_9_reg_3643                     |  32|   0|   32|          0|
    |accumc_load_reg_4139                       |  32|   0|   32|          0|
    |accumd_load_10_reg_3774                    |  32|   0|   32|          0|
    |accumd_load_1_reg_3984                     |  32|   0|   32|          0|
    |accumd_load_1_reg_3984_pp0_iter1_reg       |  32|   0|   32|          0|
    |accumd_load_2_reg_3625                     |  32|   0|   32|          0|
    |accumd_load_3_reg_3317                     |  32|   0|   32|          0|
    |accumd_load_4_reg_3471                     |  32|   0|   32|          0|
    |accumd_load_5_reg_3631                     |  32|   0|   32|          0|
    |accumd_load_6_reg_3483                     |  32|   0|   32|          0|
    |accumd_load_7_reg_3842                     |  32|   0|   32|          0|
    |accumd_load_8_reg_3905                     |  32|   0|   32|          0|
    |accumd_load_9_reg_3323                     |  32|   0|   32|          0|
    |accumd_load_reg_4145                       |  32|   0|   32|          0|
    |accumd_load_reg_4145_pp0_iter2_reg         |  32|   0|   32|          0|
    |add_ln422_reg_4235                         |  32|   0|   32|          0|
    |add_ln430_reg_4265                         |  32|   0|   32|          0|
    |add_ln440_reg_4037                         |  32|   0|   32|          0|
    |add_ln481_reg_4043                         |  32|   0|   32|          0|
    |add_ln493_reg_4293                         |  32|   0|   32|          0|
    |add_ln505_reg_4339                         |  32|   0|   32|          0|
    |add_ln520_1_reg_4481                       |  45|   0|   45|          0|
    |add_ln520_2_reg_4506                       |  45|   0|   45|          0|
    |add_ln520_3_reg_4536                       |  45|   0|   45|          0|
    |add_ln520_4_reg_4511                       |  45|   0|   45|          0|
    |add_ln520_5_reg_4541                       |  46|   0|   46|          0|
    |add_ln520_6_reg_4516                       |  41|   0|   41|          0|
    |add_ln520_7_reg_4546                       |  42|   0|   42|          0|
    |add_ln520_8_reg_4566                       |  46|   0|   46|          0|
    |add_ln520_reg_4381                         |  37|   0|   39|          2|
    |add_ln521_1_reg_4496                       |  46|   0|   46|          0|
    |add_ln521_2_reg_4521                       |  46|   0|   46|          0|
    |add_ln521_3_reg_4571                       |  46|   0|   46|          0|
    |add_ln521_4_reg_4526                       |  42|   0|   42|          0|
    |add_ln521_5_reg_4556                       |  45|   0|   45|          0|
    |add_ln521_6_reg_4531                       |  39|   0|   39|          0|
    |add_ln521_7_reg_4561                       |  40|   0|   40|          0|
    |add_ln521_8_reg_4576                       |  45|   0|   45|          0|
    |add_ln521_reg_4551                         |  42|   0|   42|          0|
    |add_ln589_10_reg_3990                      |  46|   0|   46|          0|
    |add_ln589_11_reg_3952                      |  46|   0|   46|          0|
    |add_ln589_12_reg_3995                      |  46|   0|   46|          0|
    |add_ln589_14_reg_3932                      |  46|   0|   46|          0|
    |add_ln589_15_reg_4000                      |  46|   0|   46|          0|
    |add_ln589_16_reg_3962                      |  46|   0|   46|          0|
    |add_ln589_17_reg_4005                      |  46|   0|   46|          0|
    |add_ln589_reg_3912                         |  46|   0|   46|          0|
    |add_ln640_reg_3383                         |  17|   0|   17|          0|
    |add_ln684_12_reg_3917                      |  32|   0|   32|          0|
    |add_ln684_13_reg_3869                      |  32|   0|   32|          0|
    |add_ln684_14_reg_3957                      |  32|   0|   32|          0|
    |add_ln684_15_reg_3927                      |  32|   0|   32|          0|
    |add_ln684_16_reg_3879                      |  32|   0|   32|          0|
    |add_ln684_17_reg_3827                      |  32|   0|   32|          0|
    |add_ln684_18_reg_3967                      |  32|   0|   32|          0|
    |add_ln684_19_reg_3832                      |  32|   0|   32|          0|
    |add_ln684_20_reg_3972                      |  32|   0|   32|          0|
    |add_ln684_21_reg_3947                      |  32|   0|   32|          0|
    |add_ln684_22_reg_3837                      |  32|   0|   32|          0|
    |add_ln684_reg_3859                         |  32|   0|   32|          0|
    |add_ln716_5_reg_4209                       |  17|   0|   17|          0|
    |add_ln716_reg_4172                         |  17|   0|   17|          0|
    |add_ln760_reg_3305                         |  17|   0|   17|          0|
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge28_reg_524  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_534    |  32|   0|   32|          0|
    |apl1_11_reg_4320                           |  18|   0|   18|          0|
    |apl1_12_reg_4345                           |  18|   0|   18|          0|
    |apl1_13_reg_4355                           |  16|   0|   16|          0|
    |apl1_8_reg_4304                            |  18|   0|   18|          0|
    |apl1_9_reg_4314                            |  16|   0|   16|          0|
    |apl1_reg_4271                              |  18|   0|   18|          0|
    |apl2_10_reg_4283                           |  15|   0|   15|          0|
    |apl2_7_reg_4245                            |  15|   0|   15|          0|
    |apl2_8_reg_4224                            |  17|   0|   17|          0|
    |apl2_reg_4193                              |  17|   0|   17|          0|
    |dec_ah1_load_reg_4121                      |  16|   0|   16|          0|
    |dec_ah2_load_reg_4100                      |  15|   0|   15|          0|
    |dec_al1_load_reg_4082                      |  16|   0|   16|          0|
    |dec_al2_load_reg_4021                      |  15|   0|   15|          0|
    |dec_del_bph_load_3_reg_3568                |  32|   0|   32|          0|
    |dec_del_bph_load_5_reg_3428                |  32|   0|   32|          0|
    |dec_del_dhx_load_4_reg_3421                |  14|   0|   14|          0|
    |dec_del_dhx_load_5_reg_3435                |  14|   0|   14|          0|
    |dec_del_dltx_load_1_reg_3489               |  16|   0|   16|          0|
    |dec_del_dltx_load_2_reg_3268               |  16|   0|   16|          0|
    |dec_del_dltx_load_3_reg_3496               |  16|   0|   16|          0|
    |dec_del_dltx_load_4_reg_3354               |  16|   0|   16|          0|
    |dec_del_dltx_load_5_reg_3361               |  16|   0|   16|          0|
    |dec_del_dltx_load_reg_3261                 |  16|   0|   16|          0|
    |icmp_ln668_2_reg_3605                      |   1|   0|    1|          0|
    |icmp_ln668_reg_3700                        |   1|   0|    1|          0|
    |icmp_ln719_2_reg_4260                      |   1|   0|    1|          0|
    |icmp_ln719_reg_4219                        |   1|   0|    1|          0|
    |lshr_ln_reg_3231                           |   2|   0|    2|          0|
    |mul_ln516_2_reg_4371                       |  42|   0|   42|          0|
    |mul_ln516_3_reg_4466                       |  45|   0|   45|          0|
    |mul_ln516_4_reg_4476                       |  44|   0|   44|          0|
    |mul_ln516_reg_4456                         |  43|   0|   43|          0|
    |mul_ln517_1_reg_4471                       |  44|   0|   44|          0|
    |mul_ln517_2_reg_4461                       |  45|   0|   45|          0|
    |mul_ln521_reg_4491                         |  39|   0|   39|          0|
    |mul_ln604_2_reg_4199                       |  47|   0|   47|          0|
    |mul_ln604_reg_4116                         |  47|   0|   47|          0|
    |mul_ln679_12_reg_3864                      |  32|   0|   32|          0|
    |mul_ln679_13_reg_3806                      |  32|   0|   32|          0|
    |mul_ln679_14_reg_3922                      |  32|   0|   32|          0|
    |mul_ln679_15_reg_3874                      |  32|   0|   32|          0|
    |mul_ln679_16_reg_3811                      |  32|   0|   32|          0|
    |mul_ln679_17_reg_3753                      |  28|   0|   28|          0|
    |mul_ln679_18_reg_3937                      |  28|   0|   28|          0|
    |mul_ln679_19_reg_3758                      |  28|   0|   28|          0|
    |mul_ln679_20_reg_3942                      |  28|   0|   28|          0|
    |mul_ln679_21_reg_3894                      |  28|   0|   28|          0|
    |mul_ln679_22_reg_3763                      |  28|   0|   28|          0|
    |mul_ln679_reg_3801                         |  32|   0|   32|          0|
    |qq4_code4_table_load_reg_3275              |  16|   0|   16|          0|
    |qq6_code6_table_load_reg_3280              |  16|   0|   16|          0|
    |reg_640                                    |  32|   0|   32|          0|
    |reg_644                                    |  32|   0|   32|          0|
    |reg_648                                    |  32|   0|   32|          0|
    |reg_652                                    |  14|   0|   14|          0|
    |reg_658                                    |  32|   0|   32|          0|
    |reg_663                                    |  14|   0|   14|          0|
    |reg_669                                    |  12|   0|   12|          0|
    |reg_673                                    |  46|   0|   46|          0|
    |reg_677                                    |  46|   0|   46|          0|
    |reg_681                                    |  46|   0|   46|          0|
    |reg_685                                    |  46|   0|   46|          0|
    |reg_689                                    |  64|   0|   64|          0|
    |reg_693                                    |  47|   0|   47|          0|
    |reg_697                                    |  45|   0|   45|          0|
    |reg_701                                    |  46|   0|   46|          0|
    |reg_705                                    |  42|   0|   42|          0|
    |reg_709                                    |  41|   0|   41|          0|
    |sext_ln425_1_reg_3684                      |  32|   0|   32|          0|
    |sext_ln679_18_reg_3615                     |  28|   0|   28|          0|
    |sub_ln504_reg_4332                         |  32|   0|   32|          0|
    |sub_ln516_reg_4366                         |  35|   0|   39|          4|
    |sub_ln517_reg_4501                         |  35|   0|   39|          4|
    |sub_ln521_reg_4486                         |  35|   0|   37|          2|
    |sub_ln656_2_reg_3730                       |   4|   0|    4|          0|
    |sub_ln656_reg_3790                         |   4|   0|    4|          0|
    |sub_ln706_2_reg_4204                       |  17|   0|   19|          2|
    |sub_ln706_reg_4167                         |  17|   0|   19|          2|
    |sub_ln716_2_reg_4183                       |  23|   0|   23|          0|
    |sub_ln716_reg_4157                         |  23|   0|   23|          0|
    |sub_ln734_2_reg_4288                       |  25|   0|   25|          0|
    |sub_ln734_reg_4250                         |  25|   0|   25|          0|
    |sub_ln759_reg_3256                         |  23|   0|   23|          0|
    |tmp34_reg_4299                             |  40|   0|   40|          0|
    |tmp35_reg_4376                             |  33|   0|   33|          0|
    |tmp_34_reg_4151                            |   1|   0|    1|          0|
    |tmp_3_reg_3251                             |  14|   0|   14|          0|
    |tmp_43_reg_4177                            |   1|   0|    1|          0|
    |tmp_reg_4162                               |  33|   0|   33|          0|
    |trunc_ln11_reg_4214                        |  32|   0|   32|          0|
    |trunc_ln12_reg_3531                        |  16|   0|   16|          0|
    |trunc_ln12_reg_3531_pp0_iter1_reg          |  16|   0|   16|          0|
    |trunc_ln13_reg_3285                        |  16|   0|   16|          0|
    |trunc_ln14_reg_3541                        |   4|   0|    4|          0|
    |trunc_ln425_2_reg_3523                     |  16|   0|   16|          0|
    |trunc_ln425_2_reg_3523_pp0_iter1_reg       |  16|   0|   16|          0|
    |trunc_ln425_reg_4240                       |  31|   0|   31|          0|
    |trunc_ln472_1_reg_3441                     |  14|   0|   14|          0|
    |trunc_ln591_2_reg_4016                     |  32|   0|   32|          0|
    |trunc_ln605_2_reg_4255                     |  32|   0|   32|          0|
    |trunc_ln653_2_reg_3454                     |   4|   0|    4|          0|
    |trunc_ln733_2_reg_4350                     |  16|   0|   16|          0|
    |trunc_ln733_reg_4309                       |  16|   0|   16|          0|
    |trunc_ln_reg_4010                          |  32|   0|   32|          0|
    |wd1_2_reg_3449                             |   5|   0|    5|          0|
    |wd1_reg_3536                               |   5|   0|    5|          0|
    |wd3_14_reg_3795                            |  32|   0|   32|          0|
    |wd3_15_reg_3395                            |  32|   0|   32|          0|
    |wd3_16_reg_3704                            |  32|   0|   32|          0|
    |wd3_17_reg_3546                            |  32|   0|   32|          0|
    |wd3_18_reg_3552                            |  32|   0|   32|          0|
    |wd3_19_reg_3389                            |  32|   0|   32|          0|
    |wd3_20_reg_4277                            |  15|   0|   15|          0|
    |wd3_22_reg_3735                            |  32|   0|   32|          0|
    |wd3_23_reg_3609                            |  32|   0|   32|          0|
    |wd3_24_reg_3821                            |  32|   0|   32|          0|
    |wd3_25_reg_3741                            |  32|   0|   32|          0|
    |wd3_26_reg_3747                            |  32|   0|   32|          0|
    |wd3_27_reg_3459                            |  32|   0|   32|          0|
    |wd3_28_reg_4326                            |  15|   0|   15|          0|
    |wl_code_table_load_reg_3290                |  13|   0|   13|          0|
    |xa1_reg_4361                               |  35|   0|   37|          2|
    |accumc_load_2_reg_3899                     |  64|  32|   32|          0|
    |accumc_load_3_reg_3311                     |  64|  32|   32|          0|
    |accumc_load_4_reg_3465                     |  64|  32|   32|          0|
    |accumc_load_5_reg_3768                     |  64|  32|   32|          0|
    |accumc_load_6_reg_3477                     |  64|  32|   32|          0|
    |accumc_load_7_reg_3637                     |  64|  32|   32|          0|
    |accumc_load_8_reg_3848                     |  64|  32|   32|          0|
    |accumc_load_9_reg_3643                     |  64|  32|   32|          0|
    |accumd_load_10_reg_3774                    |  64|  32|   32|          0|
    |accumd_load_2_reg_3625                     |  64|  32|   32|          0|
    |accumd_load_3_reg_3317                     |  64|  32|   32|          0|
    |accumd_load_4_reg_3471                     |  64|  32|   32|          0|
    |accumd_load_5_reg_3631                     |  64|  32|   32|          0|
    |accumd_load_6_reg_3483                     |  64|  32|   32|          0|
    |accumd_load_7_reg_3842                     |  64|  32|   32|          0|
    |accumd_load_8_reg_3905                     |  64|  32|   32|          0|
    |accumd_load_9_reg_3323                     |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |6887| 544| 6361|         18|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        decode|  return value|
|input_r                |   in|    8|     ap_none|       input_r|        scalar|
|dec_rlt1_i             |   in|   31|     ap_ovld|      dec_rlt1|       pointer|
|dec_rlt1_o             |  out|   31|     ap_ovld|      dec_rlt1|       pointer|
|dec_rlt1_o_ap_vld      |  out|    1|     ap_ovld|      dec_rlt1|       pointer|
|dec_al1_i              |   in|   16|     ap_ovld|       dec_al1|       pointer|
|dec_al1_o              |  out|   16|     ap_ovld|       dec_al1|       pointer|
|dec_al1_o_ap_vld       |  out|    1|     ap_ovld|       dec_al1|       pointer|
|dec_rlt2_i             |   in|   31|     ap_ovld|      dec_rlt2|       pointer|
|dec_rlt2_o             |  out|   31|     ap_ovld|      dec_rlt2|       pointer|
|dec_rlt2_o_ap_vld      |  out|    1|     ap_ovld|      dec_rlt2|       pointer|
|dec_al2_i              |   in|   15|     ap_ovld|       dec_al2|       pointer|
|dec_al2_o              |  out|   15|     ap_ovld|       dec_al2|       pointer|
|dec_al2_o_ap_vld       |  out|    1|     ap_ovld|       dec_al2|       pointer|
|dec_detl_i             |   in|   15|     ap_ovld|      dec_detl|       pointer|
|dec_detl_o             |  out|   15|     ap_ovld|      dec_detl|       pointer|
|dec_detl_o_ap_vld      |  out|    1|     ap_ovld|      dec_detl|       pointer|
|il                     |   in|    6|     ap_none|            il|       pointer|
|dec_nbl_i              |   in|   15|     ap_ovld|       dec_nbl|       pointer|
|dec_nbl_o              |  out|   15|     ap_ovld|       dec_nbl|       pointer|
|dec_nbl_o_ap_vld       |  out|    1|     ap_ovld|       dec_nbl|       pointer|
|dec_plt1_i             |   in|   32|     ap_ovld|      dec_plt1|       pointer|
|dec_plt1_o             |  out|   32|     ap_ovld|      dec_plt1|       pointer|
|dec_plt1_o_ap_vld      |  out|    1|     ap_ovld|      dec_plt1|       pointer|
|dec_plt2_i             |   in|   32|     ap_ovld|      dec_plt2|       pointer|
|dec_plt2_o             |  out|   32|     ap_ovld|      dec_plt2|       pointer|
|dec_plt2_o_ap_vld      |  out|    1|     ap_ovld|      dec_plt2|       pointer|
|dec_rh1_i              |   in|   31|     ap_ovld|       dec_rh1|       pointer|
|dec_rh1_o              |  out|   31|     ap_ovld|       dec_rh1|       pointer|
|dec_rh1_o_ap_vld       |  out|    1|     ap_ovld|       dec_rh1|       pointer|
|dec_ah1_i              |   in|   16|     ap_ovld|       dec_ah1|       pointer|
|dec_ah1_o              |  out|   16|     ap_ovld|       dec_ah1|       pointer|
|dec_ah1_o_ap_vld       |  out|    1|     ap_ovld|       dec_ah1|       pointer|
|dec_rh2_i              |   in|   31|     ap_ovld|       dec_rh2|       pointer|
|dec_rh2_o              |  out|   31|     ap_ovld|       dec_rh2|       pointer|
|dec_rh2_o_ap_vld       |  out|    1|     ap_ovld|       dec_rh2|       pointer|
|dec_ah2_i              |   in|   15|     ap_ovld|       dec_ah2|       pointer|
|dec_ah2_o              |  out|   15|     ap_ovld|       dec_ah2|       pointer|
|dec_ah2_o_ap_vld       |  out|    1|     ap_ovld|       dec_ah2|       pointer|
|dec_deth_i             |   in|   15|     ap_ovld|      dec_deth|       pointer|
|dec_deth_o             |  out|   15|     ap_ovld|      dec_deth|       pointer|
|dec_deth_o_ap_vld      |  out|    1|     ap_ovld|      dec_deth|       pointer|
|dec_nbh_i              |   in|   15|     ap_ovld|       dec_nbh|       pointer|
|dec_nbh_o              |  out|   15|     ap_ovld|       dec_nbh|       pointer|
|dec_nbh_o_ap_vld       |  out|    1|     ap_ovld|       dec_nbh|       pointer|
|dec_ph1_i              |   in|   32|     ap_ovld|       dec_ph1|       pointer|
|dec_ph1_o              |  out|   32|     ap_ovld|       dec_ph1|       pointer|
|dec_ph1_o_ap_vld       |  out|    1|     ap_ovld|       dec_ph1|       pointer|
|dec_ph2_i              |   in|   32|     ap_ovld|       dec_ph2|       pointer|
|dec_ph2_o              |  out|   32|     ap_ovld|       dec_ph2|       pointer|
|dec_ph2_o_ap_vld       |  out|    1|     ap_ovld|       dec_ph2|       pointer|
|xout1                  |  out|   32|      ap_vld|         xout1|       pointer|
|xout1_ap_vld           |  out|    1|      ap_vld|         xout1|       pointer|
|xout2                  |  out|   32|      ap_vld|         xout2|       pointer|
|xout2_ap_vld           |  out|    1|      ap_vld|         xout2|       pointer|
|dec_del_bpl_address0   |  out|    3|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_ce0        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_we0        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_d0         |  out|   32|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_q0         |   in|   32|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_address1   |  out|    3|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_ce1        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_we1        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_d1         |  out|   32|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_q1         |   in|   32|   ap_memory|   dec_del_bpl|         array|
|dec_del_dltx_address0  |  out|    3|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_ce0       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_we0       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_d0        |  out|   16|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_q0        |   in|   16|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_address1  |  out|    3|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_ce1       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_we1       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_d1        |  out|   16|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_q1        |   in|   16|   ap_memory|  dec_del_dltx|         array|
|dec_del_bph_address0   |  out|    3|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_ce0        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_we0        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_d0         |  out|   32|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_q0         |   in|   32|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_address1   |  out|    3|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_ce1        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_we1        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_d1         |  out|   32|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_q1         |   in|   32|   ap_memory|   dec_del_bph|         array|
|dec_del_dhx_address0   |  out|    3|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_ce0        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_we0        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_d0         |  out|   14|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_q0         |   in|   14|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_address1   |  out|    3|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_ce1        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_we1        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_d1         |  out|   14|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_q1         |   in|   14|   ap_memory|   dec_del_dhx|         array|
|accumc_address0        |  out|    4|   ap_memory|        accumc|         array|
|accumc_ce0             |  out|    1|   ap_memory|        accumc|         array|
|accumc_we0             |  out|    1|   ap_memory|        accumc|         array|
|accumc_d0              |  out|   32|   ap_memory|        accumc|         array|
|accumc_q0              |   in|   32|   ap_memory|        accumc|         array|
|accumc_address1        |  out|    4|   ap_memory|        accumc|         array|
|accumc_ce1             |  out|    1|   ap_memory|        accumc|         array|
|accumc_we1             |  out|    1|   ap_memory|        accumc|         array|
|accumc_d1              |  out|   32|   ap_memory|        accumc|         array|
|accumc_q1              |   in|   32|   ap_memory|        accumc|         array|
|accumd_address0        |  out|    4|   ap_memory|        accumd|         array|
|accumd_ce0             |  out|    1|   ap_memory|        accumd|         array|
|accumd_we0             |  out|    1|   ap_memory|        accumd|         array|
|accumd_d0              |  out|   32|   ap_memory|        accumd|         array|
|accumd_q0              |   in|   32|   ap_memory|        accumd|         array|
|accumd_address1        |  out|    4|   ap_memory|        accumd|         array|
|accumd_ce1             |  out|    1|   ap_memory|        accumd|         array|
|accumd_we1             |  out|    1|   ap_memory|        accumd|         array|
|accumd_d1              |  out|   32|   ap_memory|        accumd|         array|
|accumd_q1              |   in|   32|   ap_memory|        accumd|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 10, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r" [benchmarks/chstone/adpcm/src/adpcm.c:403]   --->   Operation 36 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%dec_del_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 37 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%dec_del_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 38 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 39 'load' 'dec_del_bpl_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 40 'load' 'dec_del_dltx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:412]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln425_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 42 'partselect' 'trunc_ln425_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i4 %trunc_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 43 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln425" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 44 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 45 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%il_load = load i6 %il" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 46 'load' 'il_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i6 %il_load" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 47 'zext' 'zext_ln428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln428" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 48 'getelementptr' 'qq6_code6_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 49 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln425" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 50 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 51 'load' 'wl_code_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%dec_del_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 52 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%dec_del_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 53 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%dec_del_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 54 'load' 'dec_del_bph_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 55 'load' 'dec_del_dhx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 56 [1/1] (1.82ns)   --->   "%tmp_3 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 56 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dec_nbh_load = load i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 57 'load' 'dec_nbh_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i15 %dec_nbh_load" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 58 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbh_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 59 'bitconcatenate' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln759_2 = zext i22 %shl_ln15" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 60 'zext' 'zext_ln759_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.25ns)   --->   "%sub_ln759 = sub i23 %zext_ln759_2, i23 %zext_ln759" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 61 'sub' 'sub_ln759' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%accumc_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 62 'load' 'accumc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%accumd_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 63 'load' 'accumd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%accumd_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 64 'load' 'accumd_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%accumc_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 65 'load' 'accumc_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%dec_del_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 66 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%dec_del_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 67 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 68 'load' 'dec_del_bpl_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 69 'load' 'dec_del_dltx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 70 'load' 'dec_del_bpl_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 71 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 72 'load' 'dec_del_bpl_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 73 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 73 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 74 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 75 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%dec_nbl_load = load i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 76 'load' 'dec_nbl_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i15 %dec_nbl_load" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 77 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbl_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln639_2 = zext i22 %shl_ln" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 79 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.25ns)   --->   "%sub_ln639 = sub i23 %zext_ln639_2, i23 %zext_ln639" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 80 'sub' 'sub_ln639' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln639, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 81 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 82 'load' 'wl_code_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%dec_del_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 83 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%dec_del_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 84 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%dec_del_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 85 'load' 'dec_del_bph_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 86 'load' 'dec_del_dhx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 87 [2/2] (2.32ns)   --->   "%dec_del_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 87 'load' 'dec_del_bph_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 88 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 89 [2/2] (2.32ns)   --->   "%dec_del_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 89 'load' 'dec_del_bph_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 90 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 90 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%dec_deth_load = load i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 91 'load' 'dec_deth_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i15 %dec_deth_load" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 92 'zext' 'zext_ln472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln472 = sext i14 %tmp_3" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 93 'sext' 'sext_ln472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.34ns)   --->   "%mul_ln472 = mul i29 %sext_ln472, i29 %zext_ln472" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 94 'mul' 'mul_ln472' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln759, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 95 'partselect' 'wd' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln758 = sext i16 %wd" [benchmarks/chstone/adpcm/src/adpcm.c:758->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 96 'sext' 'sext_ln758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%tmp_4 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 97 'mux' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln760 = sext i11 %tmp_4" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 98 'sext' 'sext_ln760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln760 = add i17 %sext_ln758, i17 %sext_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 99 'add' 'add_ln760' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%accumc_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 100 'load' 'accumc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%accumd_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 101 'load' 'accumd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 102 [2/2] (2.32ns)   --->   "%accumc_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 102 'load' 'accumc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 103 [2/2] (2.32ns)   --->   "%accumd_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 103 'load' 'accumd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 104 [2/2] (2.32ns)   --->   "%accumc_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 104 'load' 'accumc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 105 [2/2] (2.32ns)   --->   "%accumd_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 105 'load' 'accumd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%accumd_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 106 'load' 'accumd_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%accumc_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 107 'load' 'accumc_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i32 %dec_del_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 108 'sext' 'sext_ln587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln587_8 = sext i32 %dec_del_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 109 'sext' 'sext_ln587_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln587_9 = sext i16 %dec_del_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 110 'sext' 'sext_ln587_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [5/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 111 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 112 'load' 'dec_del_bpl_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 113 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 113 'load' 'dec_del_dltx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln589_42 = sext i32 %dec_del_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 114 'sext' 'sext_ln589_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln589_43 = sext i32 %dec_del_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 115 'sext' 'sext_ln589_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln589_44 = sext i16 %dec_del_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 116 'sext' 'sext_ln589_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [5/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 117 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 118 'load' 'dec_del_bpl_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 119 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 119 'load' 'dec_del_dltx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 120 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 120 'load' 'dec_del_bpl_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 121 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 121 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 122 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 122 'load' 'dec_del_bpl_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 123 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 123 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%dec_detl_load = load i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 124 'load' 'dec_detl_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i15 %dec_detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 125 'zext' 'zext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i16 %qq4_code4_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 126 'sext' 'sext_ln425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (3.34ns)   --->   "%mul_ln425 = mul i31 %sext_ln425, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 127 'mul' 'mul_ln425' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln428 = sext i16 %qq6_code6_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 128 'sext' 'sext_ln428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (3.34ns)   --->   "%mul_ln428 = mul i31 %sext_ln428, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 129 'mul' 'mul_ln428' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i16 %trunc_ln13" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 130 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln640_2 = sext i13 %wl_code_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 131 'sext' 'sext_ln640_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (2.07ns)   --->   "%add_ln640 = add i17 %sext_ln640_2, i17 %sext_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 132 'add' 'add_ln640' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 133 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.87ns)   --->   "%sub_ln672 = sub i40 %shl_ln12, i40 %sext_ln587" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 134 'sub' 'sub_ln672' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%wd3_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 135 'partselect' 'wd3_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln672_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 136 'bitconcatenate' 'shl_ln672_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.87ns)   --->   "%sub_ln672_13 = sub i40 %shl_ln672_11, i40 %sext_ln589_42" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 137 'sub' 'sub_ln672_13' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%wd3_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_13, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 138 'partselect' 'wd3_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln690 = store i16 %dec_del_dltx_load_2, i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 139 'store' 'store_ln690' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln692 = store i16 %dec_del_dltx_load, i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 140 'store' 'store_ln692' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln587_10 = sext i32 %dec_del_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 141 'sext' 'sext_ln587_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln587_11 = sext i32 %dec_del_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 142 'sext' 'sext_ln587_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln587_12 = sext i14 %dec_del_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 143 'sext' 'sext_ln587_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [5/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 144 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [2/2] (2.32ns)   --->   "%dec_del_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 145 'load' 'dec_del_bph_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 146 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 146 'load' 'dec_del_dhx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln589_58 = sext i32 %dec_del_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 147 'sext' 'sext_ln589_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln589_59 = sext i14 %dec_del_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 148 'sext' 'sext_ln589_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [5/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 149 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [2/2] (2.32ns)   --->   "%dec_del_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 150 'load' 'dec_del_bph_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 151 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 151 'load' 'dec_del_dhx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 152 [1/2] (2.32ns)   --->   "%dec_del_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 152 'load' 'dec_del_bph_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 153 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 153 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 154 [1/2] (2.32ns)   --->   "%dec_del_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 154 'load' 'dec_del_bph_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 155 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 155 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 156 [1/2] (3.34ns)   --->   "%mul_ln472 = mul i29 %sext_ln472, i29 %zext_ln472" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 156 'mul' 'mul_ln472' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln472_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln472, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 157 'partselect' 'trunc_ln472_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln756 = sext i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 158 'sext' 'sext_ln756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln756, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 159 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.78ns)   --->   "%select_ln761 = select i1 %tmp_36, i17 0, i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 160 'select' 'select_ln761' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln756 = trunc i17 %select_ln761" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 161 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (2.10ns)   --->   "%icmp_ln763 = icmp_ugt  i17 %select_ln761, i17 22528" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 162 'icmp' 'icmp_ln763' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.75ns)   --->   "%select_ln763 = select i1 %icmp_ln763, i15 22528, i15 %trunc_ln756" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 163 'select' 'select_ln763' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln475 = store i15 %select_ln763, i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 164 'store' 'store_ln475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%wd1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln763, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 165 'partselect' 'wd1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln653_2 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln763, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 166 'partselect' 'trunc_ln653_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln672_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 167 'bitconcatenate' 'shl_ln672_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (2.87ns)   --->   "%sub_ln672_17 = sub i40 %shl_ln672_15, i40 %sext_ln587_10" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 168 'sub' 'sub_ln672_17' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%wd3_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_17, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 169 'partselect' 'wd3_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln690 = store i14 %dec_del_dhx_load_2, i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 170 'store' 'store_ln690' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln692 = store i14 %dec_del_dhx_load, i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 171 'store' 'store_ln692' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 172 [2/2] (2.32ns)   --->   "%accumd_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 172 'load' 'accumd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 173 [1/2] (2.32ns)   --->   "%accumc_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 173 'load' 'accumc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 174 [1/2] (2.32ns)   --->   "%accumd_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 174 'load' 'accumd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 175 [2/2] (2.32ns)   --->   "%accumd_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 175 'load' 'accumd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 176 [1/2] (2.32ns)   --->   "%accumc_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 176 'load' 'accumc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 177 [1/2] (2.32ns)   --->   "%accumd_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 177 'load' 'accumd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 178 [2/2] (2.32ns)   --->   "%accumc_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 178 'load' 'accumc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 179 [2/2] (2.32ns)   --->   "%accumc_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 179 'load' 'accumc_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 180 [4/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 180 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 181 'load' 'dec_del_bpl_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 182 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 182 'load' 'dec_del_dltx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 183 [4/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 183 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 184 'load' 'dec_del_bpl_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 185 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 185 'load' 'dec_del_dltx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln589_48 = sext i32 %dec_del_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 186 'sext' 'sext_ln589_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln589_49 = sext i32 %dec_del_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 187 'sext' 'sext_ln589_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln589_50 = sext i16 %dec_del_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 188 'sext' 'sext_ln589_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [5/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 189 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln589_51 = sext i32 %dec_del_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 190 'sext' 'sext_ln589_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln589_52 = sext i32 %dec_del_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 191 'sext' 'sext_ln589_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln589_53 = sext i16 %dec_del_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 192 'sext' 'sext_ln589_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [5/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 193 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/2] (3.34ns)   --->   "%mul_ln425 = mul i31 %sext_ln425, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 194 'mul' 'mul_ln425' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln425_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln425, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 195 'partselect' 'trunc_ln425_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/2] (3.34ns)   --->   "%mul_ln428 = mul i31 %sext_ln428, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 196 'mul' 'mul_ln428' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln428, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 197 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln636 = sext i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 198 'sext' 'sext_ln636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln636, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 199 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.78ns)   --->   "%select_ln641 = select i1 %tmp_27, i17 0, i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 200 'select' 'select_ln641' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln636 = trunc i17 %select_ln641" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 201 'trunc' 'trunc_ln636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (2.10ns)   --->   "%icmp_ln643 = icmp_ugt  i17 %select_ln641, i17 18432" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 202 'icmp' 'icmp_ln643' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.75ns)   --->   "%select_ln643 = select i1 %icmp_ln643, i15 18432, i15 %trunc_ln636" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 203 'select' 'select_ln643' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln433 = store i15 %select_ln643, i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 204 'store' 'store_ln433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln643, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 205 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln643, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 206 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln672_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 207 'bitconcatenate' 'shl_ln672_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (2.87ns)   --->   "%sub_ln672_15 = sub i40 %shl_ln672_13, i40 %sext_ln589_48" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 208 'sub' 'sub_ln672_15' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%wd3_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_15, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 209 'partselect' 'wd3_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln672_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 210 'bitconcatenate' 'shl_ln672_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (2.87ns)   --->   "%sub_ln672_16 = sub i40 %shl_ln672_14, i40 %sext_ln589_51" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 211 'sub' 'sub_ln672_16' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%wd3_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_16, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 212 'partselect' 'wd3_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln688 = store i16 %dec_del_dltx_load_4, i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 213 'store' 'store_ln688' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln587_14 = sext i14 %dec_del_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 214 'sext' 'sext_ln587_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [4/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 215 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/2] (2.32ns)   --->   "%dec_del_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 216 'load' 'dec_del_bph_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 217 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 217 'load' 'dec_del_dhx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln589_57 = sext i32 %dec_del_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 218 'sext' 'sext_ln589_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln589_75 = sext i14 %dec_del_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 219 'sext' 'sext_ln589_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [4/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 220 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/2] (2.32ns)   --->   "%dec_del_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 221 'load' 'dec_del_bph_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 222 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 222 'load' 'dec_del_dhx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln589_64 = sext i32 %dec_del_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 223 'sext' 'sext_ln589_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln589_65 = sext i14 %dec_del_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 224 'sext' 'sext_ln589_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [5/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 225 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln589_67 = sext i32 %dec_del_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 226 'sext' 'sext_ln589_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln589_78 = sext i14 %dec_del_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 227 'sext' 'sext_ln589_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln589_68 = sext i14 %dec_del_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 228 'sext' 'sext_ln589_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [5/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 229 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln656_2 = zext i5 %wd1_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 230 'zext' 'zext_ln656_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%ilb_table_addr_2 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 231 'getelementptr' 'ilb_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (2.32ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 232 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_4 : Operation 233 [1/1] (1.81ns)   --->   "%icmp_ln668_2 = icmp_eq  i14 %trunc_ln472_1, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 233 'icmp' 'icmp_ln668_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln672_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 234 'bitconcatenate' 'shl_ln672_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (2.87ns)   --->   "%sub_ln672_19 = sub i40 %shl_ln672_17, i40 %sext_ln589_57" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 235 'sub' 'sub_ln672_19' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%wd3_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_19, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 236 'partselect' 'wd3_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668_2, void %upzero_label11.i122, void %for.inc.i120" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 237 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln679_18 = sext i14 %trunc_ln472_1" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 238 'sext' 'sext_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_4 : Operation 239 [2/2] (3.34ns)   --->   "%mul_ln679_17 = mul i28 %sext_ln679_18, i28 %sext_ln587_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 239 'mul' 'mul_ln679_17' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [2/2] (3.34ns)   --->   "%mul_ln679_19 = mul i28 %sext_ln679_18, i28 %sext_ln589_75" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 240 'mul' 'mul_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [2/2] (3.34ns)   --->   "%mul_ln679_22 = mul i28 %sext_ln679_18, i28 %sext_ln589_78" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 241 'mul' 'mul_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (2.32ns)   --->   "%store_ln688 = store i14 %dec_del_dhx_load_4, i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 242 'store' 'store_ln688' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln693 = store i14 %trunc_ln472_1, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 243 'store' 'store_ln693' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 244 [1/2] (2.32ns)   --->   "%accumd_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 244 'load' 'accumd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 245 [2/2] (2.32ns)   --->   "%accumc_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 245 'load' 'accumc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 246 [1/2] (2.32ns)   --->   "%accumd_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 246 'load' 'accumd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 247 [1/2] (2.32ns)   --->   "%accumc_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 247 'load' 'accumc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 248 [1/2] (2.32ns)   --->   "%accumc_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 248 'load' 'accumc_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 249 [2/2] (2.32ns)   --->   "%accumd_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 249 'load' 'accumd_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 250 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_9, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 250 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_4, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 251 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln587_13 = sext i16 %dec_del_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 252 'sext' 'sext_ln587_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [3/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 253 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln589_40 = sext i32 %dec_del_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 254 'sext' 'sext_ln589_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln589_41 = sext i16 %dec_del_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 255 'sext' 'sext_ln589_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [5/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 256 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln589_70 = sext i16 %dec_del_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 257 'sext' 'sext_ln589_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [3/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 258 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln589_45 = sext i32 %dec_del_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 259 'sext' 'sext_ln589_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln589_46 = sext i32 %dec_del_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 260 'sext' 'sext_ln589_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln589_47 = sext i16 %dec_del_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 261 'sext' 'sext_ln589_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [5/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 262 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [4/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 263 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln589_73 = sext i16 %dec_del_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 264 'sext' 'sext_ln589_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [4/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 265 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln425_1 = sext i16 %trunc_ln425_2" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 266 'sext' 'sext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln656 = zext i5 %wd1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 267 'zext' 'zext_ln656' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 268 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [2/2] (2.32ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 269 'load' 'ilb_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_5 : Operation 270 [1/1] (2.07ns)   --->   "%icmp_ln668 = icmp_eq  i16 %trunc_ln425_2, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 270 'icmp' 'icmp_ln668' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln672_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 271 'bitconcatenate' 'shl_ln672_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (2.87ns)   --->   "%sub_ln672_14 = sub i40 %shl_ln672_12, i40 %sext_ln589_45" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 272 'sub' 'sub_ln672_14' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%wd3_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_14, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 273 'partselect' 'wd3_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668, void %upzero_label11.i, void %for.inc.i35" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 274 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [2/2] (3.34ns)   --->   "%mul_ln679 = mul i32 %sext_ln425_1, i32 %sext_ln587_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 275 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [2/2] (3.34ns)   --->   "%mul_ln679_13 = mul i32 %sext_ln425_1, i32 %sext_ln589_70" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 276 'mul' 'mul_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [2/2] (3.34ns)   --->   "%mul_ln679_16 = mul i32 %sext_ln425_1, i32 %sext_ln589_73" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 277 'mul' 'mul_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (2.32ns)   --->   "%store_ln689 = store i16 %dec_del_dltx_load_3, i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 278 'store' 'store_ln689' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln691 = store i16 %dec_del_dltx_load_1, i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 279 'store' 'store_ln691' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 280 [3/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 280 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln589_54 = sext i32 %dec_del_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 281 'sext' 'sext_ln589_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln589_55 = sext i32 %dec_del_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 282 'sext' 'sext_ln589_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln589_56 = sext i14 %dec_del_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 283 'sext' 'sext_ln589_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [5/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 284 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [3/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 285 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln589_61 = sext i32 %dec_del_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 286 'sext' 'sext_ln589_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln589_62 = sext i14 %dec_del_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 287 'sext' 'sext_ln589_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [5/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 288 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln589_63 = sext i32 %dec_del_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 289 'sext' 'sext_ln589_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [4/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 290 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln589_66 = sext i32 %dec_del_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 291 'sext' 'sext_ln589_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [4/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 292 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/2] (2.32ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 293 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_5 : Operation 294 [1/1] (1.73ns)   --->   "%sub_ln656_2 = sub i4 11, i4 %trunc_ln653_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 294 'sub' 'sub_ln656_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln672_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 295 'bitconcatenate' 'shl_ln672_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (2.87ns)   --->   "%sub_ln672_18 = sub i40 %shl_ln672_16, i40 %sext_ln589_54" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 296 'sub' 'sub_ln672_18' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%wd3_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_18, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 297 'partselect' 'wd3_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln672_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 298 'bitconcatenate' 'shl_ln672_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (2.87ns)   --->   "%sub_ln672_21 = sub i40 %shl_ln672_19, i40 %sext_ln589_63" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 299 'sub' 'sub_ln672_21' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%wd3_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_21, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 300 'partselect' 'wd3_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln672_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 301 'bitconcatenate' 'shl_ln672_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (2.87ns)   --->   "%sub_ln672_22 = sub i40 %shl_ln672_20, i40 %sext_ln589_66" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 302 'sub' 'sub_ln672_22' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%wd3_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_22, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 303 'partselect' 'wd3_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/2] (3.34ns)   --->   "%mul_ln679_17 = mul i28 %sext_ln679_18, i28 %sext_ln587_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 304 'mul' 'mul_ln679_17' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/2] (3.34ns)   --->   "%mul_ln679_19 = mul i28 %sext_ln679_18, i28 %sext_ln589_75" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 305 'mul' 'mul_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/2] (3.34ns)   --->   "%mul_ln679_22 = mul i28 %sext_ln679_18, i28 %sext_ln589_78" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 306 'mul' 'mul_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_27, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 307 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 308 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_23, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 308 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 309 [1/1] (2.32ns)   --->   "%store_ln689 = store i14 %dec_del_dhx_load_3, i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 309 'store' 'store_ln689' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_5 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln691 = store i14 %dec_del_dhx_load_1, i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 310 'store' 'store_ln691' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_5 : Operation 311 [1/2] (2.32ns)   --->   "%accumc_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 311 'load' 'accumc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 312 [2/2] (2.32ns)   --->   "%accumd_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 312 'load' 'accumd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 313 [2/2] (2.32ns)   --->   "%accumc_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 313 'load' 'accumc_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 314 [1/2] (2.32ns)   --->   "%accumd_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 314 'load' 'accumd_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 315 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_7, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 315 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 316 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 316 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 317 [2/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 317 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln589 = sext i32 %dec_del_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 318 'sext' 'sext_ln589' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln589_69 = sext i16 %dec_del_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 319 'sext' 'sext_ln589_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [4/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 320 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [2/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 321 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [4/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 322 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln589_72 = sext i16 %dec_del_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 323 'sext' 'sext_ln589_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [3/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 324 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [3/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 325 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/2] (2.32ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 326 'load' 'ilb_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_6 : Operation 327 [1/1] (1.73ns)   --->   "%sub_ln656 = sub i4 9, i4 %trunc_ln14" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 327 'sub' 'sub_ln656' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln672_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 328 'bitconcatenate' 'shl_ln672_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (2.87ns)   --->   "%sub_ln672_12 = sub i40 %shl_ln672_s, i40 %sext_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 329 'sub' 'sub_ln672_12' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%wd3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_12, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 330 'partselect' 'wd3_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/2] (3.34ns)   --->   "%mul_ln679 = mul i32 %sext_ln425_1, i32 %sext_ln587_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 331 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [2/2] (3.34ns)   --->   "%mul_ln679_12 = mul i32 %sext_ln425_1, i32 %sext_ln589_69" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 332 'mul' 'mul_ln679_12' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/2] (3.34ns)   --->   "%mul_ln679_13 = mul i32 %sext_ln425_1, i32 %sext_ln589_70" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 333 'mul' 'mul_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [2/2] (3.34ns)   --->   "%mul_ln679_15 = mul i32 %sext_ln425_1, i32 %sext_ln589_72" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 334 'mul' 'mul_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/2] (3.34ns)   --->   "%mul_ln679_16 = mul i32 %sext_ln425_1, i32 %sext_ln589_73" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 335 'mul' 'mul_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_19, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 336 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 337 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_15, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 337 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 338 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 338 'br' 'br_ln688' <Predicate = (icmp_ln668)> <Delay = 1.58>
ST_6 : Operation 339 [1/1] (2.32ns)   --->   "%store_ln693 = store i16 %trunc_ln425_2, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 339 'store' 'store_ln693' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 340 [2/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 340 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [4/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 341 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [2/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 342 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln589_60 = sext i32 %dec_del_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 343 'sext' 'sext_ln589_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [4/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 344 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln589_77 = sext i14 %dec_del_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 345 'sext' 'sext_ln589_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [3/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 346 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [3/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 347 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%sub_ln656_2cast = zext i4 %sub_ln656_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 348 'zext' 'sub_ln656_2cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (3.56ns)   --->   "%wd3_21 = lshr i12 %ilb_table_load_2, i12 %sub_ln656_2cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 349 'lshr' 'wd3_21' <Predicate = true> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln657_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_21, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 350 'bitconcatenate' 'shl_ln657_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln478 = store i15 %shl_ln657_2, i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 351 'store' 'store_ln478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln672_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 352 'bitconcatenate' 'shl_ln672_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (2.87ns)   --->   "%sub_ln672_20 = sub i40 %shl_ln672_18, i40 %sext_ln589_60" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 353 'sub' 'sub_ln672_20' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%wd3_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_20, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 354 'partselect' 'wd3_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%sext_ln679_19 = sext i28 %mul_ln679_17" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 355 'sext' 'sext_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_19, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 356 'bitselect' 'tmp_37' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%select_ln666_17 = select i1 %tmp_37, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 357 'select' 'select_ln666_17' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_17 = add i32 %select_ln666_17, i32 %wd3_27" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 358 'add' 'add_ln684_17' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%sext_ln679_21 = sext i28 %mul_ln679_19" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 359 'sext' 'sext_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_21, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 360 'bitselect' 'tmp_39' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%select_ln666_19 = select i1 %tmp_39, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 361 'select' 'select_ln666_19' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_19 = add i32 %select_ln666_19, i32 %wd3_23" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 362 'add' 'add_ln684_19' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 363 [2/2] (3.34ns)   --->   "%mul_ln679_21 = mul i28 %sext_ln679_18, i28 %sext_ln589_77" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 363 'mul' 'mul_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%sext_ln679_24 = sext i28 %mul_ln679_22" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 364 'sext' 'sext_ln679_24' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_24, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 365 'bitselect' 'tmp_42' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%select_ln666_22 = select i1 %tmp_42, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 366 'select' 'select_ln666_22' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_22 = add i32 %select_ln666_22, i32 %wd3_26" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 367 'add' 'add_ln684_22' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_22, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 368 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 369 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_25, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 369 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 370 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit140" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 370 'br' 'br_ln688' <Predicate = (icmp_ln668_2)> <Delay = 1.58>
ST_6 : Operation 371 [2/2] (2.32ns)   --->   "%accumc_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 371 'load' 'accumc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 372 [1/2] (2.32ns)   --->   "%accumd_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 372 'load' 'accumd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 373 [1/2] (2.32ns)   --->   "%accumc_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 373 'load' 'accumc_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 374 [2/2] (2.32ns)   --->   "%accumd_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 374 'load' 'accumd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 375 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_9, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 375 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 376 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_5, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 376 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 377 [1/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 377 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [3/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 378 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 379 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln589_71 = sext i16 %dec_del_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 380 'sext' 'sext_ln589_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 381 [3/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 381 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [2/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 382 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [2/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 383 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%sub_ln656cast = zext i4 %sub_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 384 'zext' 'sub_ln656cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (3.56ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln656cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 385 'lshr' 'wd3' <Predicate = true> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 386 'bitconcatenate' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln436 = store i15 %shl_ln11, i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 387 'store' 'store_ln436' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%sext_ln679 = sext i32 %mul_ln679" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 388 'sext' 'sext_ln679' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 389 'bitselect' 'tmp_28' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%select_ln666 = select i1 %tmp_28, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 390 'select' 'select_ln666' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684 = add i32 %select_ln666, i32 %wd3_19" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 391 'add' 'add_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/2] (3.34ns)   --->   "%mul_ln679_12 = mul i32 %sext_ln425_1, i32 %sext_ln589_69" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 392 'mul' 'mul_ln679_12' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%sext_ln679_14 = sext i32 %mul_ln679_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 393 'sext' 'sext_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_14, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 394 'bitselect' 'tmp_30' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%select_ln666_13 = select i1 %tmp_30, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 395 'select' 'select_ln666_13' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_13 = add i32 %select_ln666_13, i32 %wd3_15" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 396 'add' 'add_ln684_13' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [2/2] (3.34ns)   --->   "%mul_ln679_14 = mul i32 %sext_ln425_1, i32 %sext_ln589_71" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 397 'mul' 'mul_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/2] (3.34ns)   --->   "%mul_ln679_15 = mul i32 %sext_ln425_1, i32 %sext_ln589_72" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 398 'mul' 'mul_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%sext_ln679_17 = sext i32 %mul_ln679_16" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 399 'sext' 'sext_ln679_17' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_17, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 400 'bitselect' 'tmp_33' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%select_ln666_16 = select i1 %tmp_33, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 401 'select' 'select_ln666_16' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_16 = add i32 %select_ln666_16, i32 %wd3_18" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 402 'add' 'add_ln684_16' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_14, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 403 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 404 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_17, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 404 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 405 [1/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 405 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln589_74 = sext i14 %dec_del_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 406 'sext' 'sext_ln589_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [3/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 407 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 408 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln589_76 = sext i14 %dec_del_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 409 'sext' 'sext_ln589_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [3/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 410 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [2/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 411 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [2/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 412 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_17, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 413 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 414 [2/2] (3.34ns)   --->   "%mul_ln679_18 = mul i28 %sext_ln679_18, i28 %sext_ln589_74" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 414 'mul' 'mul_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_19, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 415 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 416 [2/2] (3.34ns)   --->   "%mul_ln679_20 = mul i28 %sext_ln679_18, i28 %sext_ln589_76" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 416 'mul' 'mul_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/2] (3.34ns)   --->   "%mul_ln679_21 = mul i28 %sext_ln679_18, i28 %sext_ln589_77" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 417 'mul' 'mul_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit140" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 418 'br' 'br_ln688' <Predicate = (!icmp_ln668_2)> <Delay = 1.58>
ST_7 : Operation 419 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_24, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 419 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 420 [1/2] (2.32ns)   --->   "%accumc_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 420 'load' 'accumc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 421 [1/2] (2.32ns)   --->   "%accumd_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 421 'load' 'accumd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 422 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_8, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 422 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 423 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_3, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 423 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 424 [2/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 424 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [2/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 425 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 426 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 427 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (3.04ns)   --->   "%add_ln589 = add i46 %zl, i46 %mul_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 428 'add' 'add_ln589' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 429 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%sext_ln679_13 = sext i32 %mul_ln679_12" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 430 'sext' 'sext_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_13, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 431 'bitselect' 'tmp_29' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%select_ln666_12 = select i1 %tmp_29, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 432 'select' 'select_ln666_12' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_12 = add i32 %select_ln666_12, i32 %wd3_14" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 433 'add' 'add_ln684_12' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 434 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_13, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 434 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 435 [1/2] (3.34ns)   --->   "%mul_ln679_14 = mul i32 %sext_ln425_1, i32 %sext_ln589_71" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 435 'mul' 'mul_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%sext_ln679_16 = sext i32 %mul_ln679_15" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 436 'sext' 'sext_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_16, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 437 'bitselect' 'tmp_32' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%select_ln666_15 = select i1 %tmp_32, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 438 'select' 'select_ln666_15' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 439 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_15 = add i32 %select_ln666_15, i32 %wd3_17" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 439 'add' 'add_ln684_15' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 440 'br' 'br_ln688' <Predicate = (!icmp_ln668)> <Delay = 1.58>
ST_8 : Operation 441 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_16, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 441 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 442 [2/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 442 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [2/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 443 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [1/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 444 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 445 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (3.04ns)   --->   "%add_ln589_14 = add i46 %zl_5, i46 %mul_ln589_15" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 446 'add' 'add_ln589_14' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 447 [1/2] (3.34ns)   --->   "%mul_ln679_18 = mul i28 %sext_ln679_18, i28 %sext_ln589_74" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 447 'mul' 'mul_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/2] (3.34ns)   --->   "%mul_ln679_20 = mul i28 %sext_ln679_18, i28 %sext_ln589_76" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 448 'mul' 'mul_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%sext_ln679_23 = sext i28 %mul_ln679_21" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 449 'sext' 'sext_ln679_23' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_23, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 450 'bitselect' 'tmp_41' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%select_ln666_21 = select i1 %tmp_41, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 451 'select' 'select_ln666_21' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 452 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_21 = add i32 %select_ln666_21, i32 %wd3_25" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 452 'add' 'add_ln684_21' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%storemerge28 = phi i32 %add_ln684_22, void %upzero_label11.i122, i32 %wd3_26, void %for.inc.i120"   --->   Operation 453 'phi' 'storemerge28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %storemerge28, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 454 'store' 'store_ln672' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 455 [2/2] (2.32ns)   --->   "%accumc_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 455 'load' 'accumc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 456 [2/2] (2.32ns)   --->   "%accumd_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 456 'load' 'accumd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 457 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_8, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 457 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 458 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 458 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 459 [1/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 459 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [1/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 460 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (3.04ns)   --->   "%add_ln589_11 = add i46 %mul_ln589_12, i46 %mul_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 461 'add' 'add_ln589_11' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%sext_ln679_15 = sext i32 %mul_ln679_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 462 'sext' 'sext_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_15, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 463 'bitselect' 'tmp_31' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%select_ln666_14 = select i1 %tmp_31, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 464 'select' 'select_ln666_14' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_14 = add i32 %select_ln666_14, i32 %wd3_16" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 465 'add' 'add_ln684_14' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 466 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_15, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 466 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln684_16, void %upzero_label11.i, i32 %wd3_18, void %for.inc.i35"   --->   Operation 467 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %storemerge, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 468 'store' 'store_ln672' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 469 [1/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 469 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 470 [1/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 470 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (3.04ns)   --->   "%add_ln589_16 = add i46 %mul_ln589_17, i46 %mul_ln589_18" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 471 'add' 'add_ln589_16' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%sext_ln679_20 = sext i28 %mul_ln679_18" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 472 'sext' 'sext_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_20, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 473 'bitselect' 'tmp_38' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%select_ln666_18 = select i1 %tmp_38, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 474 'select' 'select_ln666_18' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 475 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_18 = add i32 %select_ln666_18, i32 %wd3_22" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 475 'add' 'add_ln684_18' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%sext_ln679_22 = sext i28 %mul_ln679_20" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 476 'sext' 'sext_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_22, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 477 'bitselect' 'tmp_40' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%select_ln666_20 = select i1 %tmp_40, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 478 'select' 'select_ln666_20' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_20 = add i32 %select_ln666_20, i32 %wd3_24" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 479 'add' 'add_ln684_20' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_21, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 480 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 481 [1/2] (2.32ns)   --->   "%accumc_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 481 'load' 'accumc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 482 [1/2] (2.32ns)   --->   "%accumd_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 482 'load' 'accumd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 483 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_7, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 483 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 484 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_5, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 484 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 485 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_3, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 485 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 486 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_2, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 486 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 10 <SV = 9> <Delay = 3.04>
ST_10 : Operation 487 [1/1] (3.04ns)   --->   "%add_ln589_10 = add i46 %add_ln589, i46 %mul_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 487 'add' 'add_ln589_10' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 488 [1/1] (3.04ns)   --->   "%add_ln589_12 = add i46 %add_ln589_11, i46 %mul_ln589_11" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 488 'add' 'add_ln589_12' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_12, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 489 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 490 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_14, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 490 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 491 [1/1] (3.04ns)   --->   "%add_ln589_15 = add i46 %add_ln589_14, i46 %mul_ln589_14" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 491 'add' 'add_ln589_15' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 492 [1/1] (3.04ns)   --->   "%add_ln589_17 = add i46 %add_ln589_16, i46 %mul_ln589_16" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 492 'add' 'add_ln589_17' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_18, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 493 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 494 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_20, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 494 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 495 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_4, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 495 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 496 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_2, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 496 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 497 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_1, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 497 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 498 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_1, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 498 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 11 <SV = 10> <Delay = 3.04>
ST_11 : Operation 499 [1/1] (3.04ns)   --->   "%zl_4 = add i46 %add_ln589_12, i46 %add_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 499 'add' 'zl_4' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_4, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 500 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (3.04ns)   --->   "%zl_6 = add i46 %add_ln589_17, i46 %add_ln589_15" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 501 'add' 'zl_6' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln591_2 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_6, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 502 'partselect' 'trunc_ln591_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.87>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%dec_rlt2_load = load i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 503 'load' 'dec_rlt2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%dec_al2_load = load i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 504 'load' 'dec_al2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 505 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln600_7 = sext i32 %pl2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 506 'sext' 'sext_ln600_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln604_4 = sext i15 %dec_al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 507 'sext' 'sext_ln604_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [5/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 508 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [1/1] (2.55ns)   --->   "%add_ln440 = add i32 %sext_ln425_1, i32 %trunc_ln" [benchmarks/chstone/adpcm/src/adpcm.c:440]   --->   Operation 509 'add' 'add_ln440' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln472_1 = sext i14 %trunc_ln472_1" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 510 'sext' 'sext_ln472_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (2.55ns)   --->   "%add_ln481 = add i32 %sext_ln472_1, i32 %trunc_ln591_2" [benchmarks/chstone/adpcm/src/adpcm.c:481]   --->   Operation 511 'add' 'add_ln481' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.87>
ST_13 : Operation 512 [4/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 512 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%dec_plt1_load = load i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 513 'load' 'dec_plt1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%dec_plt2_load = load i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 514 'load' 'dec_plt2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln705 = sext i32 %add_ln440" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 515 'sext' 'sext_ln705' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln705_4 = sext i32 %dec_plt1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 516 'sext' 'sext_ln705_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 517 [5/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 517 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %dec_plt2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 518 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [5/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 519 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%store_ln457 = store i32 %dec_plt1_load, i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:457]   --->   Operation 520 'store' 'store_ln457' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%store_ln458 = store i32 %add_ln440, i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:458]   --->   Operation 521 'store' 'store_ln458' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 522 [3/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 522 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [4/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 523 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 524 [4/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 524 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%dec_ph1_load = load i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 525 'load' 'dec_ph1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 526 [1/1] (0.00ns)   --->   "%dec_ph2_load = load i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 526 'load' 'dec_ph2_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln705_5 = sext i32 %add_ln481" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 527 'sext' 'sext_ln705_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln705_6 = sext i32 %dec_ph1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 528 'sext' 'sext_ln705_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 529 [5/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 529 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i32 %dec_ph2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 530 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 531 [5/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 531 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%store_ln498 = store i32 %dec_ph1_load, i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:498]   --->   Operation 532 'store' 'store_ln498' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln499 = store i32 %add_ln481, i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:499]   --->   Operation 533 'store' 'store_ln499' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.87>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%dec_rlt1_load = load i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 534 'load' 'dec_rlt1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%dec_al1_load = load i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 535 'load' 'dec_al1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 536 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln600 = sext i32 %pl" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 537 'sext' 'sext_ln600' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln600_6 = sext i16 %dec_al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 538 'sext' 'sext_ln600_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 539 [5/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 539 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 540 [2/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 540 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [3/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 541 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 542 [3/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 542 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%store_ln455 = store i31 %dec_rlt1_load, i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:455]   --->   Operation 543 'store' 'store_ln455' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%dec_rh2_load = load i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 544 'load' 'dec_rh2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%dec_ah2_load = load i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 545 'load' 'dec_ah2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%pl2_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 546 'bitconcatenate' 'pl2_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln600_10 = sext i32 %pl2_2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 547 'sext' 'sext_ln600_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln604_6 = sext i15 %dec_ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 548 'sext' 'sext_ln604_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 549 [5/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 549 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 550 [4/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 550 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 551 [4/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 551 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 552 [2/2] (2.32ns)   --->   "%accumc_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 552 'load' 'accumc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_15 : Operation 553 [2/2] (2.32ns)   --->   "%accumd_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 553 'load' 'accumd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 16 <SV = 15> <Delay = 3.87>
ST_16 : Operation 554 [4/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 554 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 555 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [2/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 556 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [2/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 557 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [1/1] (0.00ns)   --->   "%dec_rh1_load = load i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 558 'load' 'dec_rh1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 559 [1/1] (0.00ns)   --->   "%dec_ah1_load = load i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 559 'load' 'dec_ah1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%pl_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 560 'bitconcatenate' 'pl_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln600_8 = sext i32 %pl_5" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 561 'sext' 'sext_ln600_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln600_9 = sext i16 %dec_ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 562 'sext' 'sext_ln600_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 563 [5/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 563 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 564 [4/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 564 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [3/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 565 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [3/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 566 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%store_ln496 = store i31 %dec_rh1_load, i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:496]   --->   Operation 567 'store' 'store_ln496' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 568 [1/2] (2.32ns)   --->   "%accumc_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 568 'load' 'accumc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_16 : Operation 569 [1/2] (2.32ns)   --->   "%accumd_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 569 'load' 'accumd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 570 [3/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 570 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln604 = sext i15 %dec_al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 571 'sext' 'sext_ln604' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 572 [1/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 572 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 573 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 574 [1/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 574 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_al2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 575 'bitconcatenate' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln716 = sext i22 %shl_ln13" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 576 'sext' 'sext_ln716' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 577 [1/1] (2.25ns)   --->   "%sub_ln716 = sub i23 %sext_ln716, i23 %sext_ln604" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 577 'sub' 'sub_ln716' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 578 [4/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 578 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 579 [3/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 579 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 580 [2/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 580 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 581 [2/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 581 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln517 = sext i32 %accumc_load" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 582 'sext' 'sext_ln517' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 583 [1/1] (0.00ns)   --->   "%accumc_load_10_cast = sext i32 %accumc_load_10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 583 'sext' 'accumc_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 584 [1/1] (2.55ns)   --->   "%tmp = add i33 %accumc_load_10_cast, i33 %sext_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 584 'add' 'tmp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 585 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 585 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_17 : Operation 586 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 586 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 587 [2/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 587 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 588 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_al1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 588 'bitconcatenate' 'wd2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_18 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln702 = sext i18 %wd2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 589 'sext' 'sext_ln702' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_18 : Operation 590 [1/1] (2.13ns)   --->   "%sub_ln706 = sub i19 0, i19 %sext_ln702" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 590 'sub' 'sub_ln706' <Predicate = (!tmp_34)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 591 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%trunc_ln15 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 592 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%sext_ln716_4 = sext i16 %trunc_ln15" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 593 'sext' 'sext_ln716_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%select_ln716 = select i1 %tmp_35, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 594 'select' 'select_ln716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 595 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln716 = add i17 %sext_ln716_4, i17 %select_ln716" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 595 'add' 'add_ln716' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 596 [3/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 596 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln604_5 = sext i15 %dec_ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 597 'sext' 'sext_ln604_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 598 [2/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 598 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 599 [1/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 599 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 600 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 601 [1/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 601 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln716_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_ah2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 602 'bitconcatenate' 'shl_ln716_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln716_5 = sext i22 %shl_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 603 'sext' 'sext_ln716_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 604 [1/1] (2.25ns)   --->   "%sub_ln716_2 = sub i23 %sext_ln716_5, i23 %sext_ln604_5" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 604 'sub' 'sub_ln716_2' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_cast = sext i33 %tmp" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 605 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 606 [5/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 606 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.87>
ST_19 : Operation 607 [1/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 607 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_al1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 608 'partselect' 'tmp_s' <Predicate = (tmp_34)> <Delay = 0.00>
ST_19 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%sext_ln707 = sext i11 %tmp_s" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 609 'sext' 'sext_ln707' <Predicate = (tmp_34)> <Delay = 0.00>
ST_19 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 610 'partselect' 'tmp_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%select_ln705 = select i1 %tmp_34, i12 %sext_ln707, i12 %tmp_1" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 611 'select' 'select_ln705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%sext_ln708_4 = sext i12 %select_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 612 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 613 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl2 = add i17 %add_ln716, i17 %sext_ln708_4" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 613 'add' 'apl2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [2/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 614 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 615 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/1] (0.00ns)   --->   "%wd2_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_ah1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 616 'bitconcatenate' 'wd2_2' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_19 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln702_2 = sext i18 %wd2_2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 617 'sext' 'sext_ln702_2' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_19 : Operation 618 [1/1] (2.13ns)   --->   "%sub_ln706_2 = sub i19 0, i19 %sext_ln702_2" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 618 'sub' 'sub_ln706_2' <Predicate = (!tmp_43)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 619 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%trunc_ln716_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716_2, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 620 'partselect' 'trunc_ln716_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%sext_ln716_6 = sext i16 %trunc_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 621 'sext' 'sext_ln716_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%select_ln716_2 = select i1 %tmp_44, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 622 'select' 'select_ln716_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 623 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln716_5 = add i17 %sext_ln716_6, i17 %select_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 623 'add' 'add_ln716_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 624 [4/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 624 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 625 [1/1] (3.07ns)   --->   "%pl_4 = add i47 %mul_ln604, i47 %mul_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 625 'add' 'pl_4' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_4, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 626 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 627 [1/1] (2.10ns)   --->   "%icmp_ln719 = icmp_sgt  i17 %apl2, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 627 'icmp' 'icmp_ln719' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 628 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_ah1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 629 'partselect' 'tmp_2' <Predicate = (tmp_43)> <Delay = 0.00>
ST_20 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%sext_ln707_2 = sext i11 %tmp_2" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 630 'sext' 'sext_ln707_2' <Predicate = (tmp_43)> <Delay = 0.00>
ST_20 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706_2, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 631 'partselect' 'tmp_5' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_20 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%select_ln705_2 = select i1 %tmp_43, i12 %sext_ln707_2, i12 %tmp_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 632 'select' 'select_ln705_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%sext_ln708_5 = sext i12 %select_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 633 'sext' 'sext_ln708_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 634 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl2_8 = add i17 %add_ln716_5, i17 %sext_ln708_5" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 634 'add' 'apl2_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln516_4 = sext i32 %accumd_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 635 'sext' 'sext_ln516_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 636 [5/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 636 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 637 [3/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 637 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.87>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i16 %dec_al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 638 'sext' 'sext_ln602' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 639 [1/1] (2.55ns)   --->   "%add_ln422 = add i32 %trunc_ln11, i32 %trunc_ln" [benchmarks/chstone/adpcm/src/adpcm.c:422]   --->   Operation 639 'add' 'add_ln422' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %add_ln422" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 640 'trunc' 'trunc_ln425' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 641 [1/1] (0.78ns)   --->   "%apl2_6 = select i1 %icmp_ln719, i17 12288, i17 %apl2" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 641 'select' 'apl2_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %apl2_6" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 642 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (2.10ns)   --->   "%icmp_ln721 = icmp_slt  i17 %apl2_6, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 643 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 644 [1/1] (0.75ns)   --->   "%apl2_7 = select i1 %icmp_ln721, i15 20480, i15 %trunc_ln703" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 644 'select' 'apl2_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln446 = store i15 %apl2_7, i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 645 'store' 'store_ln446' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_al1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 646 'bitconcatenate' 'shl_ln14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln734 = sext i24 %shl_ln14" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 647 'sext' 'sext_ln734' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 648 [1/1] (2.31ns)   --->   "%sub_ln734 = sub i25 %sext_ln734, i25 %sext_ln602" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 648 'sub' 'sub_ln734' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 649 [1/1] (3.07ns)   --->   "%pl_6 = add i47 %mul_ln604_2, i47 %mul_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 649 'add' 'pl_6' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln605_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_6, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 650 'partselect' 'trunc_ln605_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 651 [1/1] (2.10ns)   --->   "%icmp_ln719_2 = icmp_sgt  i17 %apl2_8, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 651 'icmp' 'icmp_ln719_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 652 [4/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 652 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 653 [2/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 653 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.87>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln428_1 = sext i16 %trunc_ln425_2" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 654 'sext' 'sext_ln428_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln428_2 = sext i16 %trunc_ln12" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 655 'sext' 'sext_ln428_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 656 [1/1] (2.55ns)   --->   "%add_ln430 = add i32 %sext_ln428_2, i32 %add_ln422" [benchmarks/chstone/adpcm/src/adpcm.c:430]   --->   Operation 656 'add' 'add_ln430' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln16 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 657 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln735 = sext i17 %trunc_ln16" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 658 'sext' 'sext_ln735' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln735 = select i1 %tmp_34, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 659 'select' 'select_ln735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 660 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln735, i18 %sext_ln735" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 660 'add' 'apl1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 661 [1/1] (1.94ns)   --->   "%wd3_20 = sub i15 15360, i15 %apl2_7" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 661 'sub' 'wd3_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 662 [1/1] (2.52ns)   --->   "%add_ln452 = add i31 %trunc_ln425, i31 %sext_ln428_1" [benchmarks/chstone/adpcm/src/adpcm.c:452]   --->   Operation 662 'add' 'add_ln452' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 663 [1/1] (0.00ns)   --->   "%store_ln456 = store i31 %add_ln452, i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:456]   --->   Operation 663 'store' 'store_ln456' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln602_2 = sext i16 %dec_ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 664 'sext' 'sext_ln602_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [1/1] (0.78ns)   --->   "%apl2_9 = select i1 %icmp_ln719_2, i17 12288, i17 %apl2_8" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 665 'select' 'apl2_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i17 %apl2_9" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 666 'trunc' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 667 [1/1] (2.10ns)   --->   "%icmp_ln721_2 = icmp_slt  i17 %apl2_9, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 667 'icmp' 'icmp_ln721_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 668 [1/1] (0.75ns)   --->   "%apl2_10 = select i1 %icmp_ln721_2, i15 20480, i15 %trunc_ln703_2" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 668 'select' 'apl2_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 669 [1/1] (0.00ns)   --->   "%store_ln487 = store i15 %apl2_10, i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 669 'store' 'store_ln487' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln734_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_ah1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 670 'bitconcatenate' 'shl_ln734_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln734_2 = sext i24 %shl_ln734_2" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 671 'sext' 'sext_ln734_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 672 [1/1] (2.31ns)   --->   "%sub_ln734_2 = sub i25 %sext_ln734_2, i25 %sext_ln602_2" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 672 'sub' 'sub_ln734_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 673 [1/1] (2.55ns)   --->   "%add_ln493 = add i32 %add_ln481, i32 %trunc_ln605_2" [benchmarks/chstone/adpcm/src/adpcm.c:493]   --->   Operation 673 'add' 'add_ln493' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln496 = trunc i32 %add_ln493" [benchmarks/chstone/adpcm/src/adpcm.c:496]   --->   Operation 674 'trunc' 'trunc_ln496' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 675 [1/1] (0.00ns)   --->   "%store_ln497 = store i31 %trunc_ln496, i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:497]   --->   Operation 675 'store' 'store_ln497' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 676 [3/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 676 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 677 [1/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 677 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.87>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln733 = zext i15 %wd3_20" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 678 'zext' 'zext_ln733' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln733_4 = zext i15 %wd3_20" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 679 'zext' 'zext_ln733_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 680 [1/1] (2.13ns)   --->   "%icmp_ln745 = icmp_sgt  i18 %apl1, i18 %zext_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 680 'icmp' 'icmp_ln745' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 681 [1/1] (0.75ns)   --->   "%apl1_8 = select i1 %icmp_ln745, i18 %zext_ln733, i18 %apl1" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 681 'select' 'apl1_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln733 = trunc i18 %apl1_8" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 682 'trunc' 'trunc_ln733' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 683 [1/1] (1.94ns)   --->   "%apl1_9 = sub i16 0, i16 %zext_ln733_4" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 683 'sub' 'apl1_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%trunc_ln734_2 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734_2, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 684 'partselect' 'trunc_ln734_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%sext_ln735_2 = sext i17 %trunc_ln734_2" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 685 'sext' 'sext_ln735_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%select_ln735_2 = select i1 %tmp_43, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 686 'select' 'select_ln735_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 687 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl1_11 = add i18 %select_ln735_2, i18 %sext_ln735_2" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 687 'add' 'apl1_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 688 [1/1] (1.94ns)   --->   "%wd3_28 = sub i15 15360, i15 %apl2_10" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 688 'sub' 'wd3_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 689 [1/1] (2.55ns)   --->   "%sub_ln504 = sub i32 %add_ln430, i32 %add_ln493" [benchmarks/chstone/adpcm/src/adpcm.c:504]   --->   Operation 689 'sub' 'sub_ln504' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 690 [1/1] (2.55ns)   --->   "%add_ln505 = add i32 %add_ln493, i32 %add_ln430" [benchmarks/chstone/adpcm/src/adpcm.c:505]   --->   Operation 690 'add' 'add_ln505' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 691 [2/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 691 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.87>
ST_24 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln747 = sext i16 %apl1_9" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 692 'sext' 'sext_ln747' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 693 [1/1] (2.13ns)   --->   "%icmp_ln747 = icmp_slt  i18 %apl1_8, i18 %sext_ln747" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 693 'icmp' 'icmp_ln747' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 694 [1/1] (0.80ns)   --->   "%apl1_10 = select i1 %icmp_ln747, i16 %apl1_9, i16 %trunc_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 694 'select' 'apl1_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 695 [1/1] (0.00ns)   --->   "%store_ln449 = store i16 %apl1_10, i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 695 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln733_5 = zext i15 %wd3_28" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 696 'zext' 'zext_ln733_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln733_6 = zext i15 %wd3_28" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 697 'zext' 'zext_ln733_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 698 [1/1] (2.13ns)   --->   "%icmp_ln745_2 = icmp_sgt  i18 %apl1_11, i18 %zext_ln733_5" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 698 'icmp' 'icmp_ln745_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 699 [1/1] (0.75ns)   --->   "%apl1_12 = select i1 %icmp_ln745_2, i18 %zext_ln733_5, i18 %apl1_11" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 699 'select' 'apl1_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln733_2 = trunc i18 %apl1_12" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 700 'trunc' 'trunc_ln733_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 701 [1/1] (1.94ns)   --->   "%apl1_13 = sub i16 0, i16 %zext_ln733_6" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 701 'sub' 'apl1_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 702 [1/1] (0.00ns)   --->   "%shl_ln16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln504, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 702 'bitconcatenate' 'shl_ln16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i36 %shl_ln16" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 703 'sext' 'sext_ln511' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln511_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln504, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 704 'bitconcatenate' 'shl_ln511_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln511_1 = sext i34 %shl_ln511_1" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 705 'sext' 'sext_ln511_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 706 [1/1] (2.71ns)   --->   "%xa1 = sub i37 %sext_ln511, i37 %sext_ln511_1" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 706 'sub' 'xa1' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln516 = sext i32 %add_ln505" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 707 'sext' 'sext_ln516' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln17 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumc_load_1, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 708 'bitconcatenate' 'shl_ln17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln516_2 = sext i38 %shl_ln17" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 709 'sext' 'sext_ln516_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln516_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumc_load_1, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 710 'bitconcatenate' 'shl_ln516_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln516_3 = sext i36 %shl_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 711 'sext' 'sext_ln516_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 712 [1/1] (2.79ns)   --->   "%sub_ln516 = sub i39 %sext_ln516_2, i39 %sext_ln516_3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 712 'sub' 'sub_ln516' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 713 [1/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 713 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln520 = sext i32 %accumd_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 714 'sext' 'sext_ln520' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 715 [1/1] (2.55ns)   --->   "%tmp35 = add i33 %sext_ln520, i33 %sext_ln516" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 715 'add' 'tmp35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 716 [1/1] (2.32ns)   --->   "%store_ln535 = store i32 %sub_ln504, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:535]   --->   Operation 716 'store' 'store_ln535' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_24 : Operation 717 [1/1] (2.32ns)   --->   "%store_ln536 = store i32 %add_ln505, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:536]   --->   Operation 717 'store' 'store_ln536' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 25 <SV = 24> <Delay = 2.94>
ST_25 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln747_2 = sext i16 %apl1_13" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 718 'sext' 'sext_ln747_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 719 [1/1] (2.13ns)   --->   "%icmp_ln747_2 = icmp_slt  i18 %apl1_12, i18 %sext_ln747_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 719 'icmp' 'icmp_ln747_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 720 [1/1] (0.80ns)   --->   "%apl1_14 = select i1 %icmp_ln747_2, i16 %apl1_13, i16 %trunc_ln733_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 720 'select' 'apl1_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 721 [1/1] (0.00ns)   --->   "%store_ln490 = store i16 %apl1_14, i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 721 'store' 'store_ln490' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i37 %xa1" [benchmarks/chstone/adpcm/src/adpcm.c:406]   --->   Operation 722 'sext' 'sext_ln406' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 723 [1/1] (2.83ns)   --->   "%add_ln520 = add i39 %sub_ln516, i39 %sext_ln406" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 723 'add' 'add_ln520' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.87>
ST_26 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln516_6 = sext i32 %accumc_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 724 'sext' 'sext_ln516_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 725 [5/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 725 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln517_5 = sext i32 %accumd_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 726 'sext' 'sext_ln517_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 727 [5/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 727 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln516_8 = sext i32 %accumc_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 728 'sext' 'sext_ln516_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 729 [5/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 729 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln516_9 = sext i32 %accumd_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 730 'sext' 'sext_ln516_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 731 [5/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 731 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln516_10 = sext i32 %accumc_load_6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 732 'sext' 'sext_ln516_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 733 [5/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 733 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.87>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln517_3 = sext i32 %accumd_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 734 'sext' 'sext_ln517_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 735 [5/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 735 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 736 [4/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 736 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 737 [4/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 737 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 738 [4/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 738 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 739 [4/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 739 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln517_6 = sext i32 %accumc_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 740 'sext' 'sext_ln517_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 741 [5/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 741 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 742 [4/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 742 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln516_11 = sext i32 %accumd_load_6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 743 'sext' 'sext_ln516_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 744 [5/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 744 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln516_12 = sext i32 %accumc_load_7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 745 'sext' 'sext_ln516_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 746 [5/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 746 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln516_15 = sext i32 %accumc_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 747 'sext' 'sext_ln516_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 748 [5/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 748 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln521_2 = sext i33 %tmp35" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 749 'sext' 'sext_ln521_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 750 [5/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 750 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.87>
ST_28 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln517_1 = sext i32 %accumd_load" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 751 'sext' 'sext_ln517_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 752 [5/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 752 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 753 [4/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 753 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 754 [3/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 754 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 755 [3/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 755 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 756 [3/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 756 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 757 [3/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 757 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 758 [4/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 758 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln517_7 = sext i32 %accumd_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 759 'sext' 'sext_ln517_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 760 [5/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 760 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 761 [3/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 761 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 762 [4/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 762 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 763 [4/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 763 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln517_9 = sext i32 %accumc_load_8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 764 'sext' 'sext_ln517_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 765 [5/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 765 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 766 [4/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 766 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 767 [4/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 767 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.87>
ST_29 : Operation 768 [4/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 768 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 769 [3/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 769 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 770 [2/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 770 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 771 [2/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 771 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 772 [2/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 772 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 773 [2/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 773 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 774 [3/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 774 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 775 [4/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 775 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 776 [2/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 776 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 777 [3/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 777 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 778 [3/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 778 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 779 [4/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 779 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 780 [3/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 780 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 781 [3/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 781 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.87>
ST_30 : Operation 782 [3/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 782 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 783 [2/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 783 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 784 [1/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 784 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 785 [1/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 785 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 786 [1/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 786 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 787 [1/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 787 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 788 [2/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 788 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 789 [3/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 789 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 790 [1/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 790 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 791 [2/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 791 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 792 [2/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 792 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 793 [3/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 793 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 794 [2/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 794 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 795 [2/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 795 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.87>
ST_31 : Operation 796 [2/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 796 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 797 [1/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 797 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln517_4 = sext i43 %mul_ln516" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 798 'sext' 'sext_ln517_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln516_7 = sext i45 %mul_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 799 'sext' 'sext_ln516_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 800 [1/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 800 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 801 [2/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 801 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 802 [1/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 802 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 803 [1/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 803 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 804 [2/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 804 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 805 [1/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 805 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 806 [1/1] (3.01ns)   --->   "%add_ln520_1 = add i45 %sext_ln517_4, i45 %mul_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 806 'add' 'add_ln520_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln19 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_10, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 807 'bitconcatenate' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln521 = sext i36 %shl_ln19" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 808 'sext' 'sext_ln521' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln521_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load_10, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 809 'bitconcatenate' 'shl_ln521_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln521_1 = sext i34 %shl_ln521_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 810 'sext' 'sext_ln521_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 811 [1/1] (2.71ns)   --->   "%sub_ln521 = sub i37 %sext_ln521, i37 %sext_ln521_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 811 'sub' 'sub_ln521' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 812 [1/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 812 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 813 [1/1] (3.04ns)   --->   "%add_ln521_1 = add i46 %sext_ln516_7, i46 %mul_ln516_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 813 'add' 'add_ln521_1' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.87>
ST_32 : Operation 814 [1/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 814 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln516_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumc_load_2, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 815 'bitconcatenate' 'shl_ln516_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln517_2 = sext i39 %shl_ln516_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 816 'sext' 'sext_ln517_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln516_5 = sext i44 %mul_ln517_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 817 'sext' 'sext_ln516_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 818 [1/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 818 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln517_8 = sext i44 %mul_ln516_4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 819 'sext' 'sext_ln517_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln18 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumd_load_7, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 820 'bitconcatenate' 'shl_ln18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln516_13 = sext i39 %shl_ln18" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 821 'sext' 'sext_ln516_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 822 [1/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 822 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln517_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumd_load_8, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 823 'bitconcatenate' 'shl_ln517_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln517_10 = sext i38 %shl_ln517_1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 824 'sext' 'sext_ln517_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln517_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_8, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 825 'bitconcatenate' 'shl_ln517_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln517_11 = sext i36 %shl_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 826 'sext' 'sext_ln517_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 827 [1/1] (2.79ns)   --->   "%sub_ln517 = sub i39 %sext_ln517_10, i39 %sext_ln517_11" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 827 'sub' 'sub_ln517' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln520_1 = sext i40 %tmp34" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 828 'sext' 'sext_ln520_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 829 [1/1] (3.01ns)   --->   "%add_ln520_2 = add i45 %add_ln520_1, i45 %sext_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 829 'add' 'add_ln520_2' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 830 [1/1] (3.01ns)   --->   "%add_ln520_4 = add i45 %mul_ln516_3, i45 %sext_ln517_8" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 830 'add' 'add_ln520_4' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 831 [1/1] (2.90ns)   --->   "%add_ln520_6 = add i41 %mul_ln516_6, i41 %sext_ln520_1" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 831 'add' 'add_ln520_6' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%sub_ln521_cast = sext i37 %sub_ln521" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 832 'sext' 'sub_ln521_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 833 [1/1] (3.04ns)   --->   "%add_ln521_2 = add i46 %add_ln521_1, i46 %sext_ln516_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 833 'add' 'add_ln521_2' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 834 [1/1] (2.93ns)   --->   "%add_ln521_4 = add i42 %mul_ln516_7, i42 %sext_ln516_13" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 834 'add' 'add_ln521_4' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 835 [1/1] (2.83ns)   --->   "%add_ln521_6 = add i39 %mul_ln521, i39 %sub_ln521_cast" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 835 'add' 'add_ln521_6' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.04>
ST_33 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln516_1 = sext i41 %mul_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 836 'sext' 'sext_ln516_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln516_14 = sext i39 %sub_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 837 'sext' 'sext_ln516_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln520_2 = sext i39 %add_ln520" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 838 'sext' 'sext_ln520_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 839 [1/1] (3.01ns)   --->   "%add_ln520_3 = add i45 %add_ln520_2, i45 %sext_ln520_2" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 839 'add' 'add_ln520_3' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln520_4 = sext i45 %add_ln520_4" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 840 'sext' 'sext_ln520_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 841 [1/1] (3.04ns)   --->   "%add_ln520_5 = add i46 %sext_ln520_4, i46 %mul_ln517_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 841 'add' 'add_ln520_5' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln520_5 = sext i41 %add_ln520_6" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 842 'sext' 'sext_ln520_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 843 [1/1] (2.93ns)   --->   "%add_ln520_7 = add i42 %sext_ln520_5, i42 %mul_ln517_5" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 843 'add' 'add_ln520_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 844 [1/1] (2.93ns)   --->   "%add_ln521 = add i42 %mul_ln516_2, i42 %sext_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 844 'add' 'add_ln521' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln521_4 = sext i42 %add_ln521_4" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 845 'sext' 'sext_ln521_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 846 [1/1] (3.01ns)   --->   "%add_ln521_5 = add i45 %sext_ln521_4, i45 %mul_ln517_4" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 846 'add' 'add_ln521_5' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln521_5 = sext i39 %add_ln521_6" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 847 'sext' 'sext_ln521_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 848 [1/1] (2.83ns)   --->   "%add_ln521_7 = add i40 %sext_ln521_5, i40 %sext_ln516_14" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 848 'add' 'add_ln521_7' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.04>
ST_34 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln520_6 = sext i42 %add_ln520_7" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 849 'sext' 'sext_ln520_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 850 [1/1] (3.04ns)   --->   "%add_ln520_8 = add i46 %sext_ln520_6, i46 %add_ln520_5" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 850 'add' 'add_ln520_8' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln521_3 = sext i42 %add_ln521" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 851 'sext' 'sext_ln521_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 852 [1/1] (3.04ns)   --->   "%add_ln521_3 = add i46 %add_ln521_2, i46 %sext_ln521_3" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 852 'add' 'add_ln521_3' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln521_6 = sext i40 %add_ln521_7" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 853 'sext' 'sext_ln521_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 854 [1/1] (3.01ns)   --->   "%add_ln521_8 = add i45 %sext_ln521_6, i45 %add_ln521_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 854 'add' 'add_ln521_8' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.04>
ST_35 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln520_3 = sext i45 %add_ln520_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 855 'sext' 'sext_ln520_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 856 [1/1] (3.04ns)   --->   "%xa1_1 = add i46 %add_ln520_8, i46 %sext_ln520_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 856 'add' 'xa1_1' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln521_7 = sext i45 %add_ln521_8" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 857 'sext' 'sext_ln521_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 858 [1/1] (3.04ns)   --->   "%xa2 = add i46 %sext_ln521_7, i46 %add_ln521_3" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 858 'add' 'xa2' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_1, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:524]   --->   Operation 859 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 860 [1/1] (0.00ns)   --->   "%store_ln524 = store i32 %trunc_ln18, i32 %xout1" [benchmarks/chstone/adpcm/src/adpcm.c:524]   --->   Operation 860 'store' 'store_ln524' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:525]   --->   Operation 861 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 862 [1/1] (0.00ns)   --->   "%store_ln525 = store i32 %trunc_ln19, i32 %xout2" [benchmarks/chstone/adpcm/src/adpcm.c:525]   --->   Operation 862 'store' 'store_ln525' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 863 [1/1] (0.00ns)   --->   "%ret_ln537 = ret" [benchmarks/chstone/adpcm/src/adpcm.c:537]   --->   Operation 863 'ret' 'ret_ln537' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dec_rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ qq4_code4_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qq6_code6_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xout1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xout2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_del_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_read           (read          ) [ 000000000000000000000000000000000000]
lshr_ln              (partselect    ) [ 001000000000000000000000000000000000]
trunc_ln425_1        (partselect    ) [ 000000000000000000000000000000000000]
zext_ln425           (zext          ) [ 000000000000000000000000000000000000]
qq4_code4_table_addr (getelementptr ) [ 001000000000000000000000000000000000]
il_load              (load          ) [ 000000000000000000000000000000000000]
zext_ln428           (zext          ) [ 000000000000000000000000000000000000]
qq6_code6_table_addr (getelementptr ) [ 001000000000000000000000000000000000]
wl_code_table_addr   (getelementptr ) [ 001000000000000000000000000000000000]
tmp_3                (mux           ) [ 001000000000000000000000000000000000]
dec_nbh_load         (load          ) [ 000000000000000000000000000000000000]
zext_ln759           (zext          ) [ 000000000000000000000000000000000000]
shl_ln15             (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln759_2         (zext          ) [ 000000000000000000000000000000000000]
sub_ln759            (sub           ) [ 001000000000000000000000000000000000]
dec_del_bpl_load     (load          ) [ 000100000000000000000000000000000000]
dec_del_dltx_load    (load          ) [ 000111000000000000000000000000000000]
dec_del_bpl_load_2   (load          ) [ 000100000000000000000000000000000000]
dec_del_dltx_load_2  (load          ) [ 000111000000000000000000000000000000]
qq4_code4_table_load (load          ) [ 000100000000000000000000000000000000]
qq6_code6_table_load (load          ) [ 000100000000000000000000000000000000]
dec_nbl_load         (load          ) [ 000000000000000000000000000000000000]
zext_ln639           (zext          ) [ 000000000000000000000000000000000000]
shl_ln               (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln639_2         (zext          ) [ 000000000000000000000000000000000000]
sub_ln639            (sub           ) [ 000000000000000000000000000000000000]
trunc_ln13           (partselect    ) [ 000100000000000000000000000000000000]
wl_code_table_load   (load          ) [ 000100000000000000000000000000000000]
dec_del_bph_load     (load          ) [ 000100000000000000000000000000000000]
dec_del_dhx_load     (load          ) [ 000110000000000000000000000000000000]
dec_del_bph_load_2   (load          ) [ 000110000000000000000000000000000000]
dec_del_dhx_load_2   (load          ) [ 000110000000000000000000000000000000]
dec_deth_load        (load          ) [ 000000000000000000000000000000000000]
zext_ln472           (zext          ) [ 000100000000000000000000000000000000]
sext_ln472           (sext          ) [ 000100000000000000000000000000000000]
wd                   (partselect    ) [ 000000000000000000000000000000000000]
sext_ln758           (sext          ) [ 000000000000000000000000000000000000]
tmp_4                (mux           ) [ 000000000000000000000000000000000000]
sext_ln760           (sext          ) [ 000000000000000000000000000000000000]
add_ln760            (add           ) [ 000100000000000000000000000000000000]
accumc_load_3        (load          ) [ 011111111111111111111111111000000000]
accumd_load_3        (load          ) [ 011111111111111111111111111000000000]
accumd_load_9        (load          ) [ 011111111111111111111111100000000000]
accumc_load_10       (load          ) [ 011111111111111111000000000000000000]
sext_ln587           (sext          ) [ 000000000000000000000000000000000000]
sext_ln587_8         (sext          ) [ 000011110000000000000000000000000000]
sext_ln587_9         (sext          ) [ 000011110000000000000000000000000000]
sext_ln589_42        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_43        (sext          ) [ 000011110000000000000000000000000000]
sext_ln589_44        (sext          ) [ 000011110000000000000000000000000000]
dec_del_bpl_load_4   (load          ) [ 000010000000000000000000000000000000]
dec_del_dltx_load_4  (load          ) [ 000011100000000000000000000000000000]
dec_del_bpl_load_5   (load          ) [ 000010000000000000000000000000000000]
dec_del_dltx_load_5  (load          ) [ 000011000000000000000000000000000000]
dec_detl_load        (load          ) [ 000000000000000000000000000000000000]
zext_ln425_1         (zext          ) [ 000010000000000000000000000000000000]
sext_ln425           (sext          ) [ 000010000000000000000000000000000000]
sext_ln428           (sext          ) [ 000010000000000000000000000000000000]
sext_ln640           (sext          ) [ 000000000000000000000000000000000000]
sext_ln640_2         (sext          ) [ 000000000000000000000000000000000000]
add_ln640            (add           ) [ 000010000000000000000000000000000000]
shl_ln12             (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672            (sub           ) [ 000000000000000000000000000000000000]
wd3_19               (partselect    ) [ 000011110000000000000000000000000000]
shl_ln672_11         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_13         (sub           ) [ 000000000000000000000000000000000000]
wd3_15               (partselect    ) [ 000011110000000000000000000000000000]
store_ln690          (store         ) [ 000000000000000000000000000000000000]
store_ln692          (store         ) [ 000000000000000000000000000000000000]
sext_ln587_10        (sext          ) [ 000000000000000000000000000000000000]
sext_ln587_11        (sext          ) [ 000011110000000000000000000000000000]
sext_ln587_12        (sext          ) [ 000011110000000000000000000000000000]
sext_ln589_58        (sext          ) [ 000011110000000000000000000000000000]
sext_ln589_59        (sext          ) [ 000011110000000000000000000000000000]
dec_del_bph_load_4   (load          ) [ 000011000000000000000000000000000000]
dec_del_dhx_load_4   (load          ) [ 000011100000000000000000000000000000]
dec_del_bph_load_5   (load          ) [ 000011000000000000000000000000000000]
dec_del_dhx_load_5   (load          ) [ 000010000000000000000000000000000000]
mul_ln472            (mul           ) [ 000000000000000000000000000000000000]
trunc_ln472_1        (partselect    ) [ 011011111111100000000000000000000000]
sext_ln756           (sext          ) [ 000000000000000000000000000000000000]
tmp_36               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln761         (select        ) [ 000000000000000000000000000000000000]
trunc_ln756          (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln763           (icmp          ) [ 000000000000000000000000000000000000]
select_ln763         (select        ) [ 000000000000000000000000000000000000]
store_ln475          (store         ) [ 000000000000000000000000000000000000]
wd1_2                (partselect    ) [ 000010000000000000000000000000000000]
trunc_ln653_2        (partselect    ) [ 000011000000000000000000000000000000]
shl_ln672_15         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_17         (sub           ) [ 000000000000000000000000000000000000]
wd3_27               (partselect    ) [ 000011100000000000000000000000000000]
store_ln690          (store         ) [ 000000000000000000000000000000000000]
store_ln692          (store         ) [ 000000000000000000000000000000000000]
accumc_load_4        (load          ) [ 011111111111111111111111111000000000]
accumd_load_4        (load          ) [ 011111111111111111111111111000000000]
accumc_load_6        (load          ) [ 011111111111111111111111111000000000]
accumd_load_6        (load          ) [ 011111111111111111111111111100000000]
dec_del_bpl_load_1   (load          ) [ 000001100000000000000000000000000000]
dec_del_dltx_load_1  (load          ) [ 000001100000000000000000000000000000]
dec_del_bpl_load_3   (load          ) [ 000001000000000000000000000000000000]
dec_del_dltx_load_3  (load          ) [ 000001110000000000000000000000000000]
sext_ln589_48        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_49        (sext          ) [ 000001111000000000000000000000000000]
sext_ln589_50        (sext          ) [ 000001111000000000000000000000000000]
sext_ln589_51        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_52        (sext          ) [ 000001111000000000000000000000000000]
sext_ln589_53        (sext          ) [ 000001111000000000000000000000000000]
mul_ln425            (mul           ) [ 000000000000000000000000000000000000]
trunc_ln425_2        (partselect    ) [ 011111111111111111111110000000000000]
mul_ln428            (mul           ) [ 000000000000000000000000000000000000]
trunc_ln12           (partselect    ) [ 011111111111111111111110000000000000]
sext_ln636           (sext          ) [ 000000000000000000000000000000000000]
tmp_27               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln641         (select        ) [ 000000000000000000000000000000000000]
trunc_ln636          (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln643           (icmp          ) [ 000000000000000000000000000000000000]
select_ln643         (select        ) [ 000000000000000000000000000000000000]
store_ln433          (store         ) [ 000000000000000000000000000000000000]
wd1                  (partselect    ) [ 000001000000000000000000000000000000]
trunc_ln14           (partselect    ) [ 000001100000000000000000000000000000]
shl_ln672_13         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_15         (sub           ) [ 000000000000000000000000000000000000]
wd3_17               (partselect    ) [ 000001111000000000000000000000000000]
shl_ln672_14         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_16         (sub           ) [ 000000000000000000000000000000000000]
wd3_18               (partselect    ) [ 000001111100000000000000000000000000]
store_ln688          (store         ) [ 000000000000000000000000000000000000]
sext_ln587_14        (sext          ) [ 000001000000000000000000000000000000]
dec_del_bph_load_1   (load          ) [ 000001000000000000000000000000000000]
dec_del_dhx_load_1   (load          ) [ 000001110000000000000000000000000000]
sext_ln589_57        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_75        (sext          ) [ 000001000000000000000000000000000000]
dec_del_bph_load_3   (load          ) [ 000001100000000000000000000000000000]
dec_del_dhx_load_3   (load          ) [ 000001110000000000000000000000000000]
sext_ln589_64        (sext          ) [ 000001111000000000000000000000000000]
sext_ln589_65        (sext          ) [ 000001111000000000000000000000000000]
sext_ln589_67        (sext          ) [ 000001111000000000000000000000000000]
sext_ln589_78        (sext          ) [ 000001000000000000000000000000000000]
sext_ln589_68        (sext          ) [ 000001111000000000000000000000000000]
zext_ln656_2         (zext          ) [ 000000000000000000000000000000000000]
ilb_table_addr_2     (getelementptr ) [ 000001000000000000000000000000000000]
icmp_ln668_2         (icmp          ) [ 000011111110000000000000000000000000]
shl_ln672_17         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_19         (sub           ) [ 000000000000000000000000000000000000]
wd3_23               (partselect    ) [ 000001100000000000000000000000000000]
br_ln668             (br            ) [ 000000000000000000000000000000000000]
sext_ln679_18        (sext          ) [ 000001111000000000000000000000000000]
store_ln688          (store         ) [ 000000000000000000000000000000000000]
store_ln693          (store         ) [ 000000000000000000000000000000000000]
accumd_load_2        (load          ) [ 011111111111111111111111111100000000]
accumd_load_5        (load          ) [ 011111111111111111111111111110000000]
accumc_load_7        (load          ) [ 011111111111111111111111111100000000]
accumc_load_9        (load          ) [ 011111111111111111111111111100000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
sext_ln587_13        (sext          ) [ 000000100000000000000000000000000000]
sext_ln589_40        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_41        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_70        (sext          ) [ 000000100000000000000000000000000000]
sext_ln589_45        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_46        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_47        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_73        (sext          ) [ 000000100000000000000000000000000000]
sext_ln425_1         (sext          ) [ 011000111111100000000000000000000000]
zext_ln656           (zext          ) [ 000000000000000000000000000000000000]
ilb_table_addr       (getelementptr ) [ 000000100000000000000000000000000000]
icmp_ln668           (icmp          ) [ 000001111110000000000000000000000000]
shl_ln672_12         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_14         (sub           ) [ 000000000000000000000000000000000000]
wd3_16               (partselect    ) [ 000000111100000000000000000000000000]
br_ln668             (br            ) [ 000000000000000000000000000000000000]
store_ln689          (store         ) [ 000000000000000000000000000000000000]
store_ln691          (store         ) [ 000000000000000000000000000000000000]
sext_ln589_54        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_55        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_56        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_61        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_62        (sext          ) [ 000000111100000000000000000000000000]
sext_ln589_63        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_66        (sext          ) [ 000000000000000000000000000000000000]
ilb_table_load_2     (load          ) [ 000000100000000000000000000000000000]
sub_ln656_2          (sub           ) [ 000000100000000000000000000000000000]
shl_ln672_16         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_18         (sub           ) [ 000000000000000000000000000000000000]
wd3_22               (partselect    ) [ 000000111100000000000000000000000000]
shl_ln672_19         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_21         (sub           ) [ 000000000000000000000000000000000000]
wd3_25               (partselect    ) [ 000000111000000000000000000000000000]
shl_ln672_20         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_22         (sub           ) [ 000000000000000000000000000000000000]
wd3_26               (partselect    ) [ 000000111000000000000000000000000000]
mul_ln679_17         (mul           ) [ 000000100000000000000000000000000000]
mul_ln679_19         (mul           ) [ 000000100000000000000000000000000000]
mul_ln679_22         (mul           ) [ 000000100000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
store_ln689          (store         ) [ 000000000000000000000000000000000000]
store_ln691          (store         ) [ 000000000000000000000000000000000000]
accumc_load_5        (load          ) [ 011111111111111111111111111100000000]
accumd_load_10       (load          ) [ 011111111111111111111111111111110000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
sext_ln589           (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_69        (sext          ) [ 000000010000000000000000000000000000]
sext_ln589_72        (sext          ) [ 000000010000000000000000000000000000]
ilb_table_load       (load          ) [ 000000010000000000000000000000000000]
sub_ln656            (sub           ) [ 000000010000000000000000000000000000]
shl_ln672_s          (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_12         (sub           ) [ 000000000000000000000000000000000000]
wd3_14               (partselect    ) [ 000000011000000000000000000000000000]
mul_ln679            (mul           ) [ 000000010000000000000000000000000000]
mul_ln679_13         (mul           ) [ 000000010000000000000000000000000000]
mul_ln679_16         (mul           ) [ 000000010000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
br_ln688             (br            ) [ 000000111100000000000000000000000000]
store_ln693          (store         ) [ 000000000000000000000000000000000000]
sext_ln589_60        (sext          ) [ 000000000000000000000000000000000000]
sext_ln589_77        (sext          ) [ 000000010000000000000000000000000000]
sub_ln656_2cast      (zext          ) [ 000000000000000000000000000000000000]
wd3_21               (lshr          ) [ 000000000000000000000000000000000000]
shl_ln657_2          (bitconcatenate) [ 000000000000000000000000000000000000]
store_ln478          (store         ) [ 000000000000000000000000000000000000]
shl_ln672_18         (bitconcatenate) [ 000000000000000000000000000000000000]
sub_ln672_20         (sub           ) [ 000000000000000000000000000000000000]
wd3_24               (partselect    ) [ 000000011100000000000000000000000000]
sext_ln679_19        (sext          ) [ 000000000000000000000000000000000000]
tmp_37               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_17      (select        ) [ 000000000000000000000000000000000000]
add_ln684_17         (add           ) [ 000000010000000000000000000000000000]
sext_ln679_21        (sext          ) [ 000000000000000000000000000000000000]
tmp_39               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_19      (select        ) [ 000000000000000000000000000000000000]
add_ln684_19         (add           ) [ 000000010000000000000000000000000000]
sext_ln679_24        (sext          ) [ 000000000000000000000000000000000000]
tmp_42               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_22      (select        ) [ 000000000000000000000000000000000000]
add_ln684_22         (add           ) [ 000000111000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
br_ln688             (br            ) [ 000000111000000000000000000000000000]
accumd_load_7        (load          ) [ 011111111111111111111111111111111000]
accumc_load_8        (load          ) [ 011111111111111111111111111110000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
zl                   (mul           ) [ 000000001000000000000000000000000000]
mul_ln589_10         (mul           ) [ 000000001000000000000000000000000000]
sext_ln589_71        (sext          ) [ 000000001000000000000000000000000000]
sub_ln656cast        (zext          ) [ 000000000000000000000000000000000000]
wd3                  (lshr          ) [ 000000000000000000000000000000000000]
shl_ln11             (bitconcatenate) [ 000000000000000000000000000000000000]
store_ln436          (store         ) [ 000000000000000000000000000000000000]
sext_ln679           (sext          ) [ 000000000000000000000000000000000000]
tmp_28               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666         (select        ) [ 000000000000000000000000000000000000]
add_ln684            (add           ) [ 000000001000000000000000000000000000]
mul_ln679_12         (mul           ) [ 000000001000000000000000000000000000]
sext_ln679_14        (sext          ) [ 000000000000000000000000000000000000]
tmp_30               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_13      (select        ) [ 000000000000000000000000000000000000]
add_ln684_13         (add           ) [ 000000001000000000000000000000000000]
mul_ln679_15         (mul           ) [ 000000001000000000000000000000000000]
sext_ln679_17        (sext          ) [ 000000000000000000000000000000000000]
tmp_33               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_16      (select        ) [ 000000000000000000000000000000000000]
add_ln684_16         (add           ) [ 000000101100000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
zl_5                 (mul           ) [ 000000001000000000000000000000000000]
sext_ln589_74        (sext          ) [ 000000001000000000000000000000000000]
mul_ln589_15         (mul           ) [ 000000001000000000000000000000000000]
sext_ln589_76        (sext          ) [ 000000001000000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
mul_ln679_21         (mul           ) [ 000000001000000000000000000000000000]
br_ln688             (br            ) [ 000000111000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
accumc_load_2        (load          ) [ 011111111111111111111111111111111000]
accumd_load_8        (load          ) [ 011111111111111111111111111111111000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
mul_ln589_12         (mul           ) [ 000000000100000000000000000000000000]
mul_ln589_13         (mul           ) [ 000000000100000000000000000000000000]
add_ln589            (add           ) [ 000000000110000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
sext_ln679_13        (sext          ) [ 000000000000000000000000000000000000]
tmp_29               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_12      (select        ) [ 000000000000000000000000000000000000]
add_ln684_12         (add           ) [ 000000000110000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
mul_ln679_14         (mul           ) [ 000000000100000000000000000000000000]
sext_ln679_16        (sext          ) [ 000000000000000000000000000000000000]
tmp_32               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_15      (select        ) [ 000000000000000000000000000000000000]
add_ln684_15         (add           ) [ 000000000100000000000000000000000000]
br_ln688             (br            ) [ 000000101100000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
mul_ln589_17         (mul           ) [ 000000000100000000000000000000000000]
mul_ln589_18         (mul           ) [ 000000000100000000000000000000000000]
add_ln589_14         (add           ) [ 000000000110000000000000000000000000]
mul_ln679_18         (mul           ) [ 000000000100000000000000000000000000]
mul_ln679_20         (mul           ) [ 000000000100000000000000000000000000]
sext_ln679_23        (sext          ) [ 000000000000000000000000000000000000]
tmp_41               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_21      (select        ) [ 000000000000000000000000000000000000]
add_ln684_21         (add           ) [ 000000000100000000000000000000000000]
storemerge28         (phi           ) [ 000000001000000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
mul_ln589            (mul           ) [ 000000000010000000000000000000000000]
mul_ln589_11         (mul           ) [ 000000000010000000000000000000000000]
add_ln589_11         (add           ) [ 000000000010000000000000000000000000]
sext_ln679_15        (sext          ) [ 000000000000000000000000000000000000]
tmp_31               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_14      (select        ) [ 000000000000000000000000000000000000]
add_ln684_14         (add           ) [ 000000000010000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
storemerge           (phi           ) [ 000000000100000000000000000000000000]
store_ln672          (store         ) [ 000000000000000000000000000000000000]
mul_ln589_14         (mul           ) [ 000000000010000000000000000000000000]
mul_ln589_16         (mul           ) [ 000000000010000000000000000000000000]
add_ln589_16         (add           ) [ 000000000010000000000000000000000000]
sext_ln679_20        (sext          ) [ 000000000000000000000000000000000000]
tmp_38               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_18      (select        ) [ 000000000000000000000000000000000000]
add_ln684_18         (add           ) [ 000000000010000000000000000000000000]
sext_ln679_22        (sext          ) [ 000000000000000000000000000000000000]
tmp_40               (bitselect     ) [ 000000000000000000000000000000000000]
select_ln666_20      (select        ) [ 000000000000000000000000000000000000]
add_ln684_20         (add           ) [ 000000000010000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
accumc_load_1        (load          ) [ 011111111111111111111111100000000000]
accumd_load_1        (load          ) [ 011111111111111111111000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
add_ln589_10         (add           ) [ 010000000001000000000000000000000000]
add_ln589_12         (add           ) [ 010000000001000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
add_ln589_15         (add           ) [ 010000000001000000000000000000000000]
add_ln589_17         (add           ) [ 010000000001000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
store_ln684          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
zl_4                 (add           ) [ 000000000000000000000000000000000000]
trunc_ln             (partselect    ) [ 011111111110111111111100000000000000]
zl_6                 (add           ) [ 000000000000000000000000000000000000]
trunc_ln591_2        (partselect    ) [ 001000000000100000000000000000000000]
dec_rlt2_load        (load          ) [ 000000000000000000000000000000000000]
dec_al2_load         (load          ) [ 000111110000011111000000000000000000]
pl2                  (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln600_7         (sext          ) [ 000111100000011110000000000000000000]
sext_ln604_4         (sext          ) [ 000111100000011110000000000000000000]
add_ln440            (add           ) [ 000100000000010000000000000000000000]
sext_ln472_1         (sext          ) [ 000000000000000000000000000000000000]
add_ln481            (add           ) [ 011111111110011111111110000000000000]
dec_plt1_load        (load          ) [ 000000000000000000000000000000000000]
dec_plt2_load        (load          ) [ 000000000000000000000000000000000000]
sext_ln705           (sext          ) [ 000011110000001111000000000000000000]
sext_ln705_4         (sext          ) [ 000011110000001111000000000000000000]
sext_ln708           (sext          ) [ 000011110000001111000000000000000000]
store_ln457          (store         ) [ 000000000000000000000000000000000000]
store_ln458          (store         ) [ 000000000000000000000000000000000000]
dec_ph1_load         (load          ) [ 000000000000000000000000000000000000]
dec_ph2_load         (load          ) [ 000000000000000000000000000000000000]
sext_ln705_5         (sext          ) [ 000001111000000111100000000000000000]
sext_ln705_6         (sext          ) [ 000001111000000111100000000000000000]
sext_ln708_2         (sext          ) [ 000001111000000111100000000000000000]
store_ln498          (store         ) [ 000000000000000000000000000000000000]
store_ln499          (store         ) [ 000000000000000000000000000000000000]
dec_rlt1_load        (load          ) [ 000000000000000000000000000000000000]
dec_al1_load         (load          ) [ 010000111110000011111100000000000000]
pl                   (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln600           (sext          ) [ 000000111100000011110000000000000000]
sext_ln600_6         (sext          ) [ 000000111100000011110000000000000000]
store_ln455          (store         ) [ 000000000000000000000000000000000000]
dec_rh2_load         (load          ) [ 000000000000000000000000000000000000]
dec_ah2_load         (load          ) [ 000000111000000011100000000000000000]
pl2_2                (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln600_10        (sext          ) [ 000000111100000011110000000000000000]
sext_ln604_6         (sext          ) [ 000000111100000011110000000000000000]
mul_ln604            (mul           ) [ 000000011110000001111000000000000000]
dec_rh1_load         (load          ) [ 000000000000000000000000000000000000]
dec_ah1_load         (load          ) [ 011000011110000001111110000000000000]
pl_5                 (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln600_8         (sext          ) [ 000000011110000001111000000000000000]
sext_ln600_9         (sext          ) [ 000000011110000001111000000000000000]
store_ln496          (store         ) [ 000000000000000000000000000000000000]
accumc_load          (load          ) [ 000000010000000001000000000000000000]
accumd_load          (load          ) [ 011111111110000001111111111110000000]
sext_ln604           (sext          ) [ 000000000000000000000000000000000000]
mul_ln705            (mul           ) [ 000000000000000000000000000000000000]
tmp_34               (bitselect     ) [ 011000001110000000111110000000000000]
mul_ln708            (mul           ) [ 000000001000000000100000000000000000]
shl_ln13             (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln716           (sext          ) [ 000000000000000000000000000000000000]
sub_ln716            (sub           ) [ 000000001000000000100000000000000000]
sext_ln517           (sext          ) [ 000000000000000000000000000000000000]
accumc_load_10_cast  (sext          ) [ 000000000000000000000000000000000000]
tmp                  (add           ) [ 000000001000000000100000000000000000]
store_ln532          (store         ) [ 000000000000000000000000000000000000]
store_ln533          (store         ) [ 000000000000000000000000000000000000]
wd2                  (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln702           (sext          ) [ 000000000000000000000000000000000000]
sub_ln706            (sub           ) [ 000000000100000000010000000000000000]
tmp_35               (bitselect     ) [ 000000000000000000000000000000000000]
trunc_ln15           (partselect    ) [ 000000000000000000000000000000000000]
sext_ln716_4         (sext          ) [ 000000000000000000000000000000000000]
select_ln716         (select        ) [ 000000000000000000000000000000000000]
add_ln716            (add           ) [ 000000000100000000010000000000000000]
sext_ln604_5         (sext          ) [ 000000000000000000000000000000000000]
mul_ln705_2          (mul           ) [ 000000000000000000000000000000000000]
tmp_43               (bitselect     ) [ 011100000110000000011111000000000000]
mul_ln708_2          (mul           ) [ 000000000100000000010000000000000000]
shl_ln716_2          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln716_5         (sext          ) [ 000000000000000000000000000000000000]
sub_ln716_2          (sub           ) [ 000000000100000000010000000000000000]
tmp_cast             (sext          ) [ 011000000110000000011110000000000000]
mul_ln600            (mul           ) [ 000000000010000000001000000000000000]
tmp_s                (partselect    ) [ 000000000000000000000000000000000000]
sext_ln707           (sext          ) [ 000000000000000000000000000000000000]
tmp_1                (partselect    ) [ 000000000000000000000000000000000000]
select_ln705         (select        ) [ 000000000000000000000000000000000000]
sext_ln708_4         (sext          ) [ 000000000000000000000000000000000000]
apl2                 (add           ) [ 010000000010000000001100000000000000]
mul_ln604_2          (mul           ) [ 010000000010000000001100000000000000]
wd2_2                (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln702_2         (sext          ) [ 000000000000000000000000000000000000]
sub_ln706_2          (sub           ) [ 000000000010000000001000000000000000]
tmp_44               (bitselect     ) [ 000000000000000000000000000000000000]
trunc_ln716_2        (partselect    ) [ 000000000000000000000000000000000000]
sext_ln716_6         (sext          ) [ 000000000000000000000000000000000000]
select_ln716_2       (select        ) [ 000000000000000000000000000000000000]
add_ln716_5          (add           ) [ 000000000010000000001000000000000000]
pl_4                 (add           ) [ 000000000000000000000000000000000000]
trunc_ln11           (partselect    ) [ 010000000000000000000100000000000000]
icmp_ln719           (icmp          ) [ 010000000000000000000100000000000000]
mul_ln600_2          (mul           ) [ 010000000000000000000100000000000000]
tmp_2                (partselect    ) [ 000000000000000000000000000000000000]
sext_ln707_2         (sext          ) [ 000000000000000000000000000000000000]
tmp_5                (partselect    ) [ 000000000000000000000000000000000000]
select_ln705_2       (select        ) [ 000000000000000000000000000000000000]
sext_ln708_5         (sext          ) [ 000000000000000000000000000000000000]
apl2_8               (add           ) [ 011000000000000000000110000000000000]
sext_ln516_4         (sext          ) [ 011110000000000000000111100000000000]
sext_ln602           (sext          ) [ 000000000000000000000000000000000000]
add_ln422            (add           ) [ 001000000000000000000010000000000000]
trunc_ln425          (trunc         ) [ 001000000000000000000010000000000000]
apl2_6               (select        ) [ 000000000000000000000000000000000000]
trunc_ln703          (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln721           (icmp          ) [ 000000000000000000000000000000000000]
apl2_7               (select        ) [ 001000000000000000000010000000000000]
store_ln446          (store         ) [ 000000000000000000000000000000000000]
shl_ln14             (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln734           (sext          ) [ 000000000000000000000000000000000000]
sub_ln734            (sub           ) [ 001000000000000000000010000000000000]
pl_6                 (add           ) [ 000000000000000000000000000000000000]
trunc_ln605_2        (partselect    ) [ 001000000000000000000010000000000000]
icmp_ln719_2         (icmp          ) [ 001000000000000000000010000000000000]
sext_ln428_1         (sext          ) [ 000000000000000000000000000000000000]
sext_ln428_2         (sext          ) [ 000000000000000000000000000000000000]
add_ln430            (add           ) [ 000100000000000000000001000000000000]
trunc_ln16           (partselect    ) [ 000000000000000000000000000000000000]
sext_ln735           (sext          ) [ 000000000000000000000000000000000000]
select_ln735         (select        ) [ 000000000000000000000000000000000000]
apl1                 (add           ) [ 000100000000000000000001000000000000]
wd3_20               (sub           ) [ 000100000000000000000001000000000000]
add_ln452            (add           ) [ 000000000000000000000000000000000000]
store_ln456          (store         ) [ 000000000000000000000000000000000000]
sext_ln602_2         (sext          ) [ 000000000000000000000000000000000000]
apl2_9               (select        ) [ 000000000000000000000000000000000000]
trunc_ln703_2        (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln721_2         (icmp          ) [ 000000000000000000000000000000000000]
apl2_10              (select        ) [ 000100000000000000000001000000000000]
store_ln487          (store         ) [ 000000000000000000000000000000000000]
shl_ln734_2          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln734_2         (sext          ) [ 000000000000000000000000000000000000]
sub_ln734_2          (sub           ) [ 000100000000000000000001000000000000]
add_ln493            (add           ) [ 000100000000000000000001000000000000]
trunc_ln496          (trunc         ) [ 000000000000000000000000000000000000]
store_ln497          (store         ) [ 000000000000000000000000000000000000]
tmp34                (mul           ) [ 011111111110000000000001111111111000]
zext_ln733           (zext          ) [ 000000000000000000000000000000000000]
zext_ln733_4         (zext          ) [ 000000000000000000000000000000000000]
icmp_ln745           (icmp          ) [ 000000000000000000000000000000000000]
apl1_8               (select        ) [ 000010000000000000000000100000000000]
trunc_ln733          (trunc         ) [ 000010000000000000000000100000000000]
apl1_9               (sub           ) [ 000010000000000000000000100000000000]
trunc_ln734_2        (partselect    ) [ 000000000000000000000000000000000000]
sext_ln735_2         (sext          ) [ 000000000000000000000000000000000000]
select_ln735_2       (select        ) [ 000000000000000000000000000000000000]
apl1_11              (add           ) [ 000010000000000000000000100000000000]
wd3_28               (sub           ) [ 000010000000000000000000100000000000]
sub_ln504            (sub           ) [ 000010000000000000000000100000000000]
add_ln505            (add           ) [ 000010000000000000000000100000000000]
sext_ln747           (sext          ) [ 000000000000000000000000000000000000]
icmp_ln747           (icmp          ) [ 000000000000000000000000000000000000]
apl1_10              (select        ) [ 000000000000000000000000000000000000]
store_ln449          (store         ) [ 000000000000000000000000000000000000]
zext_ln733_5         (zext          ) [ 000000000000000000000000000000000000]
zext_ln733_6         (zext          ) [ 000000000000000000000000000000000000]
icmp_ln745_2         (icmp          ) [ 000000000000000000000000000000000000]
apl1_12              (select        ) [ 000001000000000000000000010000000000]
trunc_ln733_2        (trunc         ) [ 000001000000000000000000010000000000]
apl1_13              (sub           ) [ 000001000000000000000000010000000000]
shl_ln16             (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln511           (sext          ) [ 000000000000000000000000000000000000]
shl_ln511_1          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln511_1         (sext          ) [ 000000000000000000000000000000000000]
xa1                  (sub           ) [ 000001000000000000000000010000000000]
sext_ln516           (sext          ) [ 000000000000000000000000000000000000]
shl_ln17             (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln516_2         (sext          ) [ 000000000000000000000000000000000000]
shl_ln516_1          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln516_3         (sext          ) [ 000000000000000000000000000000000000]
sub_ln516            (sub           ) [ 000001000000000000000000010000000000]
mul_ln516_2          (mul           ) [ 011101111110000000000000011111111100]
sext_ln520           (sext          ) [ 000000000000000000000000000000000000]
tmp35                (add           ) [ 000001110000000000000000011100000000]
store_ln535          (store         ) [ 000000000000000000000000000000000000]
store_ln536          (store         ) [ 000000000000000000000000000000000000]
sext_ln747_2         (sext          ) [ 000000000000000000000000000000000000]
icmp_ln747_2         (icmp          ) [ 000000000000000000000000000000000000]
apl1_14              (select        ) [ 000000000000000000000000000000000000]
store_ln490          (store         ) [ 000000000000000000000000000000000000]
sext_ln406           (sext          ) [ 000000000000000000000000000000000000]
add_ln520            (add           ) [ 011100111110000000000000001111111100]
sext_ln516_6         (sext          ) [ 000000011110000000000000000111100000]
sext_ln517_5         (sext          ) [ 000000011110000000000000000111100000]
sext_ln516_8         (sext          ) [ 000000011110000000000000000111100000]
sext_ln516_9         (sext          ) [ 000000011110000000000000000111100000]
sext_ln516_10        (sext          ) [ 000000011110000000000000000111100000]
sext_ln517_3         (sext          ) [ 010000001110000000000000000011110000]
sext_ln517_6         (sext          ) [ 010000001110000000000000000011110000]
sext_ln516_11        (sext          ) [ 010000001110000000000000000011110000]
sext_ln516_12        (sext          ) [ 010000001110000000000000000011110000]
sext_ln516_15        (sext          ) [ 010000001110000000000000000011110000]
sext_ln521_2         (sext          ) [ 010000001110000000000000000011110000]
sext_ln517_1         (sext          ) [ 011000000110000000000000000001111000]
sext_ln517_7         (sext          ) [ 011000000110000000000000000001111000]
sext_ln517_9         (sext          ) [ 011000000110000000000000000001111000]
mul_ln516            (mul           ) [ 010000000000000000000000000000010000]
mul_ln517_2          (mul           ) [ 010000000000000000000000000000010000]
mul_ln516_1          (mul           ) [ 010000000000000000000000000000010000]
mul_ln516_5          (mul           ) [ 010000000000000000000000000000010000]
mul_ln516_3          (mul           ) [ 011000000000000000000000000000011000]
mul_ln517_1          (mul           ) [ 001000000000000000000000000000001000]
sext_ln517_4         (sext          ) [ 000000000000000000000000000000000000]
sext_ln516_7         (sext          ) [ 000000000000000000000000000000000000]
mul_ln517_3          (mul           ) [ 001100000000000000000000000000001100]
mul_ln516_7          (mul           ) [ 001000000000000000000000000000001000]
mul_ln516_4          (mul           ) [ 001000000000000000000000000000001000]
mul_ln516_6          (mul           ) [ 001000000000000000000000000000001000]
add_ln520_1          (add           ) [ 001000000000000000000000000000001000]
shl_ln19             (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln521           (sext          ) [ 000000000000000000000000000000000000]
shl_ln521_1          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln521_1         (sext          ) [ 000000000000000000000000000000000000]
sub_ln521            (sub           ) [ 001000000000000000000000000000001000]
mul_ln521            (mul           ) [ 001000000000000000000000000000001000]
add_ln521_1          (add           ) [ 001000000000000000000000000000001000]
mul_ln517            (mul           ) [ 000100000000000000000000000000000100]
shl_ln516_2          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln517_2         (sext          ) [ 000000000000000000000000000000000000]
sext_ln516_5         (sext          ) [ 000000000000000000000000000000000000]
mul_ln517_4          (mul           ) [ 000100000000000000000000000000000100]
sext_ln517_8         (sext          ) [ 000000000000000000000000000000000000]
shl_ln18             (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln516_13        (sext          ) [ 000000000000000000000000000000000000]
mul_ln517_5          (mul           ) [ 000100000000000000000000000000000100]
shl_ln517_1          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln517_10        (sext          ) [ 000000000000000000000000000000000000]
shl_ln517_2          (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln517_11        (sext          ) [ 000000000000000000000000000000000000]
sub_ln517            (sub           ) [ 000100000000000000000000000000000100]
sext_ln520_1         (sext          ) [ 000000000000000000000000000000000000]
add_ln520_2          (add           ) [ 000100000000000000000000000000000100]
add_ln520_4          (add           ) [ 000100000000000000000000000000000100]
add_ln520_6          (add           ) [ 000100000000000000000000000000000100]
sub_ln521_cast       (sext          ) [ 000000000000000000000000000000000000]
add_ln521_2          (add           ) [ 000110000000000000000000000000000110]
add_ln521_4          (add           ) [ 000100000000000000000000000000000100]
add_ln521_6          (add           ) [ 000100000000000000000000000000000100]
sext_ln516_1         (sext          ) [ 000000000000000000000000000000000000]
sext_ln516_14        (sext          ) [ 000000000000000000000000000000000000]
sext_ln520_2         (sext          ) [ 000000000000000000000000000000000000]
add_ln520_3          (add           ) [ 000011000000000000000000000000000011]
sext_ln520_4         (sext          ) [ 000000000000000000000000000000000000]
add_ln520_5          (add           ) [ 000010000000000000000000000000000010]
sext_ln520_5         (sext          ) [ 000000000000000000000000000000000000]
add_ln520_7          (add           ) [ 000010000000000000000000000000000010]
add_ln521            (add           ) [ 000010000000000000000000000000000010]
sext_ln521_4         (sext          ) [ 000000000000000000000000000000000000]
add_ln521_5          (add           ) [ 000010000000000000000000000000000010]
sext_ln521_5         (sext          ) [ 000000000000000000000000000000000000]
add_ln521_7          (add           ) [ 000010000000000000000000000000000010]
sext_ln520_6         (sext          ) [ 000000000000000000000000000000000000]
add_ln520_8          (add           ) [ 000001000000000000000000000000000001]
sext_ln521_3         (sext          ) [ 000000000000000000000000000000000000]
add_ln521_3          (add           ) [ 000001000000000000000000000000000001]
sext_ln521_6         (sext          ) [ 000000000000000000000000000000000000]
add_ln521_8          (add           ) [ 000001000000000000000000000000000001]
sext_ln520_3         (sext          ) [ 000000000000000000000000000000000000]
xa1_1                (add           ) [ 000000000000000000000000000000000000]
sext_ln521_7         (sext          ) [ 000000000000000000000000000000000000]
xa2                  (add           ) [ 000000000000000000000000000000000000]
trunc_ln18           (partselect    ) [ 000000000000000000000000000000000000]
store_ln524          (store         ) [ 000000000000000000000000000000000000]
trunc_ln19           (partselect    ) [ 000000000000000000000000000000000000]
store_ln525          (store         ) [ 000000000000000000000000000000000000]
ret_ln537            (ret           ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dec_rlt1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dec_al1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_rlt2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dec_al2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dec_detl">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_detl"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="il">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="qq6_code6_table">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq6_code6_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dec_nbl">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbl"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wl_code_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ilb_table">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dec_plt1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dec_plt2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dec_rh1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dec_ah1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dec_rh2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dec_ah2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dec_deth">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_deth"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dec_nbh">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbh"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dec_ph1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dec_ph2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="xout1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xout2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dec_del_bph">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="accumc">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="accumd">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumd"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i14.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i11.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="334" class="1004" name="input_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="0" index="2" bw="0" slack="0"/>
<pin id="345" dir="0" index="4" bw="32" slack="0"/>
<pin id="346" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="1"/>
<pin id="348" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dec_del_bpl_load/1 dec_del_bpl_load_2/1 dec_del_bpl_load_4/2 dec_del_bpl_load_5/2 dec_del_bpl_load_1/3 dec_del_bpl_load_3/3 store_ln672/6 store_ln672/6 store_ln672/7 store_ln672/7 store_ln684/8 store_ln684/8 store_ln672/8 store_ln684/9 store_ln672/9 store_ln684/10 store_ln684/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="1"/>
<pin id="353" dir="0" index="2" bw="0" slack="0"/>
<pin id="355" dir="0" index="4" bw="16" slack="1"/>
<pin id="356" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="16" slack="1"/>
<pin id="358" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dec_del_dltx_load/1 dec_del_dltx_load_2/1 dec_del_dltx_load_4/2 dec_del_dltx_load_5/2 dec_del_dltx_load_1/3 dec_del_dltx_load_3/3 store_ln690/3 store_ln692/3 store_ln688/4 store_ln689/5 store_ln691/5 store_ln693/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="qq4_code4_table_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qq4_code4_table_addr/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qq4_code4_table_load/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="qq6_code6_table_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qq6_code6_table_addr/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qq6_code6_table_load/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="wl_code_table_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="13" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wl_code_table_addr/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wl_code_table_load/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="0" index="2" bw="0" slack="0"/>
<pin id="406" dir="0" index="4" bw="32" slack="0"/>
<pin id="407" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="1"/>
<pin id="409" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dec_del_bph_load/1 dec_del_bph_load_2/1 dec_del_bph_load_4/2 dec_del_bph_load_5/2 dec_del_bph_load_1/3 dec_del_bph_load_3/3 store_ln672/5 store_ln672/5 store_ln672/6 store_ln672/6 store_ln684/7 store_ln684/7 store_ln672/7 store_ln672/8 store_ln684/9 store_ln684/10 store_ln684/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="14" slack="1"/>
<pin id="414" dir="0" index="2" bw="0" slack="0"/>
<pin id="416" dir="0" index="4" bw="14" slack="1"/>
<pin id="417" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="418" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="14" slack="1"/>
<pin id="419" dir="1" index="7" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dec_del_dhx_load/1 dec_del_dhx_load_2/1 dec_del_dhx_load_4/2 dec_del_dhx_load_5/2 dec_del_dhx_load_1/3 dec_del_dhx_load_3/3 store_ln690/3 store_ln692/3 store_ln688/4 store_ln693/4 store_ln689/5 store_ln691/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="0" index="2" bw="0" slack="0"/>
<pin id="428" dir="0" index="4" bw="32" slack="1"/>
<pin id="429" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="32" slack="1"/>
<pin id="431" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="accumc_load_3/1 accumc_load_10/1 accumc_load_4/2 accumc_load_6/2 accumc_load_7/3 accumc_load_9/3 accumc_load_5/4 store_ln532/4 accumc_load_8/5 store_ln532/5 accumc_load_2/6 store_ln532/6 store_ln532/7 accumc_load_1/8 store_ln532/8 store_ln532/9 store_ln532/9 store_ln532/10 store_ln532/10 accumc_load/15 store_ln532/17 store_ln535/24 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="1"/>
<pin id="436" dir="0" index="2" bw="0" slack="0"/>
<pin id="438" dir="0" index="4" bw="32" slack="2"/>
<pin id="439" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="32" slack="2"/>
<pin id="441" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="accumd_load_3/1 accumd_load_9/1 accumd_load_4/2 accumd_load_6/2 accumd_load_2/3 accumd_load_5/3 accumd_load_10/4 store_ln533/4 accumd_load_7/5 store_ln533/5 accumd_load_8/6 store_ln533/6 store_ln533/7 accumd_load_1/8 store_ln533/8 store_ln533/9 store_ln533/9 store_ln533/10 store_ln533/10 accumd_load/15 store_ln533/17 store_ln536/24 "/>
</bind>
</comp>

<comp id="469" class="1004" name="ilb_table_addr_2_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ilb_table_addr_2/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ilb_table_load_2/4 ilb_table_load/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="ilb_table_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ilb_table_addr/5 "/>
</bind>
</comp>

<comp id="524" class="1005" name="storemerge28_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="526" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge28 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="storemerge28_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="32" slack="3"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge28/8 "/>
</bind>
</comp>

<comp id="534" class="1005" name="storemerge_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="536" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="storemerge_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="2"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="32" slack="5"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="zl_5/3 mul_ln589_17/4 mul_ln589_14/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln589_15/3 mul_ln589_18/4 mul_ln589_16/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="15" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="47" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln604/12 mul_ln604_2/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="zl/3 mul_ln589_12/4 mul_ln589/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln589_10/3 mul_ln589_13/4 mul_ln589_11/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln600/15 mul_ln600_2/16 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln705/13 mul_ln705_2/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/13 mul_ln708_2/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="0"/>
<pin id="579" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516_6/27 mul_ln517/28 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="12" slack="0"/>
<pin id="584" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln517_1/27 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="12" slack="0"/>
<pin id="589" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516_4/27 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="13" slack="0"/>
<pin id="594" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516_1/26 mul_ln517_4/28 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="15" slack="0"/>
<pin id="599" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516_5/26 mul_ln517_3/27 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="11" slack="0"/>
<pin id="604" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516_2/20 mul_ln516_7/27 mul_ln517_5/28 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="11" slack="0"/>
<pin id="610" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516/26 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="13" slack="0"/>
<pin id="615" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln517_2/26 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="13" slack="0"/>
<pin id="620" dir="1" index="2" bw="45" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516_3/26 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="33" slack="0"/>
<pin id="624" dir="0" index="1" bw="7" slack="0"/>
<pin id="625" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln521/27 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="33" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="1" index="2" bw="40" slack="10"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp34/18 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="0" index="2" bw="7" slack="0"/>
<pin id="636" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/17 tmp_43/18 "/>
</bind>
</comp>

<comp id="640" class="1005" name="reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_bpl_load dec_del_bpl_load_4 dec_del_bpl_load_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_bpl_load_2 dec_del_bpl_load_5 dec_del_bpl_load_3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_bph_load dec_del_bph_load_4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="14" slack="1"/>
<pin id="654" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dhx_load dec_del_dhx_load_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_bph_load_2 dec_del_bph_load_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="14" slack="1"/>
<pin id="665" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dhx_load_2 dec_del_dhx_load_3 "/>
</bind>
</comp>

<comp id="669" class="1005" name="reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="1"/>
<pin id="671" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ilb_table_load_2 ilb_table_load "/>
</bind>
</comp>

<comp id="673" class="1005" name="reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="46" slack="1"/>
<pin id="675" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="zl mul_ln589_12 mul_ln589 "/>
</bind>
</comp>

<comp id="677" class="1005" name="reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="46" slack="1"/>
<pin id="679" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln589_10 mul_ln589_13 mul_ln589_11 "/>
</bind>
</comp>

<comp id="681" class="1005" name="reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="46" slack="1"/>
<pin id="683" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="zl_5 mul_ln589_17 mul_ln589_14 "/>
</bind>
</comp>

<comp id="685" class="1005" name="reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="46" slack="1"/>
<pin id="687" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln589_15 mul_ln589_18 mul_ln589_16 "/>
</bind>
</comp>

<comp id="689" class="1005" name="reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="1"/>
<pin id="691" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln708 mul_ln708_2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="47" slack="1"/>
<pin id="695" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln600 mul_ln600_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="45" slack="1"/>
<pin id="699" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516_1 mul_ln517_4 "/>
</bind>
</comp>

<comp id="701" class="1005" name="reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="46" slack="1"/>
<pin id="703" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516_5 mul_ln517_3 "/>
</bind>
</comp>

<comp id="705" class="1005" name="reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="42" slack="1"/>
<pin id="707" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516_7 mul_ln517_5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="41" slack="1"/>
<pin id="711" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516_6 mul_ln517 "/>
</bind>
</comp>

<comp id="713" class="1004" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="46" slack="1"/>
<pin id="715" dir="0" index="1" bw="46" slack="1"/>
<pin id="716" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln589/8 add_ln589_11/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="46" slack="1"/>
<pin id="721" dir="0" index="1" bw="46" slack="1"/>
<pin id="722" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln589_14/8 add_ln589_16/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="lshr_ln_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="0" index="2" bw="4" slack="0"/>
<pin id="729" dir="0" index="3" bw="4" slack="0"/>
<pin id="730" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln425_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="3" slack="0"/>
<pin id="739" dir="0" index="3" bw="4" slack="0"/>
<pin id="740" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln425_1/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln425_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="il_load_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="0"/>
<pin id="753" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="il_load/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln428_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln428/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="14" slack="0"/>
<pin id="762" dir="0" index="1" bw="14" slack="0"/>
<pin id="763" dir="0" index="2" bw="12" slack="0"/>
<pin id="764" dir="0" index="3" bw="14" slack="0"/>
<pin id="765" dir="0" index="4" bw="12" slack="0"/>
<pin id="766" dir="0" index="5" bw="2" slack="0"/>
<pin id="767" dir="1" index="6" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="dec_nbh_load_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="15" slack="0"/>
<pin id="776" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_nbh_load/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln759_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="15" slack="0"/>
<pin id="780" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln759/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="shl_ln15_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="22" slack="0"/>
<pin id="784" dir="0" index="1" bw="15" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln15/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln759_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="22" slack="0"/>
<pin id="792" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln759_2/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sub_ln759_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="22" slack="0"/>
<pin id="796" dir="0" index="1" bw="15" slack="0"/>
<pin id="797" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln759/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="dec_nbl_load_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="15" slack="0"/>
<pin id="802" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_nbl_load/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln639_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="15" slack="0"/>
<pin id="806" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="shl_ln_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="22" slack="0"/>
<pin id="810" dir="0" index="1" bw="15" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln639_2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="22" slack="0"/>
<pin id="818" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639_2/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sub_ln639_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="22" slack="0"/>
<pin id="822" dir="0" index="1" bw="15" slack="0"/>
<pin id="823" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln639/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln13_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="23" slack="0"/>
<pin id="829" dir="0" index="2" bw="4" slack="0"/>
<pin id="830" dir="0" index="3" bw="6" slack="0"/>
<pin id="831" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="dec_deth_load_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="15" slack="0"/>
<pin id="838" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_deth_load/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln472_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="15" slack="0"/>
<pin id="842" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln472/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln472_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="14" slack="1"/>
<pin id="846" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln472/2 "/>
</bind>
</comp>

<comp id="847" class="1004" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="14" slack="0"/>
<pin id="849" dir="0" index="1" bw="15" slack="0"/>
<pin id="850" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln472/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="wd_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="0"/>
<pin id="855" dir="0" index="1" bw="23" slack="1"/>
<pin id="856" dir="0" index="2" bw="4" slack="0"/>
<pin id="857" dir="0" index="3" bw="6" slack="0"/>
<pin id="858" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln758_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln758/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_4_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="0"/>
<pin id="868" dir="0" index="1" bw="11" slack="0"/>
<pin id="869" dir="0" index="2" bw="9" slack="0"/>
<pin id="870" dir="0" index="3" bw="11" slack="0"/>
<pin id="871" dir="0" index="4" bw="9" slack="0"/>
<pin id="872" dir="0" index="5" bw="2" slack="1"/>
<pin id="873" dir="1" index="6" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sext_ln760_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="0"/>
<pin id="881" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln760/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln760_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="0"/>
<pin id="885" dir="0" index="1" bw="11" slack="0"/>
<pin id="886" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln760/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln587_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln587_8_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587_8/3 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sext_ln587_9_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="1"/>
<pin id="900" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587_9/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln589_42_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_42/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln589_43_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_43/3 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln589_44_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_44/3 "/>
</bind>
</comp>

<comp id="915" class="1004" name="dec_detl_load_load_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="15" slack="0"/>
<pin id="917" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_detl_load/3 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln425_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="15" slack="0"/>
<pin id="921" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_1/3 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln425_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="1"/>
<pin id="925" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln425/3 "/>
</bind>
</comp>

<comp id="926" class="1004" name="grp_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="15" slack="0"/>
<pin id="929" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln425/3 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln428_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln428/3 "/>
</bind>
</comp>

<comp id="935" class="1004" name="grp_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="0" index="1" bw="15" slack="0"/>
<pin id="938" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln428/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln640_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln640/3 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln640_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="13" slack="1"/>
<pin id="946" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln640_2/3 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln640_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="0"/>
<pin id="949" dir="0" index="1" bw="16" slack="0"/>
<pin id="950" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln640/3 "/>
</bind>
</comp>

<comp id="953" class="1004" name="shl_ln12_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="40" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="1"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sub_ln672_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="40" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="wd3_19_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="40" slack="0"/>
<pin id="970" dir="0" index="2" bw="5" slack="0"/>
<pin id="971" dir="0" index="3" bw="7" slack="0"/>
<pin id="972" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_19/3 "/>
</bind>
</comp>

<comp id="977" class="1004" name="shl_ln672_11_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="40" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="1"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_11/3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sub_ln672_13_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="40" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_13/3 "/>
</bind>
</comp>

<comp id="991" class="1004" name="wd3_15_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="0" index="1" bw="40" slack="0"/>
<pin id="994" dir="0" index="2" bw="5" slack="0"/>
<pin id="995" dir="0" index="3" bw="7" slack="0"/>
<pin id="996" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_15/3 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln587_10_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587_10/3 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln587_11_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587_11/3 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln587_12_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="14" slack="1"/>
<pin id="1012" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587_12/3 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln589_58_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_58/3 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln589_59_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="14" slack="1"/>
<pin id="1022" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_59/3 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="trunc_ln472_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="14" slack="0"/>
<pin id="1027" dir="0" index="1" bw="29" slack="0"/>
<pin id="1028" dir="0" index="2" bw="5" slack="0"/>
<pin id="1029" dir="0" index="3" bw="6" slack="0"/>
<pin id="1030" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln472_1/3 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="sext_ln756_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="17" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln756/3 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_36_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="17" slack="0"/>
<pin id="1041" dir="0" index="2" bw="6" slack="0"/>
<pin id="1042" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="select_ln761_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="17" slack="0"/>
<pin id="1049" dir="0" index="2" bw="17" slack="1"/>
<pin id="1050" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln761/3 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="trunc_ln756_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="17" slack="0"/>
<pin id="1055" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln756/3 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="icmp_ln763_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="17" slack="0"/>
<pin id="1059" dir="0" index="1" bw="17" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln763/3 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="select_ln763_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="15" slack="0"/>
<pin id="1066" dir="0" index="2" bw="15" slack="0"/>
<pin id="1067" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln763/3 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="store_ln475_store_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="15" slack="0"/>
<pin id="1073" dir="0" index="1" bw="15" slack="0"/>
<pin id="1074" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln475/3 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="wd1_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="5" slack="0"/>
<pin id="1079" dir="0" index="1" bw="15" slack="0"/>
<pin id="1080" dir="0" index="2" bw="4" slack="0"/>
<pin id="1081" dir="0" index="3" bw="5" slack="0"/>
<pin id="1082" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd1_2/3 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="trunc_ln653_2_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="4" slack="0"/>
<pin id="1089" dir="0" index="1" bw="15" slack="0"/>
<pin id="1090" dir="0" index="2" bw="5" slack="0"/>
<pin id="1091" dir="0" index="3" bw="5" slack="0"/>
<pin id="1092" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln653_2/3 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="shl_ln672_15_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="40" slack="0"/>
<pin id="1099" dir="0" index="1" bw="32" slack="1"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_15/3 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sub_ln672_17_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="40" slack="0"/>
<pin id="1107" dir="0" index="1" bw="32" slack="0"/>
<pin id="1108" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_17/3 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="wd3_27_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="0"/>
<pin id="1113" dir="0" index="1" bw="40" slack="0"/>
<pin id="1114" dir="0" index="2" bw="5" slack="0"/>
<pin id="1115" dir="0" index="3" bw="7" slack="0"/>
<pin id="1116" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_27/3 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln589_48_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_48/4 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sext_ln589_49_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="1"/>
<pin id="1127" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_49/4 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sext_ln589_50_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_50/4 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln589_51_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_51/4 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="sext_ln589_52_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="1"/>
<pin id="1140" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_52/4 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="sext_ln589_53_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_53/4 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="trunc_ln425_2_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="0"/>
<pin id="1149" dir="0" index="1" bw="31" slack="0"/>
<pin id="1150" dir="0" index="2" bw="5" slack="0"/>
<pin id="1151" dir="0" index="3" bw="6" slack="0"/>
<pin id="1152" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln425_2/4 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="trunc_ln12_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="0" index="1" bw="31" slack="0"/>
<pin id="1160" dir="0" index="2" bw="5" slack="0"/>
<pin id="1161" dir="0" index="3" bw="6" slack="0"/>
<pin id="1162" dir="1" index="4" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/4 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sext_ln636_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="17" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln636/4 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_27_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="17" slack="0"/>
<pin id="1173" dir="0" index="2" bw="6" slack="0"/>
<pin id="1174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="select_ln641_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="17" slack="0"/>
<pin id="1181" dir="0" index="2" bw="17" slack="1"/>
<pin id="1182" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln641/4 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="trunc_ln636_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="17" slack="0"/>
<pin id="1187" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln636/4 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="icmp_ln643_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="17" slack="0"/>
<pin id="1191" dir="0" index="1" bw="17" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln643/4 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="select_ln643_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="15" slack="0"/>
<pin id="1198" dir="0" index="2" bw="15" slack="0"/>
<pin id="1199" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln643/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="store_ln433_store_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="15" slack="0"/>
<pin id="1205" dir="0" index="1" bw="15" slack="0"/>
<pin id="1206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln433/4 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="wd1_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="5" slack="0"/>
<pin id="1211" dir="0" index="1" bw="15" slack="0"/>
<pin id="1212" dir="0" index="2" bw="4" slack="0"/>
<pin id="1213" dir="0" index="3" bw="5" slack="0"/>
<pin id="1214" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd1/4 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="trunc_ln14_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="4" slack="0"/>
<pin id="1221" dir="0" index="1" bw="15" slack="0"/>
<pin id="1222" dir="0" index="2" bw="5" slack="0"/>
<pin id="1223" dir="0" index="3" bw="5" slack="0"/>
<pin id="1224" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/4 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="shl_ln672_13_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="40" slack="0"/>
<pin id="1231" dir="0" index="1" bw="32" slack="1"/>
<pin id="1232" dir="0" index="2" bw="1" slack="0"/>
<pin id="1233" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_13/4 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="sub_ln672_15_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="40" slack="0"/>
<pin id="1239" dir="0" index="1" bw="32" slack="0"/>
<pin id="1240" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_15/4 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="wd3_17_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="0" index="1" bw="40" slack="0"/>
<pin id="1246" dir="0" index="2" bw="5" slack="0"/>
<pin id="1247" dir="0" index="3" bw="7" slack="0"/>
<pin id="1248" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_17/4 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="shl_ln672_14_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="40" slack="0"/>
<pin id="1255" dir="0" index="1" bw="32" slack="1"/>
<pin id="1256" dir="0" index="2" bw="1" slack="0"/>
<pin id="1257" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_14/4 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="sub_ln672_16_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="40" slack="0"/>
<pin id="1263" dir="0" index="1" bw="32" slack="0"/>
<pin id="1264" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_16/4 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="wd3_18_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="0"/>
<pin id="1269" dir="0" index="1" bw="40" slack="0"/>
<pin id="1270" dir="0" index="2" bw="5" slack="0"/>
<pin id="1271" dir="0" index="3" bw="7" slack="0"/>
<pin id="1272" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_18/4 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="sext_ln587_14_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="14" slack="2"/>
<pin id="1279" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587_14/4 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="sext_ln589_57_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="2"/>
<pin id="1283" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_57/4 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="sext_ln589_75_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="14" slack="2"/>
<pin id="1287" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_75/4 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="sext_ln589_64_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_64/4 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="sext_ln589_65_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="14" slack="1"/>
<pin id="1296" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_65/4 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="sext_ln589_67_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="1"/>
<pin id="1300" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_67/4 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="sext_ln589_78_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="14" slack="1"/>
<pin id="1304" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_78/4 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="sext_ln589_68_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="14" slack="1"/>
<pin id="1307" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_68/4 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="zext_ln656_2_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="5" slack="1"/>
<pin id="1311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln656_2/4 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="icmp_ln668_2_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="14" slack="1"/>
<pin id="1315" dir="0" index="1" bw="14" slack="0"/>
<pin id="1316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln668_2/4 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="shl_ln672_17_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="40" slack="0"/>
<pin id="1320" dir="0" index="1" bw="32" slack="2"/>
<pin id="1321" dir="0" index="2" bw="1" slack="0"/>
<pin id="1322" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_17/4 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="sub_ln672_19_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="40" slack="0"/>
<pin id="1328" dir="0" index="1" bw="32" slack="0"/>
<pin id="1329" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_19/4 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="wd3_23_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="0"/>
<pin id="1334" dir="0" index="1" bw="40" slack="0"/>
<pin id="1335" dir="0" index="2" bw="5" slack="0"/>
<pin id="1336" dir="0" index="3" bw="7" slack="0"/>
<pin id="1337" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_23/4 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="sext_ln679_18_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="14" slack="1"/>
<pin id="1344" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_18/4 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="grp_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="14" slack="0"/>
<pin id="1347" dir="0" index="1" bw="14" slack="0"/>
<pin id="1348" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_17/4 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="grp_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="14" slack="0"/>
<pin id="1353" dir="0" index="1" bw="14" slack="0"/>
<pin id="1354" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_19/4 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="grp_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="14" slack="0"/>
<pin id="1359" dir="0" index="1" bw="14" slack="0"/>
<pin id="1360" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_22/4 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="sext_ln587_13_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="16" slack="3"/>
<pin id="1365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587_13/5 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="sext_ln589_40_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="1"/>
<pin id="1368" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_40/5 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sext_ln589_41_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="16" slack="1"/>
<pin id="1373" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_41/5 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="sext_ln589_70_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="16" slack="3"/>
<pin id="1377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_70/5 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="sext_ln589_45_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_45/5 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="sext_ln589_46_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="1"/>
<pin id="1384" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_46/5 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="sext_ln589_47_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="16" slack="1"/>
<pin id="1389" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_47/5 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="sext_ln589_73_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="16" slack="2"/>
<pin id="1393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_73/5 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="sext_ln425_1_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="16" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln425_1/5 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="zext_ln656_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="5" slack="1"/>
<pin id="1399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln656/5 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="icmp_ln668_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="1"/>
<pin id="1403" dir="0" index="1" bw="16" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln668/5 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="shl_ln672_12_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="40" slack="0"/>
<pin id="1408" dir="0" index="1" bw="32" slack="1"/>
<pin id="1409" dir="0" index="2" bw="1" slack="0"/>
<pin id="1410" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_12/5 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="sub_ln672_14_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="40" slack="0"/>
<pin id="1416" dir="0" index="1" bw="32" slack="0"/>
<pin id="1417" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_14/5 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="wd3_16_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="0"/>
<pin id="1422" dir="0" index="1" bw="40" slack="0"/>
<pin id="1423" dir="0" index="2" bw="5" slack="0"/>
<pin id="1424" dir="0" index="3" bw="7" slack="0"/>
<pin id="1425" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_16/5 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="grp_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="16" slack="0"/>
<pin id="1432" dir="0" index="1" bw="16" slack="0"/>
<pin id="1433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679/5 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="grp_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="16" slack="0"/>
<pin id="1438" dir="0" index="1" bw="16" slack="0"/>
<pin id="1439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_13/5 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="grp_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="16" slack="0"/>
<pin id="1444" dir="0" index="1" bw="16" slack="0"/>
<pin id="1445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_16/5 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="sext_ln589_54_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_54/5 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="sext_ln589_55_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_55/5 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="sext_ln589_56_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="14" slack="1"/>
<pin id="1459" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_56/5 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="sext_ln589_61_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="1"/>
<pin id="1464" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_61/5 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="sext_ln589_62_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="14" slack="1"/>
<pin id="1468" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_62/5 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="sext_ln589_63_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="2"/>
<pin id="1473" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_63/5 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="sext_ln589_66_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="2"/>
<pin id="1477" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_66/5 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="sub_ln656_2_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="4" slack="0"/>
<pin id="1480" dir="0" index="1" bw="4" slack="2"/>
<pin id="1481" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln656_2/5 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="shl_ln672_16_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="40" slack="0"/>
<pin id="1485" dir="0" index="1" bw="32" slack="1"/>
<pin id="1486" dir="0" index="2" bw="1" slack="0"/>
<pin id="1487" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_16/5 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="sub_ln672_18_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="40" slack="0"/>
<pin id="1493" dir="0" index="1" bw="32" slack="0"/>
<pin id="1494" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_18/5 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="wd3_22_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="0"/>
<pin id="1499" dir="0" index="1" bw="40" slack="0"/>
<pin id="1500" dir="0" index="2" bw="5" slack="0"/>
<pin id="1501" dir="0" index="3" bw="7" slack="0"/>
<pin id="1502" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_22/5 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="shl_ln672_19_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="40" slack="0"/>
<pin id="1509" dir="0" index="1" bw="32" slack="2"/>
<pin id="1510" dir="0" index="2" bw="1" slack="0"/>
<pin id="1511" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_19/5 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="sub_ln672_21_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="40" slack="0"/>
<pin id="1517" dir="0" index="1" bw="32" slack="0"/>
<pin id="1518" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_21/5 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="wd3_25_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="0" index="1" bw="40" slack="0"/>
<pin id="1524" dir="0" index="2" bw="5" slack="0"/>
<pin id="1525" dir="0" index="3" bw="7" slack="0"/>
<pin id="1526" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_25/5 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="shl_ln672_20_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="40" slack="0"/>
<pin id="1533" dir="0" index="1" bw="32" slack="2"/>
<pin id="1534" dir="0" index="2" bw="1" slack="0"/>
<pin id="1535" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_20/5 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="sub_ln672_22_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="40" slack="0"/>
<pin id="1540" dir="0" index="1" bw="32" slack="0"/>
<pin id="1541" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_22/5 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="wd3_26_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="0"/>
<pin id="1546" dir="0" index="1" bw="40" slack="0"/>
<pin id="1547" dir="0" index="2" bw="5" slack="0"/>
<pin id="1548" dir="0" index="3" bw="7" slack="0"/>
<pin id="1549" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_26/5 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="sext_ln589_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="2"/>
<pin id="1556" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589/6 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="sext_ln589_69_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="16" slack="2"/>
<pin id="1560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_69/6 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="sext_ln589_72_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="16" slack="3"/>
<pin id="1563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_72/6 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="sub_ln656_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="4" slack="0"/>
<pin id="1566" dir="0" index="1" bw="4" slack="2"/>
<pin id="1567" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln656/6 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="shl_ln672_s_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="40" slack="0"/>
<pin id="1571" dir="0" index="1" bw="32" slack="2"/>
<pin id="1572" dir="0" index="2" bw="1" slack="0"/>
<pin id="1573" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_s/6 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="sub_ln672_12_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="40" slack="0"/>
<pin id="1579" dir="0" index="1" bw="32" slack="0"/>
<pin id="1580" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_12/6 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="wd3_14_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="0"/>
<pin id="1585" dir="0" index="1" bw="40" slack="0"/>
<pin id="1586" dir="0" index="2" bw="5" slack="0"/>
<pin id="1587" dir="0" index="3" bw="7" slack="0"/>
<pin id="1588" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_14/6 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="grp_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="16" slack="1"/>
<pin id="1595" dir="0" index="1" bw="16" slack="0"/>
<pin id="1596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_12/6 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="grp_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="16" slack="1"/>
<pin id="1600" dir="0" index="1" bw="16" slack="0"/>
<pin id="1601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_15/6 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="sext_ln589_60_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="32" slack="2"/>
<pin id="1605" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_60/6 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="sext_ln589_77_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="14" slack="3"/>
<pin id="1608" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_77/6 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="sub_ln656_2cast_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="4" slack="1"/>
<pin id="1611" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub_ln656_2cast/6 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="wd3_21_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="12" slack="1"/>
<pin id="1614" dir="0" index="1" bw="4" slack="0"/>
<pin id="1615" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="wd3_21/6 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="shl_ln657_2_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="15" slack="0"/>
<pin id="1620" dir="0" index="1" bw="12" slack="0"/>
<pin id="1621" dir="0" index="2" bw="1" slack="0"/>
<pin id="1622" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln657_2/6 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="store_ln478_store_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="15" slack="0"/>
<pin id="1628" dir="0" index="1" bw="15" slack="0"/>
<pin id="1629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln478/6 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="shl_ln672_18_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="40" slack="0"/>
<pin id="1634" dir="0" index="1" bw="32" slack="2"/>
<pin id="1635" dir="0" index="2" bw="1" slack="0"/>
<pin id="1636" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln672_18/6 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="sub_ln672_20_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="40" slack="0"/>
<pin id="1641" dir="0" index="1" bw="32" slack="0"/>
<pin id="1642" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln672_20/6 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="wd3_24_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="0"/>
<pin id="1647" dir="0" index="1" bw="40" slack="0"/>
<pin id="1648" dir="0" index="2" bw="5" slack="0"/>
<pin id="1649" dir="0" index="3" bw="7" slack="0"/>
<pin id="1650" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3_24/6 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="sext_ln679_19_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="28" slack="1"/>
<pin id="1657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_19/6 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="tmp_37_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="0"/>
<pin id="1660" dir="0" index="1" bw="28" slack="0"/>
<pin id="1661" dir="0" index="2" bw="7" slack="0"/>
<pin id="1662" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="select_ln666_17_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="0"/>
<pin id="1668" dir="0" index="1" bw="32" slack="0"/>
<pin id="1669" dir="0" index="2" bw="32" slack="0"/>
<pin id="1670" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_17/6 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="add_ln684_17_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="9" slack="0"/>
<pin id="1676" dir="0" index="1" bw="32" slack="3"/>
<pin id="1677" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_17/6 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="sext_ln679_21_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="28" slack="1"/>
<pin id="1681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_21/6 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="tmp_39_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="1" slack="0"/>
<pin id="1684" dir="0" index="1" bw="28" slack="0"/>
<pin id="1685" dir="0" index="2" bw="7" slack="0"/>
<pin id="1686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="select_ln666_19_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="0"/>
<pin id="1692" dir="0" index="1" bw="32" slack="0"/>
<pin id="1693" dir="0" index="2" bw="32" slack="0"/>
<pin id="1694" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_19/6 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="add_ln684_19_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="9" slack="0"/>
<pin id="1700" dir="0" index="1" bw="32" slack="2"/>
<pin id="1701" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_19/6 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="grp_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="14" slack="2"/>
<pin id="1705" dir="0" index="1" bw="14" slack="0"/>
<pin id="1706" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_21/6 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="sext_ln679_24_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="28" slack="1"/>
<pin id="1710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_24/6 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="tmp_42_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="1" slack="0"/>
<pin id="1713" dir="0" index="1" bw="28" slack="0"/>
<pin id="1714" dir="0" index="2" bw="7" slack="0"/>
<pin id="1715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="select_ln666_22_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="1" slack="0"/>
<pin id="1721" dir="0" index="1" bw="32" slack="0"/>
<pin id="1722" dir="0" index="2" bw="32" slack="0"/>
<pin id="1723" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_22/6 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="add_ln684_22_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="9" slack="0"/>
<pin id="1729" dir="0" index="1" bw="32" slack="1"/>
<pin id="1730" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_22/6 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="sext_ln589_71_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="16" slack="3"/>
<pin id="1734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_71/7 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="sub_ln656cast_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="4" slack="1"/>
<pin id="1737" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub_ln656cast/7 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="wd3_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="12" slack="1"/>
<pin id="1740" dir="0" index="1" bw="4" slack="0"/>
<pin id="1741" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="wd3/7 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="shl_ln11_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="15" slack="0"/>
<pin id="1746" dir="0" index="1" bw="12" slack="0"/>
<pin id="1747" dir="0" index="2" bw="1" slack="0"/>
<pin id="1748" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln11/7 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="store_ln436_store_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="15" slack="0"/>
<pin id="1754" dir="0" index="1" bw="15" slack="0"/>
<pin id="1755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln436/7 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="sext_ln679_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="32" slack="1"/>
<pin id="1760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679/7 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="tmp_28_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="1" slack="0"/>
<pin id="1763" dir="0" index="1" bw="32" slack="0"/>
<pin id="1764" dir="0" index="2" bw="7" slack="0"/>
<pin id="1765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="select_ln666_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="0"/>
<pin id="1771" dir="0" index="1" bw="32" slack="0"/>
<pin id="1772" dir="0" index="2" bw="32" slack="0"/>
<pin id="1773" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666/7 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="add_ln684_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="9" slack="0"/>
<pin id="1779" dir="0" index="1" bw="32" slack="4"/>
<pin id="1780" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684/7 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="sext_ln679_14_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="1"/>
<pin id="1784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_14/7 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="tmp_30_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="1" slack="0"/>
<pin id="1787" dir="0" index="1" bw="32" slack="0"/>
<pin id="1788" dir="0" index="2" bw="7" slack="0"/>
<pin id="1789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="select_ln666_13_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="1" slack="0"/>
<pin id="1795" dir="0" index="1" bw="32" slack="0"/>
<pin id="1796" dir="0" index="2" bw="32" slack="0"/>
<pin id="1797" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_13/7 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="add_ln684_13_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="9" slack="0"/>
<pin id="1803" dir="0" index="1" bw="32" slack="4"/>
<pin id="1804" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_13/7 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="grp_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="16" slack="2"/>
<pin id="1808" dir="0" index="1" bw="16" slack="0"/>
<pin id="1809" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_14/7 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="sext_ln679_17_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="32" slack="1"/>
<pin id="1813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_17/7 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="tmp_33_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="0"/>
<pin id="1816" dir="0" index="1" bw="32" slack="0"/>
<pin id="1817" dir="0" index="2" bw="7" slack="0"/>
<pin id="1818" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="select_ln666_16_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="0"/>
<pin id="1824" dir="0" index="1" bw="32" slack="0"/>
<pin id="1825" dir="0" index="2" bw="32" slack="0"/>
<pin id="1826" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_16/7 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="add_ln684_16_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="9" slack="0"/>
<pin id="1832" dir="0" index="1" bw="32" slack="3"/>
<pin id="1833" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_16/7 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="sext_ln589_74_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="14" slack="3"/>
<pin id="1837" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_74/7 "/>
</bind>
</comp>

<comp id="1839" class="1004" name="sext_ln589_76_fu_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="14" slack="3"/>
<pin id="1841" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln589_76/7 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="grp_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="14" slack="3"/>
<pin id="1845" dir="0" index="1" bw="14" slack="0"/>
<pin id="1846" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_18/7 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="grp_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="14" slack="3"/>
<pin id="1850" dir="0" index="1" bw="14" slack="0"/>
<pin id="1851" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln679_20/7 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="sext_ln679_13_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="1"/>
<pin id="1855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_13/8 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="tmp_29_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="1" slack="0"/>
<pin id="1858" dir="0" index="1" bw="32" slack="0"/>
<pin id="1859" dir="0" index="2" bw="7" slack="0"/>
<pin id="1860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="select_ln666_12_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="1" slack="0"/>
<pin id="1866" dir="0" index="1" bw="32" slack="0"/>
<pin id="1867" dir="0" index="2" bw="32" slack="0"/>
<pin id="1868" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_12/8 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="add_ln684_12_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="9" slack="0"/>
<pin id="1874" dir="0" index="1" bw="32" slack="2"/>
<pin id="1875" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_12/8 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="sext_ln679_16_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="1"/>
<pin id="1879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_16/8 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="tmp_32_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="1" slack="0"/>
<pin id="1882" dir="0" index="1" bw="32" slack="0"/>
<pin id="1883" dir="0" index="2" bw="7" slack="0"/>
<pin id="1884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="select_ln666_15_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="1" slack="0"/>
<pin id="1890" dir="0" index="1" bw="32" slack="0"/>
<pin id="1891" dir="0" index="2" bw="32" slack="0"/>
<pin id="1892" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_15/8 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="add_ln684_15_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="9" slack="0"/>
<pin id="1898" dir="0" index="1" bw="32" slack="4"/>
<pin id="1899" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_15/8 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="sext_ln679_23_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="28" slack="1"/>
<pin id="1903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_23/8 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="tmp_41_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="1" slack="0"/>
<pin id="1906" dir="0" index="1" bw="28" slack="0"/>
<pin id="1907" dir="0" index="2" bw="7" slack="0"/>
<pin id="1908" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="select_ln666_21_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="1" slack="0"/>
<pin id="1914" dir="0" index="1" bw="32" slack="0"/>
<pin id="1915" dir="0" index="2" bw="32" slack="0"/>
<pin id="1916" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_21/8 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="add_ln684_21_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="9" slack="0"/>
<pin id="1922" dir="0" index="1" bw="32" slack="3"/>
<pin id="1923" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_21/8 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="sext_ln679_15_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="32" slack="1"/>
<pin id="1927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_15/9 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="tmp_31_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="1" slack="0"/>
<pin id="1930" dir="0" index="1" bw="32" slack="0"/>
<pin id="1931" dir="0" index="2" bw="7" slack="0"/>
<pin id="1932" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="select_ln666_14_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="0"/>
<pin id="1938" dir="0" index="1" bw="32" slack="0"/>
<pin id="1939" dir="0" index="2" bw="32" slack="0"/>
<pin id="1940" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_14/9 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="add_ln684_14_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="9" slack="0"/>
<pin id="1946" dir="0" index="1" bw="32" slack="4"/>
<pin id="1947" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_14/9 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="sext_ln679_20_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="28" slack="1"/>
<pin id="1951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_20/9 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="tmp_38_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="1" slack="0"/>
<pin id="1954" dir="0" index="1" bw="28" slack="0"/>
<pin id="1955" dir="0" index="2" bw="7" slack="0"/>
<pin id="1956" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="1960" class="1004" name="select_ln666_18_fu_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="1" slack="0"/>
<pin id="1962" dir="0" index="1" bw="32" slack="0"/>
<pin id="1963" dir="0" index="2" bw="32" slack="0"/>
<pin id="1964" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_18/9 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="add_ln684_18_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="9" slack="0"/>
<pin id="1970" dir="0" index="1" bw="32" slack="4"/>
<pin id="1971" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_18/9 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="sext_ln679_22_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="28" slack="1"/>
<pin id="1975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln679_22/9 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="tmp_40_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="0"/>
<pin id="1978" dir="0" index="1" bw="28" slack="0"/>
<pin id="1979" dir="0" index="2" bw="7" slack="0"/>
<pin id="1980" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="select_ln666_20_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="1" slack="0"/>
<pin id="1986" dir="0" index="1" bw="32" slack="0"/>
<pin id="1987" dir="0" index="2" bw="32" slack="0"/>
<pin id="1988" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_20/9 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="add_ln684_20_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="9" slack="0"/>
<pin id="1994" dir="0" index="1" bw="32" slack="3"/>
<pin id="1995" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln684_20/9 "/>
</bind>
</comp>

<comp id="1997" class="1004" name="add_ln589_10_fu_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="46" slack="2"/>
<pin id="1999" dir="0" index="1" bw="46" slack="1"/>
<pin id="2000" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln589_10/10 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="add_ln589_12_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="46" slack="1"/>
<pin id="2004" dir="0" index="1" bw="46" slack="1"/>
<pin id="2005" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln589_12/10 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="add_ln589_15_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="46" slack="2"/>
<pin id="2009" dir="0" index="1" bw="46" slack="1"/>
<pin id="2010" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln589_15/10 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="add_ln589_17_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="46" slack="1"/>
<pin id="2014" dir="0" index="1" bw="46" slack="1"/>
<pin id="2015" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln589_17/10 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="zl_4_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="46" slack="1"/>
<pin id="2019" dir="0" index="1" bw="46" slack="1"/>
<pin id="2020" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zl_4/11 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="trunc_ln_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="32" slack="0"/>
<pin id="2023" dir="0" index="1" bw="46" slack="0"/>
<pin id="2024" dir="0" index="2" bw="5" slack="0"/>
<pin id="2025" dir="0" index="3" bw="7" slack="0"/>
<pin id="2026" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="zl_6_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="46" slack="1"/>
<pin id="2033" dir="0" index="1" bw="46" slack="1"/>
<pin id="2034" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zl_6/11 "/>
</bind>
</comp>

<comp id="2035" class="1004" name="trunc_ln591_2_fu_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="32" slack="0"/>
<pin id="2037" dir="0" index="1" bw="46" slack="0"/>
<pin id="2038" dir="0" index="2" bw="5" slack="0"/>
<pin id="2039" dir="0" index="3" bw="7" slack="0"/>
<pin id="2040" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln591_2/11 "/>
</bind>
</comp>

<comp id="2045" class="1004" name="dec_rlt2_load_load_fu_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="31" slack="0"/>
<pin id="2047" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rlt2_load/12 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="dec_al2_load_load_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="15" slack="0"/>
<pin id="2051" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_al2_load/12 "/>
</bind>
</comp>

<comp id="2053" class="1004" name="pl2_fu_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="32" slack="0"/>
<pin id="2055" dir="0" index="1" bw="31" slack="0"/>
<pin id="2056" dir="0" index="2" bw="1" slack="0"/>
<pin id="2057" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pl2/12 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="sext_ln600_7_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="32" slack="0"/>
<pin id="2063" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln600_7/12 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="sext_ln604_4_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="15" slack="0"/>
<pin id="2068" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln604_4/12 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="add_ln440_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="16" slack="7"/>
<pin id="2073" dir="0" index="1" bw="32" slack="1"/>
<pin id="2074" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln440/12 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="sext_ln472_1_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="14" slack="9"/>
<pin id="2077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln472_1/12 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="add_ln481_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="14" slack="0"/>
<pin id="2080" dir="0" index="1" bw="32" slack="1"/>
<pin id="2081" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln481/12 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="dec_plt1_load_load_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="32" slack="0"/>
<pin id="2085" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_plt1_load/13 "/>
</bind>
</comp>

<comp id="2087" class="1004" name="dec_plt2_load_load_fu_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="32" slack="0"/>
<pin id="2089" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_plt2_load/13 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="sext_ln705_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="32" slack="1"/>
<pin id="2093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln705/13 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="sext_ln705_4_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="32" slack="0"/>
<pin id="2098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln705_4/13 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="sext_ln708_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="32" slack="0"/>
<pin id="2103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/13 "/>
</bind>
</comp>

<comp id="2106" class="1004" name="store_ln457_store_fu_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="32" slack="0"/>
<pin id="2108" dir="0" index="1" bw="32" slack="0"/>
<pin id="2109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln457/13 "/>
</bind>
</comp>

<comp id="2112" class="1004" name="store_ln458_store_fu_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="32" slack="1"/>
<pin id="2114" dir="0" index="1" bw="32" slack="0"/>
<pin id="2115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln458/13 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="dec_ph1_load_load_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="32" slack="0"/>
<pin id="2119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ph1_load/14 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="dec_ph2_load_load_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="32" slack="0"/>
<pin id="2123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ph2_load/14 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="sext_ln705_5_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="32" slack="2"/>
<pin id="2127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln705_5/14 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="sext_ln705_6_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="32" slack="0"/>
<pin id="2132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln705_6/14 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="sext_ln708_2_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="32" slack="0"/>
<pin id="2137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/14 "/>
</bind>
</comp>

<comp id="2140" class="1004" name="store_ln498_store_fu_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="32" slack="0"/>
<pin id="2142" dir="0" index="1" bw="32" slack="0"/>
<pin id="2143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln498/14 "/>
</bind>
</comp>

<comp id="2146" class="1004" name="store_ln499_store_fu_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="32" slack="2"/>
<pin id="2148" dir="0" index="1" bw="32" slack="0"/>
<pin id="2149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln499/14 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="dec_rlt1_load_load_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="31" slack="0"/>
<pin id="2153" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rlt1_load/15 "/>
</bind>
</comp>

<comp id="2155" class="1004" name="dec_al1_load_load_fu_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="16" slack="0"/>
<pin id="2157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_al1_load/15 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="pl_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="32" slack="0"/>
<pin id="2161" dir="0" index="1" bw="31" slack="0"/>
<pin id="2162" dir="0" index="2" bw="1" slack="0"/>
<pin id="2163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pl/15 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="sext_ln600_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="32" slack="0"/>
<pin id="2169" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln600/15 "/>
</bind>
</comp>

<comp id="2172" class="1004" name="sext_ln600_6_fu_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="16" slack="0"/>
<pin id="2174" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln600_6/15 "/>
</bind>
</comp>

<comp id="2177" class="1004" name="store_ln455_store_fu_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="31" slack="0"/>
<pin id="2179" dir="0" index="1" bw="31" slack="0"/>
<pin id="2180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln455/15 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="dec_rh2_load_load_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="31" slack="0"/>
<pin id="2185" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rh2_load/15 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="dec_ah2_load_load_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="15" slack="0"/>
<pin id="2189" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ah2_load/15 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="pl2_2_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="32" slack="0"/>
<pin id="2193" dir="0" index="1" bw="31" slack="0"/>
<pin id="2194" dir="0" index="2" bw="1" slack="0"/>
<pin id="2195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pl2_2/15 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="sext_ln600_10_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="32" slack="0"/>
<pin id="2201" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln600_10/15 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="sext_ln604_6_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="15" slack="0"/>
<pin id="2206" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln604_6/15 "/>
</bind>
</comp>

<comp id="2209" class="1004" name="dec_rh1_load_load_fu_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="31" slack="0"/>
<pin id="2211" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rh1_load/16 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="dec_ah1_load_load_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="16" slack="0"/>
<pin id="2215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ah1_load/16 "/>
</bind>
</comp>

<comp id="2217" class="1004" name="pl_5_fu_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="32" slack="0"/>
<pin id="2219" dir="0" index="1" bw="31" slack="0"/>
<pin id="2220" dir="0" index="2" bw="1" slack="0"/>
<pin id="2221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pl_5/16 "/>
</bind>
</comp>

<comp id="2225" class="1004" name="sext_ln600_8_fu_2225">
<pin_list>
<pin id="2226" dir="0" index="0" bw="32" slack="0"/>
<pin id="2227" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln600_8/16 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="sext_ln600_9_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="16" slack="0"/>
<pin id="2232" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln600_9/16 "/>
</bind>
</comp>

<comp id="2235" class="1004" name="store_ln496_store_fu_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="31" slack="0"/>
<pin id="2237" dir="0" index="1" bw="31" slack="0"/>
<pin id="2238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln496/16 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="sext_ln604_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="15" slack="5"/>
<pin id="2243" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln604/17 "/>
</bind>
</comp>

<comp id="2244" class="1004" name="shl_ln13_fu_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="22" slack="0"/>
<pin id="2246" dir="0" index="1" bw="15" slack="5"/>
<pin id="2247" dir="0" index="2" bw="1" slack="0"/>
<pin id="2248" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13/17 "/>
</bind>
</comp>

<comp id="2251" class="1004" name="sext_ln716_fu_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="22" slack="0"/>
<pin id="2253" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln716/17 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="sub_ln716_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="22" slack="0"/>
<pin id="2257" dir="0" index="1" bw="15" slack="0"/>
<pin id="2258" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln716/17 "/>
</bind>
</comp>

<comp id="2261" class="1004" name="sext_ln517_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="32" slack="1"/>
<pin id="2263" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517/17 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="accumc_load_10_cast_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="32" slack="15"/>
<pin id="2266" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="accumc_load_10_cast/17 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="tmp_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="32" slack="0"/>
<pin id="2269" dir="0" index="1" bw="32" slack="0"/>
<pin id="2270" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="2273" class="1004" name="wd2_fu_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="18" slack="0"/>
<pin id="2275" dir="0" index="1" bw="16" slack="3"/>
<pin id="2276" dir="0" index="2" bw="1" slack="0"/>
<pin id="2277" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="wd2/18 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="sext_ln702_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="18" slack="0"/>
<pin id="2282" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln702/18 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="sub_ln706_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="1" slack="0"/>
<pin id="2286" dir="0" index="1" bw="18" slack="0"/>
<pin id="2287" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln706/18 "/>
</bind>
</comp>

<comp id="2290" class="1004" name="tmp_35_fu_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="1" slack="0"/>
<pin id="2292" dir="0" index="1" bw="64" slack="1"/>
<pin id="2293" dir="0" index="2" bw="7" slack="0"/>
<pin id="2294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/18 "/>
</bind>
</comp>

<comp id="2298" class="1004" name="trunc_ln15_fu_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="16" slack="0"/>
<pin id="2300" dir="0" index="1" bw="23" slack="1"/>
<pin id="2301" dir="0" index="2" bw="4" slack="0"/>
<pin id="2302" dir="0" index="3" bw="6" slack="0"/>
<pin id="2303" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/18 "/>
</bind>
</comp>

<comp id="2307" class="1004" name="sext_ln716_4_fu_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="16" slack="0"/>
<pin id="2309" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln716_4/18 "/>
</bind>
</comp>

<comp id="2311" class="1004" name="select_ln716_fu_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="1" slack="0"/>
<pin id="2313" dir="0" index="1" bw="17" slack="0"/>
<pin id="2314" dir="0" index="2" bw="17" slack="0"/>
<pin id="2315" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln716/18 "/>
</bind>
</comp>

<comp id="2319" class="1004" name="add_ln716_fu_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="16" slack="0"/>
<pin id="2321" dir="0" index="1" bw="9" slack="0"/>
<pin id="2322" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln716/18 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="sext_ln604_5_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="15" slack="3"/>
<pin id="2327" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln604_5/18 "/>
</bind>
</comp>

<comp id="2328" class="1004" name="shl_ln716_2_fu_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="22" slack="0"/>
<pin id="2330" dir="0" index="1" bw="15" slack="3"/>
<pin id="2331" dir="0" index="2" bw="1" slack="0"/>
<pin id="2332" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln716_2/18 "/>
</bind>
</comp>

<comp id="2335" class="1004" name="sext_ln716_5_fu_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="22" slack="0"/>
<pin id="2337" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln716_5/18 "/>
</bind>
</comp>

<comp id="2339" class="1004" name="sub_ln716_2_fu_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="22" slack="0"/>
<pin id="2341" dir="0" index="1" bw="15" slack="0"/>
<pin id="2342" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln716_2/18 "/>
</bind>
</comp>

<comp id="2345" class="1004" name="tmp_cast_fu_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="33" slack="1"/>
<pin id="2347" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/18 "/>
</bind>
</comp>

<comp id="2349" class="1004" name="tmp_s_fu_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="11" slack="0"/>
<pin id="2351" dir="0" index="1" bw="16" slack="4"/>
<pin id="2352" dir="0" index="2" bw="4" slack="0"/>
<pin id="2353" dir="0" index="3" bw="5" slack="0"/>
<pin id="2354" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="sext_ln707_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="11" slack="0"/>
<pin id="2360" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln707/19 "/>
</bind>
</comp>

<comp id="2362" class="1004" name="tmp_1_fu_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="12" slack="0"/>
<pin id="2364" dir="0" index="1" bw="19" slack="1"/>
<pin id="2365" dir="0" index="2" bw="4" slack="0"/>
<pin id="2366" dir="0" index="3" bw="6" slack="0"/>
<pin id="2367" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="2371" class="1004" name="select_ln705_fu_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="1" slack="2"/>
<pin id="2373" dir="0" index="1" bw="12" slack="0"/>
<pin id="2374" dir="0" index="2" bw="12" slack="0"/>
<pin id="2375" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln705/19 "/>
</bind>
</comp>

<comp id="2378" class="1004" name="sext_ln708_4_fu_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="12" slack="0"/>
<pin id="2380" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_4/19 "/>
</bind>
</comp>

<comp id="2382" class="1004" name="apl2_fu_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="17" slack="1"/>
<pin id="2384" dir="0" index="1" bw="12" slack="0"/>
<pin id="2385" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="apl2/19 "/>
</bind>
</comp>

<comp id="2387" class="1004" name="wd2_2_fu_2387">
<pin_list>
<pin id="2388" dir="0" index="0" bw="18" slack="0"/>
<pin id="2389" dir="0" index="1" bw="16" slack="3"/>
<pin id="2390" dir="0" index="2" bw="1" slack="0"/>
<pin id="2391" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="wd2_2/19 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="sext_ln702_2_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="18" slack="0"/>
<pin id="2396" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln702_2/19 "/>
</bind>
</comp>

<comp id="2398" class="1004" name="sub_ln706_2_fu_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="1" slack="0"/>
<pin id="2400" dir="0" index="1" bw="18" slack="0"/>
<pin id="2401" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln706_2/19 "/>
</bind>
</comp>

<comp id="2404" class="1004" name="tmp_44_fu_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="1" slack="0"/>
<pin id="2406" dir="0" index="1" bw="64" slack="1"/>
<pin id="2407" dir="0" index="2" bw="7" slack="0"/>
<pin id="2408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/19 "/>
</bind>
</comp>

<comp id="2412" class="1004" name="trunc_ln716_2_fu_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="16" slack="0"/>
<pin id="2414" dir="0" index="1" bw="23" slack="1"/>
<pin id="2415" dir="0" index="2" bw="4" slack="0"/>
<pin id="2416" dir="0" index="3" bw="6" slack="0"/>
<pin id="2417" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln716_2/19 "/>
</bind>
</comp>

<comp id="2421" class="1004" name="sext_ln716_6_fu_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="16" slack="0"/>
<pin id="2423" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln716_6/19 "/>
</bind>
</comp>

<comp id="2425" class="1004" name="select_ln716_2_fu_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="1" slack="0"/>
<pin id="2427" dir="0" index="1" bw="17" slack="0"/>
<pin id="2428" dir="0" index="2" bw="17" slack="0"/>
<pin id="2429" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln716_2/19 "/>
</bind>
</comp>

<comp id="2433" class="1004" name="add_ln716_5_fu_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="16" slack="0"/>
<pin id="2435" dir="0" index="1" bw="9" slack="0"/>
<pin id="2436" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln716_5/19 "/>
</bind>
</comp>

<comp id="2439" class="1004" name="pl_4_fu_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="47" slack="4"/>
<pin id="2441" dir="0" index="1" bw="47" slack="1"/>
<pin id="2442" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pl_4/20 "/>
</bind>
</comp>

<comp id="2444" class="1004" name="trunc_ln11_fu_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="32" slack="0"/>
<pin id="2446" dir="0" index="1" bw="47" slack="0"/>
<pin id="2447" dir="0" index="2" bw="5" slack="0"/>
<pin id="2448" dir="0" index="3" bw="7" slack="0"/>
<pin id="2449" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/20 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="icmp_ln719_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="17" slack="1"/>
<pin id="2456" dir="0" index="1" bw="17" slack="0"/>
<pin id="2457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln719/20 "/>
</bind>
</comp>

<comp id="2459" class="1004" name="tmp_2_fu_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="11" slack="0"/>
<pin id="2461" dir="0" index="1" bw="16" slack="4"/>
<pin id="2462" dir="0" index="2" bw="4" slack="0"/>
<pin id="2463" dir="0" index="3" bw="5" slack="0"/>
<pin id="2464" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="2468" class="1004" name="sext_ln707_2_fu_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="11" slack="0"/>
<pin id="2470" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln707_2/20 "/>
</bind>
</comp>

<comp id="2472" class="1004" name="tmp_5_fu_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="12" slack="0"/>
<pin id="2474" dir="0" index="1" bw="19" slack="1"/>
<pin id="2475" dir="0" index="2" bw="4" slack="0"/>
<pin id="2476" dir="0" index="3" bw="6" slack="0"/>
<pin id="2477" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/20 "/>
</bind>
</comp>

<comp id="2481" class="1004" name="select_ln705_2_fu_2481">
<pin_list>
<pin id="2482" dir="0" index="0" bw="1" slack="2"/>
<pin id="2483" dir="0" index="1" bw="12" slack="0"/>
<pin id="2484" dir="0" index="2" bw="12" slack="0"/>
<pin id="2485" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln705_2/20 "/>
</bind>
</comp>

<comp id="2488" class="1004" name="sext_ln708_5_fu_2488">
<pin_list>
<pin id="2489" dir="0" index="0" bw="12" slack="0"/>
<pin id="2490" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_5/20 "/>
</bind>
</comp>

<comp id="2492" class="1004" name="apl2_8_fu_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="17" slack="1"/>
<pin id="2494" dir="0" index="1" bw="12" slack="0"/>
<pin id="2495" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="apl2_8/20 "/>
</bind>
</comp>

<comp id="2497" class="1004" name="sext_ln516_4_fu_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="32" slack="11"/>
<pin id="2499" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_4/20 "/>
</bind>
</comp>

<comp id="2501" class="1004" name="sext_ln602_fu_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="16" slack="6"/>
<pin id="2503" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln602/21 "/>
</bind>
</comp>

<comp id="2504" class="1004" name="add_ln422_fu_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="32" slack="1"/>
<pin id="2506" dir="0" index="1" bw="32" slack="10"/>
<pin id="2507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln422/21 "/>
</bind>
</comp>

<comp id="2508" class="1004" name="trunc_ln425_fu_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="32" slack="0"/>
<pin id="2510" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425/21 "/>
</bind>
</comp>

<comp id="2512" class="1004" name="apl2_6_fu_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="1" slack="1"/>
<pin id="2514" dir="0" index="1" bw="17" slack="0"/>
<pin id="2515" dir="0" index="2" bw="17" slack="2"/>
<pin id="2516" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl2_6/21 "/>
</bind>
</comp>

<comp id="2518" class="1004" name="trunc_ln703_fu_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="17" slack="0"/>
<pin id="2520" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/21 "/>
</bind>
</comp>

<comp id="2522" class="1004" name="icmp_ln721_fu_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="17" slack="0"/>
<pin id="2524" dir="0" index="1" bw="17" slack="0"/>
<pin id="2525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln721/21 "/>
</bind>
</comp>

<comp id="2528" class="1004" name="apl2_7_fu_2528">
<pin_list>
<pin id="2529" dir="0" index="0" bw="1" slack="0"/>
<pin id="2530" dir="0" index="1" bw="15" slack="0"/>
<pin id="2531" dir="0" index="2" bw="15" slack="0"/>
<pin id="2532" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl2_7/21 "/>
</bind>
</comp>

<comp id="2536" class="1004" name="store_ln446_store_fu_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="15" slack="0"/>
<pin id="2538" dir="0" index="1" bw="15" slack="0"/>
<pin id="2539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln446/21 "/>
</bind>
</comp>

<comp id="2542" class="1004" name="shl_ln14_fu_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="24" slack="0"/>
<pin id="2544" dir="0" index="1" bw="16" slack="6"/>
<pin id="2545" dir="0" index="2" bw="1" slack="0"/>
<pin id="2546" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14/21 "/>
</bind>
</comp>

<comp id="2549" class="1004" name="sext_ln734_fu_2549">
<pin_list>
<pin id="2550" dir="0" index="0" bw="24" slack="0"/>
<pin id="2551" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln734/21 "/>
</bind>
</comp>

<comp id="2553" class="1004" name="sub_ln734_fu_2553">
<pin_list>
<pin id="2554" dir="0" index="0" bw="24" slack="0"/>
<pin id="2555" dir="0" index="1" bw="16" slack="0"/>
<pin id="2556" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln734/21 "/>
</bind>
</comp>

<comp id="2559" class="1004" name="pl_6_fu_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="47" slack="2"/>
<pin id="2561" dir="0" index="1" bw="47" slack="1"/>
<pin id="2562" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pl_6/21 "/>
</bind>
</comp>

<comp id="2564" class="1004" name="trunc_ln605_2_fu_2564">
<pin_list>
<pin id="2565" dir="0" index="0" bw="32" slack="0"/>
<pin id="2566" dir="0" index="1" bw="47" slack="0"/>
<pin id="2567" dir="0" index="2" bw="5" slack="0"/>
<pin id="2568" dir="0" index="3" bw="7" slack="0"/>
<pin id="2569" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln605_2/21 "/>
</bind>
</comp>

<comp id="2574" class="1004" name="icmp_ln719_2_fu_2574">
<pin_list>
<pin id="2575" dir="0" index="0" bw="17" slack="1"/>
<pin id="2576" dir="0" index="1" bw="17" slack="0"/>
<pin id="2577" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln719_2/21 "/>
</bind>
</comp>

<comp id="2579" class="1004" name="sext_ln428_1_fu_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="16" slack="18"/>
<pin id="2581" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln428_1/22 "/>
</bind>
</comp>

<comp id="2582" class="1004" name="sext_ln428_2_fu_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="16" slack="18"/>
<pin id="2584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln428_2/22 "/>
</bind>
</comp>

<comp id="2585" class="1004" name="add_ln430_fu_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="16" slack="0"/>
<pin id="2587" dir="0" index="1" bw="32" slack="1"/>
<pin id="2588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln430/22 "/>
</bind>
</comp>

<comp id="2590" class="1004" name="trunc_ln16_fu_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="17" slack="0"/>
<pin id="2592" dir="0" index="1" bw="25" slack="1"/>
<pin id="2593" dir="0" index="2" bw="5" slack="0"/>
<pin id="2594" dir="0" index="3" bw="6" slack="0"/>
<pin id="2595" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16/22 "/>
</bind>
</comp>

<comp id="2599" class="1004" name="sext_ln735_fu_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="17" slack="0"/>
<pin id="2601" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln735/22 "/>
</bind>
</comp>

<comp id="2603" class="1004" name="select_ln735_fu_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="1" slack="5"/>
<pin id="2605" dir="0" index="1" bw="18" slack="0"/>
<pin id="2606" dir="0" index="2" bw="18" slack="0"/>
<pin id="2607" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln735/22 "/>
</bind>
</comp>

<comp id="2610" class="1004" name="apl1_fu_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="9" slack="0"/>
<pin id="2612" dir="0" index="1" bw="17" slack="0"/>
<pin id="2613" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="apl1/22 "/>
</bind>
</comp>

<comp id="2616" class="1004" name="wd3_20_fu_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="15" slack="0"/>
<pin id="2618" dir="0" index="1" bw="15" slack="1"/>
<pin id="2619" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="wd3_20/22 "/>
</bind>
</comp>

<comp id="2621" class="1004" name="add_ln452_fu_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="31" slack="1"/>
<pin id="2623" dir="0" index="1" bw="16" slack="0"/>
<pin id="2624" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln452/22 "/>
</bind>
</comp>

<comp id="2626" class="1004" name="store_ln456_store_fu_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="31" slack="0"/>
<pin id="2628" dir="0" index="1" bw="31" slack="0"/>
<pin id="2629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/22 "/>
</bind>
</comp>

<comp id="2632" class="1004" name="sext_ln602_2_fu_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="16" slack="6"/>
<pin id="2634" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln602_2/22 "/>
</bind>
</comp>

<comp id="2635" class="1004" name="apl2_9_fu_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="1" slack="1"/>
<pin id="2637" dir="0" index="1" bw="17" slack="0"/>
<pin id="2638" dir="0" index="2" bw="17" slack="2"/>
<pin id="2639" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl2_9/22 "/>
</bind>
</comp>

<comp id="2641" class="1004" name="trunc_ln703_2_fu_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="17" slack="0"/>
<pin id="2643" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_2/22 "/>
</bind>
</comp>

<comp id="2645" class="1004" name="icmp_ln721_2_fu_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="17" slack="0"/>
<pin id="2647" dir="0" index="1" bw="17" slack="0"/>
<pin id="2648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln721_2/22 "/>
</bind>
</comp>

<comp id="2651" class="1004" name="apl2_10_fu_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="1" slack="0"/>
<pin id="2653" dir="0" index="1" bw="15" slack="0"/>
<pin id="2654" dir="0" index="2" bw="15" slack="0"/>
<pin id="2655" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl2_10/22 "/>
</bind>
</comp>

<comp id="2659" class="1004" name="store_ln487_store_fu_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="15" slack="0"/>
<pin id="2661" dir="0" index="1" bw="15" slack="0"/>
<pin id="2662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln487/22 "/>
</bind>
</comp>

<comp id="2665" class="1004" name="shl_ln734_2_fu_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="24" slack="0"/>
<pin id="2667" dir="0" index="1" bw="16" slack="6"/>
<pin id="2668" dir="0" index="2" bw="1" slack="0"/>
<pin id="2669" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln734_2/22 "/>
</bind>
</comp>

<comp id="2672" class="1004" name="sext_ln734_2_fu_2672">
<pin_list>
<pin id="2673" dir="0" index="0" bw="24" slack="0"/>
<pin id="2674" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln734_2/22 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="sub_ln734_2_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="24" slack="0"/>
<pin id="2678" dir="0" index="1" bw="16" slack="0"/>
<pin id="2679" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln734_2/22 "/>
</bind>
</comp>

<comp id="2682" class="1004" name="add_ln493_fu_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="32" slack="10"/>
<pin id="2684" dir="0" index="1" bw="32" slack="1"/>
<pin id="2685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/22 "/>
</bind>
</comp>

<comp id="2686" class="1004" name="trunc_ln496_fu_2686">
<pin_list>
<pin id="2687" dir="0" index="0" bw="32" slack="0"/>
<pin id="2688" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln496/22 "/>
</bind>
</comp>

<comp id="2690" class="1004" name="store_ln497_store_fu_2690">
<pin_list>
<pin id="2691" dir="0" index="0" bw="31" slack="0"/>
<pin id="2692" dir="0" index="1" bw="31" slack="0"/>
<pin id="2693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/22 "/>
</bind>
</comp>

<comp id="2696" class="1004" name="zext_ln733_fu_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="15" slack="1"/>
<pin id="2698" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln733/23 "/>
</bind>
</comp>

<comp id="2699" class="1004" name="zext_ln733_4_fu_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="15" slack="1"/>
<pin id="2701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln733_4/23 "/>
</bind>
</comp>

<comp id="2702" class="1004" name="icmp_ln745_fu_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="18" slack="1"/>
<pin id="2704" dir="0" index="1" bw="18" slack="0"/>
<pin id="2705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln745/23 "/>
</bind>
</comp>

<comp id="2707" class="1004" name="apl1_8_fu_2707">
<pin_list>
<pin id="2708" dir="0" index="0" bw="1" slack="0"/>
<pin id="2709" dir="0" index="1" bw="18" slack="0"/>
<pin id="2710" dir="0" index="2" bw="18" slack="1"/>
<pin id="2711" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl1_8/23 "/>
</bind>
</comp>

<comp id="2714" class="1004" name="trunc_ln733_fu_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="18" slack="0"/>
<pin id="2716" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln733/23 "/>
</bind>
</comp>

<comp id="2718" class="1004" name="apl1_9_fu_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="1" slack="0"/>
<pin id="2720" dir="0" index="1" bw="15" slack="0"/>
<pin id="2721" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="apl1_9/23 "/>
</bind>
</comp>

<comp id="2724" class="1004" name="trunc_ln734_2_fu_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="17" slack="0"/>
<pin id="2726" dir="0" index="1" bw="25" slack="1"/>
<pin id="2727" dir="0" index="2" bw="5" slack="0"/>
<pin id="2728" dir="0" index="3" bw="6" slack="0"/>
<pin id="2729" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln734_2/23 "/>
</bind>
</comp>

<comp id="2733" class="1004" name="sext_ln735_2_fu_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="17" slack="0"/>
<pin id="2735" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln735_2/23 "/>
</bind>
</comp>

<comp id="2737" class="1004" name="select_ln735_2_fu_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="1" slack="5"/>
<pin id="2739" dir="0" index="1" bw="18" slack="0"/>
<pin id="2740" dir="0" index="2" bw="18" slack="0"/>
<pin id="2741" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln735_2/23 "/>
</bind>
</comp>

<comp id="2744" class="1004" name="apl1_11_fu_2744">
<pin_list>
<pin id="2745" dir="0" index="0" bw="9" slack="0"/>
<pin id="2746" dir="0" index="1" bw="17" slack="0"/>
<pin id="2747" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="apl1_11/23 "/>
</bind>
</comp>

<comp id="2750" class="1004" name="wd3_28_fu_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="15" slack="0"/>
<pin id="2752" dir="0" index="1" bw="15" slack="1"/>
<pin id="2753" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="wd3_28/23 "/>
</bind>
</comp>

<comp id="2755" class="1004" name="sub_ln504_fu_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="32" slack="1"/>
<pin id="2757" dir="0" index="1" bw="32" slack="1"/>
<pin id="2758" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln504/23 "/>
</bind>
</comp>

<comp id="2759" class="1004" name="add_ln505_fu_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="32" slack="1"/>
<pin id="2761" dir="0" index="1" bw="32" slack="1"/>
<pin id="2762" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln505/23 "/>
</bind>
</comp>

<comp id="2763" class="1004" name="sext_ln747_fu_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="16" slack="1"/>
<pin id="2765" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln747/24 "/>
</bind>
</comp>

<comp id="2766" class="1004" name="icmp_ln747_fu_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="18" slack="1"/>
<pin id="2768" dir="0" index="1" bw="18" slack="0"/>
<pin id="2769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln747/24 "/>
</bind>
</comp>

<comp id="2771" class="1004" name="apl1_10_fu_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="1" slack="0"/>
<pin id="2773" dir="0" index="1" bw="16" slack="1"/>
<pin id="2774" dir="0" index="2" bw="16" slack="1"/>
<pin id="2775" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl1_10/24 "/>
</bind>
</comp>

<comp id="2777" class="1004" name="store_ln449_store_fu_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="16" slack="0"/>
<pin id="2779" dir="0" index="1" bw="16" slack="0"/>
<pin id="2780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln449/24 "/>
</bind>
</comp>

<comp id="2783" class="1004" name="zext_ln733_5_fu_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="15" slack="1"/>
<pin id="2785" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln733_5/24 "/>
</bind>
</comp>

<comp id="2786" class="1004" name="zext_ln733_6_fu_2786">
<pin_list>
<pin id="2787" dir="0" index="0" bw="15" slack="1"/>
<pin id="2788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln733_6/24 "/>
</bind>
</comp>

<comp id="2789" class="1004" name="icmp_ln745_2_fu_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="18" slack="1"/>
<pin id="2791" dir="0" index="1" bw="18" slack="0"/>
<pin id="2792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln745_2/24 "/>
</bind>
</comp>

<comp id="2794" class="1004" name="apl1_12_fu_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="1" slack="0"/>
<pin id="2796" dir="0" index="1" bw="18" slack="0"/>
<pin id="2797" dir="0" index="2" bw="18" slack="1"/>
<pin id="2798" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl1_12/24 "/>
</bind>
</comp>

<comp id="2801" class="1004" name="trunc_ln733_2_fu_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="18" slack="0"/>
<pin id="2803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln733_2/24 "/>
</bind>
</comp>

<comp id="2805" class="1004" name="apl1_13_fu_2805">
<pin_list>
<pin id="2806" dir="0" index="0" bw="1" slack="0"/>
<pin id="2807" dir="0" index="1" bw="15" slack="0"/>
<pin id="2808" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="apl1_13/24 "/>
</bind>
</comp>

<comp id="2811" class="1004" name="shl_ln16_fu_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="36" slack="0"/>
<pin id="2813" dir="0" index="1" bw="32" slack="1"/>
<pin id="2814" dir="0" index="2" bw="1" slack="0"/>
<pin id="2815" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln16/24 "/>
</bind>
</comp>

<comp id="2818" class="1004" name="sext_ln511_fu_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="36" slack="0"/>
<pin id="2820" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln511/24 "/>
</bind>
</comp>

<comp id="2822" class="1004" name="shl_ln511_1_fu_2822">
<pin_list>
<pin id="2823" dir="0" index="0" bw="34" slack="0"/>
<pin id="2824" dir="0" index="1" bw="32" slack="1"/>
<pin id="2825" dir="0" index="2" bw="1" slack="0"/>
<pin id="2826" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln511_1/24 "/>
</bind>
</comp>

<comp id="2829" class="1004" name="sext_ln511_1_fu_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="34" slack="0"/>
<pin id="2831" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln511_1/24 "/>
</bind>
</comp>

<comp id="2833" class="1004" name="xa1_fu_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="36" slack="0"/>
<pin id="2835" dir="0" index="1" bw="34" slack="0"/>
<pin id="2836" dir="1" index="2" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xa1/24 "/>
</bind>
</comp>

<comp id="2839" class="1004" name="sext_ln516_fu_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="32" slack="1"/>
<pin id="2841" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516/24 "/>
</bind>
</comp>

<comp id="2842" class="1004" name="shl_ln17_fu_2842">
<pin_list>
<pin id="2843" dir="0" index="0" bw="38" slack="0"/>
<pin id="2844" dir="0" index="1" bw="32" slack="15"/>
<pin id="2845" dir="0" index="2" bw="1" slack="0"/>
<pin id="2846" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln17/24 "/>
</bind>
</comp>

<comp id="2849" class="1004" name="sext_ln516_2_fu_2849">
<pin_list>
<pin id="2850" dir="0" index="0" bw="38" slack="0"/>
<pin id="2851" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_2/24 "/>
</bind>
</comp>

<comp id="2853" class="1004" name="shl_ln516_1_fu_2853">
<pin_list>
<pin id="2854" dir="0" index="0" bw="36" slack="0"/>
<pin id="2855" dir="0" index="1" bw="32" slack="15"/>
<pin id="2856" dir="0" index="2" bw="1" slack="0"/>
<pin id="2857" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln516_1/24 "/>
</bind>
</comp>

<comp id="2860" class="1004" name="sext_ln516_3_fu_2860">
<pin_list>
<pin id="2861" dir="0" index="0" bw="36" slack="0"/>
<pin id="2862" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_3/24 "/>
</bind>
</comp>

<comp id="2864" class="1004" name="sub_ln516_fu_2864">
<pin_list>
<pin id="2865" dir="0" index="0" bw="38" slack="0"/>
<pin id="2866" dir="0" index="1" bw="36" slack="0"/>
<pin id="2867" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln516/24 "/>
</bind>
</comp>

<comp id="2870" class="1004" name="sext_ln520_fu_2870">
<pin_list>
<pin id="2871" dir="0" index="0" bw="32" slack="22"/>
<pin id="2872" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520/24 "/>
</bind>
</comp>

<comp id="2873" class="1004" name="tmp35_fu_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="32" slack="0"/>
<pin id="2875" dir="0" index="1" bw="32" slack="0"/>
<pin id="2876" dir="1" index="2" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp35/24 "/>
</bind>
</comp>

<comp id="2879" class="1004" name="sext_ln747_2_fu_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="16" slack="1"/>
<pin id="2881" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln747_2/25 "/>
</bind>
</comp>

<comp id="2882" class="1004" name="icmp_ln747_2_fu_2882">
<pin_list>
<pin id="2883" dir="0" index="0" bw="18" slack="1"/>
<pin id="2884" dir="0" index="1" bw="18" slack="0"/>
<pin id="2885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln747_2/25 "/>
</bind>
</comp>

<comp id="2887" class="1004" name="apl1_14_fu_2887">
<pin_list>
<pin id="2888" dir="0" index="0" bw="1" slack="0"/>
<pin id="2889" dir="0" index="1" bw="16" slack="1"/>
<pin id="2890" dir="0" index="2" bw="16" slack="1"/>
<pin id="2891" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl1_14/25 "/>
</bind>
</comp>

<comp id="2893" class="1004" name="store_ln490_store_fu_2893">
<pin_list>
<pin id="2894" dir="0" index="0" bw="16" slack="0"/>
<pin id="2895" dir="0" index="1" bw="16" slack="0"/>
<pin id="2896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln490/25 "/>
</bind>
</comp>

<comp id="2899" class="1004" name="sext_ln406_fu_2899">
<pin_list>
<pin id="2900" dir="0" index="0" bw="37" slack="1"/>
<pin id="2901" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln406/25 "/>
</bind>
</comp>

<comp id="2902" class="1004" name="add_ln520_fu_2902">
<pin_list>
<pin id="2903" dir="0" index="0" bw="39" slack="1"/>
<pin id="2904" dir="0" index="1" bw="37" slack="0"/>
<pin id="2905" dir="1" index="2" bw="39" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520/25 "/>
</bind>
</comp>

<comp id="2907" class="1004" name="sext_ln516_6_fu_2907">
<pin_list>
<pin id="2908" dir="0" index="0" bw="32" slack="24"/>
<pin id="2909" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_6/26 "/>
</bind>
</comp>

<comp id="2911" class="1004" name="sext_ln517_5_fu_2911">
<pin_list>
<pin id="2912" dir="0" index="0" bw="32" slack="24"/>
<pin id="2913" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_5/26 "/>
</bind>
</comp>

<comp id="2915" class="1004" name="sext_ln516_8_fu_2915">
<pin_list>
<pin id="2916" dir="0" index="0" bw="32" slack="23"/>
<pin id="2917" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_8/26 "/>
</bind>
</comp>

<comp id="2919" class="1004" name="sext_ln516_9_fu_2919">
<pin_list>
<pin id="2920" dir="0" index="0" bw="32" slack="23"/>
<pin id="2921" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_9/26 "/>
</bind>
</comp>

<comp id="2923" class="1004" name="sext_ln516_10_fu_2923">
<pin_list>
<pin id="2924" dir="0" index="0" bw="32" slack="23"/>
<pin id="2925" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_10/26 "/>
</bind>
</comp>

<comp id="2927" class="1004" name="sext_ln517_3_fu_2927">
<pin_list>
<pin id="2928" dir="0" index="0" bw="32" slack="23"/>
<pin id="2929" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_3/27 "/>
</bind>
</comp>

<comp id="2931" class="1004" name="sext_ln517_6_fu_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="32" slack="22"/>
<pin id="2933" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_6/27 "/>
</bind>
</comp>

<comp id="2935" class="1004" name="sext_ln516_11_fu_2935">
<pin_list>
<pin id="2936" dir="0" index="0" bw="32" slack="24"/>
<pin id="2937" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_11/27 "/>
</bind>
</comp>

<comp id="2939" class="1004" name="sext_ln516_12_fu_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="32" slack="23"/>
<pin id="2941" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_12/27 "/>
</bind>
</comp>

<comp id="2943" class="1004" name="sext_ln516_15_fu_2943">
<pin_list>
<pin id="2944" dir="0" index="0" bw="32" slack="23"/>
<pin id="2945" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_15/27 "/>
</bind>
</comp>

<comp id="2947" class="1004" name="sext_ln521_2_fu_2947">
<pin_list>
<pin id="2948" dir="0" index="0" bw="33" slack="3"/>
<pin id="2949" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521_2/27 "/>
</bind>
</comp>

<comp id="2951" class="1004" name="sext_ln517_1_fu_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="32" slack="12"/>
<pin id="2953" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_1/28 "/>
</bind>
</comp>

<comp id="2955" class="1004" name="sext_ln517_7_fu_2955">
<pin_list>
<pin id="2956" dir="0" index="0" bw="32" slack="24"/>
<pin id="2957" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_7/28 "/>
</bind>
</comp>

<comp id="2959" class="1004" name="sext_ln517_9_fu_2959">
<pin_list>
<pin id="2960" dir="0" index="0" bw="32" slack="22"/>
<pin id="2961" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_9/28 "/>
</bind>
</comp>

<comp id="2963" class="1004" name="sext_ln517_4_fu_2963">
<pin_list>
<pin id="2964" dir="0" index="0" bw="43" slack="1"/>
<pin id="2965" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_4/31 "/>
</bind>
</comp>

<comp id="2966" class="1004" name="sext_ln516_7_fu_2966">
<pin_list>
<pin id="2967" dir="0" index="0" bw="45" slack="1"/>
<pin id="2968" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_7/31 "/>
</bind>
</comp>

<comp id="2969" class="1004" name="add_ln520_1_fu_2969">
<pin_list>
<pin id="2970" dir="0" index="0" bw="43" slack="0"/>
<pin id="2971" dir="0" index="1" bw="45" slack="1"/>
<pin id="2972" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_1/31 "/>
</bind>
</comp>

<comp id="2975" class="1004" name="shl_ln19_fu_2975">
<pin_list>
<pin id="2976" dir="0" index="0" bw="36" slack="0"/>
<pin id="2977" dir="0" index="1" bw="32" slack="26"/>
<pin id="2978" dir="0" index="2" bw="1" slack="0"/>
<pin id="2979" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln19/31 "/>
</bind>
</comp>

<comp id="2982" class="1004" name="sext_ln521_fu_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="36" slack="0"/>
<pin id="2984" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521/31 "/>
</bind>
</comp>

<comp id="2986" class="1004" name="shl_ln521_1_fu_2986">
<pin_list>
<pin id="2987" dir="0" index="0" bw="34" slack="0"/>
<pin id="2988" dir="0" index="1" bw="32" slack="26"/>
<pin id="2989" dir="0" index="2" bw="1" slack="0"/>
<pin id="2990" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln521_1/31 "/>
</bind>
</comp>

<comp id="2993" class="1004" name="sext_ln521_1_fu_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="34" slack="0"/>
<pin id="2995" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521_1/31 "/>
</bind>
</comp>

<comp id="2997" class="1004" name="sub_ln521_fu_2997">
<pin_list>
<pin id="2998" dir="0" index="0" bw="36" slack="0"/>
<pin id="2999" dir="0" index="1" bw="34" slack="0"/>
<pin id="3000" dir="1" index="2" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln521/31 "/>
</bind>
</comp>

<comp id="3003" class="1004" name="add_ln521_1_fu_3003">
<pin_list>
<pin id="3004" dir="0" index="0" bw="45" slack="0"/>
<pin id="3005" dir="0" index="1" bw="46" slack="1"/>
<pin id="3006" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_1/31 "/>
</bind>
</comp>

<comp id="3009" class="1004" name="shl_ln516_2_fu_3009">
<pin_list>
<pin id="3010" dir="0" index="0" bw="39" slack="0"/>
<pin id="3011" dir="0" index="1" bw="32" slack="25"/>
<pin id="3012" dir="0" index="2" bw="1" slack="0"/>
<pin id="3013" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln516_2/32 "/>
</bind>
</comp>

<comp id="3016" class="1004" name="sext_ln517_2_fu_3016">
<pin_list>
<pin id="3017" dir="0" index="0" bw="39" slack="0"/>
<pin id="3018" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_2/32 "/>
</bind>
</comp>

<comp id="3020" class="1004" name="sext_ln516_5_fu_3020">
<pin_list>
<pin id="3021" dir="0" index="0" bw="44" slack="1"/>
<pin id="3022" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_5/32 "/>
</bind>
</comp>

<comp id="3023" class="1004" name="sext_ln517_8_fu_3023">
<pin_list>
<pin id="3024" dir="0" index="0" bw="44" slack="1"/>
<pin id="3025" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_8/32 "/>
</bind>
</comp>

<comp id="3026" class="1004" name="shl_ln18_fu_3026">
<pin_list>
<pin id="3027" dir="0" index="0" bw="39" slack="0"/>
<pin id="3028" dir="0" index="1" bw="32" slack="26"/>
<pin id="3029" dir="0" index="2" bw="1" slack="0"/>
<pin id="3030" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln18/32 "/>
</bind>
</comp>

<comp id="3033" class="1004" name="sext_ln516_13_fu_3033">
<pin_list>
<pin id="3034" dir="0" index="0" bw="39" slack="0"/>
<pin id="3035" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_13/32 "/>
</bind>
</comp>

<comp id="3037" class="1004" name="shl_ln517_1_fu_3037">
<pin_list>
<pin id="3038" dir="0" index="0" bw="38" slack="0"/>
<pin id="3039" dir="0" index="1" bw="32" slack="25"/>
<pin id="3040" dir="0" index="2" bw="1" slack="0"/>
<pin id="3041" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln517_1/32 "/>
</bind>
</comp>

<comp id="3044" class="1004" name="sext_ln517_10_fu_3044">
<pin_list>
<pin id="3045" dir="0" index="0" bw="38" slack="0"/>
<pin id="3046" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_10/32 "/>
</bind>
</comp>

<comp id="3048" class="1004" name="shl_ln517_2_fu_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="36" slack="0"/>
<pin id="3050" dir="0" index="1" bw="32" slack="25"/>
<pin id="3051" dir="0" index="2" bw="1" slack="0"/>
<pin id="3052" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln517_2/32 "/>
</bind>
</comp>

<comp id="3055" class="1004" name="sext_ln517_11_fu_3055">
<pin_list>
<pin id="3056" dir="0" index="0" bw="36" slack="0"/>
<pin id="3057" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln517_11/32 "/>
</bind>
</comp>

<comp id="3059" class="1004" name="sub_ln517_fu_3059">
<pin_list>
<pin id="3060" dir="0" index="0" bw="38" slack="0"/>
<pin id="3061" dir="0" index="1" bw="36" slack="0"/>
<pin id="3062" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln517/32 "/>
</bind>
</comp>

<comp id="3065" class="1004" name="sext_ln520_1_fu_3065">
<pin_list>
<pin id="3066" dir="0" index="0" bw="40" slack="10"/>
<pin id="3067" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520_1/32 "/>
</bind>
</comp>

<comp id="3068" class="1004" name="add_ln520_2_fu_3068">
<pin_list>
<pin id="3069" dir="0" index="0" bw="45" slack="1"/>
<pin id="3070" dir="0" index="1" bw="39" slack="0"/>
<pin id="3071" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_2/32 "/>
</bind>
</comp>

<comp id="3073" class="1004" name="add_ln520_4_fu_3073">
<pin_list>
<pin id="3074" dir="0" index="0" bw="45" slack="2"/>
<pin id="3075" dir="0" index="1" bw="44" slack="0"/>
<pin id="3076" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_4/32 "/>
</bind>
</comp>

<comp id="3078" class="1004" name="add_ln520_6_fu_3078">
<pin_list>
<pin id="3079" dir="0" index="0" bw="41" slack="1"/>
<pin id="3080" dir="0" index="1" bw="40" slack="0"/>
<pin id="3081" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_6/32 "/>
</bind>
</comp>

<comp id="3084" class="1004" name="sub_ln521_cast_fu_3084">
<pin_list>
<pin id="3085" dir="0" index="0" bw="37" slack="1"/>
<pin id="3086" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln521_cast/32 "/>
</bind>
</comp>

<comp id="3087" class="1004" name="add_ln521_2_fu_3087">
<pin_list>
<pin id="3088" dir="0" index="0" bw="46" slack="1"/>
<pin id="3089" dir="0" index="1" bw="44" slack="0"/>
<pin id="3090" dir="1" index="2" bw="46" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_2/32 "/>
</bind>
</comp>

<comp id="3092" class="1004" name="add_ln521_4_fu_3092">
<pin_list>
<pin id="3093" dir="0" index="0" bw="42" slack="1"/>
<pin id="3094" dir="0" index="1" bw="39" slack="0"/>
<pin id="3095" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_4/32 "/>
</bind>
</comp>

<comp id="3098" class="1004" name="add_ln521_6_fu_3098">
<pin_list>
<pin id="3099" dir="0" index="0" bw="39" slack="1"/>
<pin id="3100" dir="0" index="1" bw="37" slack="0"/>
<pin id="3101" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_6/32 "/>
</bind>
</comp>

<comp id="3103" class="1004" name="sext_ln516_1_fu_3103">
<pin_list>
<pin id="3104" dir="0" index="0" bw="41" slack="1"/>
<pin id="3105" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_1/33 "/>
</bind>
</comp>

<comp id="3107" class="1004" name="sext_ln516_14_fu_3107">
<pin_list>
<pin id="3108" dir="0" index="0" bw="39" slack="1"/>
<pin id="3109" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln516_14/33 "/>
</bind>
</comp>

<comp id="3110" class="1004" name="sext_ln520_2_fu_3110">
<pin_list>
<pin id="3111" dir="0" index="0" bw="39" slack="8"/>
<pin id="3112" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520_2/33 "/>
</bind>
</comp>

<comp id="3113" class="1004" name="add_ln520_3_fu_3113">
<pin_list>
<pin id="3114" dir="0" index="0" bw="45" slack="1"/>
<pin id="3115" dir="0" index="1" bw="39" slack="0"/>
<pin id="3116" dir="1" index="2" bw="45" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_3/33 "/>
</bind>
</comp>

<comp id="3118" class="1004" name="sext_ln520_4_fu_3118">
<pin_list>
<pin id="3119" dir="0" index="0" bw="45" slack="1"/>
<pin id="3120" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520_4/33 "/>
</bind>
</comp>

<comp id="3121" class="1004" name="add_ln520_5_fu_3121">
<pin_list>
<pin id="3122" dir="0" index="0" bw="45" slack="0"/>
<pin id="3123" dir="0" index="1" bw="46" slack="2"/>
<pin id="3124" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_5/33 "/>
</bind>
</comp>

<comp id="3127" class="1004" name="sext_ln520_5_fu_3127">
<pin_list>
<pin id="3128" dir="0" index="0" bw="41" slack="1"/>
<pin id="3129" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520_5/33 "/>
</bind>
</comp>

<comp id="3130" class="1004" name="add_ln520_7_fu_3130">
<pin_list>
<pin id="3131" dir="0" index="0" bw="41" slack="0"/>
<pin id="3132" dir="0" index="1" bw="42" slack="1"/>
<pin id="3133" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_7/33 "/>
</bind>
</comp>

<comp id="3136" class="1004" name="add_ln521_fu_3136">
<pin_list>
<pin id="3137" dir="0" index="0" bw="42" slack="9"/>
<pin id="3138" dir="0" index="1" bw="41" slack="0"/>
<pin id="3139" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/33 "/>
</bind>
</comp>

<comp id="3141" class="1004" name="sext_ln521_4_fu_3141">
<pin_list>
<pin id="3142" dir="0" index="0" bw="42" slack="1"/>
<pin id="3143" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521_4/33 "/>
</bind>
</comp>

<comp id="3144" class="1004" name="add_ln521_5_fu_3144">
<pin_list>
<pin id="3145" dir="0" index="0" bw="42" slack="0"/>
<pin id="3146" dir="0" index="1" bw="45" slack="1"/>
<pin id="3147" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_5/33 "/>
</bind>
</comp>

<comp id="3150" class="1004" name="sext_ln521_5_fu_3150">
<pin_list>
<pin id="3151" dir="0" index="0" bw="39" slack="1"/>
<pin id="3152" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521_5/33 "/>
</bind>
</comp>

<comp id="3153" class="1004" name="add_ln521_7_fu_3153">
<pin_list>
<pin id="3154" dir="0" index="0" bw="39" slack="0"/>
<pin id="3155" dir="0" index="1" bw="39" slack="0"/>
<pin id="3156" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_7/33 "/>
</bind>
</comp>

<comp id="3159" class="1004" name="sext_ln520_6_fu_3159">
<pin_list>
<pin id="3160" dir="0" index="0" bw="42" slack="1"/>
<pin id="3161" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520_6/34 "/>
</bind>
</comp>

<comp id="3162" class="1004" name="add_ln520_8_fu_3162">
<pin_list>
<pin id="3163" dir="0" index="0" bw="42" slack="0"/>
<pin id="3164" dir="0" index="1" bw="46" slack="1"/>
<pin id="3165" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_8/34 "/>
</bind>
</comp>

<comp id="3167" class="1004" name="sext_ln521_3_fu_3167">
<pin_list>
<pin id="3168" dir="0" index="0" bw="42" slack="1"/>
<pin id="3169" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521_3/34 "/>
</bind>
</comp>

<comp id="3170" class="1004" name="add_ln521_3_fu_3170">
<pin_list>
<pin id="3171" dir="0" index="0" bw="46" slack="2"/>
<pin id="3172" dir="0" index="1" bw="42" slack="0"/>
<pin id="3173" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_3/34 "/>
</bind>
</comp>

<comp id="3175" class="1004" name="sext_ln521_6_fu_3175">
<pin_list>
<pin id="3176" dir="0" index="0" bw="40" slack="1"/>
<pin id="3177" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521_6/34 "/>
</bind>
</comp>

<comp id="3178" class="1004" name="add_ln521_8_fu_3178">
<pin_list>
<pin id="3179" dir="0" index="0" bw="40" slack="0"/>
<pin id="3180" dir="0" index="1" bw="45" slack="1"/>
<pin id="3181" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_8/34 "/>
</bind>
</comp>

<comp id="3183" class="1004" name="sext_ln520_3_fu_3183">
<pin_list>
<pin id="3184" dir="0" index="0" bw="45" slack="2"/>
<pin id="3185" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520_3/35 "/>
</bind>
</comp>

<comp id="3186" class="1004" name="xa1_1_fu_3186">
<pin_list>
<pin id="3187" dir="0" index="0" bw="46" slack="1"/>
<pin id="3188" dir="0" index="1" bw="45" slack="0"/>
<pin id="3189" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa1_1/35 "/>
</bind>
</comp>

<comp id="3191" class="1004" name="sext_ln521_7_fu_3191">
<pin_list>
<pin id="3192" dir="0" index="0" bw="45" slack="1"/>
<pin id="3193" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln521_7/35 "/>
</bind>
</comp>

<comp id="3194" class="1004" name="xa2_fu_3194">
<pin_list>
<pin id="3195" dir="0" index="0" bw="45" slack="0"/>
<pin id="3196" dir="0" index="1" bw="46" slack="1"/>
<pin id="3197" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa2/35 "/>
</bind>
</comp>

<comp id="3199" class="1004" name="trunc_ln18_fu_3199">
<pin_list>
<pin id="3200" dir="0" index="0" bw="32" slack="0"/>
<pin id="3201" dir="0" index="1" bw="46" slack="0"/>
<pin id="3202" dir="0" index="2" bw="5" slack="0"/>
<pin id="3203" dir="0" index="3" bw="7" slack="0"/>
<pin id="3204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18/35 "/>
</bind>
</comp>

<comp id="3209" class="1004" name="store_ln524_store_fu_3209">
<pin_list>
<pin id="3210" dir="0" index="0" bw="32" slack="0"/>
<pin id="3211" dir="0" index="1" bw="32" slack="0"/>
<pin id="3212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/35 "/>
</bind>
</comp>

<comp id="3215" class="1004" name="trunc_ln19_fu_3215">
<pin_list>
<pin id="3216" dir="0" index="0" bw="32" slack="0"/>
<pin id="3217" dir="0" index="1" bw="46" slack="0"/>
<pin id="3218" dir="0" index="2" bw="5" slack="0"/>
<pin id="3219" dir="0" index="3" bw="7" slack="0"/>
<pin id="3220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19/35 "/>
</bind>
</comp>

<comp id="3225" class="1004" name="store_ln525_store_fu_3225">
<pin_list>
<pin id="3226" dir="0" index="0" bw="32" slack="0"/>
<pin id="3227" dir="0" index="1" bw="32" slack="0"/>
<pin id="3228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/35 "/>
</bind>
</comp>

<comp id="3231" class="1005" name="lshr_ln_reg_3231">
<pin_list>
<pin id="3232" dir="0" index="0" bw="2" slack="1"/>
<pin id="3233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="3236" class="1005" name="qq4_code4_table_addr_reg_3236">
<pin_list>
<pin id="3237" dir="0" index="0" bw="4" slack="1"/>
<pin id="3238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="qq4_code4_table_addr "/>
</bind>
</comp>

<comp id="3241" class="1005" name="qq6_code6_table_addr_reg_3241">
<pin_list>
<pin id="3242" dir="0" index="0" bw="6" slack="1"/>
<pin id="3243" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="qq6_code6_table_addr "/>
</bind>
</comp>

<comp id="3246" class="1005" name="wl_code_table_addr_reg_3246">
<pin_list>
<pin id="3247" dir="0" index="0" bw="4" slack="1"/>
<pin id="3248" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="wl_code_table_addr "/>
</bind>
</comp>

<comp id="3251" class="1005" name="tmp_3_reg_3251">
<pin_list>
<pin id="3252" dir="0" index="0" bw="14" slack="1"/>
<pin id="3253" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="3256" class="1005" name="sub_ln759_reg_3256">
<pin_list>
<pin id="3257" dir="0" index="0" bw="23" slack="1"/>
<pin id="3258" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln759 "/>
</bind>
</comp>

<comp id="3261" class="1005" name="dec_del_dltx_load_reg_3261">
<pin_list>
<pin id="3262" dir="0" index="0" bw="16" slack="1"/>
<pin id="3263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dltx_load "/>
</bind>
</comp>

<comp id="3268" class="1005" name="dec_del_dltx_load_2_reg_3268">
<pin_list>
<pin id="3269" dir="0" index="0" bw="16" slack="1"/>
<pin id="3270" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dltx_load_2 "/>
</bind>
</comp>

<comp id="3275" class="1005" name="qq4_code4_table_load_reg_3275">
<pin_list>
<pin id="3276" dir="0" index="0" bw="16" slack="1"/>
<pin id="3277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="qq4_code4_table_load "/>
</bind>
</comp>

<comp id="3280" class="1005" name="qq6_code6_table_load_reg_3280">
<pin_list>
<pin id="3281" dir="0" index="0" bw="16" slack="1"/>
<pin id="3282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="qq6_code6_table_load "/>
</bind>
</comp>

<comp id="3285" class="1005" name="trunc_ln13_reg_3285">
<pin_list>
<pin id="3286" dir="0" index="0" bw="16" slack="1"/>
<pin id="3287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="3290" class="1005" name="wl_code_table_load_reg_3290">
<pin_list>
<pin id="3291" dir="0" index="0" bw="13" slack="1"/>
<pin id="3292" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wl_code_table_load "/>
</bind>
</comp>

<comp id="3295" class="1005" name="zext_ln472_reg_3295">
<pin_list>
<pin id="3296" dir="0" index="0" bw="29" slack="1"/>
<pin id="3297" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln472 "/>
</bind>
</comp>

<comp id="3300" class="1005" name="sext_ln472_reg_3300">
<pin_list>
<pin id="3301" dir="0" index="0" bw="29" slack="1"/>
<pin id="3302" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln472 "/>
</bind>
</comp>

<comp id="3305" class="1005" name="add_ln760_reg_3305">
<pin_list>
<pin id="3306" dir="0" index="0" bw="17" slack="1"/>
<pin id="3307" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln760 "/>
</bind>
</comp>

<comp id="3311" class="1005" name="accumc_load_3_reg_3311">
<pin_list>
<pin id="3312" dir="0" index="0" bw="32" slack="7"/>
<pin id="3313" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="accumc_load_3 "/>
</bind>
</comp>

<comp id="3317" class="1005" name="accumd_load_3_reg_3317">
<pin_list>
<pin id="3318" dir="0" index="0" bw="32" slack="5"/>
<pin id="3319" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="accumd_load_3 "/>
</bind>
</comp>

<comp id="3323" class="1005" name="accumd_load_9_reg_3323">
<pin_list>
<pin id="3324" dir="0" index="0" bw="32" slack="2"/>
<pin id="3325" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accumd_load_9 "/>
</bind>
</comp>

<comp id="3329" class="1005" name="accumc_load_10_reg_3329">
<pin_list>
<pin id="3330" dir="0" index="0" bw="32" slack="15"/>
<pin id="3331" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="accumc_load_10 "/>
</bind>
</comp>

<comp id="3334" class="1005" name="sext_ln587_8_reg_3334">
<pin_list>
<pin id="3335" dir="0" index="0" bw="46" slack="1"/>
<pin id="3336" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln587_8 "/>
</bind>
</comp>

<comp id="3339" class="1005" name="sext_ln587_9_reg_3339">
<pin_list>
<pin id="3340" dir="0" index="0" bw="46" slack="1"/>
<pin id="3341" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln587_9 "/>
</bind>
</comp>

<comp id="3344" class="1005" name="sext_ln589_43_reg_3344">
<pin_list>
<pin id="3345" dir="0" index="0" bw="46" slack="1"/>
<pin id="3346" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_43 "/>
</bind>
</comp>

<comp id="3349" class="1005" name="sext_ln589_44_reg_3349">
<pin_list>
<pin id="3350" dir="0" index="0" bw="46" slack="1"/>
<pin id="3351" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_44 "/>
</bind>
</comp>

<comp id="3354" class="1005" name="dec_del_dltx_load_4_reg_3354">
<pin_list>
<pin id="3355" dir="0" index="0" bw="16" slack="1"/>
<pin id="3356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dltx_load_4 "/>
</bind>
</comp>

<comp id="3361" class="1005" name="dec_del_dltx_load_5_reg_3361">
<pin_list>
<pin id="3362" dir="0" index="0" bw="16" slack="1"/>
<pin id="3363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dltx_load_5 "/>
</bind>
</comp>

<comp id="3367" class="1005" name="zext_ln425_1_reg_3367">
<pin_list>
<pin id="3368" dir="0" index="0" bw="31" slack="1"/>
<pin id="3369" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln425_1 "/>
</bind>
</comp>

<comp id="3373" class="1005" name="sext_ln425_reg_3373">
<pin_list>
<pin id="3374" dir="0" index="0" bw="31" slack="1"/>
<pin id="3375" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln425 "/>
</bind>
</comp>

<comp id="3378" class="1005" name="sext_ln428_reg_3378">
<pin_list>
<pin id="3379" dir="0" index="0" bw="31" slack="1"/>
<pin id="3380" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln428 "/>
</bind>
</comp>

<comp id="3383" class="1005" name="add_ln640_reg_3383">
<pin_list>
<pin id="3384" dir="0" index="0" bw="17" slack="1"/>
<pin id="3385" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln640 "/>
</bind>
</comp>

<comp id="3389" class="1005" name="wd3_19_reg_3389">
<pin_list>
<pin id="3390" dir="0" index="0" bw="32" slack="3"/>
<pin id="3391" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wd3_19 "/>
</bind>
</comp>

<comp id="3395" class="1005" name="wd3_15_reg_3395">
<pin_list>
<pin id="3396" dir="0" index="0" bw="32" slack="3"/>
<pin id="3397" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wd3_15 "/>
</bind>
</comp>

<comp id="3401" class="1005" name="sext_ln587_11_reg_3401">
<pin_list>
<pin id="3402" dir="0" index="0" bw="46" slack="1"/>
<pin id="3403" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln587_11 "/>
</bind>
</comp>

<comp id="3406" class="1005" name="sext_ln587_12_reg_3406">
<pin_list>
<pin id="3407" dir="0" index="0" bw="46" slack="1"/>
<pin id="3408" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln587_12 "/>
</bind>
</comp>

<comp id="3411" class="1005" name="sext_ln589_58_reg_3411">
<pin_list>
<pin id="3412" dir="0" index="0" bw="46" slack="1"/>
<pin id="3413" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_58 "/>
</bind>
</comp>

<comp id="3416" class="1005" name="sext_ln589_59_reg_3416">
<pin_list>
<pin id="3417" dir="0" index="0" bw="46" slack="1"/>
<pin id="3418" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_59 "/>
</bind>
</comp>

<comp id="3421" class="1005" name="dec_del_dhx_load_4_reg_3421">
<pin_list>
<pin id="3422" dir="0" index="0" bw="14" slack="1"/>
<pin id="3423" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dhx_load_4 "/>
</bind>
</comp>

<comp id="3428" class="1005" name="dec_del_bph_load_5_reg_3428">
<pin_list>
<pin id="3429" dir="0" index="0" bw="32" slack="1"/>
<pin id="3430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_bph_load_5 "/>
</bind>
</comp>

<comp id="3435" class="1005" name="dec_del_dhx_load_5_reg_3435">
<pin_list>
<pin id="3436" dir="0" index="0" bw="14" slack="1"/>
<pin id="3437" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dhx_load_5 "/>
</bind>
</comp>

<comp id="3441" class="1005" name="trunc_ln472_1_reg_3441">
<pin_list>
<pin id="3442" dir="0" index="0" bw="14" slack="1"/>
<pin id="3443" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln472_1 "/>
</bind>
</comp>

<comp id="3449" class="1005" name="wd1_2_reg_3449">
<pin_list>
<pin id="3450" dir="0" index="0" bw="5" slack="1"/>
<pin id="3451" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="wd1_2 "/>
</bind>
</comp>

<comp id="3454" class="1005" name="trunc_ln653_2_reg_3454">
<pin_list>
<pin id="3455" dir="0" index="0" bw="4" slack="2"/>
<pin id="3456" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln653_2 "/>
</bind>
</comp>

<comp id="3459" class="1005" name="wd3_27_reg_3459">
<pin_list>
<pin id="3460" dir="0" index="0" bw="32" slack="2"/>
<pin id="3461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wd3_27 "/>
</bind>
</comp>

<comp id="3465" class="1005" name="accumc_load_4_reg_3465">
<pin_list>
<pin id="3466" dir="0" index="0" bw="32" slack="1"/>
<pin id="3467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumc_load_4 "/>
</bind>
</comp>

<comp id="3471" class="1005" name="accumd_load_4_reg_3471">
<pin_list>
<pin id="3472" dir="0" index="0" bw="32" slack="7"/>
<pin id="3473" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="accumd_load_4 "/>
</bind>
</comp>

<comp id="3477" class="1005" name="accumc_load_6_reg_3477">
<pin_list>
<pin id="3478" dir="0" index="0" bw="32" slack="5"/>
<pin id="3479" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="accumc_load_6 "/>
</bind>
</comp>

<comp id="3483" class="1005" name="accumd_load_6_reg_3483">
<pin_list>
<pin id="3484" dir="0" index="0" bw="32" slack="2"/>
<pin id="3485" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accumd_load_6 "/>
</bind>
</comp>

<comp id="3489" class="1005" name="dec_del_dltx_load_1_reg_3489">
<pin_list>
<pin id="3490" dir="0" index="0" bw="16" slack="1"/>
<pin id="3491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dltx_load_1 "/>
</bind>
</comp>

<comp id="3496" class="1005" name="dec_del_dltx_load_3_reg_3496">
<pin_list>
<pin id="3497" dir="0" index="0" bw="16" slack="1"/>
<pin id="3498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_dltx_load_3 "/>
</bind>
</comp>

<comp id="3503" class="1005" name="sext_ln589_49_reg_3503">
<pin_list>
<pin id="3504" dir="0" index="0" bw="46" slack="1"/>
<pin id="3505" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_49 "/>
</bind>
</comp>

<comp id="3508" class="1005" name="sext_ln589_50_reg_3508">
<pin_list>
<pin id="3509" dir="0" index="0" bw="46" slack="1"/>
<pin id="3510" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_50 "/>
</bind>
</comp>

<comp id="3513" class="1005" name="sext_ln589_52_reg_3513">
<pin_list>
<pin id="3514" dir="0" index="0" bw="46" slack="1"/>
<pin id="3515" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_52 "/>
</bind>
</comp>

<comp id="3518" class="1005" name="sext_ln589_53_reg_3518">
<pin_list>
<pin id="3519" dir="0" index="0" bw="46" slack="1"/>
<pin id="3520" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_53 "/>
</bind>
</comp>

<comp id="3523" class="1005" name="trunc_ln425_2_reg_3523">
<pin_list>
<pin id="3524" dir="0" index="0" bw="16" slack="1"/>
<pin id="3525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln425_2 "/>
</bind>
</comp>

<comp id="3531" class="1005" name="trunc_ln12_reg_3531">
<pin_list>
<pin id="3532" dir="0" index="0" bw="16" slack="18"/>
<pin id="3533" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="3536" class="1005" name="wd1_reg_3536">
<pin_list>
<pin id="3537" dir="0" index="0" bw="5" slack="1"/>
<pin id="3538" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="wd1 "/>
</bind>
</comp>

<comp id="3541" class="1005" name="trunc_ln14_reg_3541">
<pin_list>
<pin id="3542" dir="0" index="0" bw="4" slack="2"/>
<pin id="3543" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="3546" class="1005" name="wd3_17_reg_3546">
<pin_list>
<pin id="3547" dir="0" index="0" bw="32" slack="3"/>
<pin id="3548" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wd3_17 "/>
</bind>
</comp>

<comp id="3552" class="1005" name="wd3_18_reg_3552">
<pin_list>
<pin id="3553" dir="0" index="0" bw="32" slack="3"/>
<pin id="3554" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wd3_18 "/>
</bind>
</comp>

<comp id="3558" class="1005" name="sext_ln587_14_reg_3558">
<pin_list>
<pin id="3559" dir="0" index="0" bw="28" slack="1"/>
<pin id="3560" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln587_14 "/>
</bind>
</comp>

<comp id="3563" class="1005" name="sext_ln589_75_reg_3563">
<pin_list>
<pin id="3564" dir="0" index="0" bw="28" slack="1"/>
<pin id="3565" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_75 "/>
</bind>
</comp>

<comp id="3568" class="1005" name="dec_del_bph_load_3_reg_3568">
<pin_list>
<pin id="3569" dir="0" index="0" bw="32" slack="1"/>
<pin id="3570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_del_bph_load_3 "/>
</bind>
</comp>

<comp id="3575" class="1005" name="sext_ln589_64_reg_3575">
<pin_list>
<pin id="3576" dir="0" index="0" bw="46" slack="1"/>
<pin id="3577" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_64 "/>
</bind>
</comp>

<comp id="3580" class="1005" name="sext_ln589_65_reg_3580">
<pin_list>
<pin id="3581" dir="0" index="0" bw="46" slack="1"/>
<pin id="3582" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_65 "/>
</bind>
</comp>

<comp id="3585" class="1005" name="sext_ln589_67_reg_3585">
<pin_list>
<pin id="3586" dir="0" index="0" bw="46" slack="1"/>
<pin id="3587" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_67 "/>
</bind>
</comp>

<comp id="3590" class="1005" name="sext_ln589_78_reg_3590">
<pin_list>
<pin id="3591" dir="0" index="0" bw="28" slack="1"/>
<pin id="3592" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_78 "/>
</bind>
</comp>

<comp id="3595" class="1005" name="sext_ln589_68_reg_3595">
<pin_list>
<pin id="3596" dir="0" index="0" bw="46" slack="1"/>
<pin id="3597" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_68 "/>
</bind>
</comp>

<comp id="3600" class="1005" name="ilb_table_addr_2_reg_3600">
<pin_list>
<pin id="3601" dir="0" index="0" bw="5" slack="1"/>
<pin id="3602" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ilb_table_addr_2 "/>
</bind>
</comp>

<comp id="3605" class="1005" name="icmp_ln668_2_reg_3605">
<pin_list>
<pin id="3606" dir="0" index="0" bw="1" slack="1"/>
<pin id="3607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln668_2 "/>
</bind>
</comp>

<comp id="3609" class="1005" name="wd3_23_reg_3609">
<pin_list>
<pin id="3610" dir="0" index="0" bw="32" slack="1"/>
<pin id="3611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wd3_23 "/>
</bind>
</comp>

<comp id="3615" class="1005" name="sext_ln679_18_reg_3615">
<pin_list>
<pin id="3616" dir="0" index="0" bw="28" slack="1"/>
<pin id="3617" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln679_18 "/>
</bind>
</comp>

<comp id="3625" class="1005" name="accumd_load_2_reg_3625">
<pin_list>
<pin id="3626" dir="0" index="0" bw="32" slack="5"/>
<pin id="3627" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="accumd_load_2 "/>
</bind>
</comp>

<comp id="3631" class="1005" name="accumd_load_5_reg_3631">
<pin_list>
<pin id="3632" dir="0" index="0" bw="32" slack="2"/>
<pin id="3633" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accumd_load_5 "/>
</bind>
</comp>

<comp id="3637" class="1005" name="accumc_load_7_reg_3637">
<pin_list>
<pin id="3638" dir="0" index="0" bw="32" slack="1"/>
<pin id="3639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumc_load_7 "/>
</bind>
</comp>

<comp id="3643" class="1005" name="accumc_load_9_reg_3643">
<pin_list>
<pin id="3644" dir="0" index="0" bw="32" slack="2"/>
<pin id="3645" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accumc_load_9 "/>
</bind>
</comp>

<comp id="3649" class="1005" name="sext_ln587_13_reg_3649">
<pin_list>
<pin id="3650" dir="0" index="0" bw="32" slack="1"/>
<pin id="3651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln587_13 "/>
</bind>
</comp>

<comp id="3654" class="1005" name="sext_ln589_40_reg_3654">
<pin_list>
<pin id="3655" dir="0" index="0" bw="46" slack="1"/>
<pin id="3656" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_40 "/>
</bind>
</comp>

<comp id="3659" class="1005" name="sext_ln589_41_reg_3659">
<pin_list>
<pin id="3660" dir="0" index="0" bw="46" slack="1"/>
<pin id="3661" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_41 "/>
</bind>
</comp>

<comp id="3664" class="1005" name="sext_ln589_70_reg_3664">
<pin_list>
<pin id="3665" dir="0" index="0" bw="32" slack="1"/>
<pin id="3666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_70 "/>
</bind>
</comp>

<comp id="3669" class="1005" name="sext_ln589_46_reg_3669">
<pin_list>
<pin id="3670" dir="0" index="0" bw="46" slack="1"/>
<pin id="3671" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_46 "/>
</bind>
</comp>

<comp id="3674" class="1005" name="sext_ln589_47_reg_3674">
<pin_list>
<pin id="3675" dir="0" index="0" bw="46" slack="1"/>
<pin id="3676" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_47 "/>
</bind>
</comp>

<comp id="3679" class="1005" name="sext_ln589_73_reg_3679">
<pin_list>
<pin id="3680" dir="0" index="0" bw="32" slack="1"/>
<pin id="3681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_73 "/>
</bind>
</comp>

<comp id="3684" class="1005" name="sext_ln425_1_reg_3684">
<pin_list>
<pin id="3685" dir="0" index="0" bw="32" slack="1"/>
<pin id="3686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln425_1 "/>
</bind>
</comp>

<comp id="3695" class="1005" name="ilb_table_addr_reg_3695">
<pin_list>
<pin id="3696" dir="0" index="0" bw="5" slack="1"/>
<pin id="3697" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ilb_table_addr "/>
</bind>
</comp>

<comp id="3700" class="1005" name="icmp_ln668_reg_3700">
<pin_list>
<pin id="3701" dir="0" index="0" bw="1" slack="1"/>
<pin id="3702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln668 "/>
</bind>
</comp>

<comp id="3704" class="1005" name="wd3_16_reg_3704">
<pin_list>
<pin id="3705" dir="0" index="0" bw="32" slack="3"/>
<pin id="3706" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wd3_16 "/>
</bind>
</comp>

<comp id="3710" class="1005" name="sext_ln589_55_reg_3710">
<pin_list>
<pin id="3711" dir="0" index="0" bw="46" slack="1"/>
<pin id="3712" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_55 "/>
</bind>
</comp>

<comp id="3715" class="1005" name="sext_ln589_56_reg_3715">
<pin_list>
<pin id="3716" dir="0" index="0" bw="46" slack="1"/>
<pin id="3717" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_56 "/>
</bind>
</comp>

<comp id="3720" class="1005" name="sext_ln589_61_reg_3720">
<pin_list>
<pin id="3721" dir="0" index="0" bw="46" slack="1"/>
<pin id="3722" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_61 "/>
</bind>
</comp>

<comp id="3725" class="1005" name="sext_ln589_62_reg_3725">
<pin_list>
<pin id="3726" dir="0" index="0" bw="46" slack="1"/>
<pin id="3727" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_62 "/>
</bind>
</comp>

<comp id="3730" class="1005" name="sub_ln656_2_reg_3730">
<pin_list>
<pin id="3731" dir="0" index="0" bw="4" slack="1"/>
<pin id="3732" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln656_2 "/>
</bind>
</comp>

<comp id="3735" class="1005" name="wd3_22_reg_3735">
<pin_list>
<pin id="3736" dir="0" index="0" bw="32" slack="1"/>
<pin id="3737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wd3_22 "/>
</bind>
</comp>

<comp id="3741" class="1005" name="wd3_25_reg_3741">
<pin_list>
<pin id="3742" dir="0" index="0" bw="32" slack="1"/>
<pin id="3743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wd3_25 "/>
</bind>
</comp>

<comp id="3747" class="1005" name="wd3_26_reg_3747">
<pin_list>
<pin id="3748" dir="0" index="0" bw="32" slack="1"/>
<pin id="3749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wd3_26 "/>
</bind>
</comp>

<comp id="3753" class="1005" name="mul_ln679_17_reg_3753">
<pin_list>
<pin id="3754" dir="0" index="0" bw="28" slack="1"/>
<pin id="3755" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_17 "/>
</bind>
</comp>

<comp id="3758" class="1005" name="mul_ln679_19_reg_3758">
<pin_list>
<pin id="3759" dir="0" index="0" bw="28" slack="1"/>
<pin id="3760" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_19 "/>
</bind>
</comp>

<comp id="3763" class="1005" name="mul_ln679_22_reg_3763">
<pin_list>
<pin id="3764" dir="0" index="0" bw="28" slack="1"/>
<pin id="3765" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_22 "/>
</bind>
</comp>

<comp id="3768" class="1005" name="accumc_load_5_reg_3768">
<pin_list>
<pin id="3769" dir="0" index="0" bw="32" slack="4"/>
<pin id="3770" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="accumc_load_5 "/>
</bind>
</comp>

<comp id="3774" class="1005" name="accumd_load_10_reg_3774">
<pin_list>
<pin id="3775" dir="0" index="0" bw="32" slack="26"/>
<pin id="3776" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="accumd_load_10 "/>
</bind>
</comp>

<comp id="3780" class="1005" name="sext_ln589_69_reg_3780">
<pin_list>
<pin id="3781" dir="0" index="0" bw="32" slack="1"/>
<pin id="3782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_69 "/>
</bind>
</comp>

<comp id="3785" class="1005" name="sext_ln589_72_reg_3785">
<pin_list>
<pin id="3786" dir="0" index="0" bw="32" slack="1"/>
<pin id="3787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_72 "/>
</bind>
</comp>

<comp id="3790" class="1005" name="sub_ln656_reg_3790">
<pin_list>
<pin id="3791" dir="0" index="0" bw="4" slack="1"/>
<pin id="3792" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln656 "/>
</bind>
</comp>

<comp id="3795" class="1005" name="wd3_14_reg_3795">
<pin_list>
<pin id="3796" dir="0" index="0" bw="32" slack="1"/>
<pin id="3797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wd3_14 "/>
</bind>
</comp>

<comp id="3801" class="1005" name="mul_ln679_reg_3801">
<pin_list>
<pin id="3802" dir="0" index="0" bw="32" slack="1"/>
<pin id="3803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679 "/>
</bind>
</comp>

<comp id="3806" class="1005" name="mul_ln679_13_reg_3806">
<pin_list>
<pin id="3807" dir="0" index="0" bw="32" slack="1"/>
<pin id="3808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_13 "/>
</bind>
</comp>

<comp id="3811" class="1005" name="mul_ln679_16_reg_3811">
<pin_list>
<pin id="3812" dir="0" index="0" bw="32" slack="1"/>
<pin id="3813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_16 "/>
</bind>
</comp>

<comp id="3816" class="1005" name="sext_ln589_77_reg_3816">
<pin_list>
<pin id="3817" dir="0" index="0" bw="28" slack="1"/>
<pin id="3818" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_77 "/>
</bind>
</comp>

<comp id="3821" class="1005" name="wd3_24_reg_3821">
<pin_list>
<pin id="3822" dir="0" index="0" bw="32" slack="1"/>
<pin id="3823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wd3_24 "/>
</bind>
</comp>

<comp id="3827" class="1005" name="add_ln684_17_reg_3827">
<pin_list>
<pin id="3828" dir="0" index="0" bw="32" slack="1"/>
<pin id="3829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_17 "/>
</bind>
</comp>

<comp id="3832" class="1005" name="add_ln684_19_reg_3832">
<pin_list>
<pin id="3833" dir="0" index="0" bw="32" slack="1"/>
<pin id="3834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_19 "/>
</bind>
</comp>

<comp id="3837" class="1005" name="add_ln684_22_reg_3837">
<pin_list>
<pin id="3838" dir="0" index="0" bw="32" slack="2"/>
<pin id="3839" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln684_22 "/>
</bind>
</comp>

<comp id="3842" class="1005" name="accumd_load_7_reg_3842">
<pin_list>
<pin id="3843" dir="0" index="0" bw="32" slack="3"/>
<pin id="3844" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="accumd_load_7 "/>
</bind>
</comp>

<comp id="3848" class="1005" name="accumc_load_8_reg_3848">
<pin_list>
<pin id="3849" dir="0" index="0" bw="32" slack="1"/>
<pin id="3850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumc_load_8 "/>
</bind>
</comp>

<comp id="3854" class="1005" name="sext_ln589_71_reg_3854">
<pin_list>
<pin id="3855" dir="0" index="0" bw="32" slack="1"/>
<pin id="3856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_71 "/>
</bind>
</comp>

<comp id="3859" class="1005" name="add_ln684_reg_3859">
<pin_list>
<pin id="3860" dir="0" index="0" bw="32" slack="1"/>
<pin id="3861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684 "/>
</bind>
</comp>

<comp id="3864" class="1005" name="mul_ln679_12_reg_3864">
<pin_list>
<pin id="3865" dir="0" index="0" bw="32" slack="1"/>
<pin id="3866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_12 "/>
</bind>
</comp>

<comp id="3869" class="1005" name="add_ln684_13_reg_3869">
<pin_list>
<pin id="3870" dir="0" index="0" bw="32" slack="1"/>
<pin id="3871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_13 "/>
</bind>
</comp>

<comp id="3874" class="1005" name="mul_ln679_15_reg_3874">
<pin_list>
<pin id="3875" dir="0" index="0" bw="32" slack="1"/>
<pin id="3876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_15 "/>
</bind>
</comp>

<comp id="3879" class="1005" name="add_ln684_16_reg_3879">
<pin_list>
<pin id="3880" dir="0" index="0" bw="32" slack="2"/>
<pin id="3881" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln684_16 "/>
</bind>
</comp>

<comp id="3884" class="1005" name="sext_ln589_74_reg_3884">
<pin_list>
<pin id="3885" dir="0" index="0" bw="28" slack="1"/>
<pin id="3886" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_74 "/>
</bind>
</comp>

<comp id="3889" class="1005" name="sext_ln589_76_reg_3889">
<pin_list>
<pin id="3890" dir="0" index="0" bw="28" slack="1"/>
<pin id="3891" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln589_76 "/>
</bind>
</comp>

<comp id="3894" class="1005" name="mul_ln679_21_reg_3894">
<pin_list>
<pin id="3895" dir="0" index="0" bw="28" slack="1"/>
<pin id="3896" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_21 "/>
</bind>
</comp>

<comp id="3899" class="1005" name="accumc_load_2_reg_3899">
<pin_list>
<pin id="3900" dir="0" index="0" bw="32" slack="3"/>
<pin id="3901" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="accumc_load_2 "/>
</bind>
</comp>

<comp id="3905" class="1005" name="accumd_load_8_reg_3905">
<pin_list>
<pin id="3906" dir="0" index="0" bw="32" slack="1"/>
<pin id="3907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumd_load_8 "/>
</bind>
</comp>

<comp id="3912" class="1005" name="add_ln589_reg_3912">
<pin_list>
<pin id="3913" dir="0" index="0" bw="46" slack="2"/>
<pin id="3914" dir="1" index="1" bw="46" slack="2"/>
</pin_list>
<bind>
<opset="add_ln589 "/>
</bind>
</comp>

<comp id="3917" class="1005" name="add_ln684_12_reg_3917">
<pin_list>
<pin id="3918" dir="0" index="0" bw="32" slack="2"/>
<pin id="3919" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln684_12 "/>
</bind>
</comp>

<comp id="3922" class="1005" name="mul_ln679_14_reg_3922">
<pin_list>
<pin id="3923" dir="0" index="0" bw="32" slack="1"/>
<pin id="3924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_14 "/>
</bind>
</comp>

<comp id="3927" class="1005" name="add_ln684_15_reg_3927">
<pin_list>
<pin id="3928" dir="0" index="0" bw="32" slack="1"/>
<pin id="3929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_15 "/>
</bind>
</comp>

<comp id="3932" class="1005" name="add_ln589_14_reg_3932">
<pin_list>
<pin id="3933" dir="0" index="0" bw="46" slack="2"/>
<pin id="3934" dir="1" index="1" bw="46" slack="2"/>
</pin_list>
<bind>
<opset="add_ln589_14 "/>
</bind>
</comp>

<comp id="3937" class="1005" name="mul_ln679_18_reg_3937">
<pin_list>
<pin id="3938" dir="0" index="0" bw="28" slack="1"/>
<pin id="3939" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_18 "/>
</bind>
</comp>

<comp id="3942" class="1005" name="mul_ln679_20_reg_3942">
<pin_list>
<pin id="3943" dir="0" index="0" bw="28" slack="1"/>
<pin id="3944" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln679_20 "/>
</bind>
</comp>

<comp id="3947" class="1005" name="add_ln684_21_reg_3947">
<pin_list>
<pin id="3948" dir="0" index="0" bw="32" slack="1"/>
<pin id="3949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_21 "/>
</bind>
</comp>

<comp id="3952" class="1005" name="add_ln589_11_reg_3952">
<pin_list>
<pin id="3953" dir="0" index="0" bw="46" slack="1"/>
<pin id="3954" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln589_11 "/>
</bind>
</comp>

<comp id="3957" class="1005" name="add_ln684_14_reg_3957">
<pin_list>
<pin id="3958" dir="0" index="0" bw="32" slack="1"/>
<pin id="3959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_14 "/>
</bind>
</comp>

<comp id="3962" class="1005" name="add_ln589_16_reg_3962">
<pin_list>
<pin id="3963" dir="0" index="0" bw="46" slack="1"/>
<pin id="3964" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln589_16 "/>
</bind>
</comp>

<comp id="3967" class="1005" name="add_ln684_18_reg_3967">
<pin_list>
<pin id="3968" dir="0" index="0" bw="32" slack="1"/>
<pin id="3969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_18 "/>
</bind>
</comp>

<comp id="3972" class="1005" name="add_ln684_20_reg_3972">
<pin_list>
<pin id="3973" dir="0" index="0" bw="32" slack="1"/>
<pin id="3974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln684_20 "/>
</bind>
</comp>

<comp id="3977" class="1005" name="accumc_load_1_reg_3977">
<pin_list>
<pin id="3978" dir="0" index="0" bw="32" slack="1"/>
<pin id="3979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumc_load_1 "/>
</bind>
</comp>

<comp id="3984" class="1005" name="accumd_load_1_reg_3984">
<pin_list>
<pin id="3985" dir="0" index="0" bw="32" slack="1"/>
<pin id="3986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumd_load_1 "/>
</bind>
</comp>

<comp id="3990" class="1005" name="add_ln589_10_reg_3990">
<pin_list>
<pin id="3991" dir="0" index="0" bw="46" slack="1"/>
<pin id="3992" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln589_10 "/>
</bind>
</comp>

<comp id="3995" class="1005" name="add_ln589_12_reg_3995">
<pin_list>
<pin id="3996" dir="0" index="0" bw="46" slack="1"/>
<pin id="3997" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln589_12 "/>
</bind>
</comp>

<comp id="4000" class="1005" name="add_ln589_15_reg_4000">
<pin_list>
<pin id="4001" dir="0" index="0" bw="46" slack="1"/>
<pin id="4002" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln589_15 "/>
</bind>
</comp>

<comp id="4005" class="1005" name="add_ln589_17_reg_4005">
<pin_list>
<pin id="4006" dir="0" index="0" bw="46" slack="1"/>
<pin id="4007" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln589_17 "/>
</bind>
</comp>

<comp id="4010" class="1005" name="trunc_ln_reg_4010">
<pin_list>
<pin id="4011" dir="0" index="0" bw="32" slack="1"/>
<pin id="4012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="4016" class="1005" name="trunc_ln591_2_reg_4016">
<pin_list>
<pin id="4017" dir="0" index="0" bw="32" slack="1"/>
<pin id="4018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_2 "/>
</bind>
</comp>

<comp id="4021" class="1005" name="dec_al2_load_reg_4021">
<pin_list>
<pin id="4022" dir="0" index="0" bw="15" slack="5"/>
<pin id="4023" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="dec_al2_load "/>
</bind>
</comp>

<comp id="4027" class="1005" name="sext_ln600_7_reg_4027">
<pin_list>
<pin id="4028" dir="0" index="0" bw="47" slack="1"/>
<pin id="4029" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln600_7 "/>
</bind>
</comp>

<comp id="4032" class="1005" name="sext_ln604_4_reg_4032">
<pin_list>
<pin id="4033" dir="0" index="0" bw="47" slack="1"/>
<pin id="4034" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln604_4 "/>
</bind>
</comp>

<comp id="4037" class="1005" name="add_ln440_reg_4037">
<pin_list>
<pin id="4038" dir="0" index="0" bw="32" slack="1"/>
<pin id="4039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln440 "/>
</bind>
</comp>

<comp id="4043" class="1005" name="add_ln481_reg_4043">
<pin_list>
<pin id="4044" dir="0" index="0" bw="32" slack="2"/>
<pin id="4045" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln481 "/>
</bind>
</comp>

<comp id="4050" class="1005" name="sext_ln705_reg_4050">
<pin_list>
<pin id="4051" dir="0" index="0" bw="64" slack="1"/>
<pin id="4052" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln705 "/>
</bind>
</comp>

<comp id="4056" class="1005" name="sext_ln705_4_reg_4056">
<pin_list>
<pin id="4057" dir="0" index="0" bw="64" slack="1"/>
<pin id="4058" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln705_4 "/>
</bind>
</comp>

<comp id="4061" class="1005" name="sext_ln708_reg_4061">
<pin_list>
<pin id="4062" dir="0" index="0" bw="64" slack="1"/>
<pin id="4063" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="4066" class="1005" name="sext_ln705_5_reg_4066">
<pin_list>
<pin id="4067" dir="0" index="0" bw="64" slack="1"/>
<pin id="4068" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln705_5 "/>
</bind>
</comp>

<comp id="4072" class="1005" name="sext_ln705_6_reg_4072">
<pin_list>
<pin id="4073" dir="0" index="0" bw="64" slack="1"/>
<pin id="4074" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln705_6 "/>
</bind>
</comp>

<comp id="4077" class="1005" name="sext_ln708_2_reg_4077">
<pin_list>
<pin id="4078" dir="0" index="0" bw="64" slack="1"/>
<pin id="4079" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708_2 "/>
</bind>
</comp>

<comp id="4082" class="1005" name="dec_al1_load_reg_4082">
<pin_list>
<pin id="4083" dir="0" index="0" bw="16" slack="3"/>
<pin id="4084" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="dec_al1_load "/>
</bind>
</comp>

<comp id="4090" class="1005" name="sext_ln600_reg_4090">
<pin_list>
<pin id="4091" dir="0" index="0" bw="47" slack="1"/>
<pin id="4092" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln600 "/>
</bind>
</comp>

<comp id="4095" class="1005" name="sext_ln600_6_reg_4095">
<pin_list>
<pin id="4096" dir="0" index="0" bw="47" slack="1"/>
<pin id="4097" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln600_6 "/>
</bind>
</comp>

<comp id="4100" class="1005" name="dec_ah2_load_reg_4100">
<pin_list>
<pin id="4101" dir="0" index="0" bw="15" slack="3"/>
<pin id="4102" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="dec_ah2_load "/>
</bind>
</comp>

<comp id="4106" class="1005" name="sext_ln600_10_reg_4106">
<pin_list>
<pin id="4107" dir="0" index="0" bw="47" slack="1"/>
<pin id="4108" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln600_10 "/>
</bind>
</comp>

<comp id="4111" class="1005" name="sext_ln604_6_reg_4111">
<pin_list>
<pin id="4112" dir="0" index="0" bw="47" slack="1"/>
<pin id="4113" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln604_6 "/>
</bind>
</comp>

<comp id="4116" class="1005" name="mul_ln604_reg_4116">
<pin_list>
<pin id="4117" dir="0" index="0" bw="47" slack="4"/>
<pin id="4118" dir="1" index="1" bw="47" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln604 "/>
</bind>
</comp>

<comp id="4121" class="1005" name="dec_ah1_load_reg_4121">
<pin_list>
<pin id="4122" dir="0" index="0" bw="16" slack="3"/>
<pin id="4123" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="dec_ah1_load "/>
</bind>
</comp>

<comp id="4129" class="1005" name="sext_ln600_8_reg_4129">
<pin_list>
<pin id="4130" dir="0" index="0" bw="47" slack="1"/>
<pin id="4131" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln600_8 "/>
</bind>
</comp>

<comp id="4134" class="1005" name="sext_ln600_9_reg_4134">
<pin_list>
<pin id="4135" dir="0" index="0" bw="47" slack="1"/>
<pin id="4136" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln600_9 "/>
</bind>
</comp>

<comp id="4139" class="1005" name="accumc_load_reg_4139">
<pin_list>
<pin id="4140" dir="0" index="0" bw="32" slack="1"/>
<pin id="4141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumc_load "/>
</bind>
</comp>

<comp id="4145" class="1005" name="accumd_load_reg_4145">
<pin_list>
<pin id="4146" dir="0" index="0" bw="32" slack="1"/>
<pin id="4147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumd_load "/>
</bind>
</comp>

<comp id="4151" class="1005" name="tmp_34_reg_4151">
<pin_list>
<pin id="4152" dir="0" index="0" bw="1" slack="1"/>
<pin id="4153" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="4157" class="1005" name="sub_ln716_reg_4157">
<pin_list>
<pin id="4158" dir="0" index="0" bw="23" slack="1"/>
<pin id="4159" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln716 "/>
</bind>
</comp>

<comp id="4162" class="1005" name="tmp_reg_4162">
<pin_list>
<pin id="4163" dir="0" index="0" bw="33" slack="1"/>
<pin id="4164" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="4167" class="1005" name="sub_ln706_reg_4167">
<pin_list>
<pin id="4168" dir="0" index="0" bw="19" slack="1"/>
<pin id="4169" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln706 "/>
</bind>
</comp>

<comp id="4172" class="1005" name="add_ln716_reg_4172">
<pin_list>
<pin id="4173" dir="0" index="0" bw="17" slack="1"/>
<pin id="4174" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln716 "/>
</bind>
</comp>

<comp id="4177" class="1005" name="tmp_43_reg_4177">
<pin_list>
<pin id="4178" dir="0" index="0" bw="1" slack="1"/>
<pin id="4179" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="4183" class="1005" name="sub_ln716_2_reg_4183">
<pin_list>
<pin id="4184" dir="0" index="0" bw="23" slack="1"/>
<pin id="4185" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln716_2 "/>
</bind>
</comp>

<comp id="4188" class="1005" name="tmp_cast_reg_4188">
<pin_list>
<pin id="4189" dir="0" index="0" bw="40" slack="1"/>
<pin id="4190" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="4193" class="1005" name="apl2_reg_4193">
<pin_list>
<pin id="4194" dir="0" index="0" bw="17" slack="1"/>
<pin id="4195" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="apl2 "/>
</bind>
</comp>

<comp id="4199" class="1005" name="mul_ln604_2_reg_4199">
<pin_list>
<pin id="4200" dir="0" index="0" bw="47" slack="2"/>
<pin id="4201" dir="1" index="1" bw="47" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln604_2 "/>
</bind>
</comp>

<comp id="4204" class="1005" name="sub_ln706_2_reg_4204">
<pin_list>
<pin id="4205" dir="0" index="0" bw="19" slack="1"/>
<pin id="4206" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln706_2 "/>
</bind>
</comp>

<comp id="4209" class="1005" name="add_ln716_5_reg_4209">
<pin_list>
<pin id="4210" dir="0" index="0" bw="17" slack="1"/>
<pin id="4211" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln716_5 "/>
</bind>
</comp>

<comp id="4214" class="1005" name="trunc_ln11_reg_4214">
<pin_list>
<pin id="4215" dir="0" index="0" bw="32" slack="1"/>
<pin id="4216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="4219" class="1005" name="icmp_ln719_reg_4219">
<pin_list>
<pin id="4220" dir="0" index="0" bw="1" slack="1"/>
<pin id="4221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln719 "/>
</bind>
</comp>

<comp id="4224" class="1005" name="apl2_8_reg_4224">
<pin_list>
<pin id="4225" dir="0" index="0" bw="17" slack="1"/>
<pin id="4226" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="apl2_8 "/>
</bind>
</comp>

<comp id="4230" class="1005" name="sext_ln516_4_reg_4230">
<pin_list>
<pin id="4231" dir="0" index="0" bw="42" slack="1"/>
<pin id="4232" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_4 "/>
</bind>
</comp>

<comp id="4235" class="1005" name="add_ln422_reg_4235">
<pin_list>
<pin id="4236" dir="0" index="0" bw="32" slack="1"/>
<pin id="4237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln422 "/>
</bind>
</comp>

<comp id="4240" class="1005" name="trunc_ln425_reg_4240">
<pin_list>
<pin id="4241" dir="0" index="0" bw="31" slack="1"/>
<pin id="4242" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln425 "/>
</bind>
</comp>

<comp id="4245" class="1005" name="apl2_7_reg_4245">
<pin_list>
<pin id="4246" dir="0" index="0" bw="15" slack="1"/>
<pin id="4247" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="apl2_7 "/>
</bind>
</comp>

<comp id="4250" class="1005" name="sub_ln734_reg_4250">
<pin_list>
<pin id="4251" dir="0" index="0" bw="25" slack="1"/>
<pin id="4252" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln734 "/>
</bind>
</comp>

<comp id="4255" class="1005" name="trunc_ln605_2_reg_4255">
<pin_list>
<pin id="4256" dir="0" index="0" bw="32" slack="1"/>
<pin id="4257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln605_2 "/>
</bind>
</comp>

<comp id="4260" class="1005" name="icmp_ln719_2_reg_4260">
<pin_list>
<pin id="4261" dir="0" index="0" bw="1" slack="1"/>
<pin id="4262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln719_2 "/>
</bind>
</comp>

<comp id="4265" class="1005" name="add_ln430_reg_4265">
<pin_list>
<pin id="4266" dir="0" index="0" bw="32" slack="1"/>
<pin id="4267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln430 "/>
</bind>
</comp>

<comp id="4271" class="1005" name="apl1_reg_4271">
<pin_list>
<pin id="4272" dir="0" index="0" bw="18" slack="1"/>
<pin id="4273" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="apl1 "/>
</bind>
</comp>

<comp id="4277" class="1005" name="wd3_20_reg_4277">
<pin_list>
<pin id="4278" dir="0" index="0" bw="15" slack="1"/>
<pin id="4279" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wd3_20 "/>
</bind>
</comp>

<comp id="4283" class="1005" name="apl2_10_reg_4283">
<pin_list>
<pin id="4284" dir="0" index="0" bw="15" slack="1"/>
<pin id="4285" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="apl2_10 "/>
</bind>
</comp>

<comp id="4288" class="1005" name="sub_ln734_2_reg_4288">
<pin_list>
<pin id="4289" dir="0" index="0" bw="25" slack="1"/>
<pin id="4290" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln734_2 "/>
</bind>
</comp>

<comp id="4293" class="1005" name="add_ln493_reg_4293">
<pin_list>
<pin id="4294" dir="0" index="0" bw="32" slack="1"/>
<pin id="4295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln493 "/>
</bind>
</comp>

<comp id="4299" class="1005" name="tmp34_reg_4299">
<pin_list>
<pin id="4300" dir="0" index="0" bw="40" slack="10"/>
<pin id="4301" dir="1" index="1" bw="40" slack="10"/>
</pin_list>
<bind>
<opset="tmp34 "/>
</bind>
</comp>

<comp id="4304" class="1005" name="apl1_8_reg_4304">
<pin_list>
<pin id="4305" dir="0" index="0" bw="18" slack="1"/>
<pin id="4306" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="apl1_8 "/>
</bind>
</comp>

<comp id="4309" class="1005" name="trunc_ln733_reg_4309">
<pin_list>
<pin id="4310" dir="0" index="0" bw="16" slack="1"/>
<pin id="4311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln733 "/>
</bind>
</comp>

<comp id="4314" class="1005" name="apl1_9_reg_4314">
<pin_list>
<pin id="4315" dir="0" index="0" bw="16" slack="1"/>
<pin id="4316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="apl1_9 "/>
</bind>
</comp>

<comp id="4320" class="1005" name="apl1_11_reg_4320">
<pin_list>
<pin id="4321" dir="0" index="0" bw="18" slack="1"/>
<pin id="4322" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="apl1_11 "/>
</bind>
</comp>

<comp id="4326" class="1005" name="wd3_28_reg_4326">
<pin_list>
<pin id="4327" dir="0" index="0" bw="15" slack="1"/>
<pin id="4328" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wd3_28 "/>
</bind>
</comp>

<comp id="4332" class="1005" name="sub_ln504_reg_4332">
<pin_list>
<pin id="4333" dir="0" index="0" bw="32" slack="1"/>
<pin id="4334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln504 "/>
</bind>
</comp>

<comp id="4339" class="1005" name="add_ln505_reg_4339">
<pin_list>
<pin id="4340" dir="0" index="0" bw="32" slack="1"/>
<pin id="4341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln505 "/>
</bind>
</comp>

<comp id="4345" class="1005" name="apl1_12_reg_4345">
<pin_list>
<pin id="4346" dir="0" index="0" bw="18" slack="1"/>
<pin id="4347" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="apl1_12 "/>
</bind>
</comp>

<comp id="4350" class="1005" name="trunc_ln733_2_reg_4350">
<pin_list>
<pin id="4351" dir="0" index="0" bw="16" slack="1"/>
<pin id="4352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln733_2 "/>
</bind>
</comp>

<comp id="4355" class="1005" name="apl1_13_reg_4355">
<pin_list>
<pin id="4356" dir="0" index="0" bw="16" slack="1"/>
<pin id="4357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="apl1_13 "/>
</bind>
</comp>

<comp id="4361" class="1005" name="xa1_reg_4361">
<pin_list>
<pin id="4362" dir="0" index="0" bw="37" slack="1"/>
<pin id="4363" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="xa1 "/>
</bind>
</comp>

<comp id="4366" class="1005" name="sub_ln516_reg_4366">
<pin_list>
<pin id="4367" dir="0" index="0" bw="39" slack="1"/>
<pin id="4368" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln516 "/>
</bind>
</comp>

<comp id="4371" class="1005" name="mul_ln516_2_reg_4371">
<pin_list>
<pin id="4372" dir="0" index="0" bw="42" slack="9"/>
<pin id="4373" dir="1" index="1" bw="42" slack="9"/>
</pin_list>
<bind>
<opset="mul_ln516_2 "/>
</bind>
</comp>

<comp id="4376" class="1005" name="tmp35_reg_4376">
<pin_list>
<pin id="4377" dir="0" index="0" bw="33" slack="3"/>
<pin id="4378" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="tmp35 "/>
</bind>
</comp>

<comp id="4381" class="1005" name="add_ln520_reg_4381">
<pin_list>
<pin id="4382" dir="0" index="0" bw="39" slack="8"/>
<pin id="4383" dir="1" index="1" bw="39" slack="8"/>
</pin_list>
<bind>
<opset="add_ln520 "/>
</bind>
</comp>

<comp id="4386" class="1005" name="sext_ln516_6_reg_4386">
<pin_list>
<pin id="4387" dir="0" index="0" bw="43" slack="1"/>
<pin id="4388" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_6 "/>
</bind>
</comp>

<comp id="4391" class="1005" name="sext_ln517_5_reg_4391">
<pin_list>
<pin id="4392" dir="0" index="0" bw="45" slack="1"/>
<pin id="4393" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln517_5 "/>
</bind>
</comp>

<comp id="4396" class="1005" name="sext_ln516_8_reg_4396">
<pin_list>
<pin id="4397" dir="0" index="0" bw="45" slack="1"/>
<pin id="4398" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_8 "/>
</bind>
</comp>

<comp id="4401" class="1005" name="sext_ln516_9_reg_4401">
<pin_list>
<pin id="4402" dir="0" index="0" bw="46" slack="1"/>
<pin id="4403" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_9 "/>
</bind>
</comp>

<comp id="4406" class="1005" name="sext_ln516_10_reg_4406">
<pin_list>
<pin id="4407" dir="0" index="0" bw="45" slack="1"/>
<pin id="4408" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_10 "/>
</bind>
</comp>

<comp id="4411" class="1005" name="sext_ln517_3_reg_4411">
<pin_list>
<pin id="4412" dir="0" index="0" bw="44" slack="1"/>
<pin id="4413" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln517_3 "/>
</bind>
</comp>

<comp id="4416" class="1005" name="sext_ln517_6_reg_4416">
<pin_list>
<pin id="4417" dir="0" index="0" bw="46" slack="1"/>
<pin id="4418" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln517_6 "/>
</bind>
</comp>

<comp id="4421" class="1005" name="sext_ln516_11_reg_4421">
<pin_list>
<pin id="4422" dir="0" index="0" bw="42" slack="1"/>
<pin id="4423" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_11 "/>
</bind>
</comp>

<comp id="4426" class="1005" name="sext_ln516_12_reg_4426">
<pin_list>
<pin id="4427" dir="0" index="0" bw="44" slack="1"/>
<pin id="4428" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_12 "/>
</bind>
</comp>

<comp id="4431" class="1005" name="sext_ln516_15_reg_4431">
<pin_list>
<pin id="4432" dir="0" index="0" bw="41" slack="1"/>
<pin id="4433" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln516_15 "/>
</bind>
</comp>

<comp id="4436" class="1005" name="sext_ln521_2_reg_4436">
<pin_list>
<pin id="4437" dir="0" index="0" bw="39" slack="1"/>
<pin id="4438" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln521_2 "/>
</bind>
</comp>

<comp id="4441" class="1005" name="sext_ln517_1_reg_4441">
<pin_list>
<pin id="4442" dir="0" index="0" bw="41" slack="1"/>
<pin id="4443" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln517_1 "/>
</bind>
</comp>

<comp id="4446" class="1005" name="sext_ln517_7_reg_4446">
<pin_list>
<pin id="4447" dir="0" index="0" bw="45" slack="1"/>
<pin id="4448" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln517_7 "/>
</bind>
</comp>

<comp id="4451" class="1005" name="sext_ln517_9_reg_4451">
<pin_list>
<pin id="4452" dir="0" index="0" bw="42" slack="1"/>
<pin id="4453" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln517_9 "/>
</bind>
</comp>

<comp id="4456" class="1005" name="mul_ln516_reg_4456">
<pin_list>
<pin id="4457" dir="0" index="0" bw="43" slack="1"/>
<pin id="4458" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516 "/>
</bind>
</comp>

<comp id="4461" class="1005" name="mul_ln517_2_reg_4461">
<pin_list>
<pin id="4462" dir="0" index="0" bw="45" slack="1"/>
<pin id="4463" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln517_2 "/>
</bind>
</comp>

<comp id="4466" class="1005" name="mul_ln516_3_reg_4466">
<pin_list>
<pin id="4467" dir="0" index="0" bw="45" slack="2"/>
<pin id="4468" dir="1" index="1" bw="45" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln516_3 "/>
</bind>
</comp>

<comp id="4471" class="1005" name="mul_ln517_1_reg_4471">
<pin_list>
<pin id="4472" dir="0" index="0" bw="44" slack="1"/>
<pin id="4473" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln517_1 "/>
</bind>
</comp>

<comp id="4476" class="1005" name="mul_ln516_4_reg_4476">
<pin_list>
<pin id="4477" dir="0" index="0" bw="44" slack="1"/>
<pin id="4478" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516_4 "/>
</bind>
</comp>

<comp id="4481" class="1005" name="add_ln520_1_reg_4481">
<pin_list>
<pin id="4482" dir="0" index="0" bw="45" slack="1"/>
<pin id="4483" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="add_ln520_1 "/>
</bind>
</comp>

<comp id="4486" class="1005" name="sub_ln521_reg_4486">
<pin_list>
<pin id="4487" dir="0" index="0" bw="37" slack="1"/>
<pin id="4488" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln521 "/>
</bind>
</comp>

<comp id="4491" class="1005" name="mul_ln521_reg_4491">
<pin_list>
<pin id="4492" dir="0" index="0" bw="39" slack="1"/>
<pin id="4493" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln521 "/>
</bind>
</comp>

<comp id="4496" class="1005" name="add_ln521_1_reg_4496">
<pin_list>
<pin id="4497" dir="0" index="0" bw="46" slack="1"/>
<pin id="4498" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_1 "/>
</bind>
</comp>

<comp id="4501" class="1005" name="sub_ln517_reg_4501">
<pin_list>
<pin id="4502" dir="0" index="0" bw="39" slack="1"/>
<pin id="4503" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln517 "/>
</bind>
</comp>

<comp id="4506" class="1005" name="add_ln520_2_reg_4506">
<pin_list>
<pin id="4507" dir="0" index="0" bw="45" slack="1"/>
<pin id="4508" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="add_ln520_2 "/>
</bind>
</comp>

<comp id="4511" class="1005" name="add_ln520_4_reg_4511">
<pin_list>
<pin id="4512" dir="0" index="0" bw="45" slack="1"/>
<pin id="4513" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="add_ln520_4 "/>
</bind>
</comp>

<comp id="4516" class="1005" name="add_ln520_6_reg_4516">
<pin_list>
<pin id="4517" dir="0" index="0" bw="41" slack="1"/>
<pin id="4518" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="add_ln520_6 "/>
</bind>
</comp>

<comp id="4521" class="1005" name="add_ln521_2_reg_4521">
<pin_list>
<pin id="4522" dir="0" index="0" bw="46" slack="2"/>
<pin id="4523" dir="1" index="1" bw="46" slack="2"/>
</pin_list>
<bind>
<opset="add_ln521_2 "/>
</bind>
</comp>

<comp id="4526" class="1005" name="add_ln521_4_reg_4526">
<pin_list>
<pin id="4527" dir="0" index="0" bw="42" slack="1"/>
<pin id="4528" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_4 "/>
</bind>
</comp>

<comp id="4531" class="1005" name="add_ln521_6_reg_4531">
<pin_list>
<pin id="4532" dir="0" index="0" bw="39" slack="1"/>
<pin id="4533" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_6 "/>
</bind>
</comp>

<comp id="4536" class="1005" name="add_ln520_3_reg_4536">
<pin_list>
<pin id="4537" dir="0" index="0" bw="45" slack="2"/>
<pin id="4538" dir="1" index="1" bw="45" slack="2"/>
</pin_list>
<bind>
<opset="add_ln520_3 "/>
</bind>
</comp>

<comp id="4541" class="1005" name="add_ln520_5_reg_4541">
<pin_list>
<pin id="4542" dir="0" index="0" bw="46" slack="1"/>
<pin id="4543" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln520_5 "/>
</bind>
</comp>

<comp id="4546" class="1005" name="add_ln520_7_reg_4546">
<pin_list>
<pin id="4547" dir="0" index="0" bw="42" slack="1"/>
<pin id="4548" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="add_ln520_7 "/>
</bind>
</comp>

<comp id="4551" class="1005" name="add_ln521_reg_4551">
<pin_list>
<pin id="4552" dir="0" index="0" bw="42" slack="1"/>
<pin id="4553" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521 "/>
</bind>
</comp>

<comp id="4556" class="1005" name="add_ln521_5_reg_4556">
<pin_list>
<pin id="4557" dir="0" index="0" bw="45" slack="1"/>
<pin id="4558" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_5 "/>
</bind>
</comp>

<comp id="4561" class="1005" name="add_ln521_7_reg_4561">
<pin_list>
<pin id="4562" dir="0" index="0" bw="40" slack="1"/>
<pin id="4563" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_7 "/>
</bind>
</comp>

<comp id="4566" class="1005" name="add_ln520_8_reg_4566">
<pin_list>
<pin id="4567" dir="0" index="0" bw="46" slack="1"/>
<pin id="4568" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln520_8 "/>
</bind>
</comp>

<comp id="4571" class="1005" name="add_ln521_3_reg_4571">
<pin_list>
<pin id="4572" dir="0" index="0" bw="46" slack="1"/>
<pin id="4573" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_3 "/>
</bind>
</comp>

<comp id="4576" class="1005" name="add_ln521_8_reg_4576">
<pin_list>
<pin id="4577" dir="0" index="0" bw="45" slack="1"/>
<pin id="4578" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="338"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="0" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="82" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="82" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="20" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="82" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="422"><net_src comp="90" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="432"><net_src comp="106" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="442"><net_src comp="108" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="110" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="112" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="445"><net_src comp="114" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="446"><net_src comp="116" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="447"><net_src comp="118" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="448"><net_src comp="120" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="449"><net_src comp="126" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="450"><net_src comp="128" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="451"><net_src comp="130" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="452"><net_src comp="132" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="453"><net_src comp="140" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="454"><net_src comp="142" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="455"><net_src comp="144" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="456"><net_src comp="146" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="457"><net_src comp="148" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="458"><net_src comp="150" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="459"><net_src comp="152" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="460"><net_src comp="154" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="461"><net_src comp="166" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="462"><net_src comp="168" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="463"><net_src comp="170" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="464"><net_src comp="172" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="465"><net_src comp="200" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="466"><net_src comp="202" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="467"><net_src comp="204" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="468"><net_src comp="206" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="474"><net_src comp="22" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="132" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="484"><net_src comp="218" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="485"><net_src comp="220" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="491"><net_src comp="22" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="494"><net_src comp="116" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="496"><net_src comp="226" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="497"><net_src comp="228" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="498"><net_src comp="126" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="499"><net_src comp="244" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="500"><net_src comp="246" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="501"><net_src comp="114" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="502"><net_src comp="206" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="503"><net_src comp="130" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="504"><net_src comp="248" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="505"><net_src comp="250" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="506"><net_src comp="204" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="507"><net_src comp="118" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="508"><net_src comp="144" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="509"><net_src comp="140" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="510"><net_src comp="108" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="511"><net_src comp="148" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="512"><net_src comp="152" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="513"><net_src comp="166" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="514"><net_src comp="170" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="515"><net_src comp="202" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="516"><net_src comp="244" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="517"><net_src comp="200" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="518"><net_src comp="260" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="519"><net_src comp="262" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="520"><net_src comp="248" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="521"><net_src comp="250" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="522"><net_src comp="260" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="523"><net_src comp="262" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="533"><net_src comp="527" pin="4"/><net_sink comp="401" pin=4"/></net>

<net id="543"><net_src comp="537" pin="4"/><net_sink comp="340" pin=4"/></net>

<net id="580"><net_src comp="328" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="324" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="324" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="320" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="322" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="288" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="606"><net_src comp="326" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="316" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="318" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="318" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="330" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="274" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="236" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="568" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="238" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="340" pin="7"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="340" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="401" pin="7"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="411" pin="7"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="657"><net_src comp="411" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="401" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="401" pin="7"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="411" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="668"><net_src comp="411" pin="7"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="476" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="556" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="560" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="544" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="548" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="572" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="564" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="591" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="596" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="601" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="576" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="673" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="677" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="681" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="685" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="70" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="334" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="72" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="74" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="741"><net_src comp="76" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="334" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="78" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="80" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="748"><net_src comp="735" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="754"><net_src comp="14" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="768"><net_src comp="92" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="94" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="96" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="98" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="772"><net_src comp="100" pin="0"/><net_sink comp="760" pin=4"/></net>

<net id="773"><net_src comp="725" pin="4"/><net_sink comp="760" pin=5"/></net>

<net id="777"><net_src comp="38" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="102" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="774" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="104" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="778" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="18" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="102" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="800" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="104" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="804" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="832"><net_src comp="122" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="74" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="124" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="839"><net_src comp="36" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="840" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="859"><net_src comp="122" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="74" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="861"><net_src comp="124" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="865"><net_src comp="853" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="874"><net_src comp="134" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="136" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="138" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="877"><net_src comp="136" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="878"><net_src comp="138" pin="0"/><net_sink comp="866" pin=4"/></net>

<net id="882"><net_src comp="866" pin="6"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="862" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="640" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="640" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="901"><net_src comp="898" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="905"><net_src comp="644" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="644" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="914"><net_src comp="911" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="918"><net_src comp="10" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="919" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="939"><net_src comp="932" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="919" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="941" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="156" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="640" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="158" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="965"><net_src comp="953" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="889" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="160" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="961" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="162" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="164" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="982"><net_src comp="156" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="644" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="158" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="989"><net_src comp="977" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="902" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="997"><net_src comp="160" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="985" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="999"><net_src comp="162" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1000"><net_src comp="164" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1004"><net_src comp="648" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="648" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1013"><net_src comp="652" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1018"><net_src comp="658" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1023"><net_src comp="663" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1031"><net_src comp="174" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="847" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1033"><net_src comp="176" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1034"><net_src comp="178" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1043"><net_src comp="180" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="1035" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1045"><net_src comp="182" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1051"><net_src comp="1038" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="184" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1046" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1046" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="186" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1068"><net_src comp="1057" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="188" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="1053" pin="1"/><net_sink comp="1063" pin=2"/></net>

<net id="1075"><net_src comp="1063" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="38" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1083"><net_src comp="190" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="1063" pin="3"/><net_sink comp="1077" pin=1"/></net>

<net id="1085"><net_src comp="72" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1086"><net_src comp="192" pin="0"/><net_sink comp="1077" pin=3"/></net>

<net id="1093"><net_src comp="194" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1063" pin="3"/><net_sink comp="1087" pin=1"/></net>

<net id="1095"><net_src comp="196" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1096"><net_src comp="198" pin="0"/><net_sink comp="1087" pin=3"/></net>

<net id="1102"><net_src comp="156" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="648" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="158" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1109"><net_src comp="1097" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1001" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1117"><net_src comp="160" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1105" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="162" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1120"><net_src comp="164" pin="0"/><net_sink comp="1111" pin=3"/></net>

<net id="1124"><net_src comp="640" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="640" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1133"><net_src comp="1130" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1137"><net_src comp="644" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="644" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1146"><net_src comp="1143" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1153"><net_src comp="208" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="926" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1155"><net_src comp="176" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1156"><net_src comp="210" pin="0"/><net_sink comp="1147" pin=3"/></net>

<net id="1163"><net_src comp="208" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="935" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1165"><net_src comp="176" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1166"><net_src comp="210" pin="0"/><net_sink comp="1157" pin=3"/></net>

<net id="1175"><net_src comp="180" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1167" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="182" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1183"><net_src comp="1170" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="184" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1178" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1193"><net_src comp="1178" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="212" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1200"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="214" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="1185" pin="1"/><net_sink comp="1195" pin=2"/></net>

<net id="1207"><net_src comp="1195" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="18" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1215"><net_src comp="190" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="1195" pin="3"/><net_sink comp="1209" pin=1"/></net>

<net id="1217"><net_src comp="72" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1218"><net_src comp="192" pin="0"/><net_sink comp="1209" pin=3"/></net>

<net id="1225"><net_src comp="194" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1226"><net_src comp="1195" pin="3"/><net_sink comp="1219" pin=1"/></net>

<net id="1227"><net_src comp="196" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1228"><net_src comp="198" pin="0"/><net_sink comp="1219" pin=3"/></net>

<net id="1234"><net_src comp="156" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="640" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="158" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1241"><net_src comp="1229" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1121" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1249"><net_src comp="160" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1251"><net_src comp="162" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1252"><net_src comp="164" pin="0"/><net_sink comp="1243" pin=3"/></net>

<net id="1258"><net_src comp="156" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="644" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="158" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1265"><net_src comp="1253" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="1134" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1273"><net_src comp="160" pin="0"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="1261" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1275"><net_src comp="162" pin="0"/><net_sink comp="1267" pin=2"/></net>

<net id="1276"><net_src comp="164" pin="0"/><net_sink comp="1267" pin=3"/></net>

<net id="1280"><net_src comp="652" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1284"><net_src comp="658" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1288"><net_src comp="663" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="648" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1297"><net_src comp="1294" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1301"><net_src comp="1298" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1308"><net_src comp="1305" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1312"><net_src comp="1309" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1317"><net_src comp="216" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="156" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1324"><net_src comp="658" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1325"><net_src comp="158" pin="0"/><net_sink comp="1318" pin=2"/></net>

<net id="1330"><net_src comp="1318" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1281" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1338"><net_src comp="160" pin="0"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1340"><net_src comp="162" pin="0"/><net_sink comp="1332" pin=2"/></net>

<net id="1341"><net_src comp="164" pin="0"/><net_sink comp="1332" pin=3"/></net>

<net id="1349"><net_src comp="1342" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="1277" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="1342" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="1285" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1361"><net_src comp="1342" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1362"><net_src comp="1302" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1369"><net_src comp="640" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1374"><net_src comp="1371" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1381"><net_src comp="644" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1385"><net_src comp="644" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1390"><net_src comp="1387" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1400"><net_src comp="1397" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1405"><net_src comp="222" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1411"><net_src comp="156" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1412"><net_src comp="644" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1413"><net_src comp="158" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1418"><net_src comp="1406" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="1378" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1426"><net_src comp="160" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1427"><net_src comp="1414" pin="2"/><net_sink comp="1420" pin=1"/></net>

<net id="1428"><net_src comp="162" pin="0"/><net_sink comp="1420" pin=2"/></net>

<net id="1429"><net_src comp="164" pin="0"/><net_sink comp="1420" pin=3"/></net>

<net id="1434"><net_src comp="1394" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="1363" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1440"><net_src comp="1394" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="1375" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1446"><net_src comp="1394" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="1391" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1451"><net_src comp="658" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1455"><net_src comp="658" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1460"><net_src comp="652" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1465"><net_src comp="1462" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1469"><net_src comp="663" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1474"><net_src comp="648" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1482"><net_src comp="224" pin="0"/><net_sink comp="1478" pin=0"/></net>

<net id="1488"><net_src comp="156" pin="0"/><net_sink comp="1483" pin=0"/></net>

<net id="1489"><net_src comp="658" pin="1"/><net_sink comp="1483" pin=1"/></net>

<net id="1490"><net_src comp="158" pin="0"/><net_sink comp="1483" pin=2"/></net>

<net id="1495"><net_src comp="1483" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1496"><net_src comp="1448" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="1503"><net_src comp="160" pin="0"/><net_sink comp="1497" pin=0"/></net>

<net id="1504"><net_src comp="1491" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1505"><net_src comp="162" pin="0"/><net_sink comp="1497" pin=2"/></net>

<net id="1506"><net_src comp="164" pin="0"/><net_sink comp="1497" pin=3"/></net>

<net id="1512"><net_src comp="156" pin="0"/><net_sink comp="1507" pin=0"/></net>

<net id="1513"><net_src comp="648" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1514"><net_src comp="158" pin="0"/><net_sink comp="1507" pin=2"/></net>

<net id="1519"><net_src comp="1507" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1520"><net_src comp="1471" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="1527"><net_src comp="160" pin="0"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="1515" pin="2"/><net_sink comp="1521" pin=1"/></net>

<net id="1529"><net_src comp="162" pin="0"/><net_sink comp="1521" pin=2"/></net>

<net id="1530"><net_src comp="164" pin="0"/><net_sink comp="1521" pin=3"/></net>

<net id="1536"><net_src comp="156" pin="0"/><net_sink comp="1531" pin=0"/></net>

<net id="1537"><net_src comp="158" pin="0"/><net_sink comp="1531" pin=2"/></net>

<net id="1542"><net_src comp="1531" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="1475" pin="1"/><net_sink comp="1538" pin=1"/></net>

<net id="1550"><net_src comp="160" pin="0"/><net_sink comp="1544" pin=0"/></net>

<net id="1551"><net_src comp="1538" pin="2"/><net_sink comp="1544" pin=1"/></net>

<net id="1552"><net_src comp="162" pin="0"/><net_sink comp="1544" pin=2"/></net>

<net id="1553"><net_src comp="164" pin="0"/><net_sink comp="1544" pin=3"/></net>

<net id="1557"><net_src comp="640" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1568"><net_src comp="230" pin="0"/><net_sink comp="1564" pin=0"/></net>

<net id="1574"><net_src comp="156" pin="0"/><net_sink comp="1569" pin=0"/></net>

<net id="1575"><net_src comp="640" pin="1"/><net_sink comp="1569" pin=1"/></net>

<net id="1576"><net_src comp="158" pin="0"/><net_sink comp="1569" pin=2"/></net>

<net id="1581"><net_src comp="1569" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="1554" pin="1"/><net_sink comp="1577" pin=1"/></net>

<net id="1589"><net_src comp="160" pin="0"/><net_sink comp="1583" pin=0"/></net>

<net id="1590"><net_src comp="1577" pin="2"/><net_sink comp="1583" pin=1"/></net>

<net id="1591"><net_src comp="162" pin="0"/><net_sink comp="1583" pin=2"/></net>

<net id="1592"><net_src comp="164" pin="0"/><net_sink comp="1583" pin=3"/></net>

<net id="1597"><net_src comp="1558" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="1602"><net_src comp="1561" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="1616"><net_src comp="669" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1617"><net_src comp="1609" pin="1"/><net_sink comp="1612" pin=1"/></net>

<net id="1623"><net_src comp="232" pin="0"/><net_sink comp="1618" pin=0"/></net>

<net id="1624"><net_src comp="1612" pin="2"/><net_sink comp="1618" pin=1"/></net>

<net id="1625"><net_src comp="234" pin="0"/><net_sink comp="1618" pin=2"/></net>

<net id="1630"><net_src comp="1618" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1631"><net_src comp="36" pin="0"/><net_sink comp="1626" pin=1"/></net>

<net id="1637"><net_src comp="156" pin="0"/><net_sink comp="1632" pin=0"/></net>

<net id="1638"><net_src comp="158" pin="0"/><net_sink comp="1632" pin=2"/></net>

<net id="1643"><net_src comp="1632" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1644"><net_src comp="1603" pin="1"/><net_sink comp="1639" pin=1"/></net>

<net id="1651"><net_src comp="160" pin="0"/><net_sink comp="1645" pin=0"/></net>

<net id="1652"><net_src comp="1639" pin="2"/><net_sink comp="1645" pin=1"/></net>

<net id="1653"><net_src comp="162" pin="0"/><net_sink comp="1645" pin=2"/></net>

<net id="1654"><net_src comp="164" pin="0"/><net_sink comp="1645" pin=3"/></net>

<net id="1663"><net_src comp="236" pin="0"/><net_sink comp="1658" pin=0"/></net>

<net id="1664"><net_src comp="1655" pin="1"/><net_sink comp="1658" pin=1"/></net>

<net id="1665"><net_src comp="238" pin="0"/><net_sink comp="1658" pin=2"/></net>

<net id="1671"><net_src comp="1658" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1672"><net_src comp="240" pin="0"/><net_sink comp="1666" pin=1"/></net>

<net id="1673"><net_src comp="242" pin="0"/><net_sink comp="1666" pin=2"/></net>

<net id="1678"><net_src comp="1666" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1687"><net_src comp="236" pin="0"/><net_sink comp="1682" pin=0"/></net>

<net id="1688"><net_src comp="1679" pin="1"/><net_sink comp="1682" pin=1"/></net>

<net id="1689"><net_src comp="238" pin="0"/><net_sink comp="1682" pin=2"/></net>

<net id="1695"><net_src comp="1682" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1696"><net_src comp="240" pin="0"/><net_sink comp="1690" pin=1"/></net>

<net id="1697"><net_src comp="242" pin="0"/><net_sink comp="1690" pin=2"/></net>

<net id="1702"><net_src comp="1690" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1707"><net_src comp="1606" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="1716"><net_src comp="236" pin="0"/><net_sink comp="1711" pin=0"/></net>

<net id="1717"><net_src comp="1708" pin="1"/><net_sink comp="1711" pin=1"/></net>

<net id="1718"><net_src comp="238" pin="0"/><net_sink comp="1711" pin=2"/></net>

<net id="1724"><net_src comp="1711" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1725"><net_src comp="240" pin="0"/><net_sink comp="1719" pin=1"/></net>

<net id="1726"><net_src comp="242" pin="0"/><net_sink comp="1719" pin=2"/></net>

<net id="1731"><net_src comp="1719" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1742"><net_src comp="669" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1743"><net_src comp="1735" pin="1"/><net_sink comp="1738" pin=1"/></net>

<net id="1749"><net_src comp="232" pin="0"/><net_sink comp="1744" pin=0"/></net>

<net id="1750"><net_src comp="1738" pin="2"/><net_sink comp="1744" pin=1"/></net>

<net id="1751"><net_src comp="234" pin="0"/><net_sink comp="1744" pin=2"/></net>

<net id="1756"><net_src comp="1744" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1757"><net_src comp="10" pin="0"/><net_sink comp="1752" pin=1"/></net>

<net id="1766"><net_src comp="236" pin="0"/><net_sink comp="1761" pin=0"/></net>

<net id="1767"><net_src comp="1758" pin="1"/><net_sink comp="1761" pin=1"/></net>

<net id="1768"><net_src comp="238" pin="0"/><net_sink comp="1761" pin=2"/></net>

<net id="1774"><net_src comp="1761" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1775"><net_src comp="240" pin="0"/><net_sink comp="1769" pin=1"/></net>

<net id="1776"><net_src comp="242" pin="0"/><net_sink comp="1769" pin=2"/></net>

<net id="1781"><net_src comp="1769" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1790"><net_src comp="236" pin="0"/><net_sink comp="1785" pin=0"/></net>

<net id="1791"><net_src comp="1782" pin="1"/><net_sink comp="1785" pin=1"/></net>

<net id="1792"><net_src comp="238" pin="0"/><net_sink comp="1785" pin=2"/></net>

<net id="1798"><net_src comp="1785" pin="3"/><net_sink comp="1793" pin=0"/></net>

<net id="1799"><net_src comp="240" pin="0"/><net_sink comp="1793" pin=1"/></net>

<net id="1800"><net_src comp="242" pin="0"/><net_sink comp="1793" pin=2"/></net>

<net id="1805"><net_src comp="1793" pin="3"/><net_sink comp="1801" pin=0"/></net>

<net id="1810"><net_src comp="1732" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="1819"><net_src comp="236" pin="0"/><net_sink comp="1814" pin=0"/></net>

<net id="1820"><net_src comp="1811" pin="1"/><net_sink comp="1814" pin=1"/></net>

<net id="1821"><net_src comp="238" pin="0"/><net_sink comp="1814" pin=2"/></net>

<net id="1827"><net_src comp="1814" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1828"><net_src comp="240" pin="0"/><net_sink comp="1822" pin=1"/></net>

<net id="1829"><net_src comp="242" pin="0"/><net_sink comp="1822" pin=2"/></net>

<net id="1834"><net_src comp="1822" pin="3"/><net_sink comp="1830" pin=0"/></net>

<net id="1838"><net_src comp="652" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="1842"><net_src comp="663" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="1847"><net_src comp="1835" pin="1"/><net_sink comp="1843" pin=1"/></net>

<net id="1852"><net_src comp="1839" pin="1"/><net_sink comp="1848" pin=1"/></net>

<net id="1861"><net_src comp="236" pin="0"/><net_sink comp="1856" pin=0"/></net>

<net id="1862"><net_src comp="1853" pin="1"/><net_sink comp="1856" pin=1"/></net>

<net id="1863"><net_src comp="238" pin="0"/><net_sink comp="1856" pin=2"/></net>

<net id="1869"><net_src comp="1856" pin="3"/><net_sink comp="1864" pin=0"/></net>

<net id="1870"><net_src comp="240" pin="0"/><net_sink comp="1864" pin=1"/></net>

<net id="1871"><net_src comp="242" pin="0"/><net_sink comp="1864" pin=2"/></net>

<net id="1876"><net_src comp="1864" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1885"><net_src comp="236" pin="0"/><net_sink comp="1880" pin=0"/></net>

<net id="1886"><net_src comp="1877" pin="1"/><net_sink comp="1880" pin=1"/></net>

<net id="1887"><net_src comp="238" pin="0"/><net_sink comp="1880" pin=2"/></net>

<net id="1893"><net_src comp="1880" pin="3"/><net_sink comp="1888" pin=0"/></net>

<net id="1894"><net_src comp="240" pin="0"/><net_sink comp="1888" pin=1"/></net>

<net id="1895"><net_src comp="242" pin="0"/><net_sink comp="1888" pin=2"/></net>

<net id="1900"><net_src comp="1888" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1909"><net_src comp="236" pin="0"/><net_sink comp="1904" pin=0"/></net>

<net id="1910"><net_src comp="1901" pin="1"/><net_sink comp="1904" pin=1"/></net>

<net id="1911"><net_src comp="238" pin="0"/><net_sink comp="1904" pin=2"/></net>

<net id="1917"><net_src comp="1904" pin="3"/><net_sink comp="1912" pin=0"/></net>

<net id="1918"><net_src comp="240" pin="0"/><net_sink comp="1912" pin=1"/></net>

<net id="1919"><net_src comp="242" pin="0"/><net_sink comp="1912" pin=2"/></net>

<net id="1924"><net_src comp="1912" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1933"><net_src comp="236" pin="0"/><net_sink comp="1928" pin=0"/></net>

<net id="1934"><net_src comp="1925" pin="1"/><net_sink comp="1928" pin=1"/></net>

<net id="1935"><net_src comp="238" pin="0"/><net_sink comp="1928" pin=2"/></net>

<net id="1941"><net_src comp="1928" pin="3"/><net_sink comp="1936" pin=0"/></net>

<net id="1942"><net_src comp="240" pin="0"/><net_sink comp="1936" pin=1"/></net>

<net id="1943"><net_src comp="242" pin="0"/><net_sink comp="1936" pin=2"/></net>

<net id="1948"><net_src comp="1936" pin="3"/><net_sink comp="1944" pin=0"/></net>

<net id="1957"><net_src comp="236" pin="0"/><net_sink comp="1952" pin=0"/></net>

<net id="1958"><net_src comp="1949" pin="1"/><net_sink comp="1952" pin=1"/></net>

<net id="1959"><net_src comp="238" pin="0"/><net_sink comp="1952" pin=2"/></net>

<net id="1965"><net_src comp="1952" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1966"><net_src comp="240" pin="0"/><net_sink comp="1960" pin=1"/></net>

<net id="1967"><net_src comp="242" pin="0"/><net_sink comp="1960" pin=2"/></net>

<net id="1972"><net_src comp="1960" pin="3"/><net_sink comp="1968" pin=0"/></net>

<net id="1981"><net_src comp="236" pin="0"/><net_sink comp="1976" pin=0"/></net>

<net id="1982"><net_src comp="1973" pin="1"/><net_sink comp="1976" pin=1"/></net>

<net id="1983"><net_src comp="238" pin="0"/><net_sink comp="1976" pin=2"/></net>

<net id="1989"><net_src comp="1976" pin="3"/><net_sink comp="1984" pin=0"/></net>

<net id="1990"><net_src comp="240" pin="0"/><net_sink comp="1984" pin=1"/></net>

<net id="1991"><net_src comp="242" pin="0"/><net_sink comp="1984" pin=2"/></net>

<net id="1996"><net_src comp="1984" pin="3"/><net_sink comp="1992" pin=0"/></net>

<net id="2001"><net_src comp="673" pin="1"/><net_sink comp="1997" pin=1"/></net>

<net id="2006"><net_src comp="677" pin="1"/><net_sink comp="2002" pin=1"/></net>

<net id="2011"><net_src comp="681" pin="1"/><net_sink comp="2007" pin=1"/></net>

<net id="2016"><net_src comp="685" pin="1"/><net_sink comp="2012" pin=1"/></net>

<net id="2027"><net_src comp="252" pin="0"/><net_sink comp="2021" pin=0"/></net>

<net id="2028"><net_src comp="2017" pin="2"/><net_sink comp="2021" pin=1"/></net>

<net id="2029"><net_src comp="198" pin="0"/><net_sink comp="2021" pin=2"/></net>

<net id="2030"><net_src comp="254" pin="0"/><net_sink comp="2021" pin=3"/></net>

<net id="2041"><net_src comp="252" pin="0"/><net_sink comp="2035" pin=0"/></net>

<net id="2042"><net_src comp="2031" pin="2"/><net_sink comp="2035" pin=1"/></net>

<net id="2043"><net_src comp="198" pin="0"/><net_sink comp="2035" pin=2"/></net>

<net id="2044"><net_src comp="254" pin="0"/><net_sink comp="2035" pin=3"/></net>

<net id="2048"><net_src comp="6" pin="0"/><net_sink comp="2045" pin=0"/></net>

<net id="2052"><net_src comp="8" pin="0"/><net_sink comp="2049" pin=0"/></net>

<net id="2058"><net_src comp="256" pin="0"/><net_sink comp="2053" pin=0"/></net>

<net id="2059"><net_src comp="2045" pin="1"/><net_sink comp="2053" pin=1"/></net>

<net id="2060"><net_src comp="258" pin="0"/><net_sink comp="2053" pin=2"/></net>

<net id="2064"><net_src comp="2053" pin="3"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="2069"><net_src comp="2049" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="2082"><net_src comp="2075" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="2086"><net_src comp="24" pin="0"/><net_sink comp="2083" pin=0"/></net>

<net id="2090"><net_src comp="26" pin="0"/><net_sink comp="2087" pin=0"/></net>

<net id="2094"><net_src comp="2091" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="2099"><net_src comp="2083" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="2104"><net_src comp="2087" pin="1"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="2110"><net_src comp="2083" pin="1"/><net_sink comp="2106" pin=0"/></net>

<net id="2111"><net_src comp="26" pin="0"/><net_sink comp="2106" pin=1"/></net>

<net id="2116"><net_src comp="24" pin="0"/><net_sink comp="2112" pin=1"/></net>

<net id="2120"><net_src comp="40" pin="0"/><net_sink comp="2117" pin=0"/></net>

<net id="2124"><net_src comp="42" pin="0"/><net_sink comp="2121" pin=0"/></net>

<net id="2128"><net_src comp="2125" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="2129"><net_src comp="2125" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="2133"><net_src comp="2117" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2134"><net_src comp="2130" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="2138"><net_src comp="2121" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="2139"><net_src comp="2135" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="2144"><net_src comp="2117" pin="1"/><net_sink comp="2140" pin=0"/></net>

<net id="2145"><net_src comp="42" pin="0"/><net_sink comp="2140" pin=1"/></net>

<net id="2150"><net_src comp="40" pin="0"/><net_sink comp="2146" pin=1"/></net>

<net id="2154"><net_src comp="2" pin="0"/><net_sink comp="2151" pin=0"/></net>

<net id="2158"><net_src comp="4" pin="0"/><net_sink comp="2155" pin=0"/></net>

<net id="2164"><net_src comp="256" pin="0"/><net_sink comp="2159" pin=0"/></net>

<net id="2165"><net_src comp="2151" pin="1"/><net_sink comp="2159" pin=1"/></net>

<net id="2166"><net_src comp="258" pin="0"/><net_sink comp="2159" pin=2"/></net>

<net id="2170"><net_src comp="2159" pin="3"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="2175"><net_src comp="2155" pin="1"/><net_sink comp="2172" pin=0"/></net>

<net id="2176"><net_src comp="2172" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="2181"><net_src comp="2151" pin="1"/><net_sink comp="2177" pin=0"/></net>

<net id="2182"><net_src comp="6" pin="0"/><net_sink comp="2177" pin=1"/></net>

<net id="2186"><net_src comp="32" pin="0"/><net_sink comp="2183" pin=0"/></net>

<net id="2190"><net_src comp="34" pin="0"/><net_sink comp="2187" pin=0"/></net>

<net id="2196"><net_src comp="256" pin="0"/><net_sink comp="2191" pin=0"/></net>

<net id="2197"><net_src comp="2183" pin="1"/><net_sink comp="2191" pin=1"/></net>

<net id="2198"><net_src comp="258" pin="0"/><net_sink comp="2191" pin=2"/></net>

<net id="2202"><net_src comp="2191" pin="3"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="2207"><net_src comp="2187" pin="1"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="2212"><net_src comp="28" pin="0"/><net_sink comp="2209" pin=0"/></net>

<net id="2216"><net_src comp="30" pin="0"/><net_sink comp="2213" pin=0"/></net>

<net id="2222"><net_src comp="256" pin="0"/><net_sink comp="2217" pin=0"/></net>

<net id="2223"><net_src comp="2209" pin="1"/><net_sink comp="2217" pin=1"/></net>

<net id="2224"><net_src comp="258" pin="0"/><net_sink comp="2217" pin=2"/></net>

<net id="2228"><net_src comp="2217" pin="3"/><net_sink comp="2225" pin=0"/></net>

<net id="2229"><net_src comp="2225" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="2233"><net_src comp="2213" pin="1"/><net_sink comp="2230" pin=0"/></net>

<net id="2234"><net_src comp="2230" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="2239"><net_src comp="2209" pin="1"/><net_sink comp="2235" pin=0"/></net>

<net id="2240"><net_src comp="32" pin="0"/><net_sink comp="2235" pin=1"/></net>

<net id="2249"><net_src comp="102" pin="0"/><net_sink comp="2244" pin=0"/></net>

<net id="2250"><net_src comp="104" pin="0"/><net_sink comp="2244" pin=2"/></net>

<net id="2254"><net_src comp="2244" pin="3"/><net_sink comp="2251" pin=0"/></net>

<net id="2259"><net_src comp="2251" pin="1"/><net_sink comp="2255" pin=0"/></net>

<net id="2260"><net_src comp="2241" pin="1"/><net_sink comp="2255" pin=1"/></net>

<net id="2271"><net_src comp="2264" pin="1"/><net_sink comp="2267" pin=0"/></net>

<net id="2272"><net_src comp="2261" pin="1"/><net_sink comp="2267" pin=1"/></net>

<net id="2278"><net_src comp="264" pin="0"/><net_sink comp="2273" pin=0"/></net>

<net id="2279"><net_src comp="266" pin="0"/><net_sink comp="2273" pin=2"/></net>

<net id="2283"><net_src comp="2273" pin="3"/><net_sink comp="2280" pin=0"/></net>

<net id="2288"><net_src comp="268" pin="0"/><net_sink comp="2284" pin=0"/></net>

<net id="2289"><net_src comp="2280" pin="1"/><net_sink comp="2284" pin=1"/></net>

<net id="2295"><net_src comp="236" pin="0"/><net_sink comp="2290" pin=0"/></net>

<net id="2296"><net_src comp="689" pin="1"/><net_sink comp="2290" pin=1"/></net>

<net id="2297"><net_src comp="238" pin="0"/><net_sink comp="2290" pin=2"/></net>

<net id="2304"><net_src comp="122" pin="0"/><net_sink comp="2298" pin=0"/></net>

<net id="2305"><net_src comp="74" pin="0"/><net_sink comp="2298" pin=2"/></net>

<net id="2306"><net_src comp="124" pin="0"/><net_sink comp="2298" pin=3"/></net>

<net id="2310"><net_src comp="2298" pin="4"/><net_sink comp="2307" pin=0"/></net>

<net id="2316"><net_src comp="2290" pin="3"/><net_sink comp="2311" pin=0"/></net>

<net id="2317"><net_src comp="270" pin="0"/><net_sink comp="2311" pin=1"/></net>

<net id="2318"><net_src comp="272" pin="0"/><net_sink comp="2311" pin=2"/></net>

<net id="2323"><net_src comp="2307" pin="1"/><net_sink comp="2319" pin=0"/></net>

<net id="2324"><net_src comp="2311" pin="3"/><net_sink comp="2319" pin=1"/></net>

<net id="2333"><net_src comp="102" pin="0"/><net_sink comp="2328" pin=0"/></net>

<net id="2334"><net_src comp="104" pin="0"/><net_sink comp="2328" pin=2"/></net>

<net id="2338"><net_src comp="2328" pin="3"/><net_sink comp="2335" pin=0"/></net>

<net id="2343"><net_src comp="2335" pin="1"/><net_sink comp="2339" pin=0"/></net>

<net id="2344"><net_src comp="2325" pin="1"/><net_sink comp="2339" pin=1"/></net>

<net id="2348"><net_src comp="2345" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="2355"><net_src comp="276" pin="0"/><net_sink comp="2349" pin=0"/></net>

<net id="2356"><net_src comp="80" pin="0"/><net_sink comp="2349" pin=2"/></net>

<net id="2357"><net_src comp="176" pin="0"/><net_sink comp="2349" pin=3"/></net>

<net id="2361"><net_src comp="2349" pin="4"/><net_sink comp="2358" pin=0"/></net>

<net id="2368"><net_src comp="278" pin="0"/><net_sink comp="2362" pin=0"/></net>

<net id="2369"><net_src comp="74" pin="0"/><net_sink comp="2362" pin=2"/></net>

<net id="2370"><net_src comp="280" pin="0"/><net_sink comp="2362" pin=3"/></net>

<net id="2376"><net_src comp="2358" pin="1"/><net_sink comp="2371" pin=1"/></net>

<net id="2377"><net_src comp="2362" pin="4"/><net_sink comp="2371" pin=2"/></net>

<net id="2381"><net_src comp="2371" pin="3"/><net_sink comp="2378" pin=0"/></net>

<net id="2386"><net_src comp="2378" pin="1"/><net_sink comp="2382" pin=1"/></net>

<net id="2392"><net_src comp="264" pin="0"/><net_sink comp="2387" pin=0"/></net>

<net id="2393"><net_src comp="266" pin="0"/><net_sink comp="2387" pin=2"/></net>

<net id="2397"><net_src comp="2387" pin="3"/><net_sink comp="2394" pin=0"/></net>

<net id="2402"><net_src comp="268" pin="0"/><net_sink comp="2398" pin=0"/></net>

<net id="2403"><net_src comp="2394" pin="1"/><net_sink comp="2398" pin=1"/></net>

<net id="2409"><net_src comp="236" pin="0"/><net_sink comp="2404" pin=0"/></net>

<net id="2410"><net_src comp="689" pin="1"/><net_sink comp="2404" pin=1"/></net>

<net id="2411"><net_src comp="238" pin="0"/><net_sink comp="2404" pin=2"/></net>

<net id="2418"><net_src comp="122" pin="0"/><net_sink comp="2412" pin=0"/></net>

<net id="2419"><net_src comp="74" pin="0"/><net_sink comp="2412" pin=2"/></net>

<net id="2420"><net_src comp="124" pin="0"/><net_sink comp="2412" pin=3"/></net>

<net id="2424"><net_src comp="2412" pin="4"/><net_sink comp="2421" pin=0"/></net>

<net id="2430"><net_src comp="2404" pin="3"/><net_sink comp="2425" pin=0"/></net>

<net id="2431"><net_src comp="270" pin="0"/><net_sink comp="2425" pin=1"/></net>

<net id="2432"><net_src comp="272" pin="0"/><net_sink comp="2425" pin=2"/></net>

<net id="2437"><net_src comp="2421" pin="1"/><net_sink comp="2433" pin=0"/></net>

<net id="2438"><net_src comp="2425" pin="3"/><net_sink comp="2433" pin=1"/></net>

<net id="2443"><net_src comp="693" pin="1"/><net_sink comp="2439" pin=1"/></net>

<net id="2450"><net_src comp="282" pin="0"/><net_sink comp="2444" pin=0"/></net>

<net id="2451"><net_src comp="2439" pin="2"/><net_sink comp="2444" pin=1"/></net>

<net id="2452"><net_src comp="176" pin="0"/><net_sink comp="2444" pin=2"/></net>

<net id="2453"><net_src comp="284" pin="0"/><net_sink comp="2444" pin=3"/></net>

<net id="2458"><net_src comp="286" pin="0"/><net_sink comp="2454" pin=1"/></net>

<net id="2465"><net_src comp="276" pin="0"/><net_sink comp="2459" pin=0"/></net>

<net id="2466"><net_src comp="80" pin="0"/><net_sink comp="2459" pin=2"/></net>

<net id="2467"><net_src comp="176" pin="0"/><net_sink comp="2459" pin=3"/></net>

<net id="2471"><net_src comp="2459" pin="4"/><net_sink comp="2468" pin=0"/></net>

<net id="2478"><net_src comp="278" pin="0"/><net_sink comp="2472" pin=0"/></net>

<net id="2479"><net_src comp="74" pin="0"/><net_sink comp="2472" pin=2"/></net>

<net id="2480"><net_src comp="280" pin="0"/><net_sink comp="2472" pin=3"/></net>

<net id="2486"><net_src comp="2468" pin="1"/><net_sink comp="2481" pin=1"/></net>

<net id="2487"><net_src comp="2472" pin="4"/><net_sink comp="2481" pin=2"/></net>

<net id="2491"><net_src comp="2481" pin="3"/><net_sink comp="2488" pin=0"/></net>

<net id="2496"><net_src comp="2488" pin="1"/><net_sink comp="2492" pin=1"/></net>

<net id="2500"><net_src comp="2497" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="2511"><net_src comp="2504" pin="2"/><net_sink comp="2508" pin=0"/></net>

<net id="2517"><net_src comp="286" pin="0"/><net_sink comp="2512" pin=1"/></net>

<net id="2521"><net_src comp="2512" pin="3"/><net_sink comp="2518" pin=0"/></net>

<net id="2526"><net_src comp="2512" pin="3"/><net_sink comp="2522" pin=0"/></net>

<net id="2527"><net_src comp="290" pin="0"/><net_sink comp="2522" pin=1"/></net>

<net id="2533"><net_src comp="2522" pin="2"/><net_sink comp="2528" pin=0"/></net>

<net id="2534"><net_src comp="292" pin="0"/><net_sink comp="2528" pin=1"/></net>

<net id="2535"><net_src comp="2518" pin="1"/><net_sink comp="2528" pin=2"/></net>

<net id="2540"><net_src comp="2528" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2541"><net_src comp="8" pin="0"/><net_sink comp="2536" pin=1"/></net>

<net id="2547"><net_src comp="294" pin="0"/><net_sink comp="2542" pin=0"/></net>

<net id="2548"><net_src comp="158" pin="0"/><net_sink comp="2542" pin=2"/></net>

<net id="2552"><net_src comp="2542" pin="3"/><net_sink comp="2549" pin=0"/></net>

<net id="2557"><net_src comp="2549" pin="1"/><net_sink comp="2553" pin=0"/></net>

<net id="2558"><net_src comp="2501" pin="1"/><net_sink comp="2553" pin=1"/></net>

<net id="2563"><net_src comp="693" pin="1"/><net_sink comp="2559" pin=1"/></net>

<net id="2570"><net_src comp="282" pin="0"/><net_sink comp="2564" pin=0"/></net>

<net id="2571"><net_src comp="2559" pin="2"/><net_sink comp="2564" pin=1"/></net>

<net id="2572"><net_src comp="176" pin="0"/><net_sink comp="2564" pin=2"/></net>

<net id="2573"><net_src comp="284" pin="0"/><net_sink comp="2564" pin=3"/></net>

<net id="2578"><net_src comp="286" pin="0"/><net_sink comp="2574" pin=1"/></net>

<net id="2589"><net_src comp="2582" pin="1"/><net_sink comp="2585" pin=0"/></net>

<net id="2596"><net_src comp="296" pin="0"/><net_sink comp="2590" pin=0"/></net>

<net id="2597"><net_src comp="162" pin="0"/><net_sink comp="2590" pin=2"/></net>

<net id="2598"><net_src comp="298" pin="0"/><net_sink comp="2590" pin=3"/></net>

<net id="2602"><net_src comp="2590" pin="4"/><net_sink comp="2599" pin=0"/></net>

<net id="2608"><net_src comp="300" pin="0"/><net_sink comp="2603" pin=1"/></net>

<net id="2609"><net_src comp="302" pin="0"/><net_sink comp="2603" pin=2"/></net>

<net id="2614"><net_src comp="2603" pin="3"/><net_sink comp="2610" pin=0"/></net>

<net id="2615"><net_src comp="2599" pin="1"/><net_sink comp="2610" pin=1"/></net>

<net id="2620"><net_src comp="304" pin="0"/><net_sink comp="2616" pin=0"/></net>

<net id="2625"><net_src comp="2579" pin="1"/><net_sink comp="2621" pin=1"/></net>

<net id="2630"><net_src comp="2621" pin="2"/><net_sink comp="2626" pin=0"/></net>

<net id="2631"><net_src comp="2" pin="0"/><net_sink comp="2626" pin=1"/></net>

<net id="2640"><net_src comp="286" pin="0"/><net_sink comp="2635" pin=1"/></net>

<net id="2644"><net_src comp="2635" pin="3"/><net_sink comp="2641" pin=0"/></net>

<net id="2649"><net_src comp="2635" pin="3"/><net_sink comp="2645" pin=0"/></net>

<net id="2650"><net_src comp="290" pin="0"/><net_sink comp="2645" pin=1"/></net>

<net id="2656"><net_src comp="2645" pin="2"/><net_sink comp="2651" pin=0"/></net>

<net id="2657"><net_src comp="292" pin="0"/><net_sink comp="2651" pin=1"/></net>

<net id="2658"><net_src comp="2641" pin="1"/><net_sink comp="2651" pin=2"/></net>

<net id="2663"><net_src comp="2651" pin="3"/><net_sink comp="2659" pin=0"/></net>

<net id="2664"><net_src comp="34" pin="0"/><net_sink comp="2659" pin=1"/></net>

<net id="2670"><net_src comp="294" pin="0"/><net_sink comp="2665" pin=0"/></net>

<net id="2671"><net_src comp="158" pin="0"/><net_sink comp="2665" pin=2"/></net>

<net id="2675"><net_src comp="2665" pin="3"/><net_sink comp="2672" pin=0"/></net>

<net id="2680"><net_src comp="2672" pin="1"/><net_sink comp="2676" pin=0"/></net>

<net id="2681"><net_src comp="2632" pin="1"/><net_sink comp="2676" pin=1"/></net>

<net id="2689"><net_src comp="2682" pin="2"/><net_sink comp="2686" pin=0"/></net>

<net id="2694"><net_src comp="2686" pin="1"/><net_sink comp="2690" pin=0"/></net>

<net id="2695"><net_src comp="28" pin="0"/><net_sink comp="2690" pin=1"/></net>

<net id="2706"><net_src comp="2696" pin="1"/><net_sink comp="2702" pin=1"/></net>

<net id="2712"><net_src comp="2702" pin="2"/><net_sink comp="2707" pin=0"/></net>

<net id="2713"><net_src comp="2696" pin="1"/><net_sink comp="2707" pin=1"/></net>

<net id="2717"><net_src comp="2707" pin="3"/><net_sink comp="2714" pin=0"/></net>

<net id="2722"><net_src comp="222" pin="0"/><net_sink comp="2718" pin=0"/></net>

<net id="2723"><net_src comp="2699" pin="1"/><net_sink comp="2718" pin=1"/></net>

<net id="2730"><net_src comp="296" pin="0"/><net_sink comp="2724" pin=0"/></net>

<net id="2731"><net_src comp="162" pin="0"/><net_sink comp="2724" pin=2"/></net>

<net id="2732"><net_src comp="298" pin="0"/><net_sink comp="2724" pin=3"/></net>

<net id="2736"><net_src comp="2724" pin="4"/><net_sink comp="2733" pin=0"/></net>

<net id="2742"><net_src comp="300" pin="0"/><net_sink comp="2737" pin=1"/></net>

<net id="2743"><net_src comp="302" pin="0"/><net_sink comp="2737" pin=2"/></net>

<net id="2748"><net_src comp="2737" pin="3"/><net_sink comp="2744" pin=0"/></net>

<net id="2749"><net_src comp="2733" pin="1"/><net_sink comp="2744" pin=1"/></net>

<net id="2754"><net_src comp="304" pin="0"/><net_sink comp="2750" pin=0"/></net>

<net id="2770"><net_src comp="2763" pin="1"/><net_sink comp="2766" pin=1"/></net>

<net id="2776"><net_src comp="2766" pin="2"/><net_sink comp="2771" pin=0"/></net>

<net id="2781"><net_src comp="2771" pin="3"/><net_sink comp="2777" pin=0"/></net>

<net id="2782"><net_src comp="4" pin="0"/><net_sink comp="2777" pin=1"/></net>

<net id="2793"><net_src comp="2783" pin="1"/><net_sink comp="2789" pin=1"/></net>

<net id="2799"><net_src comp="2789" pin="2"/><net_sink comp="2794" pin=0"/></net>

<net id="2800"><net_src comp="2783" pin="1"/><net_sink comp="2794" pin=1"/></net>

<net id="2804"><net_src comp="2794" pin="3"/><net_sink comp="2801" pin=0"/></net>

<net id="2809"><net_src comp="222" pin="0"/><net_sink comp="2805" pin=0"/></net>

<net id="2810"><net_src comp="2786" pin="1"/><net_sink comp="2805" pin=1"/></net>

<net id="2816"><net_src comp="306" pin="0"/><net_sink comp="2811" pin=0"/></net>

<net id="2817"><net_src comp="308" pin="0"/><net_sink comp="2811" pin=2"/></net>

<net id="2821"><net_src comp="2811" pin="3"/><net_sink comp="2818" pin=0"/></net>

<net id="2827"><net_src comp="310" pin="0"/><net_sink comp="2822" pin=0"/></net>

<net id="2828"><net_src comp="266" pin="0"/><net_sink comp="2822" pin=2"/></net>

<net id="2832"><net_src comp="2822" pin="3"/><net_sink comp="2829" pin=0"/></net>

<net id="2837"><net_src comp="2818" pin="1"/><net_sink comp="2833" pin=0"/></net>

<net id="2838"><net_src comp="2829" pin="1"/><net_sink comp="2833" pin=1"/></net>

<net id="2847"><net_src comp="312" pin="0"/><net_sink comp="2842" pin=0"/></net>

<net id="2848"><net_src comp="314" pin="0"/><net_sink comp="2842" pin=2"/></net>

<net id="2852"><net_src comp="2842" pin="3"/><net_sink comp="2849" pin=0"/></net>

<net id="2858"><net_src comp="306" pin="0"/><net_sink comp="2853" pin=0"/></net>

<net id="2859"><net_src comp="308" pin="0"/><net_sink comp="2853" pin=2"/></net>

<net id="2863"><net_src comp="2853" pin="3"/><net_sink comp="2860" pin=0"/></net>

<net id="2868"><net_src comp="2849" pin="1"/><net_sink comp="2864" pin=0"/></net>

<net id="2869"><net_src comp="2860" pin="1"/><net_sink comp="2864" pin=1"/></net>

<net id="2877"><net_src comp="2870" pin="1"/><net_sink comp="2873" pin=0"/></net>

<net id="2878"><net_src comp="2839" pin="1"/><net_sink comp="2873" pin=1"/></net>

<net id="2886"><net_src comp="2879" pin="1"/><net_sink comp="2882" pin=1"/></net>

<net id="2892"><net_src comp="2882" pin="2"/><net_sink comp="2887" pin=0"/></net>

<net id="2897"><net_src comp="2887" pin="3"/><net_sink comp="2893" pin=0"/></net>

<net id="2898"><net_src comp="30" pin="0"/><net_sink comp="2893" pin=1"/></net>

<net id="2906"><net_src comp="2899" pin="1"/><net_sink comp="2902" pin=1"/></net>

<net id="2910"><net_src comp="2907" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="2914"><net_src comp="2911" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="2918"><net_src comp="2915" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="2922"><net_src comp="2919" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="2926"><net_src comp="2923" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="2930"><net_src comp="2927" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="2934"><net_src comp="2931" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="2938"><net_src comp="2935" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="2942"><net_src comp="2939" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="2946"><net_src comp="2943" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="2950"><net_src comp="2947" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="2954"><net_src comp="2951" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="2958"><net_src comp="2955" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="2962"><net_src comp="2959" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="2973"><net_src comp="2963" pin="1"/><net_sink comp="2969" pin=0"/></net>

<net id="2974"><net_src comp="697" pin="1"/><net_sink comp="2969" pin=1"/></net>

<net id="2980"><net_src comp="306" pin="0"/><net_sink comp="2975" pin=0"/></net>

<net id="2981"><net_src comp="308" pin="0"/><net_sink comp="2975" pin=2"/></net>

<net id="2985"><net_src comp="2975" pin="3"/><net_sink comp="2982" pin=0"/></net>

<net id="2991"><net_src comp="310" pin="0"/><net_sink comp="2986" pin=0"/></net>

<net id="2992"><net_src comp="266" pin="0"/><net_sink comp="2986" pin=2"/></net>

<net id="2996"><net_src comp="2986" pin="3"/><net_sink comp="2993" pin=0"/></net>

<net id="3001"><net_src comp="2982" pin="1"/><net_sink comp="2997" pin=0"/></net>

<net id="3002"><net_src comp="2993" pin="1"/><net_sink comp="2997" pin=1"/></net>

<net id="3007"><net_src comp="2966" pin="1"/><net_sink comp="3003" pin=0"/></net>

<net id="3008"><net_src comp="701" pin="1"/><net_sink comp="3003" pin=1"/></net>

<net id="3014"><net_src comp="332" pin="0"/><net_sink comp="3009" pin=0"/></net>

<net id="3015"><net_src comp="104" pin="0"/><net_sink comp="3009" pin=2"/></net>

<net id="3019"><net_src comp="3009" pin="3"/><net_sink comp="3016" pin=0"/></net>

<net id="3031"><net_src comp="332" pin="0"/><net_sink comp="3026" pin=0"/></net>

<net id="3032"><net_src comp="104" pin="0"/><net_sink comp="3026" pin=2"/></net>

<net id="3036"><net_src comp="3026" pin="3"/><net_sink comp="3033" pin=0"/></net>

<net id="3042"><net_src comp="312" pin="0"/><net_sink comp="3037" pin=0"/></net>

<net id="3043"><net_src comp="314" pin="0"/><net_sink comp="3037" pin=2"/></net>

<net id="3047"><net_src comp="3037" pin="3"/><net_sink comp="3044" pin=0"/></net>

<net id="3053"><net_src comp="306" pin="0"/><net_sink comp="3048" pin=0"/></net>

<net id="3054"><net_src comp="308" pin="0"/><net_sink comp="3048" pin=2"/></net>

<net id="3058"><net_src comp="3048" pin="3"/><net_sink comp="3055" pin=0"/></net>

<net id="3063"><net_src comp="3044" pin="1"/><net_sink comp="3059" pin=0"/></net>

<net id="3064"><net_src comp="3055" pin="1"/><net_sink comp="3059" pin=1"/></net>

<net id="3072"><net_src comp="3016" pin="1"/><net_sink comp="3068" pin=1"/></net>

<net id="3077"><net_src comp="3023" pin="1"/><net_sink comp="3073" pin=1"/></net>

<net id="3082"><net_src comp="709" pin="1"/><net_sink comp="3078" pin=0"/></net>

<net id="3083"><net_src comp="3065" pin="1"/><net_sink comp="3078" pin=1"/></net>

<net id="3091"><net_src comp="3020" pin="1"/><net_sink comp="3087" pin=1"/></net>

<net id="3096"><net_src comp="705" pin="1"/><net_sink comp="3092" pin=0"/></net>

<net id="3097"><net_src comp="3033" pin="1"/><net_sink comp="3092" pin=1"/></net>

<net id="3102"><net_src comp="3084" pin="1"/><net_sink comp="3098" pin=1"/></net>

<net id="3106"><net_src comp="709" pin="1"/><net_sink comp="3103" pin=0"/></net>

<net id="3117"><net_src comp="3110" pin="1"/><net_sink comp="3113" pin=1"/></net>

<net id="3125"><net_src comp="3118" pin="1"/><net_sink comp="3121" pin=0"/></net>

<net id="3126"><net_src comp="701" pin="1"/><net_sink comp="3121" pin=1"/></net>

<net id="3134"><net_src comp="3127" pin="1"/><net_sink comp="3130" pin=0"/></net>

<net id="3135"><net_src comp="705" pin="1"/><net_sink comp="3130" pin=1"/></net>

<net id="3140"><net_src comp="3103" pin="1"/><net_sink comp="3136" pin=1"/></net>

<net id="3148"><net_src comp="3141" pin="1"/><net_sink comp="3144" pin=0"/></net>

<net id="3149"><net_src comp="697" pin="1"/><net_sink comp="3144" pin=1"/></net>

<net id="3157"><net_src comp="3150" pin="1"/><net_sink comp="3153" pin=0"/></net>

<net id="3158"><net_src comp="3107" pin="1"/><net_sink comp="3153" pin=1"/></net>

<net id="3166"><net_src comp="3159" pin="1"/><net_sink comp="3162" pin=0"/></net>

<net id="3174"><net_src comp="3167" pin="1"/><net_sink comp="3170" pin=1"/></net>

<net id="3182"><net_src comp="3175" pin="1"/><net_sink comp="3178" pin=0"/></net>

<net id="3190"><net_src comp="3183" pin="1"/><net_sink comp="3186" pin=1"/></net>

<net id="3198"><net_src comp="3191" pin="1"/><net_sink comp="3194" pin=0"/></net>

<net id="3205"><net_src comp="252" pin="0"/><net_sink comp="3199" pin=0"/></net>

<net id="3206"><net_src comp="3186" pin="2"/><net_sink comp="3199" pin=1"/></net>

<net id="3207"><net_src comp="198" pin="0"/><net_sink comp="3199" pin=2"/></net>

<net id="3208"><net_src comp="254" pin="0"/><net_sink comp="3199" pin=3"/></net>

<net id="3213"><net_src comp="3199" pin="4"/><net_sink comp="3209" pin=0"/></net>

<net id="3214"><net_src comp="44" pin="0"/><net_sink comp="3209" pin=1"/></net>

<net id="3221"><net_src comp="252" pin="0"/><net_sink comp="3215" pin=0"/></net>

<net id="3222"><net_src comp="3194" pin="2"/><net_sink comp="3215" pin=1"/></net>

<net id="3223"><net_src comp="198" pin="0"/><net_sink comp="3215" pin=2"/></net>

<net id="3224"><net_src comp="254" pin="0"/><net_sink comp="3215" pin=3"/></net>

<net id="3229"><net_src comp="3215" pin="4"/><net_sink comp="3225" pin=0"/></net>

<net id="3230"><net_src comp="46" pin="0"/><net_sink comp="3225" pin=1"/></net>

<net id="3234"><net_src comp="725" pin="4"/><net_sink comp="3231" pin=0"/></net>

<net id="3235"><net_src comp="3231" pin="1"/><net_sink comp="866" pin=5"/></net>

<net id="3239"><net_src comp="362" pin="3"/><net_sink comp="3236" pin=0"/></net>

<net id="3240"><net_src comp="3236" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="3244"><net_src comp="375" pin="3"/><net_sink comp="3241" pin=0"/></net>

<net id="3245"><net_src comp="3241" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="3249"><net_src comp="388" pin="3"/><net_sink comp="3246" pin=0"/></net>

<net id="3250"><net_src comp="3246" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="3254"><net_src comp="760" pin="6"/><net_sink comp="3251" pin=0"/></net>

<net id="3255"><net_src comp="3251" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="3259"><net_src comp="794" pin="2"/><net_sink comp="3256" pin=0"/></net>

<net id="3260"><net_src comp="3256" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="3264"><net_src comp="350" pin="7"/><net_sink comp="3261" pin=0"/></net>

<net id="3265"><net_src comp="3261" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="3266"><net_src comp="3261" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="3267"><net_src comp="3261" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="3271"><net_src comp="350" pin="3"/><net_sink comp="3268" pin=0"/></net>

<net id="3272"><net_src comp="3268" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="3273"><net_src comp="3268" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="3274"><net_src comp="3268" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="3278"><net_src comp="369" pin="3"/><net_sink comp="3275" pin=0"/></net>

<net id="3279"><net_src comp="3275" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="3283"><net_src comp="382" pin="3"/><net_sink comp="3280" pin=0"/></net>

<net id="3284"><net_src comp="3280" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="3288"><net_src comp="826" pin="4"/><net_sink comp="3285" pin=0"/></net>

<net id="3289"><net_src comp="3285" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="3293"><net_src comp="395" pin="3"/><net_sink comp="3290" pin=0"/></net>

<net id="3294"><net_src comp="3290" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="3298"><net_src comp="840" pin="1"/><net_sink comp="3295" pin=0"/></net>

<net id="3299"><net_src comp="3295" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="3303"><net_src comp="844" pin="1"/><net_sink comp="3300" pin=0"/></net>

<net id="3304"><net_src comp="3300" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="3308"><net_src comp="883" pin="2"/><net_sink comp="3305" pin=0"/></net>

<net id="3309"><net_src comp="3305" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="3310"><net_src comp="3305" pin="1"/><net_sink comp="1046" pin=2"/></net>

<net id="3314"><net_src comp="423" pin="7"/><net_sink comp="3311" pin=0"/></net>

<net id="3315"><net_src comp="3311" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="3316"><net_src comp="3311" pin="1"/><net_sink comp="2907" pin=0"/></net>

<net id="3320"><net_src comp="433" pin="7"/><net_sink comp="3317" pin=0"/></net>

<net id="3321"><net_src comp="3317" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="3322"><net_src comp="3317" pin="1"/><net_sink comp="2911" pin=0"/></net>

<net id="3326"><net_src comp="433" pin="3"/><net_sink comp="3323" pin=0"/></net>

<net id="3327"><net_src comp="3323" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="3328"><net_src comp="3323" pin="1"/><net_sink comp="2870" pin=0"/></net>

<net id="3332"><net_src comp="423" pin="3"/><net_sink comp="3329" pin=0"/></net>

<net id="3333"><net_src comp="3329" pin="1"/><net_sink comp="2264" pin=0"/></net>

<net id="3337"><net_src comp="893" pin="1"/><net_sink comp="3334" pin=0"/></net>

<net id="3338"><net_src comp="3334" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="3342"><net_src comp="898" pin="1"/><net_sink comp="3339" pin=0"/></net>

<net id="3343"><net_src comp="3339" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="3347"><net_src comp="906" pin="1"/><net_sink comp="3344" pin=0"/></net>

<net id="3348"><net_src comp="3344" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="3352"><net_src comp="911" pin="1"/><net_sink comp="3349" pin=0"/></net>

<net id="3353"><net_src comp="3349" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="3357"><net_src comp="350" pin="7"/><net_sink comp="3354" pin=0"/></net>

<net id="3358"><net_src comp="3354" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="3359"><net_src comp="3354" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="3360"><net_src comp="3354" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="3364"><net_src comp="350" pin="3"/><net_sink comp="3361" pin=0"/></net>

<net id="3365"><net_src comp="3361" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="3366"><net_src comp="3361" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="3370"><net_src comp="919" pin="1"/><net_sink comp="3367" pin=0"/></net>

<net id="3371"><net_src comp="3367" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="3372"><net_src comp="3367" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="3376"><net_src comp="923" pin="1"/><net_sink comp="3373" pin=0"/></net>

<net id="3377"><net_src comp="3373" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="3381"><net_src comp="932" pin="1"/><net_sink comp="3378" pin=0"/></net>

<net id="3382"><net_src comp="3378" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="3386"><net_src comp="947" pin="2"/><net_sink comp="3383" pin=0"/></net>

<net id="3387"><net_src comp="3383" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="3388"><net_src comp="3383" pin="1"/><net_sink comp="1178" pin=2"/></net>

<net id="3392"><net_src comp="967" pin="4"/><net_sink comp="3389" pin=0"/></net>

<net id="3393"><net_src comp="3389" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="3394"><net_src comp="3389" pin="1"/><net_sink comp="1777" pin=1"/></net>

<net id="3398"><net_src comp="991" pin="4"/><net_sink comp="3395" pin=0"/></net>

<net id="3399"><net_src comp="3395" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="3400"><net_src comp="3395" pin="1"/><net_sink comp="1801" pin=1"/></net>

<net id="3404"><net_src comp="1005" pin="1"/><net_sink comp="3401" pin=0"/></net>

<net id="3405"><net_src comp="3401" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="3409"><net_src comp="1010" pin="1"/><net_sink comp="3406" pin=0"/></net>

<net id="3410"><net_src comp="3406" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="3414"><net_src comp="1015" pin="1"/><net_sink comp="3411" pin=0"/></net>

<net id="3415"><net_src comp="3411" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="3419"><net_src comp="1020" pin="1"/><net_sink comp="3416" pin=0"/></net>

<net id="3420"><net_src comp="3416" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="3424"><net_src comp="411" pin="7"/><net_sink comp="3421" pin=0"/></net>

<net id="3425"><net_src comp="3421" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="3426"><net_src comp="3421" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="3427"><net_src comp="3421" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="3431"><net_src comp="401" pin="3"/><net_sink comp="3428" pin=0"/></net>

<net id="3432"><net_src comp="3428" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="3433"><net_src comp="3428" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="3434"><net_src comp="3428" pin="1"/><net_sink comp="1531" pin=1"/></net>

<net id="3438"><net_src comp="411" pin="3"/><net_sink comp="3435" pin=0"/></net>

<net id="3439"><net_src comp="3435" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="3440"><net_src comp="3435" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="3444"><net_src comp="1025" pin="4"/><net_sink comp="3441" pin=0"/></net>

<net id="3445"><net_src comp="3441" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="3446"><net_src comp="3441" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="3447"><net_src comp="3441" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="3448"><net_src comp="3441" pin="1"/><net_sink comp="2075" pin=0"/></net>

<net id="3452"><net_src comp="1077" pin="4"/><net_sink comp="3449" pin=0"/></net>

<net id="3453"><net_src comp="3449" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="3457"><net_src comp="1087" pin="4"/><net_sink comp="3454" pin=0"/></net>

<net id="3458"><net_src comp="3454" pin="1"/><net_sink comp="1478" pin=1"/></net>

<net id="3462"><net_src comp="1111" pin="4"/><net_sink comp="3459" pin=0"/></net>

<net id="3463"><net_src comp="3459" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="3464"><net_src comp="3459" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="3468"><net_src comp="423" pin="7"/><net_sink comp="3465" pin=0"/></net>

<net id="3469"><net_src comp="3465" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="3470"><net_src comp="3465" pin="1"/><net_sink comp="2915" pin=0"/></net>

<net id="3474"><net_src comp="433" pin="7"/><net_sink comp="3471" pin=0"/></net>

<net id="3475"><net_src comp="3471" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="3476"><net_src comp="3471" pin="1"/><net_sink comp="2919" pin=0"/></net>

<net id="3480"><net_src comp="423" pin="3"/><net_sink comp="3477" pin=0"/></net>

<net id="3481"><net_src comp="3477" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="3482"><net_src comp="3477" pin="1"/><net_sink comp="2923" pin=0"/></net>

<net id="3486"><net_src comp="433" pin="3"/><net_sink comp="3483" pin=0"/></net>

<net id="3487"><net_src comp="3483" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="3488"><net_src comp="3483" pin="1"/><net_sink comp="2935" pin=0"/></net>

<net id="3492"><net_src comp="350" pin="3"/><net_sink comp="3489" pin=0"/></net>

<net id="3493"><net_src comp="3489" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="3494"><net_src comp="3489" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="3495"><net_src comp="3489" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="3499"><net_src comp="350" pin="7"/><net_sink comp="3496" pin=0"/></net>

<net id="3500"><net_src comp="3496" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="3501"><net_src comp="3496" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="3502"><net_src comp="3496" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="3506"><net_src comp="1125" pin="1"/><net_sink comp="3503" pin=0"/></net>

<net id="3507"><net_src comp="3503" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="3511"><net_src comp="1130" pin="1"/><net_sink comp="3508" pin=0"/></net>

<net id="3512"><net_src comp="3508" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="3516"><net_src comp="1138" pin="1"/><net_sink comp="3513" pin=0"/></net>

<net id="3517"><net_src comp="3513" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="3521"><net_src comp="1143" pin="1"/><net_sink comp="3518" pin=0"/></net>

<net id="3522"><net_src comp="3518" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="3526"><net_src comp="1147" pin="4"/><net_sink comp="3523" pin=0"/></net>

<net id="3527"><net_src comp="3523" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="3528"><net_src comp="3523" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="3529"><net_src comp="3523" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="3530"><net_src comp="3523" pin="1"/><net_sink comp="2579" pin=0"/></net>

<net id="3534"><net_src comp="1157" pin="4"/><net_sink comp="3531" pin=0"/></net>

<net id="3535"><net_src comp="3531" pin="1"/><net_sink comp="2582" pin=0"/></net>

<net id="3539"><net_src comp="1209" pin="4"/><net_sink comp="3536" pin=0"/></net>

<net id="3540"><net_src comp="3536" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="3544"><net_src comp="1219" pin="4"/><net_sink comp="3541" pin=0"/></net>

<net id="3545"><net_src comp="3541" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="3549"><net_src comp="1243" pin="4"/><net_sink comp="3546" pin=0"/></net>

<net id="3550"><net_src comp="3546" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="3551"><net_src comp="3546" pin="1"/><net_sink comp="1896" pin=1"/></net>

<net id="3555"><net_src comp="1267" pin="4"/><net_sink comp="3552" pin=0"/></net>

<net id="3556"><net_src comp="3552" pin="1"/><net_sink comp="1830" pin=1"/></net>

<net id="3557"><net_src comp="3552" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="3561"><net_src comp="1277" pin="1"/><net_sink comp="3558" pin=0"/></net>

<net id="3562"><net_src comp="3558" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="3566"><net_src comp="1285" pin="1"/><net_sink comp="3563" pin=0"/></net>

<net id="3567"><net_src comp="3563" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="3571"><net_src comp="401" pin="3"/><net_sink comp="3568" pin=0"/></net>

<net id="3572"><net_src comp="3568" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="3573"><net_src comp="3568" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="3574"><net_src comp="3568" pin="1"/><net_sink comp="1632" pin=1"/></net>

<net id="3578"><net_src comp="1289" pin="1"/><net_sink comp="3575" pin=0"/></net>

<net id="3579"><net_src comp="3575" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="3583"><net_src comp="1294" pin="1"/><net_sink comp="3580" pin=0"/></net>

<net id="3584"><net_src comp="3580" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="3588"><net_src comp="1298" pin="1"/><net_sink comp="3585" pin=0"/></net>

<net id="3589"><net_src comp="3585" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="3593"><net_src comp="1302" pin="1"/><net_sink comp="3590" pin=0"/></net>

<net id="3594"><net_src comp="3590" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="3598"><net_src comp="1305" pin="1"/><net_sink comp="3595" pin=0"/></net>

<net id="3599"><net_src comp="3595" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="3603"><net_src comp="469" pin="3"/><net_sink comp="3600" pin=0"/></net>

<net id="3604"><net_src comp="3600" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="3608"><net_src comp="1313" pin="2"/><net_sink comp="3605" pin=0"/></net>

<net id="3612"><net_src comp="1332" pin="4"/><net_sink comp="3609" pin=0"/></net>

<net id="3613"><net_src comp="3609" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="3614"><net_src comp="3609" pin="1"/><net_sink comp="1698" pin=1"/></net>

<net id="3618"><net_src comp="1342" pin="1"/><net_sink comp="3615" pin=0"/></net>

<net id="3619"><net_src comp="3615" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="3620"><net_src comp="3615" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="3621"><net_src comp="3615" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="3622"><net_src comp="3615" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="3623"><net_src comp="3615" pin="1"/><net_sink comp="1843" pin=0"/></net>

<net id="3624"><net_src comp="3615" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="3628"><net_src comp="433" pin="7"/><net_sink comp="3625" pin=0"/></net>

<net id="3629"><net_src comp="3625" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="3630"><net_src comp="3625" pin="1"/><net_sink comp="2927" pin=0"/></net>

<net id="3634"><net_src comp="433" pin="3"/><net_sink comp="3631" pin=0"/></net>

<net id="3635"><net_src comp="3631" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="3636"><net_src comp="3631" pin="1"/><net_sink comp="2955" pin=0"/></net>

<net id="3640"><net_src comp="423" pin="7"/><net_sink comp="3637" pin=0"/></net>

<net id="3641"><net_src comp="3637" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="3642"><net_src comp="3637" pin="1"/><net_sink comp="2939" pin=0"/></net>

<net id="3646"><net_src comp="423" pin="3"/><net_sink comp="3643" pin=0"/></net>

<net id="3647"><net_src comp="3643" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="3648"><net_src comp="3643" pin="1"/><net_sink comp="2943" pin=0"/></net>

<net id="3652"><net_src comp="1363" pin="1"/><net_sink comp="3649" pin=0"/></net>

<net id="3653"><net_src comp="3649" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="3657"><net_src comp="1366" pin="1"/><net_sink comp="3654" pin=0"/></net>

<net id="3658"><net_src comp="3654" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="3662"><net_src comp="1371" pin="1"/><net_sink comp="3659" pin=0"/></net>

<net id="3663"><net_src comp="3659" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="3667"><net_src comp="1375" pin="1"/><net_sink comp="3664" pin=0"/></net>

<net id="3668"><net_src comp="3664" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="3672"><net_src comp="1382" pin="1"/><net_sink comp="3669" pin=0"/></net>

<net id="3673"><net_src comp="3669" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="3677"><net_src comp="1387" pin="1"/><net_sink comp="3674" pin=0"/></net>

<net id="3678"><net_src comp="3674" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="3682"><net_src comp="1391" pin="1"/><net_sink comp="3679" pin=0"/></net>

<net id="3683"><net_src comp="3679" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="3687"><net_src comp="1394" pin="1"/><net_sink comp="3684" pin=0"/></net>

<net id="3688"><net_src comp="3684" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="3689"><net_src comp="3684" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="3690"><net_src comp="3684" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="3691"><net_src comp="3684" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="3692"><net_src comp="3684" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="3693"><net_src comp="3684" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="3694"><net_src comp="3684" pin="1"/><net_sink comp="2071" pin=0"/></net>

<net id="3698"><net_src comp="486" pin="3"/><net_sink comp="3695" pin=0"/></net>

<net id="3699"><net_src comp="3695" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="3703"><net_src comp="1401" pin="2"/><net_sink comp="3700" pin=0"/></net>

<net id="3707"><net_src comp="1420" pin="4"/><net_sink comp="3704" pin=0"/></net>

<net id="3708"><net_src comp="3704" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="3709"><net_src comp="3704" pin="1"/><net_sink comp="1944" pin=1"/></net>

<net id="3713"><net_src comp="1452" pin="1"/><net_sink comp="3710" pin=0"/></net>

<net id="3714"><net_src comp="3710" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="3718"><net_src comp="1457" pin="1"/><net_sink comp="3715" pin=0"/></net>

<net id="3719"><net_src comp="3715" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="3723"><net_src comp="1462" pin="1"/><net_sink comp="3720" pin=0"/></net>

<net id="3724"><net_src comp="3720" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="3728"><net_src comp="1466" pin="1"/><net_sink comp="3725" pin=0"/></net>

<net id="3729"><net_src comp="3725" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="3733"><net_src comp="1478" pin="2"/><net_sink comp="3730" pin=0"/></net>

<net id="3734"><net_src comp="3730" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="3738"><net_src comp="1497" pin="4"/><net_sink comp="3735" pin=0"/></net>

<net id="3739"><net_src comp="3735" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="3740"><net_src comp="3735" pin="1"/><net_sink comp="1968" pin=1"/></net>

<net id="3744"><net_src comp="1521" pin="4"/><net_sink comp="3741" pin=0"/></net>

<net id="3745"><net_src comp="3741" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="3746"><net_src comp="3741" pin="1"/><net_sink comp="1920" pin=1"/></net>

<net id="3750"><net_src comp="1544" pin="4"/><net_sink comp="3747" pin=0"/></net>

<net id="3751"><net_src comp="3747" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="3752"><net_src comp="3747" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="3756"><net_src comp="1345" pin="2"/><net_sink comp="3753" pin=0"/></net>

<net id="3757"><net_src comp="3753" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="3761"><net_src comp="1351" pin="2"/><net_sink comp="3758" pin=0"/></net>

<net id="3762"><net_src comp="3758" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="3766"><net_src comp="1357" pin="2"/><net_sink comp="3763" pin=0"/></net>

<net id="3767"><net_src comp="3763" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="3771"><net_src comp="423" pin="7"/><net_sink comp="3768" pin=0"/></net>

<net id="3772"><net_src comp="3768" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="3773"><net_src comp="3768" pin="1"/><net_sink comp="2931" pin=0"/></net>

<net id="3777"><net_src comp="433" pin="7"/><net_sink comp="3774" pin=0"/></net>

<net id="3778"><net_src comp="3774" pin="1"/><net_sink comp="2975" pin=1"/></net>

<net id="3779"><net_src comp="3774" pin="1"/><net_sink comp="2986" pin=1"/></net>

<net id="3783"><net_src comp="1558" pin="1"/><net_sink comp="3780" pin=0"/></net>

<net id="3784"><net_src comp="3780" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="3788"><net_src comp="1561" pin="1"/><net_sink comp="3785" pin=0"/></net>

<net id="3789"><net_src comp="3785" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="3793"><net_src comp="1564" pin="2"/><net_sink comp="3790" pin=0"/></net>

<net id="3794"><net_src comp="3790" pin="1"/><net_sink comp="1735" pin=0"/></net>

<net id="3798"><net_src comp="1583" pin="4"/><net_sink comp="3795" pin=0"/></net>

<net id="3799"><net_src comp="3795" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="3800"><net_src comp="3795" pin="1"/><net_sink comp="1872" pin=1"/></net>

<net id="3804"><net_src comp="1430" pin="2"/><net_sink comp="3801" pin=0"/></net>

<net id="3805"><net_src comp="3801" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="3809"><net_src comp="1436" pin="2"/><net_sink comp="3806" pin=0"/></net>

<net id="3810"><net_src comp="3806" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="3814"><net_src comp="1442" pin="2"/><net_sink comp="3811" pin=0"/></net>

<net id="3815"><net_src comp="3811" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="3819"><net_src comp="1606" pin="1"/><net_sink comp="3816" pin=0"/></net>

<net id="3820"><net_src comp="3816" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="3824"><net_src comp="1645" pin="4"/><net_sink comp="3821" pin=0"/></net>

<net id="3825"><net_src comp="3821" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="3826"><net_src comp="3821" pin="1"/><net_sink comp="1992" pin=1"/></net>

<net id="3830"><net_src comp="1674" pin="2"/><net_sink comp="3827" pin=0"/></net>

<net id="3831"><net_src comp="3827" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="3835"><net_src comp="1698" pin="2"/><net_sink comp="3832" pin=0"/></net>

<net id="3836"><net_src comp="3832" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="3840"><net_src comp="1727" pin="2"/><net_sink comp="3837" pin=0"/></net>

<net id="3841"><net_src comp="3837" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="3845"><net_src comp="433" pin="3"/><net_sink comp="3842" pin=0"/></net>

<net id="3846"><net_src comp="3842" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="3847"><net_src comp="3842" pin="1"/><net_sink comp="3026" pin=1"/></net>

<net id="3851"><net_src comp="423" pin="3"/><net_sink comp="3848" pin=0"/></net>

<net id="3852"><net_src comp="3848" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="3853"><net_src comp="3848" pin="1"/><net_sink comp="2959" pin=0"/></net>

<net id="3857"><net_src comp="1732" pin="1"/><net_sink comp="3854" pin=0"/></net>

<net id="3858"><net_src comp="3854" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="3862"><net_src comp="1777" pin="2"/><net_sink comp="3859" pin=0"/></net>

<net id="3863"><net_src comp="3859" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="3867"><net_src comp="1593" pin="2"/><net_sink comp="3864" pin=0"/></net>

<net id="3868"><net_src comp="3864" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="3872"><net_src comp="1801" pin="2"/><net_sink comp="3869" pin=0"/></net>

<net id="3873"><net_src comp="3869" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="3877"><net_src comp="1598" pin="2"/><net_sink comp="3874" pin=0"/></net>

<net id="3878"><net_src comp="3874" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="3882"><net_src comp="1830" pin="2"/><net_sink comp="3879" pin=0"/></net>

<net id="3883"><net_src comp="3879" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="3887"><net_src comp="1835" pin="1"/><net_sink comp="3884" pin=0"/></net>

<net id="3888"><net_src comp="3884" pin="1"/><net_sink comp="1843" pin=1"/></net>

<net id="3892"><net_src comp="1839" pin="1"/><net_sink comp="3889" pin=0"/></net>

<net id="3893"><net_src comp="3889" pin="1"/><net_sink comp="1848" pin=1"/></net>

<net id="3897"><net_src comp="1703" pin="2"/><net_sink comp="3894" pin=0"/></net>

<net id="3898"><net_src comp="3894" pin="1"/><net_sink comp="1901" pin=0"/></net>

<net id="3902"><net_src comp="423" pin="7"/><net_sink comp="3899" pin=0"/></net>

<net id="3903"><net_src comp="3899" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="3904"><net_src comp="3899" pin="1"/><net_sink comp="3009" pin=1"/></net>

<net id="3908"><net_src comp="433" pin="7"/><net_sink comp="3905" pin=0"/></net>

<net id="3909"><net_src comp="3905" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="3910"><net_src comp="3905" pin="1"/><net_sink comp="3037" pin=1"/></net>

<net id="3911"><net_src comp="3905" pin="1"/><net_sink comp="3048" pin=1"/></net>

<net id="3915"><net_src comp="713" pin="2"/><net_sink comp="3912" pin=0"/></net>

<net id="3916"><net_src comp="3912" pin="1"/><net_sink comp="1997" pin=0"/></net>

<net id="3920"><net_src comp="1872" pin="2"/><net_sink comp="3917" pin=0"/></net>

<net id="3921"><net_src comp="3917" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="3925"><net_src comp="1806" pin="2"/><net_sink comp="3922" pin=0"/></net>

<net id="3926"><net_src comp="3922" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="3930"><net_src comp="1896" pin="2"/><net_sink comp="3927" pin=0"/></net>

<net id="3931"><net_src comp="3927" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="3935"><net_src comp="719" pin="2"/><net_sink comp="3932" pin=0"/></net>

<net id="3936"><net_src comp="3932" pin="1"/><net_sink comp="2007" pin=0"/></net>

<net id="3940"><net_src comp="1843" pin="2"/><net_sink comp="3937" pin=0"/></net>

<net id="3941"><net_src comp="3937" pin="1"/><net_sink comp="1949" pin=0"/></net>

<net id="3945"><net_src comp="1848" pin="2"/><net_sink comp="3942" pin=0"/></net>

<net id="3946"><net_src comp="3942" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="3950"><net_src comp="1920" pin="2"/><net_sink comp="3947" pin=0"/></net>

<net id="3951"><net_src comp="3947" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="3955"><net_src comp="713" pin="2"/><net_sink comp="3952" pin=0"/></net>

<net id="3956"><net_src comp="3952" pin="1"/><net_sink comp="2002" pin=0"/></net>

<net id="3960"><net_src comp="1944" pin="2"/><net_sink comp="3957" pin=0"/></net>

<net id="3961"><net_src comp="3957" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="3965"><net_src comp="719" pin="2"/><net_sink comp="3962" pin=0"/></net>

<net id="3966"><net_src comp="3962" pin="1"/><net_sink comp="2012" pin=0"/></net>

<net id="3970"><net_src comp="1968" pin="2"/><net_sink comp="3967" pin=0"/></net>

<net id="3971"><net_src comp="3967" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="3975"><net_src comp="1992" pin="2"/><net_sink comp="3972" pin=0"/></net>

<net id="3976"><net_src comp="3972" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="3980"><net_src comp="423" pin="7"/><net_sink comp="3977" pin=0"/></net>

<net id="3981"><net_src comp="3977" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="3982"><net_src comp="3977" pin="1"/><net_sink comp="2842" pin=1"/></net>

<net id="3983"><net_src comp="3977" pin="1"/><net_sink comp="2853" pin=1"/></net>

<net id="3987"><net_src comp="433" pin="7"/><net_sink comp="3984" pin=0"/></net>

<net id="3988"><net_src comp="3984" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="3989"><net_src comp="3984" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="3993"><net_src comp="1997" pin="2"/><net_sink comp="3990" pin=0"/></net>

<net id="3994"><net_src comp="3990" pin="1"/><net_sink comp="2017" pin=1"/></net>

<net id="3998"><net_src comp="2002" pin="2"/><net_sink comp="3995" pin=0"/></net>

<net id="3999"><net_src comp="3995" pin="1"/><net_sink comp="2017" pin=0"/></net>

<net id="4003"><net_src comp="2007" pin="2"/><net_sink comp="4000" pin=0"/></net>

<net id="4004"><net_src comp="4000" pin="1"/><net_sink comp="2031" pin=1"/></net>

<net id="4008"><net_src comp="2012" pin="2"/><net_sink comp="4005" pin=0"/></net>

<net id="4009"><net_src comp="4005" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="4013"><net_src comp="2021" pin="4"/><net_sink comp="4010" pin=0"/></net>

<net id="4014"><net_src comp="4010" pin="1"/><net_sink comp="2071" pin=1"/></net>

<net id="4015"><net_src comp="4010" pin="1"/><net_sink comp="2504" pin=1"/></net>

<net id="4019"><net_src comp="2035" pin="4"/><net_sink comp="4016" pin=0"/></net>

<net id="4020"><net_src comp="4016" pin="1"/><net_sink comp="2078" pin=1"/></net>

<net id="4024"><net_src comp="2049" pin="1"/><net_sink comp="4021" pin=0"/></net>

<net id="4025"><net_src comp="4021" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="4026"><net_src comp="4021" pin="1"/><net_sink comp="2244" pin=1"/></net>

<net id="4030"><net_src comp="2061" pin="1"/><net_sink comp="4027" pin=0"/></net>

<net id="4031"><net_src comp="4027" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="4035"><net_src comp="2066" pin="1"/><net_sink comp="4032" pin=0"/></net>

<net id="4036"><net_src comp="4032" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="4040"><net_src comp="2071" pin="2"/><net_sink comp="4037" pin=0"/></net>

<net id="4041"><net_src comp="4037" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="4042"><net_src comp="4037" pin="1"/><net_sink comp="2112" pin=0"/></net>

<net id="4046"><net_src comp="2078" pin="2"/><net_sink comp="4043" pin=0"/></net>

<net id="4047"><net_src comp="4043" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="4048"><net_src comp="4043" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="4049"><net_src comp="4043" pin="1"/><net_sink comp="2682" pin=0"/></net>

<net id="4053"><net_src comp="2091" pin="1"/><net_sink comp="4050" pin=0"/></net>

<net id="4054"><net_src comp="4050" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="4055"><net_src comp="4050" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="4059"><net_src comp="2096" pin="1"/><net_sink comp="4056" pin=0"/></net>

<net id="4060"><net_src comp="4056" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="4064"><net_src comp="2101" pin="1"/><net_sink comp="4061" pin=0"/></net>

<net id="4065"><net_src comp="4061" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="4069"><net_src comp="2125" pin="1"/><net_sink comp="4066" pin=0"/></net>

<net id="4070"><net_src comp="4066" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="4071"><net_src comp="4066" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="4075"><net_src comp="2130" pin="1"/><net_sink comp="4072" pin=0"/></net>

<net id="4076"><net_src comp="4072" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="4080"><net_src comp="2135" pin="1"/><net_sink comp="4077" pin=0"/></net>

<net id="4081"><net_src comp="4077" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="4085"><net_src comp="2155" pin="1"/><net_sink comp="4082" pin=0"/></net>

<net id="4086"><net_src comp="4082" pin="1"/><net_sink comp="2273" pin=1"/></net>

<net id="4087"><net_src comp="4082" pin="1"/><net_sink comp="2349" pin=1"/></net>

<net id="4088"><net_src comp="4082" pin="1"/><net_sink comp="2501" pin=0"/></net>

<net id="4089"><net_src comp="4082" pin="1"/><net_sink comp="2542" pin=1"/></net>

<net id="4093"><net_src comp="2167" pin="1"/><net_sink comp="4090" pin=0"/></net>

<net id="4094"><net_src comp="4090" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="4098"><net_src comp="2172" pin="1"/><net_sink comp="4095" pin=0"/></net>

<net id="4099"><net_src comp="4095" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="4103"><net_src comp="2187" pin="1"/><net_sink comp="4100" pin=0"/></net>

<net id="4104"><net_src comp="4100" pin="1"/><net_sink comp="2325" pin=0"/></net>

<net id="4105"><net_src comp="4100" pin="1"/><net_sink comp="2328" pin=1"/></net>

<net id="4109"><net_src comp="2199" pin="1"/><net_sink comp="4106" pin=0"/></net>

<net id="4110"><net_src comp="4106" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="4114"><net_src comp="2204" pin="1"/><net_sink comp="4111" pin=0"/></net>

<net id="4115"><net_src comp="4111" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="4119"><net_src comp="552" pin="2"/><net_sink comp="4116" pin=0"/></net>

<net id="4120"><net_src comp="4116" pin="1"/><net_sink comp="2439" pin=0"/></net>

<net id="4124"><net_src comp="2213" pin="1"/><net_sink comp="4121" pin=0"/></net>

<net id="4125"><net_src comp="4121" pin="1"/><net_sink comp="2387" pin=1"/></net>

<net id="4126"><net_src comp="4121" pin="1"/><net_sink comp="2459" pin=1"/></net>

<net id="4127"><net_src comp="4121" pin="1"/><net_sink comp="2632" pin=0"/></net>

<net id="4128"><net_src comp="4121" pin="1"/><net_sink comp="2665" pin=1"/></net>

<net id="4132"><net_src comp="2225" pin="1"/><net_sink comp="4129" pin=0"/></net>

<net id="4133"><net_src comp="4129" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="4137"><net_src comp="2230" pin="1"/><net_sink comp="4134" pin=0"/></net>

<net id="4138"><net_src comp="4134" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="4142"><net_src comp="423" pin="7"/><net_sink comp="4139" pin=0"/></net>

<net id="4143"><net_src comp="4139" pin="1"/><net_sink comp="2261" pin=0"/></net>

<net id="4144"><net_src comp="4139" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="4148"><net_src comp="433" pin="7"/><net_sink comp="4145" pin=0"/></net>

<net id="4149"><net_src comp="4145" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="4150"><net_src comp="4145" pin="1"/><net_sink comp="2951" pin=0"/></net>

<net id="4154"><net_src comp="632" pin="3"/><net_sink comp="4151" pin=0"/></net>

<net id="4155"><net_src comp="4151" pin="1"/><net_sink comp="2371" pin=0"/></net>

<net id="4156"><net_src comp="4151" pin="1"/><net_sink comp="2603" pin=0"/></net>

<net id="4160"><net_src comp="2255" pin="2"/><net_sink comp="4157" pin=0"/></net>

<net id="4161"><net_src comp="4157" pin="1"/><net_sink comp="2298" pin=1"/></net>

<net id="4165"><net_src comp="2267" pin="2"/><net_sink comp="4162" pin=0"/></net>

<net id="4166"><net_src comp="4162" pin="1"/><net_sink comp="2345" pin=0"/></net>

<net id="4170"><net_src comp="2284" pin="2"/><net_sink comp="4167" pin=0"/></net>

<net id="4171"><net_src comp="4167" pin="1"/><net_sink comp="2362" pin=1"/></net>

<net id="4175"><net_src comp="2319" pin="2"/><net_sink comp="4172" pin=0"/></net>

<net id="4176"><net_src comp="4172" pin="1"/><net_sink comp="2382" pin=0"/></net>

<net id="4180"><net_src comp="632" pin="3"/><net_sink comp="4177" pin=0"/></net>

<net id="4181"><net_src comp="4177" pin="1"/><net_sink comp="2481" pin=0"/></net>

<net id="4182"><net_src comp="4177" pin="1"/><net_sink comp="2737" pin=0"/></net>

<net id="4186"><net_src comp="2339" pin="2"/><net_sink comp="4183" pin=0"/></net>

<net id="4187"><net_src comp="4183" pin="1"/><net_sink comp="2412" pin=1"/></net>

<net id="4191"><net_src comp="2345" pin="1"/><net_sink comp="4188" pin=0"/></net>

<net id="4192"><net_src comp="4188" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="4196"><net_src comp="2382" pin="2"/><net_sink comp="4193" pin=0"/></net>

<net id="4197"><net_src comp="4193" pin="1"/><net_sink comp="2454" pin=0"/></net>

<net id="4198"><net_src comp="4193" pin="1"/><net_sink comp="2512" pin=2"/></net>

<net id="4202"><net_src comp="552" pin="2"/><net_sink comp="4199" pin=0"/></net>

<net id="4203"><net_src comp="4199" pin="1"/><net_sink comp="2559" pin=0"/></net>

<net id="4207"><net_src comp="2398" pin="2"/><net_sink comp="4204" pin=0"/></net>

<net id="4208"><net_src comp="4204" pin="1"/><net_sink comp="2472" pin=1"/></net>

<net id="4212"><net_src comp="2433" pin="2"/><net_sink comp="4209" pin=0"/></net>

<net id="4213"><net_src comp="4209" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="4217"><net_src comp="2444" pin="4"/><net_sink comp="4214" pin=0"/></net>

<net id="4218"><net_src comp="4214" pin="1"/><net_sink comp="2504" pin=0"/></net>

<net id="4222"><net_src comp="2454" pin="2"/><net_sink comp="4219" pin=0"/></net>

<net id="4223"><net_src comp="4219" pin="1"/><net_sink comp="2512" pin=0"/></net>

<net id="4227"><net_src comp="2492" pin="2"/><net_sink comp="4224" pin=0"/></net>

<net id="4228"><net_src comp="4224" pin="1"/><net_sink comp="2574" pin=0"/></net>

<net id="4229"><net_src comp="4224" pin="1"/><net_sink comp="2635" pin=2"/></net>

<net id="4233"><net_src comp="2497" pin="1"/><net_sink comp="4230" pin=0"/></net>

<net id="4234"><net_src comp="4230" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="4238"><net_src comp="2504" pin="2"/><net_sink comp="4235" pin=0"/></net>

<net id="4239"><net_src comp="4235" pin="1"/><net_sink comp="2585" pin=1"/></net>

<net id="4243"><net_src comp="2508" pin="1"/><net_sink comp="4240" pin=0"/></net>

<net id="4244"><net_src comp="4240" pin="1"/><net_sink comp="2621" pin=0"/></net>

<net id="4248"><net_src comp="2528" pin="3"/><net_sink comp="4245" pin=0"/></net>

<net id="4249"><net_src comp="4245" pin="1"/><net_sink comp="2616" pin=1"/></net>

<net id="4253"><net_src comp="2553" pin="2"/><net_sink comp="4250" pin=0"/></net>

<net id="4254"><net_src comp="4250" pin="1"/><net_sink comp="2590" pin=1"/></net>

<net id="4258"><net_src comp="2564" pin="4"/><net_sink comp="4255" pin=0"/></net>

<net id="4259"><net_src comp="4255" pin="1"/><net_sink comp="2682" pin=1"/></net>

<net id="4263"><net_src comp="2574" pin="2"/><net_sink comp="4260" pin=0"/></net>

<net id="4264"><net_src comp="4260" pin="1"/><net_sink comp="2635" pin=0"/></net>

<net id="4268"><net_src comp="2585" pin="2"/><net_sink comp="4265" pin=0"/></net>

<net id="4269"><net_src comp="4265" pin="1"/><net_sink comp="2755" pin=0"/></net>

<net id="4270"><net_src comp="4265" pin="1"/><net_sink comp="2759" pin=1"/></net>

<net id="4274"><net_src comp="2610" pin="2"/><net_sink comp="4271" pin=0"/></net>

<net id="4275"><net_src comp="4271" pin="1"/><net_sink comp="2702" pin=0"/></net>

<net id="4276"><net_src comp="4271" pin="1"/><net_sink comp="2707" pin=2"/></net>

<net id="4280"><net_src comp="2616" pin="2"/><net_sink comp="4277" pin=0"/></net>

<net id="4281"><net_src comp="4277" pin="1"/><net_sink comp="2696" pin=0"/></net>

<net id="4282"><net_src comp="4277" pin="1"/><net_sink comp="2699" pin=0"/></net>

<net id="4286"><net_src comp="2651" pin="3"/><net_sink comp="4283" pin=0"/></net>

<net id="4287"><net_src comp="4283" pin="1"/><net_sink comp="2750" pin=1"/></net>

<net id="4291"><net_src comp="2676" pin="2"/><net_sink comp="4288" pin=0"/></net>

<net id="4292"><net_src comp="4288" pin="1"/><net_sink comp="2724" pin=1"/></net>

<net id="4296"><net_src comp="2682" pin="2"/><net_sink comp="4293" pin=0"/></net>

<net id="4297"><net_src comp="4293" pin="1"/><net_sink comp="2755" pin=1"/></net>

<net id="4298"><net_src comp="4293" pin="1"/><net_sink comp="2759" pin=0"/></net>

<net id="4302"><net_src comp="627" pin="2"/><net_sink comp="4299" pin=0"/></net>

<net id="4303"><net_src comp="4299" pin="1"/><net_sink comp="3065" pin=0"/></net>

<net id="4307"><net_src comp="2707" pin="3"/><net_sink comp="4304" pin=0"/></net>

<net id="4308"><net_src comp="4304" pin="1"/><net_sink comp="2766" pin=0"/></net>

<net id="4312"><net_src comp="2714" pin="1"/><net_sink comp="4309" pin=0"/></net>

<net id="4313"><net_src comp="4309" pin="1"/><net_sink comp="2771" pin=2"/></net>

<net id="4317"><net_src comp="2718" pin="2"/><net_sink comp="4314" pin=0"/></net>

<net id="4318"><net_src comp="4314" pin="1"/><net_sink comp="2763" pin=0"/></net>

<net id="4319"><net_src comp="4314" pin="1"/><net_sink comp="2771" pin=1"/></net>

<net id="4323"><net_src comp="2744" pin="2"/><net_sink comp="4320" pin=0"/></net>

<net id="4324"><net_src comp="4320" pin="1"/><net_sink comp="2789" pin=0"/></net>

<net id="4325"><net_src comp="4320" pin="1"/><net_sink comp="2794" pin=2"/></net>

<net id="4329"><net_src comp="2750" pin="2"/><net_sink comp="4326" pin=0"/></net>

<net id="4330"><net_src comp="4326" pin="1"/><net_sink comp="2783" pin=0"/></net>

<net id="4331"><net_src comp="4326" pin="1"/><net_sink comp="2786" pin=0"/></net>

<net id="4335"><net_src comp="2755" pin="2"/><net_sink comp="4332" pin=0"/></net>

<net id="4336"><net_src comp="4332" pin="1"/><net_sink comp="2811" pin=1"/></net>

<net id="4337"><net_src comp="4332" pin="1"/><net_sink comp="2822" pin=1"/></net>

<net id="4338"><net_src comp="4332" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="4342"><net_src comp="2759" pin="2"/><net_sink comp="4339" pin=0"/></net>

<net id="4343"><net_src comp="4339" pin="1"/><net_sink comp="2839" pin=0"/></net>

<net id="4344"><net_src comp="4339" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="4348"><net_src comp="2794" pin="3"/><net_sink comp="4345" pin=0"/></net>

<net id="4349"><net_src comp="4345" pin="1"/><net_sink comp="2882" pin=0"/></net>

<net id="4353"><net_src comp="2801" pin="1"/><net_sink comp="4350" pin=0"/></net>

<net id="4354"><net_src comp="4350" pin="1"/><net_sink comp="2887" pin=2"/></net>

<net id="4358"><net_src comp="2805" pin="2"/><net_sink comp="4355" pin=0"/></net>

<net id="4359"><net_src comp="4355" pin="1"/><net_sink comp="2879" pin=0"/></net>

<net id="4360"><net_src comp="4355" pin="1"/><net_sink comp="2887" pin=1"/></net>

<net id="4364"><net_src comp="2833" pin="2"/><net_sink comp="4361" pin=0"/></net>

<net id="4365"><net_src comp="4361" pin="1"/><net_sink comp="2899" pin=0"/></net>

<net id="4369"><net_src comp="2864" pin="2"/><net_sink comp="4366" pin=0"/></net>

<net id="4370"><net_src comp="4366" pin="1"/><net_sink comp="2902" pin=0"/></net>

<net id="4374"><net_src comp="601" pin="2"/><net_sink comp="4371" pin=0"/></net>

<net id="4375"><net_src comp="4371" pin="1"/><net_sink comp="3136" pin=0"/></net>

<net id="4379"><net_src comp="2873" pin="2"/><net_sink comp="4376" pin=0"/></net>

<net id="4380"><net_src comp="4376" pin="1"/><net_sink comp="2947" pin=0"/></net>

<net id="4384"><net_src comp="2902" pin="2"/><net_sink comp="4381" pin=0"/></net>

<net id="4385"><net_src comp="4381" pin="1"/><net_sink comp="3110" pin=0"/></net>

<net id="4389"><net_src comp="2907" pin="1"/><net_sink comp="4386" pin=0"/></net>

<net id="4390"><net_src comp="4386" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="4394"><net_src comp="2911" pin="1"/><net_sink comp="4391" pin=0"/></net>

<net id="4395"><net_src comp="4391" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="4399"><net_src comp="2915" pin="1"/><net_sink comp="4396" pin=0"/></net>

<net id="4400"><net_src comp="4396" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="4404"><net_src comp="2919" pin="1"/><net_sink comp="4401" pin=0"/></net>

<net id="4405"><net_src comp="4401" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="4409"><net_src comp="2923" pin="1"/><net_sink comp="4406" pin=0"/></net>

<net id="4410"><net_src comp="4406" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="4414"><net_src comp="2927" pin="1"/><net_sink comp="4411" pin=0"/></net>

<net id="4415"><net_src comp="4411" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="4419"><net_src comp="2931" pin="1"/><net_sink comp="4416" pin=0"/></net>

<net id="4420"><net_src comp="4416" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="4424"><net_src comp="2935" pin="1"/><net_sink comp="4421" pin=0"/></net>

<net id="4425"><net_src comp="4421" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="4429"><net_src comp="2939" pin="1"/><net_sink comp="4426" pin=0"/></net>

<net id="4430"><net_src comp="4426" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="4434"><net_src comp="2943" pin="1"/><net_sink comp="4431" pin=0"/></net>

<net id="4435"><net_src comp="4431" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="4439"><net_src comp="2947" pin="1"/><net_sink comp="4436" pin=0"/></net>

<net id="4440"><net_src comp="4436" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="4444"><net_src comp="2951" pin="1"/><net_sink comp="4441" pin=0"/></net>

<net id="4445"><net_src comp="4441" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="4449"><net_src comp="2955" pin="1"/><net_sink comp="4446" pin=0"/></net>

<net id="4450"><net_src comp="4446" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="4454"><net_src comp="2959" pin="1"/><net_sink comp="4451" pin=0"/></net>

<net id="4455"><net_src comp="4451" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="4459"><net_src comp="607" pin="2"/><net_sink comp="4456" pin=0"/></net>

<net id="4460"><net_src comp="4456" pin="1"/><net_sink comp="2963" pin=0"/></net>

<net id="4464"><net_src comp="612" pin="2"/><net_sink comp="4461" pin=0"/></net>

<net id="4465"><net_src comp="4461" pin="1"/><net_sink comp="2966" pin=0"/></net>

<net id="4469"><net_src comp="617" pin="2"/><net_sink comp="4466" pin=0"/></net>

<net id="4470"><net_src comp="4466" pin="1"/><net_sink comp="3073" pin=0"/></net>

<net id="4474"><net_src comp="581" pin="2"/><net_sink comp="4471" pin=0"/></net>

<net id="4475"><net_src comp="4471" pin="1"/><net_sink comp="3020" pin=0"/></net>

<net id="4479"><net_src comp="586" pin="2"/><net_sink comp="4476" pin=0"/></net>

<net id="4480"><net_src comp="4476" pin="1"/><net_sink comp="3023" pin=0"/></net>

<net id="4484"><net_src comp="2969" pin="2"/><net_sink comp="4481" pin=0"/></net>

<net id="4485"><net_src comp="4481" pin="1"/><net_sink comp="3068" pin=0"/></net>

<net id="4489"><net_src comp="2997" pin="2"/><net_sink comp="4486" pin=0"/></net>

<net id="4490"><net_src comp="4486" pin="1"/><net_sink comp="3084" pin=0"/></net>

<net id="4494"><net_src comp="622" pin="2"/><net_sink comp="4491" pin=0"/></net>

<net id="4495"><net_src comp="4491" pin="1"/><net_sink comp="3098" pin=0"/></net>

<net id="4499"><net_src comp="3003" pin="2"/><net_sink comp="4496" pin=0"/></net>

<net id="4500"><net_src comp="4496" pin="1"/><net_sink comp="3087" pin=0"/></net>

<net id="4504"><net_src comp="3059" pin="2"/><net_sink comp="4501" pin=0"/></net>

<net id="4505"><net_src comp="4501" pin="1"/><net_sink comp="3107" pin=0"/></net>

<net id="4509"><net_src comp="3068" pin="2"/><net_sink comp="4506" pin=0"/></net>

<net id="4510"><net_src comp="4506" pin="1"/><net_sink comp="3113" pin=0"/></net>

<net id="4514"><net_src comp="3073" pin="2"/><net_sink comp="4511" pin=0"/></net>

<net id="4515"><net_src comp="4511" pin="1"/><net_sink comp="3118" pin=0"/></net>

<net id="4519"><net_src comp="3078" pin="2"/><net_sink comp="4516" pin=0"/></net>

<net id="4520"><net_src comp="4516" pin="1"/><net_sink comp="3127" pin=0"/></net>

<net id="4524"><net_src comp="3087" pin="2"/><net_sink comp="4521" pin=0"/></net>

<net id="4525"><net_src comp="4521" pin="1"/><net_sink comp="3170" pin=0"/></net>

<net id="4529"><net_src comp="3092" pin="2"/><net_sink comp="4526" pin=0"/></net>

<net id="4530"><net_src comp="4526" pin="1"/><net_sink comp="3141" pin=0"/></net>

<net id="4534"><net_src comp="3098" pin="2"/><net_sink comp="4531" pin=0"/></net>

<net id="4535"><net_src comp="4531" pin="1"/><net_sink comp="3150" pin=0"/></net>

<net id="4539"><net_src comp="3113" pin="2"/><net_sink comp="4536" pin=0"/></net>

<net id="4540"><net_src comp="4536" pin="1"/><net_sink comp="3183" pin=0"/></net>

<net id="4544"><net_src comp="3121" pin="2"/><net_sink comp="4541" pin=0"/></net>

<net id="4545"><net_src comp="4541" pin="1"/><net_sink comp="3162" pin=1"/></net>

<net id="4549"><net_src comp="3130" pin="2"/><net_sink comp="4546" pin=0"/></net>

<net id="4550"><net_src comp="4546" pin="1"/><net_sink comp="3159" pin=0"/></net>

<net id="4554"><net_src comp="3136" pin="2"/><net_sink comp="4551" pin=0"/></net>

<net id="4555"><net_src comp="4551" pin="1"/><net_sink comp="3167" pin=0"/></net>

<net id="4559"><net_src comp="3144" pin="2"/><net_sink comp="4556" pin=0"/></net>

<net id="4560"><net_src comp="4556" pin="1"/><net_sink comp="3178" pin=1"/></net>

<net id="4564"><net_src comp="3153" pin="2"/><net_sink comp="4561" pin=0"/></net>

<net id="4565"><net_src comp="4561" pin="1"/><net_sink comp="3175" pin=0"/></net>

<net id="4569"><net_src comp="3162" pin="2"/><net_sink comp="4566" pin=0"/></net>

<net id="4570"><net_src comp="4566" pin="1"/><net_sink comp="3186" pin=0"/></net>

<net id="4574"><net_src comp="3170" pin="2"/><net_sink comp="4571" pin=0"/></net>

<net id="4575"><net_src comp="4571" pin="1"/><net_sink comp="3194" pin=1"/></net>

<net id="4579"><net_src comp="3178" pin="2"/><net_sink comp="4576" pin=0"/></net>

<net id="4580"><net_src comp="4576" pin="1"/><net_sink comp="3191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: dec_rlt1 | {22 }
	Port: dec_al1 | {24 }
	Port: dec_rlt2 | {15 }
	Port: dec_al2 | {21 }
	Port: dec_detl | {7 }
	Port: qq4_code4_table | {}
	Port: il | {}
	Port: qq6_code6_table | {}
	Port: dec_nbl | {4 }
	Port: wl_code_table | {}
	Port: ilb_table | {}
	Port: dec_plt1 | {13 }
	Port: dec_plt2 | {13 }
	Port: dec_rh1 | {22 }
	Port: dec_ah1 | {25 }
	Port: dec_rh2 | {16 }
	Port: dec_ah2 | {22 }
	Port: dec_deth | {6 }
	Port: dec_nbh | {3 }
	Port: dec_ph1 | {14 }
	Port: dec_ph2 | {14 }
	Port: xout1 | {35 }
	Port: xout2 | {35 }
	Port: dec_del_bpl | {6 7 8 9 10 }
	Port: dec_del_dltx | {3 4 5 6 }
	Port: dec_del_bph | {5 6 7 8 9 10 }
	Port: dec_del_dhx | {3 4 5 }
	Port: accumc | {4 5 6 7 8 9 10 17 24 }
	Port: accumd | {4 5 6 7 8 9 10 17 24 }
 - Input state : 
	Port: decode : input_r | {1 }
	Port: decode : dec_rlt1 | {15 }
	Port: decode : dec_al1 | {15 }
	Port: decode : dec_rlt2 | {12 }
	Port: decode : dec_al2 | {12 }
	Port: decode : dec_detl | {3 }
	Port: decode : qq4_code4_table | {1 2 }
	Port: decode : il | {1 }
	Port: decode : qq6_code6_table | {1 2 }
	Port: decode : dec_nbl | {2 }
	Port: decode : wl_code_table | {1 2 }
	Port: decode : ilb_table | {4 5 6 }
	Port: decode : dec_plt1 | {13 }
	Port: decode : dec_plt2 | {13 }
	Port: decode : dec_rh1 | {16 }
	Port: decode : dec_ah1 | {16 }
	Port: decode : dec_rh2 | {15 }
	Port: decode : dec_ah2 | {15 }
	Port: decode : dec_deth | {2 }
	Port: decode : dec_nbh | {1 }
	Port: decode : dec_ph1 | {14 }
	Port: decode : dec_ph2 | {14 }
	Port: decode : xout1 | {}
	Port: decode : xout2 | {}
	Port: decode : dec_del_bpl | {1 2 3 4 }
	Port: decode : dec_del_dltx | {1 2 3 4 }
	Port: decode : dec_del_bph | {1 2 3 4 }
	Port: decode : dec_del_dhx | {1 2 3 4 }
	Port: decode : accumc | {1 2 3 4 5 6 7 8 9 15 16 }
	Port: decode : accumd | {1 2 3 4 5 6 7 8 9 15 16 }
  - Chain level:
	State 1
		zext_ln425 : 1
		qq4_code4_table_addr : 2
		qq4_code4_table_load : 3
		zext_ln428 : 1
		qq6_code6_table_addr : 2
		qq6_code6_table_load : 3
		wl_code_table_addr : 2
		wl_code_table_load : 3
		tmp_3 : 1
		zext_ln759 : 1
		shl_ln15 : 1
		zext_ln759_2 : 2
		sub_ln759 : 3
	State 2
		zext_ln639 : 1
		shl_ln : 1
		zext_ln639_2 : 2
		sub_ln639 : 3
		trunc_ln13 : 4
		zext_ln472 : 1
		mul_ln472 : 2
		sext_ln758 : 1
		sext_ln760 : 1
		add_ln760 : 2
	State 3
		zl : 1
		mul_ln589_10 : 1
		zext_ln425_1 : 1
		mul_ln425 : 2
		mul_ln428 : 2
		add_ln640 : 1
		sub_ln672 : 1
		wd3_19 : 2
		sub_ln672_13 : 1
		wd3_15 : 2
		zl_5 : 1
		mul_ln589_15 : 1
		trunc_ln472_1 : 1
		tmp_36 : 1
		select_ln761 : 2
		trunc_ln756 : 3
		icmp_ln763 : 3
		select_ln763 : 4
		store_ln475 : 5
		wd1_2 : 5
		trunc_ln653_2 : 5
		sub_ln672_17 : 1
		wd3_27 : 2
	State 4
		mul_ln589_12 : 1
		mul_ln589_13 : 1
		trunc_ln425_2 : 1
		trunc_ln12 : 1
		tmp_27 : 1
		select_ln641 : 2
		trunc_ln636 : 3
		icmp_ln643 : 3
		select_ln643 : 4
		store_ln433 : 5
		wd1 : 5
		trunc_ln14 : 5
		sub_ln672_15 : 1
		wd3_17 : 2
		sub_ln672_16 : 1
		wd3_18 : 2
		mul_ln589_17 : 1
		mul_ln589_18 : 1
		ilb_table_addr_2 : 1
		ilb_table_load_2 : 2
		sub_ln672_19 : 1
		wd3_23 : 2
		br_ln668 : 1
		mul_ln679_17 : 1
		mul_ln679_19 : 1
		mul_ln679_22 : 1
	State 5
		mul_ln589 : 1
		mul_ln589_11 : 1
		ilb_table_addr : 1
		ilb_table_load : 2
		sub_ln672_14 : 1
		wd3_16 : 2
		br_ln668 : 1
		mul_ln679 : 1
		mul_ln679_13 : 1
		mul_ln679_16 : 1
		mul_ln589_14 : 1
		mul_ln589_16 : 1
		sub_ln672_18 : 1
		wd3_22 : 2
		sub_ln672_21 : 1
		wd3_25 : 2
		sub_ln672_22 : 1
		wd3_26 : 2
	State 6
		sub_ln672_12 : 1
		wd3_14 : 2
		mul_ln679_12 : 1
		mul_ln679_15 : 1
		wd3_21 : 1
		shl_ln657_2 : 2
		store_ln478 : 3
		sub_ln672_20 : 1
		wd3_24 : 2
		tmp_37 : 1
		select_ln666_17 : 2
		add_ln684_17 : 3
		tmp_39 : 1
		select_ln666_19 : 2
		add_ln684_19 : 3
		mul_ln679_21 : 1
		tmp_42 : 1
		select_ln666_22 : 2
		add_ln684_22 : 3
	State 7
		wd3 : 1
		shl_ln11 : 2
		store_ln436 : 3
		tmp_28 : 1
		select_ln666 : 2
		add_ln684 : 3
		tmp_30 : 1
		select_ln666_13 : 2
		add_ln684_13 : 3
		mul_ln679_14 : 1
		tmp_33 : 1
		select_ln666_16 : 2
		add_ln684_16 : 3
		mul_ln679_18 : 1
		mul_ln679_20 : 1
	State 8
		tmp_29 : 1
		select_ln666_12 : 2
		add_ln684_12 : 3
		tmp_32 : 1
		select_ln666_15 : 2
		add_ln684_15 : 3
		tmp_41 : 1
		select_ln666_21 : 2
		add_ln684_21 : 3
		store_ln672 : 1
	State 9
		tmp_31 : 1
		select_ln666_14 : 2
		add_ln684_14 : 3
		store_ln672 : 1
		tmp_38 : 1
		select_ln666_18 : 2
		add_ln684_18 : 3
		tmp_40 : 1
		select_ln666_20 : 2
		add_ln684_20 : 3
	State 10
	State 11
		trunc_ln : 1
		trunc_ln591_2 : 1
	State 12
		pl2 : 1
		sext_ln600_7 : 2
		sext_ln604_4 : 1
		mul_ln604 : 3
		add_ln481 : 1
	State 13
		sext_ln705_4 : 1
		mul_ln705 : 2
		sext_ln708 : 1
		mul_ln708 : 2
		store_ln457 : 1
	State 14
		sext_ln705_6 : 1
		mul_ln705_2 : 2
		sext_ln708_2 : 1
		mul_ln708_2 : 2
		store_ln498 : 1
	State 15
		pl : 1
		sext_ln600 : 2
		sext_ln600_6 : 1
		mul_ln600 : 3
		store_ln455 : 1
		pl2_2 : 1
		sext_ln600_10 : 2
		sext_ln604_6 : 1
		mul_ln604_2 : 3
	State 16
		pl_5 : 1
		sext_ln600_8 : 2
		sext_ln600_9 : 1
		mul_ln600_2 : 3
		store_ln496 : 1
	State 17
		tmp_34 : 1
		sext_ln716 : 1
		sub_ln716 : 2
		tmp : 1
	State 18
		sext_ln702 : 1
		sub_ln706 : 2
		sext_ln716_4 : 1
		select_ln716 : 1
		add_ln716 : 2
		tmp_43 : 1
		sext_ln716_5 : 1
		sub_ln716_2 : 2
		tmp34 : 1
	State 19
		sext_ln707 : 1
		select_ln705 : 2
		sext_ln708_4 : 3
		apl2 : 4
		sext_ln702_2 : 1
		sub_ln706_2 : 2
		sext_ln716_6 : 1
		select_ln716_2 : 1
		add_ln716_5 : 2
	State 20
		trunc_ln11 : 1
		sext_ln707_2 : 1
		select_ln705_2 : 2
		sext_ln708_5 : 3
		apl2_8 : 4
		mul_ln516_2 : 1
	State 21
		trunc_ln425 : 1
		trunc_ln703 : 1
		icmp_ln721 : 1
		apl2_7 : 2
		store_ln446 : 3
		sext_ln734 : 1
		sub_ln734 : 2
		trunc_ln605_2 : 1
	State 22
		add_ln430 : 1
		sext_ln735 : 1
		apl1 : 2
		add_ln452 : 1
		store_ln456 : 2
		trunc_ln703_2 : 1
		icmp_ln721_2 : 1
		apl2_10 : 2
		store_ln487 : 3
		sext_ln734_2 : 1
		sub_ln734_2 : 2
		trunc_ln496 : 1
		store_ln497 : 2
	State 23
		icmp_ln745 : 1
		apl1_8 : 2
		trunc_ln733 : 3
		apl1_9 : 1
		sext_ln735_2 : 1
		apl1_11 : 2
	State 24
		icmp_ln747 : 1
		apl1_10 : 2
		store_ln449 : 3
		icmp_ln745_2 : 1
		apl1_12 : 2
		trunc_ln733_2 : 3
		apl1_13 : 1
		sext_ln511 : 1
		sext_ln511_1 : 1
		xa1 : 2
		sext_ln516_2 : 1
		sext_ln516_3 : 1
		sub_ln516 : 2
		tmp35 : 1
	State 25
		icmp_ln747_2 : 1
		apl1_14 : 2
		store_ln490 : 3
		add_ln520 : 1
	State 26
		mul_ln516 : 1
		mul_ln517_2 : 1
		mul_ln516_1 : 1
		mul_ln516_5 : 1
		mul_ln516_3 : 1
	State 27
		mul_ln517_1 : 1
		mul_ln517_3 : 1
		mul_ln516_7 : 1
		mul_ln516_4 : 1
		mul_ln516_6 : 1
		mul_ln521 : 1
	State 28
		mul_ln517 : 1
		mul_ln517_4 : 1
		mul_ln517_5 : 1
	State 29
	State 30
	State 31
		add_ln520_1 : 1
		sext_ln521 : 1
		sext_ln521_1 : 1
		sub_ln521 : 2
		add_ln521_1 : 1
	State 32
		sext_ln517_2 : 1
		sext_ln516_13 : 1
		sext_ln517_10 : 1
		sext_ln517_11 : 1
		sub_ln517 : 2
		add_ln520_2 : 2
		add_ln520_4 : 1
		add_ln520_6 : 1
		add_ln521_2 : 1
		add_ln521_4 : 2
		add_ln521_6 : 1
	State 33
		add_ln520_3 : 1
		add_ln520_5 : 1
		add_ln520_7 : 1
		add_ln521 : 1
		add_ln521_5 : 1
		add_ln521_7 : 1
	State 34
		add_ln520_8 : 1
		add_ln521_3 : 1
		add_ln521_8 : 1
	State 35
		xa1_1 : 1
		xa2 : 1
		trunc_ln18 : 2
		store_ln524 : 3
		trunc_ln19 : 2
		store_ln525 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_713         |    0    |    0    |    53   |
|          |          grp_fu_719         |    0    |    0    |    53   |
|          |       add_ln760_fu_883      |    0    |    0    |    23   |
|          |       add_ln640_fu_947      |    0    |    0    |    23   |
|          |     add_ln684_17_fu_1674    |    0    |    0    |    39   |
|          |     add_ln684_19_fu_1698    |    0    |    0    |    39   |
|          |     add_ln684_22_fu_1727    |    0    |    0    |    39   |
|          |      add_ln684_fu_1777      |    0    |    0    |    39   |
|          |     add_ln684_13_fu_1801    |    0    |    0    |    39   |
|          |     add_ln684_16_fu_1830    |    0    |    0    |    39   |
|          |     add_ln684_12_fu_1872    |    0    |    0    |    39   |
|          |     add_ln684_15_fu_1896    |    0    |    0    |    39   |
|          |     add_ln684_21_fu_1920    |    0    |    0    |    39   |
|          |     add_ln684_14_fu_1944    |    0    |    0    |    39   |
|          |     add_ln684_18_fu_1968    |    0    |    0    |    39   |
|          |     add_ln684_20_fu_1992    |    0    |    0    |    39   |
|          |     add_ln589_10_fu_1997    |    0    |    0    |    53   |
|          |     add_ln589_12_fu_2002    |    0    |    0    |    53   |
|          |     add_ln589_15_fu_2007    |    0    |    0    |    53   |
|          |     add_ln589_17_fu_2012    |    0    |    0    |    53   |
|          |         zl_4_fu_2017        |    0    |    0    |    53   |
|          |         zl_6_fu_2031        |    0    |    0    |    53   |
|          |      add_ln440_fu_2071      |    0    |    0    |    39   |
|          |      add_ln481_fu_2078      |    0    |    0    |    39   |
|          |         tmp_fu_2267         |    0    |    0    |    39   |
|          |      add_ln716_fu_2319      |    0    |    0    |    23   |
|          |         apl2_fu_2382        |    0    |    0    |    24   |
|          |     add_ln716_5_fu_2433     |    0    |    0    |    23   |
|          |         pl_4_fu_2439        |    0    |    0    |    54   |
|    add   |        apl2_8_fu_2492       |    0    |    0    |    24   |
|          |      add_ln422_fu_2504      |    0    |    0    |    39   |
|          |         pl_6_fu_2559        |    0    |    0    |    54   |
|          |      add_ln430_fu_2585      |    0    |    0    |    39   |
|          |         apl1_fu_2610        |    0    |    0    |    24   |
|          |      add_ln452_fu_2621      |    0    |    0    |    38   |
|          |      add_ln493_fu_2682      |    0    |    0    |    39   |
|          |       apl1_11_fu_2744       |    0    |    0    |    24   |
|          |      add_ln505_fu_2759      |    0    |    0    |    39   |
|          |        tmp35_fu_2873        |    0    |    0    |    39   |
|          |      add_ln520_fu_2902      |    0    |    0    |    46   |
|          |     add_ln520_1_fu_2969     |    0    |    0    |    52   |
|          |     add_ln521_1_fu_3003     |    0    |    0    |    53   |
|          |     add_ln520_2_fu_3068     |    0    |    0    |    52   |
|          |     add_ln520_4_fu_3073     |    0    |    0    |    52   |
|          |     add_ln520_6_fu_3078     |    0    |    0    |    48   |
|          |     add_ln521_2_fu_3087     |    0    |    0    |    53   |
|          |     add_ln521_4_fu_3092     |    0    |    0    |    49   |
|          |     add_ln521_6_fu_3098     |    0    |    0    |    46   |
|          |     add_ln520_3_fu_3113     |    0    |    0    |    52   |
|          |     add_ln520_5_fu_3121     |    0    |    0    |    53   |
|          |     add_ln520_7_fu_3130     |    0    |    0    |    49   |
|          |      add_ln521_fu_3136      |    0    |    0    |    49   |
|          |     add_ln521_5_fu_3144     |    0    |    0    |    52   |
|          |     add_ln521_7_fu_3153     |    0    |    0    |    46   |
|          |     add_ln520_8_fu_3162     |    0    |    0    |    53   |
|          |     add_ln521_3_fu_3170     |    0    |    0    |    53   |
|          |     add_ln521_8_fu_3178     |    0    |    0    |    52   |
|          |        xa1_1_fu_3186        |    0    |    0    |    53   |
|          |         xa2_fu_3194         |    0    |    0    |    53   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_544         |    2    |    51   |    0    |
|          |          grp_fu_548         |    2    |    51   |    0    |
|          |          grp_fu_552         |    2    |    51   |    0    |
|          |          grp_fu_556         |    2    |    51   |    0    |
|          |          grp_fu_560         |    2    |    51   |    0    |
|          |          grp_fu_564         |    2    |    51   |    0    |
|          |          grp_fu_568         |    4    |    51   |    0    |
|          |          grp_fu_572         |    4    |    51   |    0    |
|          |          grp_fu_576         |    2    |    51   |    0    |
|          |          grp_fu_581         |    2    |    51   |    0    |
|          |          grp_fu_586         |    2    |    51   |    0    |
|          |          grp_fu_591         |    2    |    51   |    0    |
|          |          grp_fu_596         |    2    |    51   |    0    |
|          |          grp_fu_601         |    2    |    51   |    0    |
|          |          grp_fu_607         |    2    |    51   |    0    |
|          |          grp_fu_612         |    2    |    51   |    0    |
|    mul   |          grp_fu_617         |    2    |    51   |    0    |
|          |          grp_fu_622         |    2    |    51   |    0    |
|          |          grp_fu_627         |    2    |    51   |    0    |
|          |          grp_fu_847         |    1    |    63   |    2    |
|          |          grp_fu_926         |    1    |    67   |    2    |
|          |          grp_fu_935         |    1    |    67   |    2    |
|          |         grp_fu_1345         |    1    |    59   |    2    |
|          |         grp_fu_1351         |    1    |    59   |    2    |
|          |         grp_fu_1357         |    1    |    59   |    2    |
|          |         grp_fu_1430         |    1    |    67   |    2    |
|          |         grp_fu_1436         |    1    |    67   |    2    |
|          |         grp_fu_1442         |    1    |    67   |    2    |
|          |         grp_fu_1593         |    1    |    67   |    2    |
|          |         grp_fu_1598         |    1    |    67   |    2    |
|          |         grp_fu_1703         |    1    |    59   |    2    |
|          |         grp_fu_1806         |    1    |    67   |    2    |
|          |         grp_fu_1843         |    1    |    59   |    2    |
|          |         grp_fu_1848         |    1    |    59   |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln759_fu_794      |    0    |    0    |    29   |
|          |       sub_ln639_fu_820      |    0    |    0    |    29   |
|          |       sub_ln672_fu_961      |    0    |    0    |    47   |
|          |     sub_ln672_13_fu_985     |    0    |    0    |    47   |
|          |     sub_ln672_17_fu_1105    |    0    |    0    |    47   |
|          |     sub_ln672_15_fu_1237    |    0    |    0    |    47   |
|          |     sub_ln672_16_fu_1261    |    0    |    0    |    47   |
|          |     sub_ln672_19_fu_1326    |    0    |    0    |    47   |
|          |     sub_ln672_14_fu_1414    |    0    |    0    |    47   |
|          |     sub_ln656_2_fu_1478     |    0    |    0    |    13   |
|          |     sub_ln672_18_fu_1491    |    0    |    0    |    47   |
|          |     sub_ln672_21_fu_1515    |    0    |    0    |    47   |
|          |     sub_ln672_22_fu_1538    |    0    |    0    |    47   |
|          |      sub_ln656_fu_1564      |    0    |    0    |    13   |
|          |     sub_ln672_12_fu_1577    |    0    |    0    |    47   |
|    sub   |     sub_ln672_20_fu_1639    |    0    |    0    |    47   |
|          |      sub_ln716_fu_2255      |    0    |    0    |    29   |
|          |      sub_ln706_fu_2284      |    0    |    0    |    25   |
|          |     sub_ln716_2_fu_2339     |    0    |    0    |    29   |
|          |     sub_ln706_2_fu_2398     |    0    |    0    |    25   |
|          |      sub_ln734_fu_2553      |    0    |    0    |    31   |
|          |        wd3_20_fu_2616       |    0    |    0    |    20   |
|          |     sub_ln734_2_fu_2676     |    0    |    0    |    31   |
|          |        apl1_9_fu_2718       |    0    |    0    |    20   |
|          |        wd3_28_fu_2750       |    0    |    0    |    20   |
|          |      sub_ln504_fu_2755      |    0    |    0    |    39   |
|          |       apl1_13_fu_2805       |    0    |    0    |    20   |
|          |         xa1_fu_2833         |    0    |    0    |    43   |
|          |      sub_ln516_fu_2864      |    0    |    0    |    45   |
|          |      sub_ln521_fu_2997      |    0    |    0    |    43   |
|          |      sub_ln517_fu_3059      |    0    |    0    |    45   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln761_fu_1046    |    0    |    0    |    17   |
|          |     select_ln763_fu_1063    |    0    |    0    |    15   |
|          |     select_ln641_fu_1178    |    0    |    0    |    17   |
|          |     select_ln643_fu_1195    |    0    |    0    |    15   |
|          |   select_ln666_17_fu_1666   |    0    |    0    |    32   |
|          |   select_ln666_19_fu_1690   |    0    |    0    |    32   |
|          |   select_ln666_22_fu_1719   |    0    |    0    |    32   |
|          |     select_ln666_fu_1769    |    0    |    0    |    32   |
|          |   select_ln666_13_fu_1793   |    0    |    0    |    32   |
|          |   select_ln666_16_fu_1822   |    0    |    0    |    32   |
|          |   select_ln666_12_fu_1864   |    0    |    0    |    32   |
|          |   select_ln666_15_fu_1888   |    0    |    0    |    32   |
|          |   select_ln666_21_fu_1912   |    0    |    0    |    32   |
|          |   select_ln666_14_fu_1936   |    0    |    0    |    32   |
|  select  |   select_ln666_18_fu_1960   |    0    |    0    |    32   |
|          |   select_ln666_20_fu_1984   |    0    |    0    |    32   |
|          |     select_ln716_fu_2311    |    0    |    0    |    17   |
|          |     select_ln705_fu_2371    |    0    |    0    |    12   |
|          |    select_ln716_2_fu_2425   |    0    |    0    |    17   |
|          |    select_ln705_2_fu_2481   |    0    |    0    |    12   |
|          |        apl2_6_fu_2512       |    0    |    0    |    17   |
|          |        apl2_7_fu_2528       |    0    |    0    |    15   |
|          |     select_ln735_fu_2603    |    0    |    0    |    18   |
|          |        apl2_9_fu_2635       |    0    |    0    |    17   |
|          |       apl2_10_fu_2651       |    0    |    0    |    15   |
|          |        apl1_8_fu_2707       |    0    |    0    |    18   |
|          |    select_ln735_2_fu_2737   |    0    |    0    |    18   |
|          |       apl1_10_fu_2771       |    0    |    0    |    16   |
|          |       apl1_12_fu_2794       |    0    |    0    |    18   |
|          |       apl1_14_fu_2887       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln763_fu_1057     |    0    |    0    |    24   |
|          |      icmp_ln643_fu_1189     |    0    |    0    |    24   |
|          |     icmp_ln668_2_fu_1313    |    0    |    0    |    17   |
|          |      icmp_ln668_fu_1401     |    0    |    0    |    23   |
|          |      icmp_ln719_fu_2454     |    0    |    0    |    24   |
|   icmp   |      icmp_ln721_fu_2522     |    0    |    0    |    24   |
|          |     icmp_ln719_2_fu_2574    |    0    |    0    |    24   |
|          |     icmp_ln721_2_fu_2645    |    0    |    0    |    24   |
|          |      icmp_ln745_fu_2702     |    0    |    0    |    25   |
|          |      icmp_ln747_fu_2766     |    0    |    0    |    25   |
|          |     icmp_ln745_2_fu_2789    |    0    |    0    |    25   |
|          |     icmp_ln747_2_fu_2882    |    0    |    0    |    25   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |        wd3_21_fu_1612       |    0    |    0    |    26   |
|          |         wd3_fu_1738         |    0    |    0    |    26   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_3_fu_760        |    0    |    0    |    20   |
|          |         tmp_4_fu_866        |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|   read   |    input_read_read_fu_334   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_632         |    0    |    0    |    0    |
|          |        tmp_36_fu_1038       |    0    |    0    |    0    |
|          |        tmp_27_fu_1170       |    0    |    0    |    0    |
|          |        tmp_37_fu_1658       |    0    |    0    |    0    |
|          |        tmp_39_fu_1682       |    0    |    0    |    0    |
|          |        tmp_42_fu_1711       |    0    |    0    |    0    |
|          |        tmp_28_fu_1761       |    0    |    0    |    0    |
|          |        tmp_30_fu_1785       |    0    |    0    |    0    |
| bitselect|        tmp_33_fu_1814       |    0    |    0    |    0    |
|          |        tmp_29_fu_1856       |    0    |    0    |    0    |
|          |        tmp_32_fu_1880       |    0    |    0    |    0    |
|          |        tmp_41_fu_1904       |    0    |    0    |    0    |
|          |        tmp_31_fu_1928       |    0    |    0    |    0    |
|          |        tmp_38_fu_1952       |    0    |    0    |    0    |
|          |        tmp_40_fu_1976       |    0    |    0    |    0    |
|          |        tmp_35_fu_2290       |    0    |    0    |    0    |
|          |        tmp_44_fu_2404       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        lshr_ln_fu_725       |    0    |    0    |    0    |
|          |     trunc_ln425_1_fu_735    |    0    |    0    |    0    |
|          |      trunc_ln13_fu_826      |    0    |    0    |    0    |
|          |          wd_fu_853          |    0    |    0    |    0    |
|          |        wd3_19_fu_967        |    0    |    0    |    0    |
|          |        wd3_15_fu_991        |    0    |    0    |    0    |
|          |    trunc_ln472_1_fu_1025    |    0    |    0    |    0    |
|          |        wd1_2_fu_1077        |    0    |    0    |    0    |
|          |    trunc_ln653_2_fu_1087    |    0    |    0    |    0    |
|          |        wd3_27_fu_1111       |    0    |    0    |    0    |
|          |    trunc_ln425_2_fu_1147    |    0    |    0    |    0    |
|          |      trunc_ln12_fu_1157     |    0    |    0    |    0    |
|          |         wd1_fu_1209         |    0    |    0    |    0    |
|          |      trunc_ln14_fu_1219     |    0    |    0    |    0    |
|          |        wd3_17_fu_1243       |    0    |    0    |    0    |
|          |        wd3_18_fu_1267       |    0    |    0    |    0    |
|          |        wd3_23_fu_1332       |    0    |    0    |    0    |
|          |        wd3_16_fu_1420       |    0    |    0    |    0    |
|partselect|        wd3_22_fu_1497       |    0    |    0    |    0    |
|          |        wd3_25_fu_1521       |    0    |    0    |    0    |
|          |        wd3_26_fu_1544       |    0    |    0    |    0    |
|          |        wd3_14_fu_1583       |    0    |    0    |    0    |
|          |        wd3_24_fu_1645       |    0    |    0    |    0    |
|          |       trunc_ln_fu_2021      |    0    |    0    |    0    |
|          |    trunc_ln591_2_fu_2035    |    0    |    0    |    0    |
|          |      trunc_ln15_fu_2298     |    0    |    0    |    0    |
|          |        tmp_s_fu_2349        |    0    |    0    |    0    |
|          |        tmp_1_fu_2362        |    0    |    0    |    0    |
|          |    trunc_ln716_2_fu_2412    |    0    |    0    |    0    |
|          |      trunc_ln11_fu_2444     |    0    |    0    |    0    |
|          |        tmp_2_fu_2459        |    0    |    0    |    0    |
|          |        tmp_5_fu_2472        |    0    |    0    |    0    |
|          |    trunc_ln605_2_fu_2564    |    0    |    0    |    0    |
|          |      trunc_ln16_fu_2590     |    0    |    0    |    0    |
|          |    trunc_ln734_2_fu_2724    |    0    |    0    |    0    |
|          |      trunc_ln18_fu_3199     |    0    |    0    |    0    |
|          |      trunc_ln19_fu_3215     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln425_fu_745      |    0    |    0    |    0    |
|          |      zext_ln428_fu_755      |    0    |    0    |    0    |
|          |      zext_ln759_fu_778      |    0    |    0    |    0    |
|          |     zext_ln759_2_fu_790     |    0    |    0    |    0    |
|          |      zext_ln639_fu_804      |    0    |    0    |    0    |
|          |     zext_ln639_2_fu_816     |    0    |    0    |    0    |
|          |      zext_ln472_fu_840      |    0    |    0    |    0    |
|   zext   |     zext_ln425_1_fu_919     |    0    |    0    |    0    |
|          |     zext_ln656_2_fu_1309    |    0    |    0    |    0    |
|          |      zext_ln656_fu_1397     |    0    |    0    |    0    |
|          |   sub_ln656_2cast_fu_1609   |    0    |    0    |    0    |
|          |    sub_ln656cast_fu_1735    |    0    |    0    |    0    |
|          |      zext_ln733_fu_2696     |    0    |    0    |    0    |
|          |     zext_ln733_4_fu_2699    |    0    |    0    |    0    |
|          |     zext_ln733_5_fu_2783    |    0    |    0    |    0    |
|          |     zext_ln733_6_fu_2786    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       shl_ln15_fu_782       |    0    |    0    |    0    |
|          |        shl_ln_fu_808        |    0    |    0    |    0    |
|          |       shl_ln12_fu_953       |    0    |    0    |    0    |
|          |     shl_ln672_11_fu_977     |    0    |    0    |    0    |
|          |     shl_ln672_15_fu_1097    |    0    |    0    |    0    |
|          |     shl_ln672_13_fu_1229    |    0    |    0    |    0    |
|          |     shl_ln672_14_fu_1253    |    0    |    0    |    0    |
|          |     shl_ln672_17_fu_1318    |    0    |    0    |    0    |
|          |     shl_ln672_12_fu_1406    |    0    |    0    |    0    |
|          |     shl_ln672_16_fu_1483    |    0    |    0    |    0    |
|          |     shl_ln672_19_fu_1507    |    0    |    0    |    0    |
|          |     shl_ln672_20_fu_1531    |    0    |    0    |    0    |
|          |     shl_ln672_s_fu_1569     |    0    |    0    |    0    |
|          |     shl_ln657_2_fu_1618     |    0    |    0    |    0    |
|          |     shl_ln672_18_fu_1632    |    0    |    0    |    0    |
|          |       shl_ln11_fu_1744      |    0    |    0    |    0    |
|          |         pl2_fu_2053         |    0    |    0    |    0    |
|bitconcatenate|          pl_fu_2159         |    0    |    0    |    0    |
|          |        pl2_2_fu_2191        |    0    |    0    |    0    |
|          |         pl_5_fu_2217        |    0    |    0    |    0    |
|          |       shl_ln13_fu_2244      |    0    |    0    |    0    |
|          |         wd2_fu_2273         |    0    |    0    |    0    |
|          |     shl_ln716_2_fu_2328     |    0    |    0    |    0    |
|          |        wd2_2_fu_2387        |    0    |    0    |    0    |
|          |       shl_ln14_fu_2542      |    0    |    0    |    0    |
|          |     shl_ln734_2_fu_2665     |    0    |    0    |    0    |
|          |       shl_ln16_fu_2811      |    0    |    0    |    0    |
|          |     shl_ln511_1_fu_2822     |    0    |    0    |    0    |
|          |       shl_ln17_fu_2842      |    0    |    0    |    0    |
|          |     shl_ln516_1_fu_2853     |    0    |    0    |    0    |
|          |       shl_ln19_fu_2975      |    0    |    0    |    0    |
|          |     shl_ln521_1_fu_2986     |    0    |    0    |    0    |
|          |     shl_ln516_2_fu_3009     |    0    |    0    |    0    |
|          |       shl_ln18_fu_3026      |    0    |    0    |    0    |
|          |     shl_ln517_1_fu_3037     |    0    |    0    |    0    |
|          |     shl_ln517_2_fu_3048     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln472_fu_844      |    0    |    0    |    0    |
|          |      sext_ln758_fu_862      |    0    |    0    |    0    |
|          |      sext_ln760_fu_879      |    0    |    0    |    0    |
|          |      sext_ln587_fu_889      |    0    |    0    |    0    |
|          |     sext_ln587_8_fu_893     |    0    |    0    |    0    |
|          |     sext_ln587_9_fu_898     |    0    |    0    |    0    |
|          |     sext_ln589_42_fu_902    |    0    |    0    |    0    |
|          |     sext_ln589_43_fu_906    |    0    |    0    |    0    |
|          |     sext_ln589_44_fu_911    |    0    |    0    |    0    |
|          |      sext_ln425_fu_923      |    0    |    0    |    0    |
|          |      sext_ln428_fu_932      |    0    |    0    |    0    |
|          |      sext_ln640_fu_941      |    0    |    0    |    0    |
|          |     sext_ln640_2_fu_944     |    0    |    0    |    0    |
|          |    sext_ln587_10_fu_1001    |    0    |    0    |    0    |
|          |    sext_ln587_11_fu_1005    |    0    |    0    |    0    |
|          |    sext_ln587_12_fu_1010    |    0    |    0    |    0    |
|          |    sext_ln589_58_fu_1015    |    0    |    0    |    0    |
|          |    sext_ln589_59_fu_1020    |    0    |    0    |    0    |
|          |      sext_ln756_fu_1035     |    0    |    0    |    0    |
|          |    sext_ln589_48_fu_1121    |    0    |    0    |    0    |
|          |    sext_ln589_49_fu_1125    |    0    |    0    |    0    |
|          |    sext_ln589_50_fu_1130    |    0    |    0    |    0    |
|          |    sext_ln589_51_fu_1134    |    0    |    0    |    0    |
|          |    sext_ln589_52_fu_1138    |    0    |    0    |    0    |
|          |    sext_ln589_53_fu_1143    |    0    |    0    |    0    |
|          |      sext_ln636_fu_1167     |    0    |    0    |    0    |
|          |    sext_ln587_14_fu_1277    |    0    |    0    |    0    |
|          |    sext_ln589_57_fu_1281    |    0    |    0    |    0    |
|          |    sext_ln589_75_fu_1285    |    0    |    0    |    0    |
|          |    sext_ln589_64_fu_1289    |    0    |    0    |    0    |
|          |    sext_ln589_65_fu_1294    |    0    |    0    |    0    |
|          |    sext_ln589_67_fu_1298    |    0    |    0    |    0    |
|          |    sext_ln589_78_fu_1302    |    0    |    0    |    0    |
|          |    sext_ln589_68_fu_1305    |    0    |    0    |    0    |
|          |    sext_ln679_18_fu_1342    |    0    |    0    |    0    |
|          |    sext_ln587_13_fu_1363    |    0    |    0    |    0    |
|          |    sext_ln589_40_fu_1366    |    0    |    0    |    0    |
|          |    sext_ln589_41_fu_1371    |    0    |    0    |    0    |
|          |    sext_ln589_70_fu_1375    |    0    |    0    |    0    |
|          |    sext_ln589_45_fu_1378    |    0    |    0    |    0    |
|          |    sext_ln589_46_fu_1382    |    0    |    0    |    0    |
|          |    sext_ln589_47_fu_1387    |    0    |    0    |    0    |
|          |    sext_ln589_73_fu_1391    |    0    |    0    |    0    |
|          |     sext_ln425_1_fu_1394    |    0    |    0    |    0    |
|          |    sext_ln589_54_fu_1448    |    0    |    0    |    0    |
|          |    sext_ln589_55_fu_1452    |    0    |    0    |    0    |
|          |    sext_ln589_56_fu_1457    |    0    |    0    |    0    |
|          |    sext_ln589_61_fu_1462    |    0    |    0    |    0    |
|          |    sext_ln589_62_fu_1466    |    0    |    0    |    0    |
|          |    sext_ln589_63_fu_1471    |    0    |    0    |    0    |
|          |    sext_ln589_66_fu_1475    |    0    |    0    |    0    |
|          |      sext_ln589_fu_1554     |    0    |    0    |    0    |
|          |    sext_ln589_69_fu_1558    |    0    |    0    |    0    |
|          |    sext_ln589_72_fu_1561    |    0    |    0    |    0    |
|          |    sext_ln589_60_fu_1603    |    0    |    0    |    0    |
|          |    sext_ln589_77_fu_1606    |    0    |    0    |    0    |
|          |    sext_ln679_19_fu_1655    |    0    |    0    |    0    |
|          |    sext_ln679_21_fu_1679    |    0    |    0    |    0    |
|          |    sext_ln679_24_fu_1708    |    0    |    0    |    0    |
|          |    sext_ln589_71_fu_1732    |    0    |    0    |    0    |
|          |      sext_ln679_fu_1758     |    0    |    0    |    0    |
|          |    sext_ln679_14_fu_1782    |    0    |    0    |    0    |
|          |    sext_ln679_17_fu_1811    |    0    |    0    |    0    |
|          |    sext_ln589_74_fu_1835    |    0    |    0    |    0    |
|          |    sext_ln589_76_fu_1839    |    0    |    0    |    0    |
|          |    sext_ln679_13_fu_1853    |    0    |    0    |    0    |
|          |    sext_ln679_16_fu_1877    |    0    |    0    |    0    |
|          |    sext_ln679_23_fu_1901    |    0    |    0    |    0    |
|          |    sext_ln679_15_fu_1925    |    0    |    0    |    0    |
|          |    sext_ln679_20_fu_1949    |    0    |    0    |    0    |
|          |    sext_ln679_22_fu_1973    |    0    |    0    |    0    |
|          |     sext_ln600_7_fu_2061    |    0    |    0    |    0    |
|          |     sext_ln604_4_fu_2066    |    0    |    0    |    0    |
|          |     sext_ln472_1_fu_2075    |    0    |    0    |    0    |
|          |      sext_ln705_fu_2091     |    0    |    0    |    0    |
|          |     sext_ln705_4_fu_2096    |    0    |    0    |    0    |
|          |      sext_ln708_fu_2101     |    0    |    0    |    0    |
|          |     sext_ln705_5_fu_2125    |    0    |    0    |    0    |
|   sext   |     sext_ln705_6_fu_2130    |    0    |    0    |    0    |
|          |     sext_ln708_2_fu_2135    |    0    |    0    |    0    |
|          |      sext_ln600_fu_2167     |    0    |    0    |    0    |
|          |     sext_ln600_6_fu_2172    |    0    |    0    |    0    |
|          |    sext_ln600_10_fu_2199    |    0    |    0    |    0    |
|          |     sext_ln604_6_fu_2204    |    0    |    0    |    0    |
|          |     sext_ln600_8_fu_2225    |    0    |    0    |    0    |
|          |     sext_ln600_9_fu_2230    |    0    |    0    |    0    |
|          |      sext_ln604_fu_2241     |    0    |    0    |    0    |
|          |      sext_ln716_fu_2251     |    0    |    0    |    0    |
|          |      sext_ln517_fu_2261     |    0    |    0    |    0    |
|          | accumc_load_10_cast_fu_2264 |    0    |    0    |    0    |
|          |      sext_ln702_fu_2280     |    0    |    0    |    0    |
|          |     sext_ln716_4_fu_2307    |    0    |    0    |    0    |
|          |     sext_ln604_5_fu_2325    |    0    |    0    |    0    |
|          |     sext_ln716_5_fu_2335    |    0    |    0    |    0    |
|          |       tmp_cast_fu_2345      |    0    |    0    |    0    |
|          |      sext_ln707_fu_2358     |    0    |    0    |    0    |
|          |     sext_ln708_4_fu_2378    |    0    |    0    |    0    |
|          |     sext_ln702_2_fu_2394    |    0    |    0    |    0    |
|          |     sext_ln716_6_fu_2421    |    0    |    0    |    0    |
|          |     sext_ln707_2_fu_2468    |    0    |    0    |    0    |
|          |     sext_ln708_5_fu_2488    |    0    |    0    |    0    |
|          |     sext_ln516_4_fu_2497    |    0    |    0    |    0    |
|          |      sext_ln602_fu_2501     |    0    |    0    |    0    |
|          |      sext_ln734_fu_2549     |    0    |    0    |    0    |
|          |     sext_ln428_1_fu_2579    |    0    |    0    |    0    |
|          |     sext_ln428_2_fu_2582    |    0    |    0    |    0    |
|          |      sext_ln735_fu_2599     |    0    |    0    |    0    |
|          |     sext_ln602_2_fu_2632    |    0    |    0    |    0    |
|          |     sext_ln734_2_fu_2672    |    0    |    0    |    0    |
|          |     sext_ln735_2_fu_2733    |    0    |    0    |    0    |
|          |      sext_ln747_fu_2763     |    0    |    0    |    0    |
|          |      sext_ln511_fu_2818     |    0    |    0    |    0    |
|          |     sext_ln511_1_fu_2829    |    0    |    0    |    0    |
|          |      sext_ln516_fu_2839     |    0    |    0    |    0    |
|          |     sext_ln516_2_fu_2849    |    0    |    0    |    0    |
|          |     sext_ln516_3_fu_2860    |    0    |    0    |    0    |
|          |      sext_ln520_fu_2870     |    0    |    0    |    0    |
|          |     sext_ln747_2_fu_2879    |    0    |    0    |    0    |
|          |      sext_ln406_fu_2899     |    0    |    0    |    0    |
|          |     sext_ln516_6_fu_2907    |    0    |    0    |    0    |
|          |     sext_ln517_5_fu_2911    |    0    |    0    |    0    |
|          |     sext_ln516_8_fu_2915    |    0    |    0    |    0    |
|          |     sext_ln516_9_fu_2919    |    0    |    0    |    0    |
|          |    sext_ln516_10_fu_2923    |    0    |    0    |    0    |
|          |     sext_ln517_3_fu_2927    |    0    |    0    |    0    |
|          |     sext_ln517_6_fu_2931    |    0    |    0    |    0    |
|          |    sext_ln516_11_fu_2935    |    0    |    0    |    0    |
|          |    sext_ln516_12_fu_2939    |    0    |    0    |    0    |
|          |    sext_ln516_15_fu_2943    |    0    |    0    |    0    |
|          |     sext_ln521_2_fu_2947    |    0    |    0    |    0    |
|          |     sext_ln517_1_fu_2951    |    0    |    0    |    0    |
|          |     sext_ln517_7_fu_2955    |    0    |    0    |    0    |
|          |     sext_ln517_9_fu_2959    |    0    |    0    |    0    |
|          |     sext_ln517_4_fu_2963    |    0    |    0    |    0    |
|          |     sext_ln516_7_fu_2966    |    0    |    0    |    0    |
|          |      sext_ln521_fu_2982     |    0    |    0    |    0    |
|          |     sext_ln521_1_fu_2993    |    0    |    0    |    0    |
|          |     sext_ln517_2_fu_3016    |    0    |    0    |    0    |
|          |     sext_ln516_5_fu_3020    |    0    |    0    |    0    |
|          |     sext_ln517_8_fu_3023    |    0    |    0    |    0    |
|          |    sext_ln516_13_fu_3033    |    0    |    0    |    0    |
|          |    sext_ln517_10_fu_3044    |    0    |    0    |    0    |
|          |    sext_ln517_11_fu_3055    |    0    |    0    |    0    |
|          |     sext_ln520_1_fu_3065    |    0    |    0    |    0    |
|          |    sub_ln521_cast_fu_3084   |    0    |    0    |    0    |
|          |     sext_ln516_1_fu_3103    |    0    |    0    |    0    |
|          |    sext_ln516_14_fu_3107    |    0    |    0    |    0    |
|          |     sext_ln520_2_fu_3110    |    0    |    0    |    0    |
|          |     sext_ln520_4_fu_3118    |    0    |    0    |    0    |
|          |     sext_ln520_5_fu_3127    |    0    |    0    |    0    |
|          |     sext_ln521_4_fu_3141    |    0    |    0    |    0    |
|          |     sext_ln521_5_fu_3150    |    0    |    0    |    0    |
|          |     sext_ln520_6_fu_3159    |    0    |    0    |    0    |
|          |     sext_ln521_3_fu_3167    |    0    |    0    |    0    |
|          |     sext_ln521_6_fu_3175    |    0    |    0    |    0    |
|          |     sext_ln520_3_fu_3183    |    0    |    0    |    0    |
|          |     sext_ln521_7_fu_3191    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     trunc_ln756_fu_1053     |    0    |    0    |    0    |
|          |     trunc_ln636_fu_1185     |    0    |    0    |    0    |
|          |     trunc_ln425_fu_2508     |    0    |    0    |    0    |
|   trunc  |     trunc_ln703_fu_2518     |    0    |    0    |    0    |
|          |    trunc_ln703_2_fu_2641    |    0    |    0    |    0    |
|          |     trunc_ln496_fu_2686     |    0    |    0    |    0    |
|          |     trunc_ln733_fu_2714     |    0    |    0    |    0    |
|          |    trunc_ln733_2_fu_2801    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    57   |   1922  |   4747  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   accumc_load_10_reg_3329   |   32   |
|    accumc_load_1_reg_3977   |   32   |
|    accumc_load_2_reg_3899   |   32   |
|    accumc_load_3_reg_3311   |   32   |
|    accumc_load_4_reg_3465   |   32   |
|    accumc_load_5_reg_3768   |   32   |
|    accumc_load_6_reg_3477   |   32   |
|    accumc_load_7_reg_3637   |   32   |
|    accumc_load_8_reg_3848   |   32   |
|    accumc_load_9_reg_3643   |   32   |
|     accumc_load_reg_4139    |   32   |
|   accumd_load_10_reg_3774   |   32   |
|    accumd_load_1_reg_3984   |   32   |
|    accumd_load_2_reg_3625   |   32   |
|    accumd_load_3_reg_3317   |   32   |
|    accumd_load_4_reg_3471   |   32   |
|    accumd_load_5_reg_3631   |   32   |
|    accumd_load_6_reg_3483   |   32   |
|    accumd_load_7_reg_3842   |   32   |
|    accumd_load_8_reg_3905   |   32   |
|    accumd_load_9_reg_3323   |   32   |
|     accumd_load_reg_4145    |   32   |
|      add_ln422_reg_4235     |   32   |
|      add_ln430_reg_4265     |   32   |
|      add_ln440_reg_4037     |   32   |
|      add_ln481_reg_4043     |   32   |
|      add_ln493_reg_4293     |   32   |
|      add_ln505_reg_4339     |   32   |
|     add_ln520_1_reg_4481    |   45   |
|     add_ln520_2_reg_4506    |   45   |
|     add_ln520_3_reg_4536    |   45   |
|     add_ln520_4_reg_4511    |   45   |
|     add_ln520_5_reg_4541    |   46   |
|     add_ln520_6_reg_4516    |   41   |
|     add_ln520_7_reg_4546    |   42   |
|     add_ln520_8_reg_4566    |   46   |
|      add_ln520_reg_4381     |   39   |
|     add_ln521_1_reg_4496    |   46   |
|     add_ln521_2_reg_4521    |   46   |
|     add_ln521_3_reg_4571    |   46   |
|     add_ln521_4_reg_4526    |   42   |
|     add_ln521_5_reg_4556    |   45   |
|     add_ln521_6_reg_4531    |   39   |
|     add_ln521_7_reg_4561    |   40   |
|     add_ln521_8_reg_4576    |   45   |
|      add_ln521_reg_4551     |   42   |
|    add_ln589_10_reg_3990    |   46   |
|    add_ln589_11_reg_3952    |   46   |
|    add_ln589_12_reg_3995    |   46   |
|    add_ln589_14_reg_3932    |   46   |
|    add_ln589_15_reg_4000    |   46   |
|    add_ln589_16_reg_3962    |   46   |
|    add_ln589_17_reg_4005    |   46   |
|      add_ln589_reg_3912     |   46   |
|      add_ln640_reg_3383     |   17   |
|    add_ln684_12_reg_3917    |   32   |
|    add_ln684_13_reg_3869    |   32   |
|    add_ln684_14_reg_3957    |   32   |
|    add_ln684_15_reg_3927    |   32   |
|    add_ln684_16_reg_3879    |   32   |
|    add_ln684_17_reg_3827    |   32   |
|    add_ln684_18_reg_3967    |   32   |
|    add_ln684_19_reg_3832    |   32   |
|    add_ln684_20_reg_3972    |   32   |
|    add_ln684_21_reg_3947    |   32   |
|    add_ln684_22_reg_3837    |   32   |
|      add_ln684_reg_3859     |   32   |
|     add_ln716_5_reg_4209    |   17   |
|      add_ln716_reg_4172     |   17   |
|      add_ln760_reg_3305     |   17   |
|       apl1_11_reg_4320      |   18   |
|       apl1_12_reg_4345      |   18   |
|       apl1_13_reg_4355      |   16   |
|       apl1_8_reg_4304       |   18   |
|       apl1_9_reg_4314       |   16   |
|        apl1_reg_4271        |   18   |
|       apl2_10_reg_4283      |   15   |
|       apl2_7_reg_4245       |   15   |
|       apl2_8_reg_4224       |   17   |
|        apl2_reg_4193        |   17   |
|    dec_ah1_load_reg_4121    |   16   |
|    dec_ah2_load_reg_4100    |   15   |
|    dec_al1_load_reg_4082    |   16   |
|    dec_al2_load_reg_4021    |   15   |
| dec_del_bph_load_3_reg_3568 |   32   |
| dec_del_bph_load_5_reg_3428 |   32   |
| dec_del_dhx_load_4_reg_3421 |   14   |
| dec_del_dhx_load_5_reg_3435 |   14   |
| dec_del_dltx_load_1_reg_3489|   16   |
| dec_del_dltx_load_2_reg_3268|   16   |
| dec_del_dltx_load_3_reg_3496|   16   |
| dec_del_dltx_load_4_reg_3354|   16   |
| dec_del_dltx_load_5_reg_3361|   16   |
|  dec_del_dltx_load_reg_3261 |   16   |
|    icmp_ln668_2_reg_3605    |    1   |
|     icmp_ln668_reg_3700     |    1   |
|    icmp_ln719_2_reg_4260    |    1   |
|     icmp_ln719_reg_4219     |    1   |
|  ilb_table_addr_2_reg_3600  |    5   |
|   ilb_table_addr_reg_3695   |    5   |
|       lshr_ln_reg_3231      |    2   |
|     mul_ln516_2_reg_4371    |   42   |
|     mul_ln516_3_reg_4466    |   45   |
|     mul_ln516_4_reg_4476    |   44   |
|      mul_ln516_reg_4456     |   43   |
|     mul_ln517_1_reg_4471    |   44   |
|     mul_ln517_2_reg_4461    |   45   |
|      mul_ln521_reg_4491     |   39   |
|     mul_ln604_2_reg_4199    |   47   |
|      mul_ln604_reg_4116     |   47   |
|    mul_ln679_12_reg_3864    |   32   |
|    mul_ln679_13_reg_3806    |   32   |
|    mul_ln679_14_reg_3922    |   32   |
|    mul_ln679_15_reg_3874    |   32   |
|    mul_ln679_16_reg_3811    |   32   |
|    mul_ln679_17_reg_3753    |   28   |
|    mul_ln679_18_reg_3937    |   28   |
|    mul_ln679_19_reg_3758    |   28   |
|    mul_ln679_20_reg_3942    |   28   |
|    mul_ln679_21_reg_3894    |   28   |
|    mul_ln679_22_reg_3763    |   28   |
|      mul_ln679_reg_3801     |   32   |
|qq4_code4_table_addr_reg_3236|    4   |
|qq4_code4_table_load_reg_3275|   16   |
|qq6_code6_table_addr_reg_3241|    6   |
|qq6_code6_table_load_reg_3280|   16   |
|           reg_640           |   32   |
|           reg_644           |   32   |
|           reg_648           |   32   |
|           reg_652           |   14   |
|           reg_658           |   32   |
|           reg_663           |   14   |
|           reg_669           |   12   |
|           reg_673           |   46   |
|           reg_677           |   46   |
|           reg_681           |   46   |
|           reg_685           |   46   |
|           reg_689           |   64   |
|           reg_693           |   47   |
|           reg_697           |   45   |
|           reg_701           |   46   |
|           reg_705           |   42   |
|           reg_709           |   41   |
|    sext_ln425_1_reg_3684    |   32   |
|     sext_ln425_reg_3373     |   31   |
|     sext_ln428_reg_3378     |   31   |
|     sext_ln472_reg_3300     |   29   |
|    sext_ln516_10_reg_4406   |   45   |
|    sext_ln516_11_reg_4421   |   42   |
|    sext_ln516_12_reg_4426   |   44   |
|    sext_ln516_15_reg_4431   |   41   |
|    sext_ln516_4_reg_4230    |   42   |
|    sext_ln516_6_reg_4386    |   43   |
|    sext_ln516_8_reg_4396    |   45   |
|    sext_ln516_9_reg_4401    |   46   |
|    sext_ln517_1_reg_4441    |   41   |
|    sext_ln517_3_reg_4411    |   44   |
|    sext_ln517_5_reg_4391    |   45   |
|    sext_ln517_6_reg_4416    |   46   |
|    sext_ln517_7_reg_4446    |   45   |
|    sext_ln517_9_reg_4451    |   42   |
|    sext_ln521_2_reg_4436    |   39   |
|    sext_ln587_11_reg_3401   |   46   |
|    sext_ln587_12_reg_3406   |   46   |
|    sext_ln587_13_reg_3649   |   32   |
|    sext_ln587_14_reg_3558   |   28   |
|    sext_ln587_8_reg_3334    |   46   |
|    sext_ln587_9_reg_3339    |   46   |
|    sext_ln589_40_reg_3654   |   46   |
|    sext_ln589_41_reg_3659   |   46   |
|    sext_ln589_43_reg_3344   |   46   |
|    sext_ln589_44_reg_3349   |   46   |
|    sext_ln589_46_reg_3669   |   46   |
|    sext_ln589_47_reg_3674   |   46   |
|    sext_ln589_49_reg_3503   |   46   |
|    sext_ln589_50_reg_3508   |   46   |
|    sext_ln589_52_reg_3513   |   46   |
|    sext_ln589_53_reg_3518   |   46   |
|    sext_ln589_55_reg_3710   |   46   |
|    sext_ln589_56_reg_3715   |   46   |
|    sext_ln589_58_reg_3411   |   46   |
|    sext_ln589_59_reg_3416   |   46   |
|    sext_ln589_61_reg_3720   |   46   |
|    sext_ln589_62_reg_3725   |   46   |
|    sext_ln589_64_reg_3575   |   46   |
|    sext_ln589_65_reg_3580   |   46   |
|    sext_ln589_67_reg_3585   |   46   |
|    sext_ln589_68_reg_3595   |   46   |
|    sext_ln589_69_reg_3780   |   32   |
|    sext_ln589_70_reg_3664   |   32   |
|    sext_ln589_71_reg_3854   |   32   |
|    sext_ln589_72_reg_3785   |   32   |
|    sext_ln589_73_reg_3679   |   32   |
|    sext_ln589_74_reg_3884   |   28   |
|    sext_ln589_75_reg_3563   |   28   |
|    sext_ln589_76_reg_3889   |   28   |
|    sext_ln589_77_reg_3816   |   28   |
|    sext_ln589_78_reg_3590   |   28   |
|    sext_ln600_10_reg_4106   |   47   |
|    sext_ln600_6_reg_4095    |   47   |
|    sext_ln600_7_reg_4027    |   47   |
|    sext_ln600_8_reg_4129    |   47   |
|    sext_ln600_9_reg_4134    |   47   |
|     sext_ln600_reg_4090     |   47   |
|    sext_ln604_4_reg_4032    |   47   |
|    sext_ln604_6_reg_4111    |   47   |
|    sext_ln679_18_reg_3615   |   28   |
|    sext_ln705_4_reg_4056    |   64   |
|    sext_ln705_5_reg_4066    |   64   |
|    sext_ln705_6_reg_4072    |   64   |
|     sext_ln705_reg_4050     |   64   |
|    sext_ln708_2_reg_4077    |   64   |
|     sext_ln708_reg_4061     |   64   |
|     storemerge28_reg_524    |   32   |
|      storemerge_reg_534     |   32   |
|      sub_ln504_reg_4332     |   32   |
|      sub_ln516_reg_4366     |   39   |
|      sub_ln517_reg_4501     |   39   |
|      sub_ln521_reg_4486     |   37   |
|     sub_ln656_2_reg_3730    |    4   |
|      sub_ln656_reg_3790     |    4   |
|     sub_ln706_2_reg_4204    |   19   |
|      sub_ln706_reg_4167     |   19   |
|     sub_ln716_2_reg_4183    |   23   |
|      sub_ln716_reg_4157     |   23   |
|     sub_ln734_2_reg_4288    |   25   |
|      sub_ln734_reg_4250     |   25   |
|      sub_ln759_reg_3256     |   23   |
|        tmp34_reg_4299       |   40   |
|        tmp35_reg_4376       |   33   |
|       tmp_34_reg_4151       |    1   |
|        tmp_3_reg_3251       |   14   |
|       tmp_43_reg_4177       |    1   |
|      tmp_cast_reg_4188      |   40   |
|         tmp_reg_4162        |   33   |
|     trunc_ln11_reg_4214     |   32   |
|     trunc_ln12_reg_3531     |   16   |
|     trunc_ln13_reg_3285     |   16   |
|     trunc_ln14_reg_3541     |    4   |
|    trunc_ln425_2_reg_3523   |   16   |
|     trunc_ln425_reg_4240    |   31   |
|    trunc_ln472_1_reg_3441   |   14   |
|    trunc_ln591_2_reg_4016   |   32   |
|    trunc_ln605_2_reg_4255   |   32   |
|    trunc_ln653_2_reg_3454   |    4   |
|    trunc_ln733_2_reg_4350   |   16   |
|     trunc_ln733_reg_4309    |   16   |
|      trunc_ln_reg_4010      |   32   |
|        wd1_2_reg_3449       |    5   |
|         wd1_reg_3536        |    5   |
|       wd3_14_reg_3795       |   32   |
|       wd3_15_reg_3395       |   32   |
|       wd3_16_reg_3704       |   32   |
|       wd3_17_reg_3546       |   32   |
|       wd3_18_reg_3552       |   32   |
|       wd3_19_reg_3389       |   32   |
|       wd3_20_reg_4277       |   15   |
|       wd3_22_reg_3735       |   32   |
|       wd3_23_reg_3609       |   32   |
|       wd3_24_reg_3821       |   32   |
|       wd3_25_reg_3741       |   32   |
|       wd3_26_reg_3747       |   32   |
|       wd3_27_reg_3459       |   32   |
|       wd3_28_reg_4326       |   15   |
| wl_code_table_addr_reg_3246 |    4   |
| wl_code_table_load_reg_3290 |   13   |
|         xa1_reg_4361        |   37   |
|    zext_ln425_1_reg_3367    |   31   |
|     zext_ln472_reg_3295     |   29   |
+-----------------------------+--------+
|            Total            |  8732  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_340 |  p0  |   5  |  32  |   160  ||    9    |
| grp_access_fu_340 |  p1  |   6  |  32  |   192  ||    31   |
| grp_access_fu_340 |  p2  |   5  |   0  |    0   ||    9    |
| grp_access_fu_340 |  p4  |   5  |  32  |   160  ||    25   |
| grp_access_fu_350 |  p0  |   4  |  16  |   64   ||    9    |
| grp_access_fu_350 |  p1  |   3  |  16  |   48   ||    14   |
| grp_access_fu_350 |  p2  |   4  |   0  |    0   ||    9    |
| grp_access_fu_350 |  p4  |   3  |  16  |   48   ||    14   |
| grp_access_fu_369 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_382 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_401 |  p0  |   5  |  32  |   160  ||    9    |
| grp_access_fu_401 |  p1  |   6  |  32  |   192  ||    31   |
| grp_access_fu_401 |  p2  |   5  |   0  |    0   ||    9    |
| grp_access_fu_401 |  p4  |   5  |  32  |   160  ||    25   |
| grp_access_fu_411 |  p0  |   4  |  14  |   56   ||    9    |
| grp_access_fu_411 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_411 |  p2  |   4  |   0  |    0   ||    9    |
| grp_access_fu_411 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_423 |  p0  |   9  |  32  |   288  ||    14   |
| grp_access_fu_423 |  p1  |   7  |  32  |   224  ||    37   |
| grp_access_fu_423 |  p2  |   9  |   0  |    0   ||    14   |
| grp_access_fu_423 |  p4  |   4  |  32  |   128  ||    20   |
| grp_access_fu_433 |  p0  |   8  |  32  |   256  ||    14   |
| grp_access_fu_433 |  p1  |   7  |  32  |   224  ||    37   |
| grp_access_fu_433 |  p2  |   8  |   0  |    0   ||    14   |
| grp_access_fu_433 |  p4  |   4  |  32  |   128  ||    20   |
| grp_access_fu_476 |  p0  |   4  |   5  |   20   ||    20   |
|     grp_fu_544    |  p0  |   6  |  14  |   84   ||    31   |
|     grp_fu_544    |  p1  |   6  |  32  |   192  ||    31   |
|     grp_fu_548    |  p0  |   6  |  14  |   84   ||    31   |
|     grp_fu_548    |  p1  |   6  |  32  |   192  ||    31   |
|     grp_fu_552    |  p0  |   4  |  15  |   60   ||    20   |
|     grp_fu_552    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_556    |  p0  |   6  |  16  |   96   ||    31   |
|     grp_fu_556    |  p1  |   6  |  32  |   192  ||    31   |
|     grp_fu_560    |  p0  |   6  |  16  |   96   ||    31   |
|     grp_fu_560    |  p1  |   6  |  32  |   192  ||    31   |
|     grp_fu_564    |  p0  |   4  |  16  |   64   ||    20   |
|     grp_fu_564    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_568    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_568    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_572    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_572    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_576    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_581    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_586    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_591    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_596    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_601    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_601    |  p1  |   2  |  11  |   22   |
|     grp_fu_607    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_612    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_617    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_622    |  p0  |   2  |  33  |   66   ||    9    |
|     grp_fu_627    |  p0  |   2  |  33  |   66   ||    9    |
|      reg_652      |  p0  |   2  |  14  |   28   ||    9    |
|      reg_658      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_663      |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_847    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_847    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_926    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_926    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_935    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_935    |  p1  |   2  |  15  |   30   ||    9    |
|    grp_fu_1345    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_1345    |  p1  |   2  |  14  |   28   ||    9    |
|    grp_fu_1351    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_1351    |  p1  |   2  |  14  |   28   ||    9    |
|    grp_fu_1357    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_1357    |  p1  |   2  |  14  |   28   ||    9    |
|    grp_fu_1430    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1430    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1436    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1436    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1442    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1442    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1593    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1598    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1703    |  p1  |   2  |  14  |   28   ||    9    |
|    grp_fu_1806    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1843    |  p1  |   2  |  14  |   28   ||    9    |
|    grp_fu_1848    |  p1  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  6504  || 148.029 ||   1252  |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   57   |    -   |  1922  |  4747  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   148  |    -   |  1252  |
|  Register |    -   |    -   |  8732  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   57   |   148  |  10654 |  5999  |
+-----------+--------+--------+--------+--------+
