#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027304e179a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000027304e884e0_0 .net "PC", 31 0, v0000027304e80c60_0;  1 drivers
v0000027304e87ea0_0 .var "clk", 0 0;
v0000027304e88760_0 .net "clkout", 0 0, L_0000027304e0d570;  1 drivers
v0000027304e86b40_0 .net "cycles_consumed", 31 0, v0000027304e85ae0_0;  1 drivers
v0000027304e881c0_0 .net "regs0", 31 0, L_0000027304e0c9a0;  1 drivers
v0000027304e86c80_0 .net "regs1", 31 0, L_0000027304e0ce00;  1 drivers
v0000027304e88120_0 .net "regs2", 31 0, L_0000027304e0d340;  1 drivers
v0000027304e879a0_0 .net "regs3", 31 0, L_0000027304e0ca10;  1 drivers
v0000027304e87c20_0 .net "regs4", 31 0, L_0000027304e0cee0;  1 drivers
v0000027304e88260_0 .net "regs5", 31 0, L_0000027304e0d3b0;  1 drivers
v0000027304e87040_0 .var "rst", 0 0;
S_0000027304d95150 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000027304e179a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000027304e17cc0 .param/l "RType" 0 4 2, C4<000000>;
P_0000027304e17cf8 .param/l "add" 0 4 5, C4<100000>;
P_0000027304e17d30 .param/l "addi" 0 4 8, C4<001000>;
P_0000027304e17d68 .param/l "addu" 0 4 5, C4<100001>;
P_0000027304e17da0 .param/l "and_" 0 4 5, C4<100100>;
P_0000027304e17dd8 .param/l "andi" 0 4 8, C4<001100>;
P_0000027304e17e10 .param/l "beq" 0 4 10, C4<000100>;
P_0000027304e17e48 .param/l "bne" 0 4 10, C4<000101>;
P_0000027304e17e80 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000027304e17eb8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027304e17ef0 .param/l "j" 0 4 12, C4<000010>;
P_0000027304e17f28 .param/l "jal" 0 4 12, C4<000011>;
P_0000027304e17f60 .param/l "jr" 0 4 6, C4<001000>;
P_0000027304e17f98 .param/l "lw" 0 4 8, C4<100011>;
P_0000027304e17fd0 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027304e18008 .param/l "or_" 0 4 5, C4<100101>;
P_0000027304e18040 .param/l "ori" 0 4 8, C4<001101>;
P_0000027304e18078 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027304e180b0 .param/l "sll" 0 4 6, C4<000000>;
P_0000027304e180e8 .param/l "slt" 0 4 5, C4<101010>;
P_0000027304e18120 .param/l "slti" 0 4 8, C4<101010>;
P_0000027304e18158 .param/l "srl" 0 4 6, C4<000010>;
P_0000027304e18190 .param/l "sub" 0 4 5, C4<100010>;
P_0000027304e181c8 .param/l "subu" 0 4 5, C4<100011>;
P_0000027304e18200 .param/l "sw" 0 4 8, C4<101011>;
P_0000027304e18238 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027304e18270 .param/l "xori" 0 4 8, C4<001110>;
L_0000027304e0d880 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0cfc0 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0d730 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0ce70 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0d490 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0cc40 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0d1f0 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0d650 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0d570 .functor OR 1, v0000027304e87ea0_0, v0000027304e04d30_0, C4<0>, C4<0>;
L_0000027304e0d260 .functor OR 1, L_0000027304e87540, L_0000027304e87b80, C4<0>, C4<0>;
L_0000027304e0d7a0 .functor AND 1, L_0000027304ee2510, L_0000027304ee12f0, C4<1>, C4<1>;
L_0000027304e0cd20 .functor NOT 1, v0000027304e87040_0, C4<0>, C4<0>, C4<0>;
L_0000027304e0cf50 .functor OR 1, L_0000027304ee1e30, L_0000027304ee0b70, C4<0>, C4<0>;
L_0000027304e0d110 .functor OR 1, L_0000027304e0cf50, L_0000027304ee1750, C4<0>, C4<0>;
L_0000027304e0d0a0 .functor OR 1, L_0000027304ee2790, L_0000027304ee2330, C4<0>, C4<0>;
L_0000027304e0d2d0 .functor AND 1, L_0000027304ee1070, L_0000027304e0d0a0, C4<1>, C4<1>;
L_0000027304ee2e40 .functor OR 1, L_0000027304ee23d0, L_0000027304ee2470, C4<0>, C4<0>;
L_0000027304ee2ac0 .functor AND 1, L_0000027304ee2290, L_0000027304ee2e40, C4<1>, C4<1>;
v0000027304e80260_0 .net "ALUOp", 3 0, v0000027304e05190_0;  1 drivers
v0000027304e806c0_0 .net "ALUResult", 31 0, v0000027304e7aec0_0;  1 drivers
v0000027304e80300_0 .net "ALUSrc", 0 0, v0000027304e052d0_0;  1 drivers
v0000027304e81c00_0 .net "ALUin2", 31 0, L_0000027304ee1cf0;  1 drivers
v0000027304e81980_0 .net "MemReadEn", 0 0, v0000027304e05ff0_0;  1 drivers
v0000027304e80580_0 .net "MemWriteEn", 0 0, v0000027304e057d0_0;  1 drivers
v0000027304e815c0_0 .net "MemtoReg", 0 0, v0000027304e063b0_0;  1 drivers
v0000027304e81de0_0 .net "PC", 31 0, v0000027304e80c60_0;  alias, 1 drivers
v0000027304e801c0_0 .net "PCPlus1", 31 0, L_0000027304e87ae0;  1 drivers
v0000027304e81020_0 .net "PCsrc", 1 0, v0000027304e7bf00_0;  1 drivers
v0000027304e804e0_0 .net "RegDst", 0 0, v0000027304e06630_0;  1 drivers
v0000027304e81700_0 .net "RegWriteEn", 0 0, v0000027304e05870_0;  1 drivers
v0000027304e818e0_0 .net "WriteRegister", 4 0, L_0000027304ee1610;  1 drivers
v0000027304e80120_0 .net *"_ivl_0", 0 0, L_0000027304e0d880;  1 drivers
L_0000027304e888d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027304e803a0_0 .net/2u *"_ivl_10", 4 0, L_0000027304e888d0;  1 drivers
L_0000027304e88cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e81b60_0 .net *"_ivl_101", 15 0, L_0000027304e88cc0;  1 drivers
v0000027304e812a0_0 .net *"_ivl_102", 31 0, L_0000027304ee1110;  1 drivers
L_0000027304e88d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e81e80_0 .net *"_ivl_105", 25 0, L_0000027304e88d08;  1 drivers
L_0000027304e88d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e80f80_0 .net/2u *"_ivl_106", 31 0, L_0000027304e88d50;  1 drivers
v0000027304e817a0_0 .net *"_ivl_108", 0 0, L_0000027304ee2510;  1 drivers
L_0000027304e88d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000027304e81a20_0 .net/2u *"_ivl_110", 5 0, L_0000027304e88d98;  1 drivers
v0000027304e80440_0 .net *"_ivl_112", 0 0, L_0000027304ee12f0;  1 drivers
v0000027304e81ca0_0 .net *"_ivl_115", 0 0, L_0000027304e0d7a0;  1 drivers
v0000027304e81340_0 .net *"_ivl_116", 47 0, L_0000027304ee0e90;  1 drivers
L_0000027304e88de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e81d40_0 .net *"_ivl_119", 15 0, L_0000027304e88de0;  1 drivers
L_0000027304e88918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027304e80620_0 .net/2u *"_ivl_12", 5 0, L_0000027304e88918;  1 drivers
v0000027304e80d00_0 .net *"_ivl_120", 47 0, L_0000027304ee0d50;  1 drivers
L_0000027304e88e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e80940_0 .net *"_ivl_123", 15 0, L_0000027304e88e28;  1 drivers
v0000027304e80b20_0 .net *"_ivl_125", 0 0, L_0000027304ee11b0;  1 drivers
v0000027304e80760_0 .net *"_ivl_126", 31 0, L_0000027304ee25b0;  1 drivers
v0000027304e80800_0 .net *"_ivl_128", 47 0, L_0000027304ee08f0;  1 drivers
v0000027304e80ee0_0 .net *"_ivl_130", 47 0, L_0000027304ee1bb0;  1 drivers
v0000027304e808a0_0 .net *"_ivl_132", 47 0, L_0000027304ee0cb0;  1 drivers
v0000027304e81200_0 .net *"_ivl_134", 47 0, L_0000027304ee1390;  1 drivers
L_0000027304e88e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027304e809e0_0 .net/2u *"_ivl_138", 1 0, L_0000027304e88e70;  1 drivers
v0000027304e80bc0_0 .net *"_ivl_14", 0 0, L_0000027304e86e60;  1 drivers
v0000027304e810c0_0 .net *"_ivl_140", 0 0, L_0000027304ee1890;  1 drivers
L_0000027304e88eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027304e80da0_0 .net/2u *"_ivl_142", 1 0, L_0000027304e88eb8;  1 drivers
v0000027304e80e40_0 .net *"_ivl_144", 0 0, L_0000027304ee1430;  1 drivers
L_0000027304e88f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027304e813e0_0 .net/2u *"_ivl_146", 1 0, L_0000027304e88f00;  1 drivers
v0000027304e81480_0 .net *"_ivl_148", 0 0, L_0000027304ee1f70;  1 drivers
L_0000027304e88f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027304e81520_0 .net/2u *"_ivl_150", 31 0, L_0000027304e88f48;  1 drivers
L_0000027304e88f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027304e81660_0 .net/2u *"_ivl_152", 31 0, L_0000027304e88f90;  1 drivers
v0000027304e82450_0 .net *"_ivl_154", 31 0, L_0000027304ee17f0;  1 drivers
v0000027304e83850_0 .net *"_ivl_156", 31 0, L_0000027304ee1930;  1 drivers
L_0000027304e88960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000027304e83170_0 .net/2u *"_ivl_16", 4 0, L_0000027304e88960;  1 drivers
v0000027304e833f0_0 .net *"_ivl_160", 0 0, L_0000027304e0cd20;  1 drivers
L_0000027304e89020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e828b0_0 .net/2u *"_ivl_162", 31 0, L_0000027304e89020;  1 drivers
L_0000027304e890f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000027304e832b0_0 .net/2u *"_ivl_166", 5 0, L_0000027304e890f8;  1 drivers
v0000027304e83210_0 .net *"_ivl_168", 0 0, L_0000027304ee1e30;  1 drivers
L_0000027304e89140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000027304e82270_0 .net/2u *"_ivl_170", 5 0, L_0000027304e89140;  1 drivers
v0000027304e82090_0 .net *"_ivl_172", 0 0, L_0000027304ee0b70;  1 drivers
v0000027304e83350_0 .net *"_ivl_175", 0 0, L_0000027304e0cf50;  1 drivers
L_0000027304e89188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000027304e826d0_0 .net/2u *"_ivl_176", 5 0, L_0000027304e89188;  1 drivers
v0000027304e83490_0 .net *"_ivl_178", 0 0, L_0000027304ee1750;  1 drivers
v0000027304e835d0_0 .net *"_ivl_181", 0 0, L_0000027304e0d110;  1 drivers
L_0000027304e891d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e823b0_0 .net/2u *"_ivl_182", 15 0, L_0000027304e891d0;  1 drivers
v0000027304e82310_0 .net *"_ivl_184", 31 0, L_0000027304ee2010;  1 drivers
v0000027304e82770_0 .net *"_ivl_187", 0 0, L_0000027304ee1ed0;  1 drivers
v0000027304e82c70_0 .net *"_ivl_188", 15 0, L_0000027304ee0ad0;  1 drivers
v0000027304e83e90_0 .net *"_ivl_19", 4 0, L_0000027304e87360;  1 drivers
v0000027304e82950_0 .net *"_ivl_190", 31 0, L_0000027304ee19d0;  1 drivers
v0000027304e82810_0 .net *"_ivl_194", 31 0, L_0000027304ee2150;  1 drivers
L_0000027304e89218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e83a30_0 .net *"_ivl_197", 25 0, L_0000027304e89218;  1 drivers
L_0000027304e89260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e830d0_0 .net/2u *"_ivl_198", 31 0, L_0000027304e89260;  1 drivers
L_0000027304e88888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027304e829f0_0 .net/2u *"_ivl_2", 5 0, L_0000027304e88888;  1 drivers
v0000027304e824f0_0 .net *"_ivl_20", 4 0, L_0000027304e87220;  1 drivers
v0000027304e83c10_0 .net *"_ivl_200", 0 0, L_0000027304ee1070;  1 drivers
L_0000027304e892a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027304e83990_0 .net/2u *"_ivl_202", 5 0, L_0000027304e892a8;  1 drivers
v0000027304e82590_0 .net *"_ivl_204", 0 0, L_0000027304ee2790;  1 drivers
L_0000027304e892f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027304e83670_0 .net/2u *"_ivl_206", 5 0, L_0000027304e892f0;  1 drivers
v0000027304e83530_0 .net *"_ivl_208", 0 0, L_0000027304ee2330;  1 drivers
v0000027304e821d0_0 .net *"_ivl_211", 0 0, L_0000027304e0d0a0;  1 drivers
v0000027304e83710_0 .net *"_ivl_213", 0 0, L_0000027304e0d2d0;  1 drivers
L_0000027304e89338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027304e83030_0 .net/2u *"_ivl_214", 5 0, L_0000027304e89338;  1 drivers
v0000027304e82630_0 .net *"_ivl_216", 0 0, L_0000027304ee1a70;  1 drivers
L_0000027304e89380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027304e837b0_0 .net/2u *"_ivl_218", 31 0, L_0000027304e89380;  1 drivers
v0000027304e83f30_0 .net *"_ivl_220", 31 0, L_0000027304ee1b10;  1 drivers
v0000027304e83ad0_0 .net *"_ivl_224", 31 0, L_0000027304ee1d90;  1 drivers
L_0000027304e893c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e838f0_0 .net *"_ivl_227", 25 0, L_0000027304e893c8;  1 drivers
L_0000027304e89410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e82db0_0 .net/2u *"_ivl_228", 31 0, L_0000027304e89410;  1 drivers
v0000027304e83b70_0 .net *"_ivl_230", 0 0, L_0000027304ee2290;  1 drivers
L_0000027304e89458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027304e83d50_0 .net/2u *"_ivl_232", 5 0, L_0000027304e89458;  1 drivers
v0000027304e82a90_0 .net *"_ivl_234", 0 0, L_0000027304ee23d0;  1 drivers
L_0000027304e894a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027304e82b30_0 .net/2u *"_ivl_236", 5 0, L_0000027304e894a0;  1 drivers
v0000027304e82bd0_0 .net *"_ivl_238", 0 0, L_0000027304ee2470;  1 drivers
v0000027304e82d10_0 .net *"_ivl_24", 0 0, L_0000027304e0d730;  1 drivers
v0000027304e82e50_0 .net *"_ivl_241", 0 0, L_0000027304ee2e40;  1 drivers
v0000027304e82ef0_0 .net *"_ivl_243", 0 0, L_0000027304ee2ac0;  1 drivers
L_0000027304e894e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027304e83cb0_0 .net/2u *"_ivl_244", 5 0, L_0000027304e894e8;  1 drivers
v0000027304e82f90_0 .net *"_ivl_246", 0 0, L_0000027304ee0990;  1 drivers
v0000027304e83df0_0 .net *"_ivl_248", 31 0, L_0000027304ee0a30;  1 drivers
L_0000027304e889a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027304e82130_0 .net/2u *"_ivl_26", 4 0, L_0000027304e889a8;  1 drivers
v0000027304e85c20_0 .net *"_ivl_29", 4 0, L_0000027304e86dc0;  1 drivers
v0000027304e85540_0 .net *"_ivl_32", 0 0, L_0000027304e0ce70;  1 drivers
L_0000027304e889f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027304e85680_0 .net/2u *"_ivl_34", 4 0, L_0000027304e889f0;  1 drivers
v0000027304e852c0_0 .net *"_ivl_37", 4 0, L_0000027304e87e00;  1 drivers
v0000027304e854a0_0 .net *"_ivl_40", 0 0, L_0000027304e0d490;  1 drivers
L_0000027304e88a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e85900_0 .net/2u *"_ivl_42", 15 0, L_0000027304e88a38;  1 drivers
v0000027304e850e0_0 .net *"_ivl_45", 15 0, L_0000027304e87a40;  1 drivers
v0000027304e85360_0 .net *"_ivl_48", 0 0, L_0000027304e0cc40;  1 drivers
v0000027304e85cc0_0 .net *"_ivl_5", 5 0, L_0000027304e868c0;  1 drivers
L_0000027304e88a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e843c0_0 .net/2u *"_ivl_50", 36 0, L_0000027304e88a80;  1 drivers
L_0000027304e88ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e84fa0_0 .net/2u *"_ivl_52", 31 0, L_0000027304e88ac8;  1 drivers
v0000027304e84280_0 .net *"_ivl_55", 4 0, L_0000027304e87720;  1 drivers
v0000027304e85180_0 .net *"_ivl_56", 36 0, L_0000027304e87f40;  1 drivers
v0000027304e85720_0 .net *"_ivl_58", 36 0, L_0000027304e88300;  1 drivers
v0000027304e84aa0_0 .net *"_ivl_62", 0 0, L_0000027304e0d1f0;  1 drivers
L_0000027304e88b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027304e84f00_0 .net/2u *"_ivl_64", 5 0, L_0000027304e88b10;  1 drivers
v0000027304e857c0_0 .net *"_ivl_67", 5 0, L_0000027304e883a0;  1 drivers
v0000027304e85040_0 .net *"_ivl_70", 0 0, L_0000027304e0d650;  1 drivers
L_0000027304e88b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e845a0_0 .net/2u *"_ivl_72", 57 0, L_0000027304e88b58;  1 drivers
L_0000027304e88ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e85400_0 .net/2u *"_ivl_74", 31 0, L_0000027304e88ba0;  1 drivers
v0000027304e848c0_0 .net *"_ivl_77", 25 0, L_0000027304e87400;  1 drivers
v0000027304e85860_0 .net *"_ivl_78", 57 0, L_0000027304e874a0;  1 drivers
v0000027304e84dc0_0 .net *"_ivl_8", 0 0, L_0000027304e0cfc0;  1 drivers
v0000027304e85ea0_0 .net *"_ivl_80", 57 0, L_0000027304e877c0;  1 drivers
L_0000027304e88be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027304e84e60_0 .net/2u *"_ivl_84", 31 0, L_0000027304e88be8;  1 drivers
L_0000027304e88c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027304e855e0_0 .net/2u *"_ivl_88", 5 0, L_0000027304e88c30;  1 drivers
v0000027304e84780_0 .net *"_ivl_90", 0 0, L_0000027304e87540;  1 drivers
L_0000027304e88c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027304e84640_0 .net/2u *"_ivl_92", 5 0, L_0000027304e88c78;  1 drivers
v0000027304e859a0_0 .net *"_ivl_94", 0 0, L_0000027304e87b80;  1 drivers
v0000027304e85d60_0 .net *"_ivl_97", 0 0, L_0000027304e0d260;  1 drivers
v0000027304e84d20_0 .net *"_ivl_98", 47 0, L_0000027304e87d60;  1 drivers
v0000027304e840a0_0 .net "adderResult", 31 0, L_0000027304ee0fd0;  1 drivers
v0000027304e85220_0 .net "address", 31 0, L_0000027304e87860;  1 drivers
v0000027304e85a40_0 .net "clk", 0 0, L_0000027304e0d570;  alias, 1 drivers
v0000027304e85ae0_0 .var "cycles_consumed", 31 0;
o0000027304e31888 .functor BUFZ 1, C4<z>; HiZ drive
v0000027304e85b80_0 .net "excep_flag", 0 0, o0000027304e31888;  0 drivers
v0000027304e85e00_0 .net "extImm", 31 0, L_0000027304ee20b0;  1 drivers
v0000027304e84b40_0 .net "funct", 5 0, L_0000027304e87180;  1 drivers
v0000027304e85f40_0 .net "hlt", 0 0, v0000027304e04d30_0;  1 drivers
v0000027304e84140_0 .net "imm", 15 0, L_0000027304e86a00;  1 drivers
v0000027304e846e0_0 .net "immediate", 31 0, L_0000027304ee1c50;  1 drivers
v0000027304e84a00_0 .net "input_clk", 0 0, v0000027304e87ea0_0;  1 drivers
v0000027304e84460_0 .net "instruction", 31 0, L_0000027304ee1570;  1 drivers
v0000027304e841e0_0 .net "memoryReadData", 31 0, v0000027304e81160_0;  1 drivers
v0000027304e84320_0 .net "nextPC", 31 0, L_0000027304ee14d0;  1 drivers
v0000027304e84500_0 .net "opcode", 5 0, L_0000027304e86fa0;  1 drivers
v0000027304e84820_0 .net "rd", 4 0, L_0000027304e87900;  1 drivers
v0000027304e84960_0 .net "readData1", 31 0, L_0000027304e0d030;  1 drivers
v0000027304e84be0_0 .net "readData1_w", 31 0, L_0000027304ee4780;  1 drivers
v0000027304e84c80_0 .net "readData2", 31 0, L_0000027304e0d810;  1 drivers
v0000027304e872c0_0 .net "regs0", 31 0, L_0000027304e0c9a0;  alias, 1 drivers
v0000027304e86d20_0 .net "regs1", 31 0, L_0000027304e0ce00;  alias, 1 drivers
v0000027304e88440_0 .net "regs2", 31 0, L_0000027304e0d340;  alias, 1 drivers
v0000027304e875e0_0 .net "regs3", 31 0, L_0000027304e0ca10;  alias, 1 drivers
v0000027304e886c0_0 .net "regs4", 31 0, L_0000027304e0cee0;  alias, 1 drivers
v0000027304e88620_0 .net "regs5", 31 0, L_0000027304e0d3b0;  alias, 1 drivers
v0000027304e87cc0_0 .net "rs", 4 0, L_0000027304e87680;  1 drivers
v0000027304e86aa0_0 .net "rst", 0 0, v0000027304e87040_0;  1 drivers
v0000027304e86be0_0 .net "rt", 4 0, L_0000027304e86960;  1 drivers
v0000027304e88580_0 .net "shamt", 31 0, L_0000027304e870e0;  1 drivers
v0000027304e87fe0_0 .net "wire_instruction", 31 0, L_0000027304e0caf0;  1 drivers
v0000027304e86f00_0 .net "writeData", 31 0, L_0000027304ee4b40;  1 drivers
v0000027304e88080_0 .net "zero", 0 0, L_0000027304ee4820;  1 drivers
L_0000027304e868c0 .part L_0000027304ee1570, 26, 6;
L_0000027304e86fa0 .functor MUXZ 6, L_0000027304e868c0, L_0000027304e88888, L_0000027304e0d880, C4<>;
L_0000027304e86e60 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e88918;
L_0000027304e87360 .part L_0000027304ee1570, 11, 5;
L_0000027304e87220 .functor MUXZ 5, L_0000027304e87360, L_0000027304e88960, L_0000027304e86e60, C4<>;
L_0000027304e87900 .functor MUXZ 5, L_0000027304e87220, L_0000027304e888d0, L_0000027304e0cfc0, C4<>;
L_0000027304e86dc0 .part L_0000027304ee1570, 21, 5;
L_0000027304e87680 .functor MUXZ 5, L_0000027304e86dc0, L_0000027304e889a8, L_0000027304e0d730, C4<>;
L_0000027304e87e00 .part L_0000027304ee1570, 16, 5;
L_0000027304e86960 .functor MUXZ 5, L_0000027304e87e00, L_0000027304e889f0, L_0000027304e0ce70, C4<>;
L_0000027304e87a40 .part L_0000027304ee1570, 0, 16;
L_0000027304e86a00 .functor MUXZ 16, L_0000027304e87a40, L_0000027304e88a38, L_0000027304e0d490, C4<>;
L_0000027304e87720 .part L_0000027304ee1570, 6, 5;
L_0000027304e87f40 .concat [ 5 32 0 0], L_0000027304e87720, L_0000027304e88ac8;
L_0000027304e88300 .functor MUXZ 37, L_0000027304e87f40, L_0000027304e88a80, L_0000027304e0cc40, C4<>;
L_0000027304e870e0 .part L_0000027304e88300, 0, 32;
L_0000027304e883a0 .part L_0000027304ee1570, 0, 6;
L_0000027304e87180 .functor MUXZ 6, L_0000027304e883a0, L_0000027304e88b10, L_0000027304e0d1f0, C4<>;
L_0000027304e87400 .part L_0000027304ee1570, 0, 26;
L_0000027304e874a0 .concat [ 26 32 0 0], L_0000027304e87400, L_0000027304e88ba0;
L_0000027304e877c0 .functor MUXZ 58, L_0000027304e874a0, L_0000027304e88b58, L_0000027304e0d650, C4<>;
L_0000027304e87860 .part L_0000027304e877c0, 0, 32;
L_0000027304e87ae0 .arith/sum 32, v0000027304e80c60_0, L_0000027304e88be8;
L_0000027304e87540 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e88c30;
L_0000027304e87b80 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e88c78;
L_0000027304e87d60 .concat [ 32 16 0 0], L_0000027304e87860, L_0000027304e88cc0;
L_0000027304ee1110 .concat [ 6 26 0 0], L_0000027304e86fa0, L_0000027304e88d08;
L_0000027304ee2510 .cmp/eq 32, L_0000027304ee1110, L_0000027304e88d50;
L_0000027304ee12f0 .cmp/eq 6, L_0000027304e87180, L_0000027304e88d98;
L_0000027304ee0e90 .concat [ 32 16 0 0], L_0000027304e0d030, L_0000027304e88de0;
L_0000027304ee0d50 .concat [ 32 16 0 0], v0000027304e80c60_0, L_0000027304e88e28;
L_0000027304ee11b0 .part L_0000027304e86a00, 15, 1;
LS_0000027304ee25b0_0_0 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_0_4 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_0_8 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_0_12 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_0_16 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_0_20 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_0_24 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_0_28 .concat [ 1 1 1 1], L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0, L_0000027304ee11b0;
LS_0000027304ee25b0_1_0 .concat [ 4 4 4 4], LS_0000027304ee25b0_0_0, LS_0000027304ee25b0_0_4, LS_0000027304ee25b0_0_8, LS_0000027304ee25b0_0_12;
LS_0000027304ee25b0_1_4 .concat [ 4 4 4 4], LS_0000027304ee25b0_0_16, LS_0000027304ee25b0_0_20, LS_0000027304ee25b0_0_24, LS_0000027304ee25b0_0_28;
L_0000027304ee25b0 .concat [ 16 16 0 0], LS_0000027304ee25b0_1_0, LS_0000027304ee25b0_1_4;
L_0000027304ee08f0 .concat [ 16 32 0 0], L_0000027304e86a00, L_0000027304ee25b0;
L_0000027304ee1bb0 .arith/sum 48, L_0000027304ee0d50, L_0000027304ee08f0;
L_0000027304ee0cb0 .functor MUXZ 48, L_0000027304ee1bb0, L_0000027304ee0e90, L_0000027304e0d7a0, C4<>;
L_0000027304ee1390 .functor MUXZ 48, L_0000027304ee0cb0, L_0000027304e87d60, L_0000027304e0d260, C4<>;
L_0000027304ee0fd0 .part L_0000027304ee1390, 0, 32;
L_0000027304ee1890 .cmp/eq 2, v0000027304e7bf00_0, L_0000027304e88e70;
L_0000027304ee1430 .cmp/eq 2, v0000027304e7bf00_0, L_0000027304e88eb8;
L_0000027304ee1f70 .cmp/eq 2, v0000027304e7bf00_0, L_0000027304e88f00;
L_0000027304ee17f0 .functor MUXZ 32, L_0000027304e88f90, L_0000027304e88f48, L_0000027304ee1f70, C4<>;
L_0000027304ee1930 .functor MUXZ 32, L_0000027304ee17f0, L_0000027304ee0fd0, L_0000027304ee1430, C4<>;
L_0000027304ee14d0 .functor MUXZ 32, L_0000027304ee1930, L_0000027304e87ae0, L_0000027304ee1890, C4<>;
L_0000027304ee1570 .functor MUXZ 32, L_0000027304e0caf0, L_0000027304e89020, L_0000027304e0cd20, C4<>;
L_0000027304ee1e30 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e890f8;
L_0000027304ee0b70 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e89140;
L_0000027304ee1750 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e89188;
L_0000027304ee2010 .concat [ 16 16 0 0], L_0000027304e86a00, L_0000027304e891d0;
L_0000027304ee1ed0 .part L_0000027304e86a00, 15, 1;
LS_0000027304ee0ad0_0_0 .concat [ 1 1 1 1], L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0;
LS_0000027304ee0ad0_0_4 .concat [ 1 1 1 1], L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0;
LS_0000027304ee0ad0_0_8 .concat [ 1 1 1 1], L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0;
LS_0000027304ee0ad0_0_12 .concat [ 1 1 1 1], L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0, L_0000027304ee1ed0;
L_0000027304ee0ad0 .concat [ 4 4 4 4], LS_0000027304ee0ad0_0_0, LS_0000027304ee0ad0_0_4, LS_0000027304ee0ad0_0_8, LS_0000027304ee0ad0_0_12;
L_0000027304ee19d0 .concat [ 16 16 0 0], L_0000027304e86a00, L_0000027304ee0ad0;
L_0000027304ee20b0 .functor MUXZ 32, L_0000027304ee19d0, L_0000027304ee2010, L_0000027304e0d110, C4<>;
L_0000027304ee2150 .concat [ 6 26 0 0], L_0000027304e86fa0, L_0000027304e89218;
L_0000027304ee1070 .cmp/eq 32, L_0000027304ee2150, L_0000027304e89260;
L_0000027304ee2790 .cmp/eq 6, L_0000027304e87180, L_0000027304e892a8;
L_0000027304ee2330 .cmp/eq 6, L_0000027304e87180, L_0000027304e892f0;
L_0000027304ee1a70 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e89338;
L_0000027304ee1b10 .functor MUXZ 32, L_0000027304ee20b0, L_0000027304e89380, L_0000027304ee1a70, C4<>;
L_0000027304ee1c50 .functor MUXZ 32, L_0000027304ee1b10, L_0000027304e870e0, L_0000027304e0d2d0, C4<>;
L_0000027304ee1d90 .concat [ 6 26 0 0], L_0000027304e86fa0, L_0000027304e893c8;
L_0000027304ee2290 .cmp/eq 32, L_0000027304ee1d90, L_0000027304e89410;
L_0000027304ee23d0 .cmp/eq 6, L_0000027304e87180, L_0000027304e89458;
L_0000027304ee2470 .cmp/eq 6, L_0000027304e87180, L_0000027304e894a0;
L_0000027304ee0990 .cmp/eq 6, L_0000027304e86fa0, L_0000027304e894e8;
L_0000027304ee0a30 .functor MUXZ 32, L_0000027304e0d030, v0000027304e80c60_0, L_0000027304ee0990, C4<>;
L_0000027304ee4780 .functor MUXZ 32, L_0000027304ee0a30, L_0000027304e0d810, L_0000027304ee2ac0, C4<>;
S_0000027304d952e0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027304dfc550 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027304dc5e30 .functor NOT 1, v0000027304e052d0_0, C4<0>, C4<0>, C4<0>;
v0000027304e05550_0 .net *"_ivl_0", 0 0, L_0000027304dc5e30;  1 drivers
v0000027304e05eb0_0 .net "in1", 31 0, L_0000027304e0d810;  alias, 1 drivers
v0000027304e05d70_0 .net "in2", 31 0, L_0000027304ee1c50;  alias, 1 drivers
v0000027304e055f0_0 .net "out", 31 0, L_0000027304ee1cf0;  alias, 1 drivers
v0000027304e05f50_0 .net "s", 0 0, v0000027304e052d0_0;  alias, 1 drivers
L_0000027304ee1cf0 .functor MUXZ 32, L_0000027304ee1c50, L_0000027304e0d810, L_0000027304dc5e30, C4<>;
S_0000027304d927f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000027304e2cd80 .param/l "RType" 0 4 2, C4<000000>;
P_0000027304e2cdb8 .param/l "add" 0 4 5, C4<100000>;
P_0000027304e2cdf0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027304e2ce28 .param/l "addu" 0 4 5, C4<100001>;
P_0000027304e2ce60 .param/l "and_" 0 4 5, C4<100100>;
P_0000027304e2ce98 .param/l "andi" 0 4 8, C4<001100>;
P_0000027304e2ced0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027304e2cf08 .param/l "bne" 0 4 10, C4<000101>;
P_0000027304e2cf40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027304e2cf78 .param/l "j" 0 4 12, C4<000010>;
P_0000027304e2cfb0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027304e2cfe8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027304e2d020 .param/l "lw" 0 4 8, C4<100011>;
P_0000027304e2d058 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027304e2d090 .param/l "or_" 0 4 5, C4<100101>;
P_0000027304e2d0c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027304e2d100 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027304e2d138 .param/l "sll" 0 4 6, C4<000000>;
P_0000027304e2d170 .param/l "slt" 0 4 5, C4<101010>;
P_0000027304e2d1a8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027304e2d1e0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027304e2d218 .param/l "sub" 0 4 5, C4<100010>;
P_0000027304e2d250 .param/l "subu" 0 4 5, C4<100011>;
P_0000027304e2d288 .param/l "sw" 0 4 8, C4<101011>;
P_0000027304e2d2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027304e2d2f8 .param/l "xori" 0 4 8, C4<001110>;
v0000027304e05190_0 .var "ALUOp", 3 0;
v0000027304e052d0_0 .var "ALUSrc", 0 0;
v0000027304e05ff0_0 .var "MemReadEn", 0 0;
v0000027304e057d0_0 .var "MemWriteEn", 0 0;
v0000027304e063b0_0 .var "MemtoReg", 0 0;
v0000027304e06630_0 .var "RegDst", 0 0;
v0000027304e05870_0 .var "RegWriteEn", 0 0;
v0000027304e04c90_0 .net "funct", 5 0, L_0000027304e87180;  alias, 1 drivers
v0000027304e04d30_0 .var "hlt", 0 0;
v0000027304e04e70_0 .net "opcode", 5 0, L_0000027304e86fa0;  alias, 1 drivers
v0000027304e050f0_0 .net "rst", 0 0, v0000027304e87040_0;  alias, 1 drivers
E_0000027304dfc910 .event anyedge, v0000027304e050f0_0, v0000027304e04e70_0, v0000027304e04c90_0;
S_0000027304d92980 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000027304e0caf0 .functor BUFZ 32, L_0000027304ee2650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304e05050 .array "InstMem", 0 1023, 31 0;
v0000027304e05910_0 .net *"_ivl_0", 31 0, L_0000027304ee2650;  1 drivers
v0000027304e05370_0 .net *"_ivl_3", 9 0, L_0000027304ee1250;  1 drivers
v0000027304e04f10_0 .net *"_ivl_4", 11 0, L_0000027304ee21f0;  1 drivers
L_0000027304e88fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027304e05a50_0 .net *"_ivl_7", 1 0, L_0000027304e88fd8;  1 drivers
v0000027304e05af0_0 .net "address", 31 0, v0000027304e80c60_0;  alias, 1 drivers
v0000027304e05c30_0 .var/i "i", 31 0;
v0000027304e06090_0 .net "q", 31 0, L_0000027304e0caf0;  alias, 1 drivers
L_0000027304ee2650 .array/port v0000027304e05050, L_0000027304ee21f0;
L_0000027304ee1250 .part v0000027304e80c60_0, 0, 10;
L_0000027304ee21f0 .concat [ 10 2 0 0], L_0000027304ee1250, L_0000027304e88fd8;
S_0000027304d7d7f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000027304e0d030 .functor BUFZ 32, L_0000027304ee0c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027304e0d810 .functor BUFZ 32, L_0000027304ee0df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304e7a560_1 .array/port v0000027304e7a560, 1;
L_0000027304e0c9a0 .functor BUFZ 32, v0000027304e7a560_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304e7a560_2 .array/port v0000027304e7a560, 2;
L_0000027304e0ce00 .functor BUFZ 32, v0000027304e7a560_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304e7a560_3 .array/port v0000027304e7a560, 3;
L_0000027304e0d340 .functor BUFZ 32, v0000027304e7a560_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304e7a560_4 .array/port v0000027304e7a560, 4;
L_0000027304e0ca10 .functor BUFZ 32, v0000027304e7a560_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304e7a560_5 .array/port v0000027304e7a560, 5;
L_0000027304e0cee0 .functor BUFZ 32, v0000027304e7a560_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304e7a560_6 .array/port v0000027304e7a560, 6;
L_0000027304e0d3b0 .functor BUFZ 32, v0000027304e7a560_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027304ddb290_0 .net *"_ivl_0", 31 0, L_0000027304ee0c10;  1 drivers
v0000027304e7ad80_0 .net *"_ivl_10", 6 0, L_0000027304ee0f30;  1 drivers
L_0000027304e890b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027304e7b460_0 .net *"_ivl_13", 1 0, L_0000027304e890b0;  1 drivers
v0000027304e7a600_0 .net *"_ivl_2", 6 0, L_0000027304ee16b0;  1 drivers
L_0000027304e89068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027304e7be60_0 .net *"_ivl_5", 1 0, L_0000027304e89068;  1 drivers
v0000027304e7baa0_0 .net *"_ivl_8", 31 0, L_0000027304ee0df0;  1 drivers
v0000027304e7a6a0_0 .net "clk", 0 0, L_0000027304e0d570;  alias, 1 drivers
v0000027304e7a420_0 .var/i "i", 31 0;
v0000027304e7a880_0 .net "readData1", 31 0, L_0000027304e0d030;  alias, 1 drivers
v0000027304e7ab00_0 .net "readData2", 31 0, L_0000027304e0d810;  alias, 1 drivers
v0000027304e7a4c0_0 .net "readRegister1", 4 0, L_0000027304e87680;  alias, 1 drivers
v0000027304e7a740_0 .net "readRegister2", 4 0, L_0000027304e86960;  alias, 1 drivers
v0000027304e7a560 .array "registers", 31 0, 31 0;
v0000027304e7b780_0 .net "regs0", 31 0, L_0000027304e0c9a0;  alias, 1 drivers
v0000027304e7a7e0_0 .net "regs1", 31 0, L_0000027304e0ce00;  alias, 1 drivers
v0000027304e7b1e0_0 .net "regs2", 31 0, L_0000027304e0d340;  alias, 1 drivers
v0000027304e7bb40_0 .net "regs3", 31 0, L_0000027304e0ca10;  alias, 1 drivers
v0000027304e7b820_0 .net "regs4", 31 0, L_0000027304e0cee0;  alias, 1 drivers
v0000027304e7a920_0 .net "regs5", 31 0, L_0000027304e0d3b0;  alias, 1 drivers
v0000027304e7bbe0_0 .net "rst", 0 0, v0000027304e87040_0;  alias, 1 drivers
v0000027304e7a2e0_0 .net "we", 0 0, v0000027304e05870_0;  alias, 1 drivers
v0000027304e7b140_0 .net "writeData", 31 0, L_0000027304ee4b40;  alias, 1 drivers
v0000027304e7b960_0 .net "writeRegister", 4 0, L_0000027304ee1610;  alias, 1 drivers
E_0000027304dfc250/0 .event negedge, v0000027304e050f0_0;
E_0000027304dfc250/1 .event posedge, v0000027304e7a6a0_0;
E_0000027304dfc250 .event/or E_0000027304dfc250/0, E_0000027304dfc250/1;
L_0000027304ee0c10 .array/port v0000027304e7a560, L_0000027304ee16b0;
L_0000027304ee16b0 .concat [ 5 2 0 0], L_0000027304e87680, L_0000027304e89068;
L_0000027304ee0df0 .array/port v0000027304e7a560, L_0000027304ee0f30;
L_0000027304ee0f30 .concat [ 5 2 0 0], L_0000027304e86960, L_0000027304e890b0;
S_0000027304d7d980 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000027304d7d7f0;
 .timescale 0 0;
v0000027304ddb1f0_0 .var/i "i", 31 0;
S_0000027304dc35d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000027304dfc310 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027304e0cd90 .functor NOT 1, v0000027304e06630_0, C4<0>, C4<0>, C4<0>;
v0000027304e7ba00_0 .net *"_ivl_0", 0 0, L_0000027304e0cd90;  1 drivers
v0000027304e7a380_0 .net "in1", 4 0, L_0000027304e86960;  alias, 1 drivers
v0000027304e7b280_0 .net "in2", 4 0, L_0000027304e87900;  alias, 1 drivers
v0000027304e7a9c0_0 .net "out", 4 0, L_0000027304ee1610;  alias, 1 drivers
v0000027304e7b320_0 .net "s", 0 0, v0000027304e06630_0;  alias, 1 drivers
L_0000027304ee1610 .functor MUXZ 5, L_0000027304e87900, L_0000027304e86960, L_0000027304e0cd90, C4<>;
S_0000027304dc3760 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027304dfcb10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027304ee2b30 .functor NOT 1, v0000027304e063b0_0, C4<0>, C4<0>, C4<0>;
v0000027304e7aa60_0 .net *"_ivl_0", 0 0, L_0000027304ee2b30;  1 drivers
v0000027304e7ac40_0 .net "in1", 31 0, v0000027304e7aec0_0;  alias, 1 drivers
v0000027304e7b8c0_0 .net "in2", 31 0, v0000027304e81160_0;  alias, 1 drivers
v0000027304e7aba0_0 .net "out", 31 0, L_0000027304ee4b40;  alias, 1 drivers
v0000027304e7bc80_0 .net "s", 0 0, v0000027304e063b0_0;  alias, 1 drivers
L_0000027304ee4b40 .functor MUXZ 32, v0000027304e81160_0, v0000027304e7aec0_0, L_0000027304ee2b30, C4<>;
S_0000027304d76af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027304d76c80 .param/l "ADD" 0 9 12, C4<0000>;
P_0000027304d76cb8 .param/l "AND" 0 9 12, C4<0010>;
P_0000027304d76cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000027304d76d28 .param/l "OR" 0 9 12, C4<0011>;
P_0000027304d76d60 .param/l "SGT" 0 9 12, C4<0111>;
P_0000027304d76d98 .param/l "SLL" 0 9 12, C4<1000>;
P_0000027304d76dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000027304d76e08 .param/l "SRL" 0 9 12, C4<1001>;
P_0000027304d76e40 .param/l "SUB" 0 9 12, C4<0001>;
P_0000027304d76e78 .param/l "XOR" 0 9 12, C4<0100>;
P_0000027304d76eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000027304d76ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000027304e89530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027304e7bd20_0 .net/2u *"_ivl_0", 31 0, L_0000027304e89530;  1 drivers
v0000027304e7ace0_0 .net "opSel", 3 0, v0000027304e05190_0;  alias, 1 drivers
v0000027304e7ae20_0 .net "operand1", 31 0, L_0000027304ee4780;  alias, 1 drivers
v0000027304e7bdc0_0 .net "operand2", 31 0, L_0000027304ee1cf0;  alias, 1 drivers
v0000027304e7aec0_0 .var "result", 31 0;
v0000027304e7b3c0_0 .net "zero", 0 0, L_0000027304ee4820;  alias, 1 drivers
E_0000027304dfd190 .event anyedge, v0000027304e05190_0, v0000027304e7ae20_0, v0000027304e055f0_0;
L_0000027304ee4820 .cmp/eq 32, v0000027304e7aec0_0, L_0000027304e89530;
S_0000027304da9a10 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000027304e2d340 .param/l "RType" 0 4 2, C4<000000>;
P_0000027304e2d378 .param/l "add" 0 4 5, C4<100000>;
P_0000027304e2d3b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027304e2d3e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000027304e2d420 .param/l "and_" 0 4 5, C4<100100>;
P_0000027304e2d458 .param/l "andi" 0 4 8, C4<001100>;
P_0000027304e2d490 .param/l "beq" 0 4 10, C4<000100>;
P_0000027304e2d4c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000027304e2d500 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027304e2d538 .param/l "j" 0 4 12, C4<000010>;
P_0000027304e2d570 .param/l "jal" 0 4 12, C4<000011>;
P_0000027304e2d5a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027304e2d5e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000027304e2d618 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027304e2d650 .param/l "or_" 0 4 5, C4<100101>;
P_0000027304e2d688 .param/l "ori" 0 4 8, C4<001101>;
P_0000027304e2d6c0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027304e2d6f8 .param/l "sll" 0 4 6, C4<000000>;
P_0000027304e2d730 .param/l "slt" 0 4 5, C4<101010>;
P_0000027304e2d768 .param/l "slti" 0 4 8, C4<101010>;
P_0000027304e2d7a0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027304e2d7d8 .param/l "sub" 0 4 5, C4<100010>;
P_0000027304e2d810 .param/l "subu" 0 4 5, C4<100011>;
P_0000027304e2d848 .param/l "sw" 0 4 8, C4<101011>;
P_0000027304e2d880 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027304e2d8b8 .param/l "xori" 0 4 8, C4<001110>;
v0000027304e7bf00_0 .var "PCsrc", 1 0;
v0000027304e7af60_0 .net "excep_flag", 0 0, o0000027304e31888;  alias, 0 drivers
v0000027304e7b000_0 .net "funct", 5 0, L_0000027304e87180;  alias, 1 drivers
v0000027304e7a060_0 .net "opcode", 5 0, L_0000027304e86fa0;  alias, 1 drivers
v0000027304e7a100_0 .net "operand1", 31 0, L_0000027304e0d030;  alias, 1 drivers
v0000027304e7a1a0_0 .net "operand2", 31 0, L_0000027304ee1cf0;  alias, 1 drivers
v0000027304e7b0a0_0 .net "rst", 0 0, v0000027304e87040_0;  alias, 1 drivers
E_0000027304dfcb90/0 .event anyedge, v0000027304e050f0_0, v0000027304e7af60_0, v0000027304e04e70_0, v0000027304e7a880_0;
E_0000027304dfcb90/1 .event anyedge, v0000027304e055f0_0, v0000027304e04c90_0;
E_0000027304dfcb90 .event/or E_0000027304dfcb90/0, E_0000027304dfcb90/1;
S_0000027304da9ba0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000027304e7a240 .array "DataMem", 0 1023, 31 0;
v0000027304e7b500_0 .net "address", 31 0, v0000027304e7aec0_0;  alias, 1 drivers
v0000027304e7b5a0_0 .net "clock", 0 0, L_0000027304e0d570;  alias, 1 drivers
v0000027304e7b640_0 .net "data", 31 0, L_0000027304e0d810;  alias, 1 drivers
v0000027304e7b6e0_0 .var/i "i", 31 0;
v0000027304e81160_0 .var "q", 31 0;
v0000027304e81840_0 .net "rden", 0 0, v0000027304e05ff0_0;  alias, 1 drivers
v0000027304e80080_0 .net "wren", 0 0, v0000027304e057d0_0;  alias, 1 drivers
E_0000027304dfcc90 .event negedge, v0000027304e7a6a0_0;
S_0000027304da28a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000027304d95150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000027304dfd010 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000027304e81ac0_0 .net "PCin", 31 0, L_0000027304ee14d0;  alias, 1 drivers
v0000027304e80c60_0 .var "PCout", 31 0;
v0000027304e80a80_0 .net "clk", 0 0, L_0000027304e0d570;  alias, 1 drivers
v0000027304e81f20_0 .net "rst", 0 0, v0000027304e87040_0;  alias, 1 drivers
    .scope S_0000027304da9a10;
T_0 ;
    %wait E_0000027304dfcb90;
    %load/vec4 v0000027304e7b0a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027304e7bf00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027304e7af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027304e7bf00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027304e7a060_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000027304e7a100_0;
    %load/vec4 v0000027304e7a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000027304e7a060_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000027304e7a100_0;
    %load/vec4 v0000027304e7a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000027304e7a060_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000027304e7a060_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000027304e7a060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000027304e7b000_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027304e7bf00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027304e7bf00_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027304da28a0;
T_1 ;
    %wait E_0000027304dfc250;
    %load/vec4 v0000027304e81f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027304e80c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027304e81ac0_0;
    %assign/vec4 v0000027304e80c60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027304d92980;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027304e05c30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027304e05c30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027304e05c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %load/vec4 v0000027304e05c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027304e05c30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e05050, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000027304d927f0;
T_3 ;
    %wait E_0000027304dfc910;
    %load/vec4 v0000027304e050f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000027304e04d30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027304e057d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027304e063b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027304e05ff0_0, 0;
    %assign/vec4 v0000027304e06630_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000027304e04d30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000027304e05190_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000027304e052d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027304e05870_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027304e057d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027304e063b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027304e05ff0_0, 0, 1;
    %store/vec4 v0000027304e06630_0, 0, 1;
    %load/vec4 v0000027304e04e70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e04d30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e06630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %load/vec4 v0000027304e04c90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e06630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027304e06630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e05870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e063b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e057d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027304e052d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027304e05190_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027304d7d7f0;
T_4 ;
    %wait E_0000027304dfc250;
    %fork t_1, S_0000027304d7d980;
    %jmp t_0;
    .scope S_0000027304d7d980;
t_1 ;
    %load/vec4 v0000027304e7bbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027304ddb1f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027304ddb1f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027304ddb1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e7a560, 0, 4;
    %load/vec4 v0000027304ddb1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027304ddb1f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027304e7a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027304e7b140_0;
    %load/vec4 v0000027304e7b960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e7a560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e7a560, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027304d7d7f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027304d7d7f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027304e7a420_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000027304e7a420_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000027304e7a420_0;
    %ix/getv/s 4, v0000027304e7a420_0;
    %load/vec4a v0000027304e7a560, 4;
    %ix/getv/s 4, v0000027304e7a420_0;
    %load/vec4a v0000027304e7a560, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027304e7a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027304e7a420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027304d76af0;
T_6 ;
    %wait E_0000027304dfd190;
    %load/vec4 v0000027304e7ace0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000027304e7ae20_0;
    %load/vec4 v0000027304e7bdc0_0;
    %add;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000027304e7ae20_0;
    %load/vec4 v0000027304e7bdc0_0;
    %sub;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000027304e7ae20_0;
    %load/vec4 v0000027304e7bdc0_0;
    %and;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000027304e7ae20_0;
    %load/vec4 v0000027304e7bdc0_0;
    %or;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000027304e7ae20_0;
    %load/vec4 v0000027304e7bdc0_0;
    %xor;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000027304e7ae20_0;
    %load/vec4 v0000027304e7bdc0_0;
    %or;
    %inv;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000027304e7ae20_0;
    %load/vec4 v0000027304e7bdc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000027304e7bdc0_0;
    %load/vec4 v0000027304e7ae20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000027304e7ae20_0;
    %ix/getv 4, v0000027304e7bdc0_0;
    %shiftl 4;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000027304e7ae20_0;
    %ix/getv 4, v0000027304e7bdc0_0;
    %shiftr 4;
    %assign/vec4 v0000027304e7aec0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027304da9ba0;
T_7 ;
    %wait E_0000027304dfcc90;
    %load/vec4 v0000027304e81840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027304e7b500_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027304e7a240, 4;
    %assign/vec4 v0000027304e81160_0, 0;
T_7.0 ;
    %load/vec4 v0000027304e80080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027304e7b640_0;
    %ix/getv 3, v0000027304e7b500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027304e7a240, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027304da9ba0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000027304da9ba0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027304e7b6e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027304e7b6e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000027304e7b6e0_0;
    %load/vec4a v0000027304e7a240, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v0000027304e7b6e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027304e7b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027304e7b6e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027304d95150;
T_10 ;
    %wait E_0000027304dfc250;
    %load/vec4 v0000027304e86aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027304e85ae0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027304e85ae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027304e85ae0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027304e179a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027304e87ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027304e87040_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027304e179a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000027304e87ea0_0;
    %inv;
    %assign/vec4 v0000027304e87ea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027304e179a0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027304e87040_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027304e87040_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000027304e86b40_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
