set_property SRC_FILE_INFO {cfile:/home/sil/Documents/School/VHDL/Week6/minizedtest/ConstraintsOpdrTest.xdc rfile:../../../../ConstraintsOpdrTest.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R8 IOSTANDARD LVCMOS33 } [get_ports { B    }];  # "R8.ARDUINO_IO0"
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN P8 IOSTANDARD LVCMOS33 } [get_ports { H    }];  # "P8.ARDUINO_IO1"
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN P9 IOSTANDARD LVCMOS33 } [get_ports { G    }];  # "P9.ARDUINO_IO2"
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R7 IOSTANDARD LVCMOS33 } [get_ports { K    }];  # "R7.ARDUINO_IO3"
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN N7 IOSTANDARD LVCMOS33 } [get_ports { F    }];  # "N7.ARDUINO_IO4"
