# ------------------------------------------------------------------------------
#
#     (c) B&R, 2013
#
#     Redistribution and use in source and binary forms, with or without
#     modification, are permitted provided that the following conditions
#     are met:
#
#     1. Redistributions of source code must retain the above copyright
#        notice, this list of conditions and the following disclaimer.
#
#     2. Redistributions in binary form must reproduce the above copyright
#        notice, this list of conditions and the following disclaimer in the
#        documentation and/or other materials provided with the distribution.
#
#     3. Neither the name of B&R nor the names of its
#        contributors may be used to endorse or promote products derived
#        from this software without prior written permission. For written
#        permission, please contact office@br-automation.com
#
#     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
#     "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
#     LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
#     FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
#     COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
#     INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
#     BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
#     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
#     CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
#     LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
#     ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
#     POSSIBILITY OF SUCH DAMAGE.
#
# ------------------------------------------------------------------------------

# Project settings
set_global_assignment -name ORIGINAL_QUARTUS_VERSION    "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE  "08:00:00  December 20, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION        "13.0 SP1"

# Device settings
set_global_assignment -name FAMILY                      "Cyclone IV E"
set_global_assignment -name DEVICE                      "EP4CE115F29C7"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD  "3.3-V LVTTL"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP      0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP      85

# Compilation flow settings
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR   1
set_global_assignment -name OPTIMIZE_HOLD_TIMING            "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING    ON
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS  ON
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION     AUTO
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL       ON
set_global_assignment -name USE_CONFIGURATION_DEVICE        ON
set_global_assignment -name SMART_RECOMPILE                 ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN            OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS  "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS  "HALF SIGNAL SWING" -fall
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE   -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057        -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION   "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL       "NONE (CONSERVATIVE)"

# EPCS dedicated path
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION  "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION           "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION           "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION       "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION            "USE AS REGULAR IO"

# Get ipcore library
set_global_assignment -name QIP_FILE            ../../../../ipcore/altera/components/libcommon.qip

# Design settings
set_global_assignment -name TOP_LEVEL_ENTITY    toplevel
set_global_assignment -name SDC_FILE            mnDualHostifGpio.sdc
set_global_assignment -name VHDL_FILE           toplevel.vhd
set_global_assignment -name QIP_FILE            ../../common/ipcore/pll.qip
set_global_assignment -name QIP_FILE            mnDualHostifGpio/synthesis/mnDualHostifGpio.qip

# pin assignments
set_location_assignment PIN_Y2      -to EXT_CLK

set_location_assignment PIN_AB7     -to SRAM_ADDR[1]
set_location_assignment PIN_AD7     -to SRAM_ADDR[2]
set_location_assignment PIN_AE7     -to SRAM_ADDR[3]
set_location_assignment PIN_AC7     -to SRAM_ADDR[4]
set_location_assignment PIN_AB6     -to SRAM_ADDR[5]
set_location_assignment PIN_AE6     -to SRAM_ADDR[6]
set_location_assignment PIN_AB5     -to SRAM_ADDR[7]
set_location_assignment PIN_AC5     -to SRAM_ADDR[8]
set_location_assignment PIN_AF5     -to SRAM_ADDR[9]
set_location_assignment PIN_T7      -to SRAM_ADDR[10]
set_location_assignment PIN_AF2     -to SRAM_ADDR[11]
set_location_assignment PIN_AD3     -to SRAM_ADDR[12]
set_location_assignment PIN_AB4     -to SRAM_ADDR[13]
set_location_assignment PIN_AC3     -to SRAM_ADDR[14]
set_location_assignment PIN_AA4     -to SRAM_ADDR[15]
set_location_assignment PIN_AB11    -to SRAM_ADDR[16]
set_location_assignment PIN_AC11    -to SRAM_ADDR[17]
set_location_assignment PIN_AB9     -to SRAM_ADDR[18]
set_location_assignment PIN_AB8     -to SRAM_ADDR[19]
set_location_assignment PIN_T8      -to SRAM_ADDR[20]
set_location_assignment PIN_AH3     -to SRAM_DQ[0]
set_location_assignment PIN_AF4     -to SRAM_DQ[1]
set_location_assignment PIN_AG4     -to SRAM_DQ[2]
set_location_assignment PIN_AH4     -to SRAM_DQ[3]
set_location_assignment PIN_AF6     -to SRAM_DQ[4]
set_location_assignment PIN_AG6     -to SRAM_DQ[5]
set_location_assignment PIN_AH6     -to SRAM_DQ[6]
set_location_assignment PIN_AF7     -to SRAM_DQ[7]
set_location_assignment PIN_AD1     -to SRAM_DQ[8]
set_location_assignment PIN_AD2     -to SRAM_DQ[9]
set_location_assignment PIN_AE2     -to SRAM_DQ[10]
set_location_assignment PIN_AE1     -to SRAM_DQ[11]
set_location_assignment PIN_AE3     -to SRAM_DQ[12]
set_location_assignment PIN_AE4     -to SRAM_DQ[13]
set_location_assignment PIN_AF3     -to SRAM_DQ[14]
set_location_assignment PIN_AG3     -to SRAM_DQ[15]
set_location_assignment PIN_AF8     -to SRAM_CE_n
set_location_assignment PIN_AD5     -to SRAM_OE_n
set_location_assignment PIN_AE8     -to SRAM_WE_n
set_location_assignment PIN_AC4     -to SRAM_BE_n[1]
set_location_assignment PIN_AD4     -to SRAM_BE_n[0]

set_location_assignment PIN_N7      -to EPCS_DATA0
set_location_assignment PIN_P3      -to EPCS_DCLK
set_location_assignment PIN_E2      -to EPCS_SCE
set_location_assignment PIN_F4      -to EPCS_SDO

set_location_assignment PIN_AF12    -to CFI_FLASH_DATA[7]
set_location_assignment PIN_AH11    -to CFI_FLASH_DATA[6]
set_location_assignment PIN_AG11    -to CFI_FLASH_DATA[5]
set_location_assignment PIN_AF11    -to CFI_FLASH_DATA[4]
set_location_assignment PIN_AH10    -to CFI_FLASH_DATA[3]
set_location_assignment PIN_AG10    -to CFI_FLASH_DATA[2]
set_location_assignment PIN_AF10    -to CFI_FLASH_DATA[1]
set_location_assignment PIN_AH8     -to CFI_FLASH_DATA[0]
set_location_assignment PIN_AG12    -to CFI_FLASH_ADDR[0]
set_location_assignment PIN_AD11    -to CFI_FLASH_ADDR[22]
set_location_assignment PIN_AD10    -to CFI_FLASH_ADDR[21]
set_location_assignment PIN_AE10    -to CFI_FLASH_ADDR[20]
set_location_assignment PIN_AD12    -to CFI_FLASH_ADDR[19]
set_location_assignment PIN_AC12    -to CFI_FLASH_ADDR[18]
set_location_assignment PIN_AH12    -to CFI_FLASH_ADDR[17]
set_location_assignment PIN_AA8     -to CFI_FLASH_ADDR[16]
set_location_assignment PIN_Y10     -to CFI_FLASH_ADDR[15]
set_location_assignment PIN_AC8     -to CFI_FLASH_ADDR[14]
set_location_assignment PIN_AD8     -to CFI_FLASH_ADDR[13]
set_location_assignment PIN_AA10    -to CFI_FLASH_ADDR[12]
set_location_assignment PIN_AF9     -to CFI_FLASH_ADDR[11]
set_location_assignment PIN_AE9     -to CFI_FLASH_ADDR[10]
set_location_assignment PIN_AB10    -to CFI_FLASH_ADDR[9]
set_location_assignment PIN_AB12    -to CFI_FLASH_ADDR[8]
set_location_assignment PIN_AB13    -to CFI_FLASH_ADDR[7]
set_location_assignment PIN_AA12    -to CFI_FLASH_ADDR[6]
set_location_assignment PIN_AA13    -to CFI_FLASH_ADDR[5]
set_location_assignment PIN_Y12     -to CFI_FLASH_ADDR[4]
set_location_assignment PIN_Y14     -to CFI_FLASH_ADDR[3]
set_location_assignment PIN_Y13     -to CFI_FLASH_ADDR[2]
set_location_assignment PIN_AH7     -to CFI_FLASH_ADDR[1]
set_location_assignment PIN_AG7     -to CFI_FLASH_CE_n
set_location_assignment PIN_AG8     -to CFI_FLASH_OE_n
set_location_assignment PIN_AC10    -to CFI_FLASH_WE_n
set_location_assignment PIN_AE11    -to CFI_FLASH_RESET_n
set_location_assignment PIN_AE12    -to CFI_FLASH_WP_n
set_location_assignment PIN_Y1      -to CFI_FLASH_RY

set_location_assignment PIN_A17     -to PHY_GXCLK[0]
set_location_assignment PIN_C20     -to PHY_MDC[0]
set_location_assignment PIN_B21     -to PHY_MDIO[0]
set_location_assignment PIN_C19     -to PHY_RESET_n[0]
set_location_assignment PIN_A15     -to PHY_RXCLK[0]
set_location_assignment PIN_C15     -to PHY_RXD[3]
set_location_assignment PIN_D17     -to PHY_RXD[2]
set_location_assignment PIN_D16     -to PHY_RXD[1]
set_location_assignment PIN_C16     -to PHY_RXD[0]
set_location_assignment PIN_C17     -to PHY_RXDV[0]
set_location_assignment PIN_D18     -to PHY_RXER[0]
set_location_assignment PIN_B17     -to PHY_TXCLK[0]
set_location_assignment PIN_B19     -to PHY_TXD[3]
set_location_assignment PIN_A19     -to PHY_TXD[2]
set_location_assignment PIN_D19     -to PHY_TXD[1]
set_location_assignment PIN_C18     -to PHY_TXD[0]
set_location_assignment PIN_A18     -to PHY_TXEN[0]
set_location_assignment PIN_B18     -to PHY_TXER[0]

set_location_assignment PIN_C23     -to PHY_GXCLK[1]
set_location_assignment PIN_D23     -to PHY_MDC[1]
set_location_assignment PIN_D25     -to PHY_MDIO[1]
set_location_assignment PIN_D22     -to PHY_RESET_n[1]
set_location_assignment PIN_B15     -to PHY_RXCLK[1]
set_location_assignment PIN_D21     -to PHY_RXD[7]
set_location_assignment PIN_A23     -to PHY_RXD[6]
set_location_assignment PIN_C21     -to PHY_RXD[5]
set_location_assignment PIN_B23     -to PHY_RXD[4]
set_location_assignment PIN_A22     -to PHY_RXDV[1]
set_location_assignment PIN_C24     -to PHY_RXER[1]
set_location_assignment PIN_C22     -to PHY_TXCLK[1]
set_location_assignment PIN_C26     -to PHY_TXD[7]
set_location_assignment PIN_B26     -to PHY_TXD[6]
set_location_assignment PIN_A26     -to PHY_TXD[5]
set_location_assignment PIN_C25     -to PHY_TXD[4]
set_location_assignment PIN_B25     -to PHY_TXEN[1]
set_location_assignment PIN_A25     -to PHY_TXER[1]

set_location_assignment PIN_E22     -to LEDG[1]
set_location_assignment PIN_E21     -to LEDG[0]

set_location_assignment PIN_M23     -to KEY_n[0]
set_location_assignment PIN_M21     -to KEY_n[1]
set_location_assignment PIN_N21     -to KEY_n[2]
set_location_assignment PIN_R24     -to KEY_n[3]

set_location_assignment PIN_L5      -to LCD_ON
set_location_assignment PIN_L6      -to LCD_BLON
set_location_assignment PIN_M5      -to LCD_DQ[7]
set_location_assignment PIN_M3      -to LCD_DQ[6]
set_location_assignment PIN_K2      -to LCD_DQ[5]
set_location_assignment PIN_K1      -to LCD_DQ[4]
set_location_assignment PIN_K7      -to LCD_DQ[3]
set_location_assignment PIN_L2      -to LCD_DQ[2]
set_location_assignment PIN_L1      -to LCD_DQ[1]
set_location_assignment PIN_L3      -to LCD_DQ[0]
set_location_assignment PIN_L4      -to LCD_E
set_location_assignment PIN_M2      -to LCD_RS
set_location_assignment PIN_M1      -to LCD_RW

set_location_assignment PIN_Y7      -to SDRAM_ADDR[12]
set_location_assignment PIN_AA5     -to SDRAM_ADDR[11]
set_location_assignment PIN_R5      -to SDRAM_ADDR[10]
set_location_assignment PIN_Y6      -to SDRAM_ADDR[9]
set_location_assignment PIN_Y5      -to SDRAM_ADDR[8]
set_location_assignment PIN_AA7     -to SDRAM_ADDR[7]
set_location_assignment PIN_W7      -to SDRAM_ADDR[6]
set_location_assignment PIN_W8      -to SDRAM_ADDR[5]
set_location_assignment PIN_V5      -to SDRAM_ADDR[4]
set_location_assignment PIN_P1      -to SDRAM_ADDR[3]
set_location_assignment PIN_U8      -to SDRAM_ADDR[2]
set_location_assignment PIN_V8      -to SDRAM_ADDR[1]
set_location_assignment PIN_R6      -to SDRAM_ADDR[0]
set_location_assignment PIN_R4      -to SDRAM_BA[1]
set_location_assignment PIN_U7      -to SDRAM_BA[0]
set_location_assignment PIN_V7      -to SDRAM_CAS_n
set_location_assignment PIN_AA6     -to SDRAM_CKE
set_location_assignment PIN_AE5     -to SDRAM_CLK
set_location_assignment PIN_T4      -to SDRAM_CS_n
set_location_assignment PIN_U1      -to SDRAM_DQ[31]
set_location_assignment PIN_U4      -to SDRAM_DQ[30]
set_location_assignment PIN_T3      -to SDRAM_DQ[29]
set_location_assignment PIN_R3      -to SDRAM_DQ[28]
set_location_assignment PIN_R2      -to SDRAM_DQ[27]
set_location_assignment PIN_R1      -to SDRAM_DQ[26]
set_location_assignment PIN_R7      -to SDRAM_DQ[25]
set_location_assignment PIN_U5      -to SDRAM_DQ[24]
set_location_assignment PIN_L7      -to SDRAM_DQ[23]
set_location_assignment PIN_M7      -to SDRAM_DQ[22]
set_location_assignment PIN_M4      -to SDRAM_DQ[21]
set_location_assignment PIN_N4      -to SDRAM_DQ[20]
set_location_assignment PIN_N3      -to SDRAM_DQ[19]
set_location_assignment PIN_P2      -to SDRAM_DQ[18]
set_location_assignment PIN_L8      -to SDRAM_DQ[17]
set_location_assignment PIN_M8      -to SDRAM_DQ[16]
set_location_assignment PIN_AC2     -to SDRAM_DQ[15]
set_location_assignment PIN_AB3     -to SDRAM_DQ[14]
set_location_assignment PIN_AC1     -to SDRAM_DQ[13]
set_location_assignment PIN_AB2     -to SDRAM_DQ[12]
set_location_assignment PIN_AA3     -to SDRAM_DQ[11]
set_location_assignment PIN_AB1     -to SDRAM_DQ[10]
set_location_assignment PIN_Y4      -to SDRAM_DQ[9]
set_location_assignment PIN_Y3      -to SDRAM_DQ[8]
set_location_assignment PIN_U3      -to SDRAM_DQ[7]
set_location_assignment PIN_V1      -to SDRAM_DQ[6]
set_location_assignment PIN_V2      -to SDRAM_DQ[5]
set_location_assignment PIN_V3      -to SDRAM_DQ[4]
set_location_assignment PIN_W1      -to SDRAM_DQ[3]
set_location_assignment PIN_V4      -to SDRAM_DQ[2]
set_location_assignment PIN_W2      -to SDRAM_DQ[1]
set_location_assignment PIN_W3      -to SDRAM_DQ[0]
set_location_assignment PIN_N8      -to SDRAM_DQM[3]
set_location_assignment PIN_K8      -to SDRAM_DQM[2]
set_location_assignment PIN_W4      -to SDRAM_DQM[1]
set_location_assignment PIN_U2      -to SDRAM_DQM[0]
set_location_assignment PIN_U6      -to SDRAM_RAS_n
set_location_assignment PIN_V6      -to SDRAM_WE_n

set_location_assignment PIN_AE22    -to BENCHMARK[0]
set_location_assignment PIN_AF21    -to BENCHMARK[1]
set_location_assignment PIN_AF22    -to BENCHMARK[2]
set_location_assignment PIN_AD22    -to BENCHMARK[3]
set_location_assignment PIN_AG25    -to BENCHMARK[4]
set_location_assignment PIN_AD25    -to BENCHMARK[5]
set_location_assignment PIN_AH25    -to BENCHMARK[6]
set_location_assignment PIN_AE25    -to BENCHMARK[7]

set_location_assignment PIN_AC19    -to BENCHMARK_AP[0]
set_location_assignment PIN_AF16    -to BENCHMARK_AP[1]
set_location_assignment PIN_AD19    -to BENCHMARK_AP[2]
set_location_assignment PIN_AF15    -to BENCHMARK_AP[3]
set_location_assignment PIN_AF24    -to BENCHMARK_AP[4]
set_location_assignment PIN_AE21    -to BENCHMARK_AP[5]
set_location_assignment PIN_AF25    -to BENCHMARK_AP[6]
set_location_assignment PIN_AC22    -to BENCHMARK_AP[7]

# Other assignments
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top