<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="alu4bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu4bittb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu4bittb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu4bittb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu4bittb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu4bitvhd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu4bitvhd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu4bitvhd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu4bitvhd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu4bitvhd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu4bitvhd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu4bitvhd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu4bitvhd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu4bitvhd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu4bitvhd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu4bitvhd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu4bitvhd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu4bitvhd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu4bitvhd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu4bitvhd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu4bitvhd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu4bitvhd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu4bitvhd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu4bitvhd.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu4bitvhd_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu4bitvhd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu4bitvhd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu4bitvhd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu4bitvhd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu4bitvhd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bitvhd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bitvhd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu4bitvhd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu4bitvhd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bitvhd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu4bitvhd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu4bitvhd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu4bitvhd_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu4bitvhd_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bitvhd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1302815614" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1302815614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303564178" xil_pn:in_ck="8473587119110560770" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1303564177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu4bittb.vhd"/>
      <outfile xil_pn:name="alu4bitvhd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1302815614" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2493307734977204789" xil_pn:start_ts="1302815614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302815614" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4105977013812470659" xil_pn:start_ts="1302815614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302815614" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4964748617149281044" xil_pn:start_ts="1302815614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303564186" xil_pn:in_ck="8473587119110560770" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1303564185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu4bittb.vhd"/>
      <outfile xil_pn:name="alu4bitvhd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1303564197" xil_pn:in_ck="8473587119110560770" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1183571531680777367" xil_pn:start_ts="1303564186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu4bittb_beh.prj"/>
      <outfile xil_pn:name="alu4bittb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1303564198" xil_pn:in_ck="4248129136737565978" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5591825865052327540" xil_pn:start_ts="1303564197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu4bittb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1302811300" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1302811300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302811300" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4004517372528024900" xil_pn:start_ts="1302811300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302811300" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4964748617149281044" xil_pn:start_ts="1302811300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302811300" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1302811300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302811300" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7381601509309404412" xil_pn:start_ts="1302811300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302811300" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1302811300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302811300" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-479521884614392482" xil_pn:start_ts="1302811300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303564035" xil_pn:in_ck="-8979047465399089433" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8819558461228857944" xil_pn:start_ts="1303563976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu4bitvhd.lso"/>
      <outfile xil_pn:name="alu4bitvhd.ngc"/>
      <outfile xil_pn:name="alu4bitvhd.ngr"/>
      <outfile xil_pn:name="alu4bitvhd.prj"/>
      <outfile xil_pn:name="alu4bitvhd.stx"/>
      <outfile xil_pn:name="alu4bitvhd.syr"/>
      <outfile xil_pn:name="alu4bitvhd.xst"/>
      <outfile xil_pn:name="alu4bitvhd_vhdl.prj"/>
      <outfile xil_pn:name="alu4bitvhd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1302811325" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2120940912662666671" xil_pn:start_ts="1302811325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303564060" xil_pn:in_ck="-8979047465399098179" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8526410996701431794" xil_pn:start_ts="1303564035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu4bitvhd.bld"/>
      <outfile xil_pn:name="alu4bitvhd.ngd"/>
      <outfile xil_pn:name="alu4bitvhd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1303564092" xil_pn:in_ck="-8979047465399098178" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1303564060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu4bitvhd.pcf"/>
      <outfile xil_pn:name="alu4bitvhd_map.map"/>
      <outfile xil_pn:name="alu4bitvhd_map.mrp"/>
      <outfile xil_pn:name="alu4bitvhd_map.ncd"/>
      <outfile xil_pn:name="alu4bitvhd_map.ngm"/>
      <outfile xil_pn:name="alu4bitvhd_map.xrpt"/>
      <outfile xil_pn:name="alu4bitvhd_summary.xml"/>
      <outfile xil_pn:name="alu4bitvhd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1303564167" xil_pn:in_ck="-2592430417317928233" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1303564092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="alu4bitvhd.ncd"/>
      <outfile xil_pn:name="alu4bitvhd.pad"/>
      <outfile xil_pn:name="alu4bitvhd.par"/>
      <outfile xil_pn:name="alu4bitvhd.ptwx"/>
      <outfile xil_pn:name="alu4bitvhd.unroutes"/>
      <outfile xil_pn:name="alu4bitvhd.xpi"/>
      <outfile xil_pn:name="alu4bitvhd_pad.csv"/>
      <outfile xil_pn:name="alu4bitvhd_pad.txt"/>
      <outfile xil_pn:name="alu4bitvhd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1303564167" xil_pn:in_ck="-8979047465399098310" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1303564156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="alu4bitvhd.twr"/>
      <outfile xil_pn:name="alu4bitvhd.twx"/>
    </transform>
  </transforms>

</generated_project>
