Verilator Tree Dump (format 0x3900) from <e14744> to <e67103>
     NETLIST 0x555556c30000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556c3a120 <e60189#> {c14ai}  la_iopadring  L2 [1ps]
    1:2: VAR 0x555556c38180 <e14752#> {c16aw} @dt=0x555556c404e0@(w8)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556e857c0 <e14764#> {c16bf} @dt=0x555556c404e0@(w8)  8'h8
    1:2: VAR 0x555556c38300 <e14774#> {c17aw} @dt=0x555556c409c0@(w8)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556e85900 <e14787#> {c17bf} @dt=0x555556c409c0@(w8)  8'h8
    1:2: VAR 0x555556c38480 <e14797#> {c18aw} @dt=0x555556c40ea0@(w1)  ENCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556e85a40 <e14810#> {c18bf} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556c38600 <e14820#> {c19aw} @dt=0x555556c41380@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556e85b80 <e14833#> {c19bf} @dt=0x555556c41380@(w1)  1'h1
    1:2: VAR 0x555556c38780 <e14843#> {c21ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556c8fcc0 <e160> {c21bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38900 <e14851#> {c22ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556c8fe00 <e172> {c22bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38a80 <e14859#> {c23ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cae000 <e184> {c23bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38c00 <e14867#> {c24ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cae140 <e196> {c24bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38d80 <e14875#> {c25ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cae280 <e208> {c25bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38f00 <e14883#> {c26ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cae3c0 <e220> {c26bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c39080 <e14891#> {c27ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cae500 <e232> {c27bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c39200 <e14899#> {c28ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cae640 <e244> {c28bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c39380 <e14907#> {c30aw} @dt=0x555556cb05b0@(w5)  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556e85cc0 <e14919#> {c30bl} @dt=0x555556cb05b0@(w5)  5'h2
    1:2: VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556caf040 <e311> {c31bl} @dt=0x555556cb09c0@(G/w8)  8'h8
    1:2: VAR 0x555556c39680 <e14937#> {c32aw} @dt=0x555556cb0f70@(w64)  NO_NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556caf680 <e346> {c32bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556c39800 <e14945#> {c33aw} @dt=0x555556cb1450@(w64)  NO_NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cafcc0 <e383> {c33bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556c39980 <e14953#> {c34aw} @dt=0x555556cb1930@(w64)  NO_NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb23c0 <e420> {c34bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556c39b00 <e14961#> {c35aw} @dt=0x555556cb1e10@(w64)  NO_NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb2a00 <e457> {c35bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556c39c80 <e14969#> {c36aw} @dt=0x555556cb4340@(w64)  NO_NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb3040 <e494> {c36bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556c39e00 <e14977#> {c37aw} @dt=0x555556cb4820@(w64)  NO_NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb3680 <e531> {c37bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8000 <e14985#> {c38aw} @dt=0x555556cb4d00@(w64)  NO_NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb3cc0 <e568> {c38bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8180 <e14993#> {c39aw} @dt=0x555556cb51e0@(w5)  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556e85e00 <e15006#> {c39bl} @dt=0x555556cb51e0@(w5)  5'h2
    1:2: VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb6a00 <e642> {c40bl} @dt=0x555556cb09c0@(G/w8)  8'h10
    1:2: VAR 0x555556cb8480 <e15024#> {c41aw} @dt=0x555556cb5ba0@(w64)  EA_NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb7040 <e679> {c41bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556cb8600 <e15032#> {c42aw} @dt=0x555556cba0d0@(w64)  EA_NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb7680 <e716> {c42bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556cb8780 <e15040#> {c43aw} @dt=0x555556cba5b0@(w64)  EA_NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cb7cc0 <e753> {c43bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556cb8900 <e15048#> {c44aw} @dt=0x555556cbaa90@(w64)  EA_NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbc3c0 <e790> {c44bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8a80 <e15056#> {c45aw} @dt=0x555556cbaf70@(w64)  EA_NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbca00 <e827> {c45bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8c00 <e15064#> {c46aw} @dt=0x555556cbb450@(w64)  EA_NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbd040 <e864> {c46bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8d80 <e15072#> {c47aw} @dt=0x555556cbb930@(w64)  EA_NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbd680 <e901> {c47bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8f00 <e15080#> {c48aw} @dt=0x555556cbbe10@(w5)  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556db6280 <e15093#> {c48bl} @dt=0x555556cbbe10@(w5)  5'h2
    1:2: VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbe3c0 <e975> {c49bl} @dt=0x555556cb09c0@(G/w8)  8'h20
    1:2: VAR 0x555556cb9200 <e15111#> {c50aw} @dt=0x555556cc0820@(w64)  SO_NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbea00 <e1012> {c50bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556cb9380 <e15119#> {c51aw} @dt=0x555556cc0d00@(w64)  SO_NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbf040 <e1049> {c51bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556cb9500 <e15127#> {c52aw} @dt=0x555556cc11e0@(w64)  SO_NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbf680 <e1086> {c52bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556cb9680 <e15135#> {c53aw} @dt=0x555556cc16c0@(w64)  SO_NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cbfcc0 <e1123> {c53bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9800 <e15143#> {c54aw} @dt=0x555556cc1ba0@(w64)  SO_NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc43c0 <e1160> {c54bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9980 <e15151#> {c55aw} @dt=0x555556cc60d0@(w64)  SO_NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc4a00 <e1197> {c55bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9b00 <e15159#> {c56aw} @dt=0x555556cc65b0@(w64)  SO_NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc5040 <e1234> {c56bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9c80 <e15167#> {c57aw} @dt=0x555556cc6a90@(w5)  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556c8e280 <e15180#> {c57bl} @dt=0x555556cc6a90@(w5)  5'h2
    1:2: VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc5cc0 <e1308> {c58bl} @dt=0x555556cb09c0@(G/w8)  8'h40
    1:2: VAR 0x555556cca000 <e15198#> {c59aw} @dt=0x555556cc7450@(w64)  WE_NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc83c0 <e1345> {c59bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556cca180 <e15206#> {c60aw} @dt=0x555556cc7930@(w64)  WE_NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc8a00 <e1382> {c60bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556cca300 <e15214#> {c61aw} @dt=0x555556cc7e10@(w64)  WE_NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc9040 <e1419> {c61bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556cca480 <e15222#> {c62aw} @dt=0x555556ccc340@(w64)  WE_NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc9680 <e1456> {c62bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cca600 <e15230#> {c63aw} @dt=0x555556ccc820@(w64)  WE_NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cc9cc0 <e1493> {c63bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cca780 <e15238#> {c64aw} @dt=0x555556cccd00@(w64)  WE_NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556cce3c0 <e1530> {c64bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cca900 <e15246#> {c65aw} @dt=0x555556ccd1e0@(w64)  WE_NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556ccea00 <e1567> {c65bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ccd380 <e1578> {c68at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ccac00 <e1609> {c70bf} @dt=0@  no_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ccd930 <e1608> {c70al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc38c0 <e1606> {c70al}
    1:2:1:1:2: SUB 0x555556cc3970 <e1597> {c70au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b320 <e12710> {c70am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ccf040 <e1589> {c70av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ccf180 <e1598> {c70ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccad80 <e1647> {c71bf} @dt=0@  no_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd2000 <e1646> {c71am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc3b80 <e1644> {c71am}
    1:2:1:1:2: SUB 0x555556cc3c30 <e1635> {c71av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b440 <e12713> {c71an} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ccf540 <e1627> {c71aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ccf680 <e1636> {c71ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccaf00 <e1685> {c72bf} @dt=0@  no_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd2680 <e1684> {c72al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc3e40 <e1682> {c72al}
    1:2:1:1:2: SUB 0x555556cc3ef0 <e1673> {c72au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b560 <e12716> {c72am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ccfa40 <e1665> {c72av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ccfb80 <e1674> {c72ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb080 <e1723> {c73bf} @dt=0@  no_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd2d00 <e1722> {c73al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6160 <e1720> {c73al}
    1:2:1:1:2: SUB 0x555556cd6210 <e1711> {c73au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b680 <e12719> {c73am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8000 <e1703> {c73av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd8140 <e1712> {c73ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb200 <e1761> {c74bf} @dt=0@  no_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd3380 <e1760> {c74al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6420 <e1758> {c74al}
    1:2:1:1:2: SUB 0x555556cd64d0 <e1749> {c74au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b7a0 <e12722> {c74am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8500 <e1741> {c74av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd8640 <e1750> {c74ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb380 <e1799> {c75bf} @dt=0@  no_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd3a00 <e1798> {c75al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd66e0 <e1796> {c75al}
    1:2:1:1:2: SUB 0x555556cd6790 <e1787> {c75au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b8c0 <e12725> {c75am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8a00 <e1779> {c75av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd8b40 <e1788> {c75ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb500 <e1837> {c76bf} @dt=0@  no_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cda0d0 <e1836> {c76al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd69a0 <e1834> {c76al}
    1:2:1:1:2: SUB 0x555556cd6a50 <e1825> {c76au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b9e0 <e12728> {c76am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8f00 <e1817> {c76av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd9040 <e1826> {c76ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb680 <e1875> {c77bf} @dt=0@  no_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cda750 <e1874> {c77al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6c60 <e1872> {c77al}
    1:2:1:1:2: SUB 0x555556cd6d10 <e1863> {c77au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1bb00 <e12731> {c77am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd9400 <e1855> {c77av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd9540 <e1864> {c77ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb800 <e1913> {c78bf} @dt=0@  no_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cdadd0 <e1912> {c78al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6f20 <e1910> {c78al}
    1:2:1:1:2: SUB 0x555556cd6fd0 <e1901> {c78au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1bc20 <e12734> {c78am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd9900 <e1893> {c78av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd9a40 <e1902> {c78ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb980 <e1960> {c79bf} @dt=0@  no_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cdb520 <e1959> {c79al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd7290 <e1957> {c79al}
    1:2:1:1:2: SUB 0x555556cd7340 <e1948> {c79aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556cd73f0 <e1939> {c79au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1bd40 <e12737> {c79am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556cde000 <e1931> {c79av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556cde140 <e1940> {c79ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cde280 <e1949> {c79az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccbb00 <e2004> {c80bf} @dt=0@  no_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cdbc70 <e2003> {c80al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd76b0 <e2001> {c80al}
    1:2:1:1:2: SUB 0x555556cd7760 <e1992> {c80az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556cd7810 <e1983> {c80au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1be60 <e12740> {c80am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e14929#> {c31aw} @dt=0x555556cb0a90@(w8)  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1c000 <e12743> {c80av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e14752#> {c16aw} @dt=0x555556c404e0@(w8)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cde640 <e1984> {c80ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cde780 <e1993> {c80bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccbc80 <e2044> {c81bf} @dt=0@  no_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce0410 <e2043> {c81al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd7a20 <e2041> {c81al}
    1:2:1:1:2: SUB 0x555556cd7ad0 <e2032> {c81ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c120 <e12746> {c81am} @dt=0@  NO_SECTIONS [RV] <- VAR 0x555556c39380 <e14907#> {c30aw} @dt=0x555556cb05b0@(w5)  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdeb40 <e2024> {c81ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdec80 <e2033> {c81ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccbe00 <e2082> {c82bf} @dt=0@  no_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce0a90 <e2081> {c82al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd7ce0 <e2079> {c82al}
    1:2:1:1:2: SUB 0x555556cd7d90 <e2070> {c82ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c240 <e12749> {c82am} @dt=0@  NO_SECTIONS [RV] <- VAR 0x555556c39380 <e14907#> {c30aw} @dt=0x555556cb05b0@(w5)  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdf040 <e2062> {c82ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdf180 <e2071> {c82ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4000 <e2120> {c83bf} @dt=0@  no_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce1110 <e2119> {c83al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2000 <e2117> {c83al}
    1:2:1:1:2: SUB 0x555556ce20b0 <e2108> {c83ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c360 <e12752> {c83am} @dt=0@  NO_SECTIONS [RV] <- VAR 0x555556c39380 <e14907#> {c30aw} @dt=0x555556cb05b0@(w5)  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdf540 <e2100> {c83ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdf680 <e2109> {c83ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4180 <e2158> {c85bf} @dt=0@  ea_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce1790 <e2157> {c85al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce22c0 <e2155> {c85al}
    1:2:1:1:2: SUB 0x555556ce2370 <e2146> {c85au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c480 <e12755> {c85am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdfa40 <e2138> {c85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdfb80 <e2147> {c85ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4300 <e2196> {c86bf} @dt=0@  ea_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce1e10 <e2195> {c86am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2580 <e2193> {c86am}
    1:2:1:1:2: SUB 0x555556ce2630 <e2184> {c86av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c5a0 <e12758> {c86an} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6000 <e2176> {c86aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce6140 <e2185> {c86ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4480 <e2234> {c87bf} @dt=0@  ea_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce84e0 <e2233> {c87al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2840 <e2231> {c87al}
    1:2:1:1:2: SUB 0x555556ce28f0 <e2222> {c87au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c6c0 <e12761> {c87am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6500 <e2214> {c87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce6640 <e2223> {c87ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4600 <e2272> {c88bf} @dt=0@  ea_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce8b60 <e2271> {c88al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2b00 <e2269> {c88al}
    1:2:1:1:2: SUB 0x555556ce2bb0 <e2260> {c88au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c7e0 <e12764> {c88am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6a00 <e2252> {c88av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce6b40 <e2261> {c88ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4780 <e2310> {c89bf} @dt=0@  ea_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce91e0 <e2309> {c89al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2dc0 <e2307> {c89al}
    1:2:1:1:2: SUB 0x555556ce2e70 <e2298> {c89au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c900 <e12767> {c89am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6f00 <e2290> {c89av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce7040 <e2299> {c89ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4900 <e2348> {c90bf} @dt=0@  ea_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce9860 <e2347> {c90al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3080 <e2345> {c90al}
    1:2:1:1:2: SUB 0x555556ce3130 <e2336> {c90au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ca20 <e12770> {c90am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce7400 <e2328> {c90av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce7540 <e2337> {c90ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4a80 <e2386> {c91bf} @dt=0@  ea_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce9ee0 <e2385> {c91al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3340 <e2383> {c91al}
    1:2:1:1:2: SUB 0x555556ce33f0 <e2374> {c91au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1cb40 <e12773> {c91am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce7900 <e2366> {c91av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce7a40 <e2375> {c91ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4c00 <e2424> {c92bf} @dt=0@  ea_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cec5b0 <e2423> {c92al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3600 <e2421> {c92al}
    1:2:1:1:2: SUB 0x555556ce36b0 <e2412> {c92au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1cc60 <e12776> {c92am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce7e00 <e2404> {c92av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cee000 <e2413> {c92ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4d80 <e2462> {c93bf} @dt=0@  ea_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cecc30 <e2461> {c93al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce38c0 <e2459> {c93al}
    1:2:1:1:2: SUB 0x555556ce3970 <e2450> {c93au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1cd80 <e12779> {c93am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cee3c0 <e2442> {c93av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cee500 <e2451> {c93ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4f00 <e2509> {c94bf} @dt=0@  ea_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ced380 <e2508> {c94al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3c30 <e2506> {c94al}
    1:2:1:1:2: SUB 0x555556ce3ce0 <e2497> {c94aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556ce3d90 <e2488> {c94au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1cea0 <e12782> {c94am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556ceea00 <e2480> {c94av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556ceeb40 <e2489> {c94ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ceec80 <e2498> {c94az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5080 <e2553> {c95bf} @dt=0@  ea_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cedad0 <e2552> {c95al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf00b0 <e2550> {c95al}
    1:2:1:1:2: SUB 0x555556cf0160 <e2541> {c95az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556cf0210 <e2532> {c95au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1cfc0 <e12785> {c95am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e15016#> {c40aw} @dt=0x555556cb56c0@(w8)  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1d0e0 <e12788> {c95av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e14752#> {c16aw} @dt=0x555556c404e0@(w8)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cef040 <e2533> {c95ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cef180 <e2542> {c95bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5200 <e2593> {c96bf} @dt=0@  ea_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf2270 <e2592> {c96al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf0420 <e2590> {c96al}
    1:2:1:1:2: SUB 0x555556cf04d0 <e2581> {c96ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d200 <e12791> {c96am} @dt=0@  EA_SECTIONS [RV] <- VAR 0x555556cb8180 <e14993#> {c39aw} @dt=0x555556cb51e0@(w5)  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cef540 <e2573> {c96ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cef680 <e2582> {c96ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5380 <e2631> {c97bf} @dt=0@  ea_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf28f0 <e2630> {c97al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf06e0 <e2628> {c97al}
    1:2:1:1:2: SUB 0x555556cf0790 <e2619> {c97ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d320 <e12794> {c97am} @dt=0@  EA_SECTIONS [RV] <- VAR 0x555556cb8180 <e14993#> {c39aw} @dt=0x555556cb51e0@(w5)  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cefa40 <e2611> {c97ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cefb80 <e2620> {c97ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5500 <e2669> {c98bf} @dt=0@  ea_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf2f70 <e2668> {c98al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf09a0 <e2666> {c98al}
    1:2:1:1:2: SUB 0x555556cf0a50 <e2657> {c98ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d440 <e12797> {c98am} @dt=0@  EA_SECTIONS [RV] <- VAR 0x555556cb8180 <e14993#> {c39aw} @dt=0x555556cb51e0@(w5)  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6000 <e2649> {c98ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf6140 <e2658> {c98ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5680 <e2707> {c100bf} @dt=0@  so_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf35f0 <e2706> {c100al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf0c60 <e2704> {c100al}
    1:2:1:1:2: SUB 0x555556cf0d10 <e2695> {c100au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d560 <e12800> {c100am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6500 <e2687> {c100av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf6640 <e2696> {c100ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5800 <e2745> {c101bf} @dt=0@  so_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf3c70 <e2744> {c101am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf0f20 <e2742> {c101am}
    1:2:1:1:2: SUB 0x555556cf0fd0 <e2733> {c101av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d680 <e12803> {c101an} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6a00 <e2725> {c101aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf6b40 <e2734> {c101ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5980 <e2783> {c102bf} @dt=0@  so_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfa340 <e2782> {c102al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf11e0 <e2780> {c102al}
    1:2:1:1:2: SUB 0x555556cf1290 <e2771> {c102au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d7a0 <e12806> {c102am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6f00 <e2763> {c102av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf7040 <e2772> {c102ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5b00 <e2821> {c103bf} @dt=0@  so_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfa9c0 <e2820> {c103al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf14a0 <e2818> {c103al}
    1:2:1:1:2: SUB 0x555556cf1550 <e2809> {c103au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d8c0 <e12809> {c103am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf7400 <e2801> {c103av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf7540 <e2810> {c103ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5c80 <e2859> {c104bf} @dt=0@  so_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfb040 <e2858> {c104al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf1760 <e2856> {c104al}
    1:2:1:1:2: SUB 0x555556cf1810 <e2847> {c104au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d9e0 <e12812> {c104am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf7900 <e2839> {c104av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf7a40 <e2848> {c104ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5e00 <e2897> {c105bf} @dt=0@  so_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfb6c0 <e2896> {c105al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf1a20 <e2894> {c105al}
    1:2:1:1:2: SUB 0x555556cf1ad0 <e2885> {c105au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1db00 <e12815> {c105am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf7e00 <e2877> {c105av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfe000 <e2886> {c105ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00000 <e2935> {c106bf} @dt=0@  so_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfbd40 <e2934> {c106al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf1ce0 <e2932> {c106al}
    1:2:1:1:2: SUB 0x555556cf1d90 <e2923> {c106au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1dc20 <e12818> {c106am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cfe3c0 <e2915> {c106av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfe500 <e2924> {c106ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00180 <e2973> {c107bf} @dt=0@  so_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d02410 <e2972> {c107al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04000 <e2970> {c107al}
    1:2:1:1:2: SUB 0x555556d040b0 <e2961> {c107au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1dd40 <e12821> {c107am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cfe8c0 <e2953> {c107av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfea00 <e2962> {c107ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00300 <e3011> {c108bf} @dt=0@  so_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d02a90 <e3010> {c108al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d042c0 <e3008> {c108al}
    1:2:1:1:2: SUB 0x555556d04370 <e2999> {c108au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1de60 <e12824> {c108am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cfedc0 <e2991> {c108av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfef00 <e3000> {c108ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00480 <e3058> {c109bf} @dt=0@  so_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d031e0 <e3057> {c109al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04630 <e3055> {c109al}
    1:2:1:1:2: SUB 0x555556d046e0 <e3046> {c109aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d04790 <e3037> {c109au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1e000 <e12827> {c109am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556cff400 <e3029> {c109av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556cff540 <e3038> {c109ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cff680 <e3047> {c109az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00600 <e3102> {c110bf} @dt=0@  so_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d03930 <e3101> {c110al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04a50 <e3099> {c110al}
    1:2:1:1:2: SUB 0x555556d04b00 <e3090> {c110az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d04bb0 <e3081> {c110au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1e120 <e12830> {c110am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e15103#> {c49aw} @dt=0x555556cc0340@(w8)  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1e240 <e12833> {c110av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e14752#> {c16aw} @dt=0x555556c404e0@(w8)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cffa40 <e3082> {c110ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cffb80 <e3091> {c110bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00780 <e3142> {c111bf} @dt=0@  so_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d080d0 <e3141> {c111al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04dc0 <e3139> {c111al}
    1:2:1:1:2: SUB 0x555556d04e70 <e3130> {c111ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e360 <e12836> {c111am} @dt=0@  SO_SECTIONS [RV] <- VAR 0x555556cb8f00 <e15080#> {c48aw} @dt=0x555556cbbe10@(w5)  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0a000 <e3122> {c111ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0a140 <e3131> {c111ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00900 <e3180> {c112bf} @dt=0@  so_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d08750 <e3179> {c112al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05080 <e3177> {c112al}
    1:2:1:1:2: SUB 0x555556d05130 <e3168> {c112ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e480 <e12839> {c112am} @dt=0@  SO_SECTIONS [RV] <- VAR 0x555556cb8f00 <e15080#> {c48aw} @dt=0x555556cbbe10@(w5)  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0a500 <e3160> {c112ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0a640 <e3169> {c112ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00a80 <e3218> {c113bf} @dt=0@  so_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d08dd0 <e3217> {c113al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05340 <e3215> {c113al}
    1:2:1:1:2: SUB 0x555556d053f0 <e3206> {c113ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e5a0 <e12842> {c113am} @dt=0@  SO_SECTIONS [RV] <- VAR 0x555556cb8f00 <e15080#> {c48aw} @dt=0x555556cbbe10@(w5)  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0aa00 <e3198> {c113ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0ab40 <e3207> {c113ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00c00 <e3256> {c115bf} @dt=0@  we_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d09450 <e3255> {c115al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05600 <e3253> {c115al}
    1:2:1:1:2: SUB 0x555556d056b0 <e3244> {c115au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e6c0 <e12845> {c115am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0af00 <e3236> {c115av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0b040 <e3245> {c115ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00d80 <e3294> {c116bf} @dt=0@  we_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d09ad0 <e3293> {c116am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d058c0 <e3291> {c116am}
    1:2:1:1:2: SUB 0x555556d05970 <e3282> {c116av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e7e0 <e12848> {c116an} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0b400 <e3274> {c116aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0b540 <e3283> {c116ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00f00 <e3332> {c117bf} @dt=0@  we_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0c1a0 <e3331> {c117al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05b80 <e3329> {c117al}
    1:2:1:1:2: SUB 0x555556d05c30 <e3320> {c117au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e900 <e12851> {c117am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0b900 <e3312> {c117av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0ba40 <e3321> {c117ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01080 <e3370> {c118bf} @dt=0@  we_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0c820 <e3369> {c118al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05e40 <e3367> {c118al}
    1:2:1:1:2: SUB 0x555556d05ef0 <e3358> {c118au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ea20 <e12854> {c118am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0be00 <e3350> {c118av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10000 <e3359> {c118ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01200 <e3408> {c119bf} @dt=0@  we_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0cea0 <e3407> {c119al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12160 <e3405> {c119al}
    1:2:1:1:2: SUB 0x555556d12210 <e3396> {c119au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1eb40 <e12857> {c119am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d103c0 <e3388> {c119av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10500 <e3397> {c119ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01380 <e3446> {c120bf} @dt=0@  we_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0d520 <e3445> {c120al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12420 <e3443> {c120al}
    1:2:1:1:2: SUB 0x555556d124d0 <e3434> {c120au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ec60 <e12860> {c120am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d108c0 <e3426> {c120av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10a00 <e3435> {c120ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01500 <e3484> {c121bf} @dt=0@  we_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0dba0 <e3483> {c121al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d126e0 <e3481> {c121al}
    1:2:1:1:2: SUB 0x555556d12790 <e3472> {c121au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ed80 <e12863> {c121am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d10dc0 <e3464> {c121av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10f00 <e3473> {c121ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01680 <e3522> {c122bf} @dt=0@  we_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d14270 <e3521> {c122al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d129a0 <e3519> {c122al}
    1:2:1:1:2: SUB 0x555556d12a50 <e3510> {c122au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1eea0 <e12866> {c122am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d112c0 <e3502> {c122av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d11400 <e3511> {c122ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01800 <e3560> {c123bf} @dt=0@  we_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d148f0 <e3559> {c123al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12c60 <e3557> {c123al}
    1:2:1:1:2: SUB 0x555556d12d10 <e3548> {c123au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1efc0 <e12869> {c123am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d117c0 <e3540> {c123av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d11900 <e3549> {c123ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01980 <e3607> {c124bf} @dt=0@  we_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d15040 <e3606> {c124al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12fd0 <e3604> {c124al}
    1:2:1:1:2: SUB 0x555556d13080 <e3595> {c124aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d13130 <e3586> {c124au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1f0e0 <e12872> {c124am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556d11e00 <e3578> {c124av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556d16000 <e3587> {c124ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d16140 <e3596> {c124az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01b00 <e3651> {c125bf} @dt=0@  we_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d15790 <e3650> {c125al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d133f0 <e3648> {c125al}
    1:2:1:1:2: SUB 0x555556d134a0 <e3639> {c125az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d13550 <e3630> {c125au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1f200 <e12875> {c125am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e15190#> {c58aw} @dt=0x555556cc6f70@(w8)  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1f320 <e12878> {c125av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e14752#> {c16aw} @dt=0x555556c404e0@(w8)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d16500 <e3631> {c125ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d16640 <e3640> {c125bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01c80 <e3691> {c126bf} @dt=0@  we_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d15ee0 <e3690> {c126al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d13760 <e3688> {c126al}
    1:2:1:1:2: SUB 0x555556d13810 <e3679> {c126ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f440 <e12881> {c126am} @dt=0@  WE_SECTIONS [RV] <- VAR 0x555556cb9c80 <e15167#> {c57aw} @dt=0x555556cc6a90@(w5)  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d16a00 <e3671> {c126ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d16b40 <e3680> {c126ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01e00 <e3729> {c127bf} @dt=0@  we_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d185b0 <e3728> {c127al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d13a20 <e3726> {c127al}
    1:2:1:1:2: SUB 0x555556d13ad0 <e3717> {c127ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f560 <e12884> {c127am} @dt=0@  WE_SECTIONS [RV] <- VAR 0x555556cb9c80 <e15167#> {c57aw} @dt=0x555556cc6a90@(w5)  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d16f00 <e3709> {c127ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d17040 <e3718> {c127ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c000 <e3767> {c128bf} @dt=0@  we_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d18c30 <e3766> {c128al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d13ce0 <e3764> {c128al}
    1:2:1:1:2: SUB 0x555556d13d90 <e3755> {c128ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f680 <e12887> {c128am} @dt=0@  WE_SECTIONS [RV] <- VAR 0x555556cb9c80 <e15167#> {c57aw} @dt=0x555556cc6a90@(w5)  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d17400 <e3747> {c128ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d17540 <e3756> {c128ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c180 <e4819> {c135aw} @dt=0@  no_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19110 <e3799> {c135aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e000 <e3797> {c135aj}
    1:2:1:1:2: SUB 0x555556d1e0b0 <e3793> {c135ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f7a0 <e12890> {c135ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e14774#> {c17aw} @dt=0x555556c409c0@(w8)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d17900 <e3785> {c135aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d17a40 <e3794> {c135as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c300 <e3811> {c136ap} @dt=0@  no_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19380 <e3810> {c136ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1c480 <e3818> {c137ap} @dt=0@  no_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19520 <e3817> {c137ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1c600 <e3825> {c138ap} @dt=0@  no_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d196c0 <e3824> {c138ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1c780 <e3852> {c139aw} @dt=0@  ea_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19ad0 <e3851> {c139aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e2c0 <e3849> {c139aj}
    1:2:1:1:2: SUB 0x555556d1e370 <e3845> {c139ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f8c0 <e12893> {c139ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e14774#> {c17aw} @dt=0x555556c409c0@(w8)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d17e00 <e3837> {c139aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d20000 <e3846> {c139as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c900 <e3864> {c140ap} @dt=0@  ea_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19d40 <e3863> {c140ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1ca80 <e3871> {c141ap} @dt=0@  ea_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19ee0 <e3870> {c141ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1cc00 <e3878> {c142ap} @dt=0@  ea_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d220d0 <e3877> {c142ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1cd80 <e3905> {c143aw} @dt=0@  so_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d224e0 <e3904> {c143aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e580 <e3902> {c143aj}
    1:2:1:1:2: SUB 0x555556d1e630 <e3898> {c143ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f9e0 <e12896> {c143ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e14774#> {c17aw} @dt=0x555556c409c0@(w8)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d203c0 <e3890> {c143aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d20500 <e3899> {c143as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1cf00 <e3917> {c144ap} @dt=0@  so_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d22750 <e3916> {c144ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d080 <e3924> {c145ap} @dt=0@  so_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d228f0 <e3923> {c145ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d200 <e3931> {c146ap} @dt=0@  so_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d22a90 <e3930> {c146ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d380 <e3958> {c147aw} @dt=0@  we_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d22ea0 <e3957> {c147aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e840 <e3955> {c147aj}
    1:2:1:1:2: SUB 0x555556d1e8f0 <e3951> {c147ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1fb00 <e12899> {c147ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e14774#> {c17aw} @dt=0x555556c409c0@(w8)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d208c0 <e3943> {c147aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d20a00 <e3952> {c147as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1d500 <e3970> {c148ap} @dt=0@  we_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d23110 <e3969> {c148ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d680 <e3977> {c149ap} @dt=0@  we_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d232b0 <e3976> {c149ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d800 <e3984> {c150ap} @dt=0@  we_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d23450 <e3983> {c150ap} @dt=this@(w1)  logic kwd=logic
    1:2: CELL 0x555556d20dc0 <e4193> {c195ae}  inorth -> MODULE 0x555556e95b00 <e60260#> {d22ai}  la_ioside__pi1  L3 [1ps]
    1:2:1: PIN 0x555556c31770 <e4083> {c197af}  z -> VAR 0x555556f31680 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f1fc20 <e12902> {c197al} @dt=0@  no_z [LV] => VAR 0x555556ccad80 <e1647> {c71bf} @dt=0@  no_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31860 <e4088> {c199af}  pad -> VAR 0x555556f31380 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f1fd40 <e12905> {c199an} @dt=0@  no_pad [LV] => VAR 0x555556ccac00 <e1609> {c70bf} @dt=0@  no_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31950 <e4092> {c200af}  vss -> VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f1fe60 <e12908> {c200an} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31a40 <e4096> {c201af}  vddr -> VAR 0x555556f3a600 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20000 <e12911> {c201ao} @dt=0@  no_vddr [LV] => VAR 0x555556d1c600 <e3825> {c138ap} @dt=0@  no_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31b30 <e4100> {c202af}  vddior -> VAR 0x555556f3a780 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20120 <e12914> {c202ap} @dt=0@  no_vddior [LV] => VAR 0x555556d1c300 <e3811> {c136ap} @dt=0@  no_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31c20 <e4104> {c203af}  vssior -> VAR 0x555556f3a900 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20240 <e12917> {c203ap} @dt=0@  no_vssior [LV] => VAR 0x555556d1c480 <e3818> {c137ap} @dt=0@  no_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31d10 <e4108> {c204af}  ioringr -> VAR 0x555556f3aa80 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20360 <e12920> {c204aq} @dt=0@  no_ioringr [LV] => VAR 0x555556d1c180 <e4819> {c135aw} @dt=0@  no_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31e00 <e4112> {c206af}  a -> VAR 0x555556f31800 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20480 <e12923> {c206al} @dt=0@  no_a [RV] <- VAR 0x555556ccaf00 <e1685> {c72bf} @dt=0@  no_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31ef0 <e4116> {c207af}  ie -> VAR 0x555556f31980 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f205a0 <e12926> {c207am} @dt=0@  no_ie [RV] <- VAR 0x555556ccb080 <e1723> {c73bf} @dt=0@  no_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c000 <e4120> {c208af}  oe -> VAR 0x555556f31b00 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f206c0 <e12929> {c208am} @dt=0@  no_oe [RV] <- VAR 0x555556ccb200 <e1761> {c74bf} @dt=0@  no_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c0f0 <e4124> {c209af}  pe -> VAR 0x555556f31c80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f207e0 <e12932> {c209am} @dt=0@  no_pe [RV] <- VAR 0x555556ccb380 <e1799> {c75bf} @dt=0@  no_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c1e0 <e4128> {c210af}  ps -> VAR 0x555556f31e00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20900 <e12935> {c210am} @dt=0@  no_ps [RV] <- VAR 0x555556ccb500 <e1837> {c76bf} @dt=0@  no_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c2d0 <e4132> {c211af}  sr -> VAR 0x555556f3a000 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20a20 <e12938> {c211am} @dt=0@  no_sr [RV] <- VAR 0x555556ccb680 <e1875> {c77bf} @dt=0@  no_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c3c0 <e4136> {c212af}  st -> VAR 0x555556f3a180 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20b40 <e12941> {c212am} @dt=0@  no_st [RV] <- VAR 0x555556ccb800 <e1913> {c78bf} @dt=0@  no_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c4b0 <e4140> {c213af}  ds -> VAR 0x555556f3a300 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20c60 <e12944> {c213am} @dt=0@  no_ds [RV] <- VAR 0x555556ccb980 <e1960> {c79bf} @dt=0@  no_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c5a0 <e4144> {c214af}  cfg -> VAR 0x555556f3a480 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20d80 <e12947> {c214an} @dt=0@  no_cfg [RV] <- VAR 0x555556ccbb00 <e2004> {c80bf} @dt=0@  no_cfg INPUT [VSTATIC]  PORT
    1:2: CELL 0x555556d21180 <e4401> {c246ae}  ieast -> MODULE 0x555556f60c60 <e60261#> {d22ai}  la_ioside__pi2  L3 [1ps]
    1:2:1: PIN 0x555556d351d0 <e4291> {c248ae}  z -> VAR 0x555556f6ed80 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f227e0 <e13016> {c248ak} @dt=0@  ea_z [LV] => VAR 0x555556ce4300 <e2196> {c86bf} @dt=0@  ea_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d352c0 <e4296> {c250ae}  pad -> VAR 0x555556f6ea80 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22900 <e13019> {c250am} @dt=0@  ea_pad [LV] => VAR 0x555556ce4180 <e2158> {c85bf} @dt=0@  ea_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d353b0 <e4300> {c251ae}  vss -> VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22a20 <e13022> {c251am} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d354a0 <e4304> {c252ae}  vddr -> VAR 0x555556f6fc80 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22b40 <e13025> {c252an} @dt=0@  ea_vddr [LV] => VAR 0x555556d1cc00 <e3878> {c142ap} @dt=0@  ea_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35590 <e4308> {c253ae}  vddior -> VAR 0x555556f6fe00 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22c60 <e13028> {c253ao} @dt=0@  ea_vddior [LV] => VAR 0x555556d1c900 <e3864> {c140ap} @dt=0@  ea_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35680 <e4312> {c254ae}  vssior -> VAR 0x555556f74000 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22d80 <e13031> {c254ao} @dt=0@  ea_vssior [LV] => VAR 0x555556d1ca80 <e3871> {c141ap} @dt=0@  ea_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35770 <e4316> {c255ae}  ioringr -> VAR 0x555556f74180 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22ea0 <e13034> {c255ap} @dt=0@  ea_ioringr [LV] => VAR 0x555556d1c780 <e3852> {c139aw} @dt=0@  ea_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35860 <e4320> {c257ae}  a -> VAR 0x555556f6ef00 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22fc0 <e13037> {c257ak} @dt=0@  ea_a [RV] <- VAR 0x555556ce4480 <e2234> {c87bf} @dt=0@  ea_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35950 <e4324> {c258ae}  ie -> VAR 0x555556f6f080 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f230e0 <e13040> {c258al} @dt=0@  ea_ie [RV] <- VAR 0x555556ce4600 <e2272> {c88bf} @dt=0@  ea_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35a40 <e4328> {c259ae}  oe -> VAR 0x555556f6f200 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23200 <e13043> {c259al} @dt=0@  ea_oe [RV] <- VAR 0x555556ce4780 <e2310> {c89bf} @dt=0@  ea_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35b30 <e4332> {c260ae}  pe -> VAR 0x555556f6f380 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23320 <e13046> {c260al} @dt=0@  ea_pe [RV] <- VAR 0x555556ce4900 <e2348> {c90bf} @dt=0@  ea_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35c20 <e4336> {c261ae}  ps -> VAR 0x555556f6f500 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23440 <e13049> {c261al} @dt=0@  ea_ps [RV] <- VAR 0x555556ce4a80 <e2386> {c91bf} @dt=0@  ea_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35d10 <e4340> {c262ae}  sr -> VAR 0x555556f6f680 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23560 <e13052> {c262al} @dt=0@  ea_sr [RV] <- VAR 0x555556ce4c00 <e2424> {c92bf} @dt=0@  ea_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35e00 <e4344> {c263ae}  st -> VAR 0x555556f6f800 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23680 <e13055> {c263al} @dt=0@  ea_st [RV] <- VAR 0x555556ce4d80 <e2462> {c93bf} @dt=0@  ea_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35ef0 <e4348> {c264ae}  ds -> VAR 0x555556f6f980 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f237a0 <e13058> {c264al} @dt=0@  ea_ds [RV] <- VAR 0x555556ce4f00 <e2509> {c94bf} @dt=0@  ea_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d3a000 <e4352> {c265ae}  cfg -> VAR 0x555556f6fb00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f238c0 <e13061> {c265am} @dt=0@  ea_cfg [RV] <- VAR 0x555556ce5080 <e2553> {c95bf} @dt=0@  ea_cfg INPUT [VSTATIC]  PORT
    1:2: CELL 0x555556d21540 <e4609> {c298ae}  isouth -> MODULE 0x555556f97d40 <e60262#> {d22ai}  la_ioside__pi3  L3 [1ps]
    1:2:1: PIN 0x555556d42c30 <e4499> {c300af}  z -> VAR 0x555556fa6480 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25320 <e13130> {c300al} @dt=0@  so_z [LV] => VAR 0x555556ce5800 <e2745> {c101bf} @dt=0@  so_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d42d20 <e4504> {c302af}  pad -> VAR 0x555556fa6180 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25440 <e13133> {c302an} @dt=0@  so_pad [LV] => VAR 0x555556ce5680 <e2707> {c100bf} @dt=0@  so_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d42e10 <e4508> {c303af}  vss -> VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25560 <e13136> {c303an} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d42f00 <e4512> {c304af}  vddr -> VAR 0x555556fa7380 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25680 <e13139> {c304ao} @dt=0@  so_vddr [LV] => VAR 0x555556d1d200 <e3931> {c146ap} @dt=0@  so_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d42ff0 <e4516> {c305af}  vddior -> VAR 0x555556fa7500 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f257a0 <e13142> {c305ap} @dt=0@  so_vddior [LV] => VAR 0x555556d1cf00 <e3917> {c144ap} @dt=0@  so_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d430e0 <e4520> {c306af}  vssior -> VAR 0x555556fa7680 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f258c0 <e13145> {c306ap} @dt=0@  so_vssior [LV] => VAR 0x555556d1d080 <e3924> {c145ap} @dt=0@  so_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d431d0 <e4524> {c307af}  ioringr -> VAR 0x555556fa7800 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f259e0 <e13148> {c307aq} @dt=0@  so_ioringr [LV] => VAR 0x555556d1cd80 <e3905> {c143aw} @dt=0@  so_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d432c0 <e4528> {c309af}  a -> VAR 0x555556fa6600 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25b00 <e13151> {c309al} @dt=0@  so_a [RV] <- VAR 0x555556ce5980 <e2783> {c102bf} @dt=0@  so_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d433b0 <e4532> {c310af}  ie -> VAR 0x555556fa6780 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25c20 <e13154> {c310am} @dt=0@  so_ie [RV] <- VAR 0x555556ce5b00 <e2821> {c103bf} @dt=0@  so_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d434a0 <e4536> {c311af}  oe -> VAR 0x555556fa6900 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25d40 <e13157> {c311am} @dt=0@  so_oe [RV] <- VAR 0x555556ce5c80 <e2859> {c104bf} @dt=0@  so_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43590 <e4540> {c312af}  pe -> VAR 0x555556fa6a80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25e60 <e13160> {c312am} @dt=0@  so_pe [RV] <- VAR 0x555556ce5e00 <e2897> {c105bf} @dt=0@  so_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43680 <e4544> {c313af}  ps -> VAR 0x555556fa6c00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26000 <e13163> {c313am} @dt=0@  so_ps [RV] <- VAR 0x555556d00000 <e2935> {c106bf} @dt=0@  so_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43770 <e4548> {c314af}  sr -> VAR 0x555556fa6d80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26120 <e13166> {c314am} @dt=0@  so_sr [RV] <- VAR 0x555556d00180 <e2973> {c107bf} @dt=0@  so_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43860 <e4552> {c315af}  st -> VAR 0x555556fa6f00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26240 <e13169> {c315am} @dt=0@  so_st [RV] <- VAR 0x555556d00300 <e3011> {c108bf} @dt=0@  so_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43950 <e4556> {c316af}  ds -> VAR 0x555556fa7080 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26360 <e13172> {c316am} @dt=0@  so_ds [RV] <- VAR 0x555556d00480 <e3058> {c109bf} @dt=0@  so_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43a40 <e4560> {c317af}  cfg -> VAR 0x555556fa7200 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26480 <e13175> {c317an} @dt=0@  so_cfg [RV] <- VAR 0x555556d00600 <e3102> {c110bf} @dt=0@  so_cfg INPUT [VSTATIC]  PORT
    1:2: CELL 0x555556d21900 <e4817> {c350ae}  iwest -> MODULE 0x555556fd0ea0 <e60263#> {d22ai}  la_ioside__pi4  L3 [1ps]
    1:2:1: PIN 0x555556d4c690 <e4707> {c352ae}  z -> VAR 0x555556fdfb00 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f27e60 <e13244> {c352ak} @dt=0@  we_z [LV] => VAR 0x555556d00d80 <e3294> {c116bf} @dt=0@  we_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4c780 <e4712> {c354ae}  pad -> VAR 0x555556fdf800 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28000 <e13247> {c354am} @dt=0@  we_pad [LV] => VAR 0x555556d00c00 <e3256> {c115bf} @dt=0@  we_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4c870 <e4716> {c355ae}  vss -> VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28120 <e13250> {c355am} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4c960 <e4720> {c356ae}  vddr -> VAR 0x555556fe6a80 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28240 <e13253> {c356an} @dt=0@  we_vddr [LV] => VAR 0x555556d1d800 <e3984> {c150ap} @dt=0@  we_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4ca50 <e4724> {c357ae}  vddior -> VAR 0x555556fe6c00 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28360 <e13256> {c357ao} @dt=0@  we_vddior [LV] => VAR 0x555556d1d500 <e3970> {c148ap} @dt=0@  we_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4cb40 <e4728> {c358ae}  vssior -> VAR 0x555556fe6d80 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28480 <e13259> {c358ao} @dt=0@  we_vssior [LV] => VAR 0x555556d1d680 <e3977> {c149ap} @dt=0@  we_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4cc30 <e4732> {c359ae}  ioringr -> VAR 0x555556fe6f00 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f285a0 <e13262> {c359ap} @dt=0@  we_ioringr [LV] => VAR 0x555556d1d380 <e3958> {c147aw} @dt=0@  we_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4cd20 <e4736> {c361ae}  a -> VAR 0x555556fdfc80 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f286c0 <e13265> {c361ak} @dt=0@  we_a [RV] <- VAR 0x555556d00f00 <e3332> {c117bf} @dt=0@  we_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4ce10 <e4740> {c362ae}  ie -> VAR 0x555556fdfe00 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f287e0 <e13268> {c362al} @dt=0@  we_ie [RV] <- VAR 0x555556d01080 <e3370> {c118bf} @dt=0@  we_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4cf00 <e4744> {c363ae}  oe -> VAR 0x555556fe6000 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28900 <e13271> {c363al} @dt=0@  we_oe [RV] <- VAR 0x555556d01200 <e3408> {c119bf} @dt=0@  we_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4cff0 <e4748> {c364ae}  pe -> VAR 0x555556fe6180 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28a20 <e13274> {c364al} @dt=0@  we_pe [RV] <- VAR 0x555556d01380 <e3446> {c120bf} @dt=0@  we_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d0e0 <e4752> {c365ae}  ps -> VAR 0x555556fe6300 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28b40 <e13277> {c365al} @dt=0@  we_ps [RV] <- VAR 0x555556d01500 <e3484> {c121bf} @dt=0@  we_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d1d0 <e4756> {c366ae}  sr -> VAR 0x555556fe6480 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28c60 <e13280> {c366al} @dt=0@  we_sr [RV] <- VAR 0x555556d01680 <e3522> {c122bf} @dt=0@  we_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d2c0 <e4760> {c367ae}  st -> VAR 0x555556fe6600 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28d80 <e13283> {c367al} @dt=0@  we_st [RV] <- VAR 0x555556d01800 <e3560> {c123bf} @dt=0@  we_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d3b0 <e4764> {c368ae}  ds -> VAR 0x555556fe6780 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28ea0 <e13286> {c368al} @dt=0@  we_ds [RV] <- VAR 0x555556d01980 <e3607> {c124bf} @dt=0@  we_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d4a0 <e4768> {c369ae}  cfg -> VAR 0x555556fe6900 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28fc0 <e13289> {c369am} @dt=0@  we_cfg [RV] <- VAR 0x555556d01b00 <e3651> {c125bf} @dt=0@  we_cfg INPUT [VSTATIC]  PORT
    1: MODULE 0x555556c3a240 <e60259#> {d22ai}  la_ioside  L3 [DEAD] [1ps]
    1:2: VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d661a0 <e4851> {d24ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ea50 <e4843> {d24ap}
    1:2:1:1:2: CONST 0x555556d68140 <e4835> {d24aq} @dt=0x555556c40410@(G/swu32/4)  ?32?shf
    1:2:1:1:3: CONST 0x555556d68280 <e4836> {d24at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d68000 <e4852> {d24bk} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d66680 <e4887> {d25ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ebb0 <e4879> {d25ap}
    1:2:1:1:2: CONST 0x555556d68780 <e4871> {d25aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556d688c0 <e4872> {d25as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d68640 <e4888> {d25bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d66b60 <e4924> {d26ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ed10 <e4916> {d26ap}
    1:2:1:1:2: CONST 0x555556d68dc0 <e4908> {d26aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556d68f00 <e4909> {d26as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d68c80 <e4925> {d26bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67040 <e4961> {d27ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ee70 <e4953> {d27ap}
    1:2:1:1:2: CONST 0x555556d69400 <e4945> {d27aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556d69540 <e4946> {d27as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d692c0 <e4962> {d27bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67520 <e4998> {d28ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1efd0 <e4990> {d28ap}
    1:2:1:1:2: CONST 0x555556d69a40 <e4982> {d28aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556d69b80 <e4983> {d28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d69900 <e4999> {d28bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67a00 <e5035> {d29ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f130 <e5027> {d29ap}
    1:2:1:1:2: CONST 0x555556d6c140 <e5019> {d29aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6c280 <e5020> {d29as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6c000 <e5036> {d29bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67ee0 <e5072> {d30ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f290 <e5064> {d30ap}
    1:2:1:1:2: CONST 0x555556d6c780 <e5056> {d30aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6c8c0 <e5057> {d30as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6c640 <e5073> {d30bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6e410 <e5109> {d31ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f3f0 <e5101> {d31ap}
    1:2:1:1:2: CONST 0x555556d6cdc0 <e5093> {d31aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6cf00 <e5094> {d31as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6cc80 <e5110> {d31bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a600 <e5148> {d32ax} @dt=0@  ENCORNER [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6e8f0 <e5146> {d32ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f550 <e5138> {d32ap}
    1:2:1:1:2: CONST 0x555556d6d400 <e5130> {d32aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6d540 <e5131> {d32as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6d2c0 <e5147> {d32bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6edd0 <e5183> {d34ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f6b0 <e5175> {d34ap}
    1:2:1:1:2: CONST 0x555556d6da40 <e5167> {d34aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d6db80 <e5168> {d34at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6d900 <e5184> {d34bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6f2b0 <e5220> {d35ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f810 <e5212> {d35ap}
    1:2:1:1:2: CONST 0x555556d70140 <e5204> {d35aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d70280 <e5205> {d35at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d70000 <e5221> {d35bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6f790 <e5257> {d36ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f970 <e5249> {d36ap}
    1:2:1:1:2: CONST 0x555556d70780 <e5241> {d36aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d708c0 <e5242> {d36at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d70640 <e5258> {d36bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6fc70 <e5294> {d37ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fad0 <e5286> {d37ap}
    1:2:1:1:2: CONST 0x555556d70dc0 <e5278> {d37aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d70f00 <e5279> {d37at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d70c80 <e5295> {d37bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d721a0 <e5331> {d38ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fc30 <e5323> {d38ap}
    1:2:1:1:2: CONST 0x555556d71400 <e5315> {d38aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d71540 <e5316> {d38at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d712c0 <e5332> {d38bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72680 <e5368> {d39ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fd90 <e5360> {d39ap}
    1:2:1:1:2: CONST 0x555556d71a40 <e5352> {d39aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d71b80 <e5353> {d39at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d71900 <e5369> {d39bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72b60 <e5405> {d40ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fef0 <e5397> {d40ap}
    1:2:1:1:2: CONST 0x555556d74140 <e5389> {d40aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d74280 <e5390> {d40at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d74000 <e5406> {d40bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72d00 <e5422> {d42ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d743c0 <e5423> {d42bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72ea0 <e5434> {d43ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74500 <e5435> {d43bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73040 <e5446> {d44ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74640 <e5447> {d44bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d731e0 <e5458> {d45ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74780 <e5459> {d45bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73380 <e5470> {d46ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d748c0 <e5471> {d46bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73520 <e5482> {d47ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74a00 <e5483> {d47bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d736c0 <e5494> {d48ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74b40 <e5495> {d48bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73860 <e5506> {d49ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74c80 <e5507> {d49bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d73e10 <e5537> {d52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76160 <e5535> {d52al}
    1:2:1:1:2: SUB 0x555556d76210 <e5526> {d52ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0dd40 <e12149> {d52am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d75040 <e5518> {d52as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d75180 <e5527> {d52au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d780d0 <e5550> {d53au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d78680 <e5581> {d55am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76420 <e5579> {d55am}
    1:2:1:1:2: SUB 0x555556d764d0 <e5570> {d55as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0de60 <e12152> {d55an} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d75540 <e5562> {d55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d75680 <e5571> {d55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d78d00 <e5619> {d56al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d766e0 <e5617> {d56al}
    1:2:1:1:2: SUB 0x555556d76790 <e5608> {d56ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e000 <e12155> {d56am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d75a40 <e5600> {d56as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d75b80 <e5609> {d56au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d79380 <e5657> {d57al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d769a0 <e5655> {d57al}
    1:2:1:1:2: SUB 0x555556d76a50 <e5646> {d57ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e120 <e12158> {d57am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7e000 <e5638> {d57as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7e140 <e5647> {d57au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d79a00 <e5695> {d58al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76c60 <e5693> {d58al}
    1:2:1:1:2: SUB 0x555556d76d10 <e5684> {d58ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e240 <e12161> {d58am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7e500 <e5676> {d58as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7e640 <e5685> {d58au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d800d0 <e5733> {d59al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76f20 <e5731> {d59al}
    1:2:1:1:2: SUB 0x555556d76fd0 <e5722> {d59ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e360 <e12164> {d59am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7ea00 <e5714> {d59as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7eb40 <e5723> {d59au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d80750 <e5771> {d60al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d771e0 <e5769> {d60al}
    1:2:1:1:2: SUB 0x555556d77290 <e5760> {d60ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e480 <e12167> {d60am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7ef00 <e5752> {d60as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7f040 <e5761> {d60au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d80dd0 <e5809> {d61al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d774a0 <e5807> {d61al}
    1:2:1:1:2: SUB 0x555556d77550 <e5798> {d61ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e5a0 <e12170> {d61am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7f400 <e5790> {d61as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7f540 <e5799> {d61au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d81450 <e5847> {d62al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d77760 <e5845> {d62al}
    1:2:1:1:2: SUB 0x555556d77810 <e5836> {d62ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e6c0 <e12173> {d62am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7f900 <e5828> {d62as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7fa40 <e5837> {d62au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d81ba0 <e5894> {d63al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d77ad0 <e5892> {d63al}
    1:2:1:1:2: SUB 0x555556d77b80 <e5883> {d63at} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d77c30 <e5874> {d63ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f0e7e0 <e12176> {d63am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556d82000 <e5866> {d63as} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556d82140 <e5875> {d63au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d82280 <e5884> {d63aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86340 <e5938> {d64al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d77ef0 <e5936> {d64al}
    1:2:1:1:2: SUB 0x555556d88000 <e5927> {d64aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d880b0 <e5918> {d64ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f0e900 <e12179> {d64am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f0ea20 <e12182> {d64as} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d82640 <e5919> {d64ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d82780 <e5928> {d64az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86680 <e5954> {d66au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86820 <e5961> {d67au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d869c0 <e5968> {d68au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86f70 <e5999> {d69al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d882c0 <e5997> {d69al}
    1:2:1:1:2: SUB 0x555556d88370 <e5988> {d69ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0eb40 <e12185> {d69am} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d82b40 <e5980> {d69as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d82c80 <e5989> {d69au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556d871e0 <e6012> {d72at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556d7b800 <e6019> {d73at} @dt=0@  j [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556d87380 <e6018> {d73at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556d7b980 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d87520 <e6025> {d80ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d7bb00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d876c0 <e6032> {d81ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d7bc80 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d87860 <e6039> {d82ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d87c70 <e6066> {d83aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88580 <e6064> {d83aj}
    1:2:1:1:2: SUB 0x555556d88630 <e6060> {d83ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0ec60 <e12188> {d83ak} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d83040 <e6052> {d83aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d83180 <e6061> {d83as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8c1a0 <e6098> {d85aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88840 <e6096> {d85aj}
    1:2:1:1:2: SUB 0x555556d888f0 <e6092> {d85as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0ed80 <e12191> {d85ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d83540 <e6084> {d85at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d83680 <e6093> {d85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8c680 <e6130> {d86aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88b00 <e6128> {d86aj}
    1:2:1:1:2: SUB 0x555556d88bb0 <e6124> {d86as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0eea0 <e12194> {d86ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d83a40 <e6116> {d86at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d83b80 <e6125> {d86av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8cb60 <e6162> {d87aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88dc0 <e6160> {d87aj}
    1:2:1:1:2: SUB 0x555556d88e70 <e6156> {d87as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0efc0 <e12197> {d87ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d90000 <e6148> {d87at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d90140 <e6157> {d87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8d110 <e6198> {d88aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d89130 <e6196> {d88aj}
    1:2:1:1:2: SUB 0x555556d891e0 <e6192> {d88ay} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d89290 <e6183> {d88as} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f0f0e0 <e12200> {d88ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f0f200 <e12203> {d88at} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d90500 <e6184> {d88az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d90640 <e6193> {d88bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:1: VAR 0x555556e80d80 <e11095> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:1:1: BASICDTYPE 0x555556d8d5f0 <e11096> {d95bd} @dt=this@(w0)  logic kwd=logic
    1:2:1:1:1: RANGE 0x555556d89340 <e6222> {d95ax}
    1:2:1:1:1:2: CONST 0x555556d90780 <e6213> {d95ay} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:1:3: CONST 0x555556d908c0 <e6214> {d95ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: VAR 0x555556d8e600 <e6254> {d96at} @dt=0@  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1: BASICDTYPE 0x555556d8da00 <e6255> {d96an} @dt=this@(w0)  logic kwd=logic
    1:2:3:1:1: RANGE 0x555556d894a0 <e6253> {d96an}
    1:2:3:1:1:2: CONST 0x555556d90c80 <e6245> {d96ao} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:3:1:1:3: CONST 0x555556d90dc0 <e6246> {d96aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: VAR 0x555556d8e780 <e6285> {d97au} @dt=0@  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1: BASICDTYPE 0x555556d8de10 <e6284> {d97an} @dt=this@(w0)  logic kwd=logic
    1:2:3:1:1: RANGE 0x555556d89600 <e6282> {d97an}
    1:2:3:1:1:2: CONST 0x555556d91180 <e6274> {d97ao} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:3:1:1:3: CONST 0x555556d912c0 <e6275> {d97ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1: BASICDTYPE 0x555556d94000 <e6294> {d98ah} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2:3: BEGIN 0x555556c5a460 <e6374> {d99ah} [UNNAMED]
    1:2:3:1: ASSIGN 0x555556d896b0 <e6304> {d100ak} @dt=0@
    1:2:3:1:1: CONST 0x555556d91400 <e6305> {d100am} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:2: VARREF 0x555556f0f320 <e12206> {d100ad} @dt=0@  offset [LV] => VAR 0x555556e80d80 <e11095> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1: BEGIN 0x555556c5a540 <e6373> {d101ad} [UNNAMED] [IMPLIED]
    1:2:3:1:1: ASSIGN 0x555556d89760 <e6314> {d101aj} @dt=0@
    1:2:3:1:1:1: CONST 0x555556d91540 <e6315> {d101ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:1:2: VARREF 0x555556c3a360 <e6316> {d101ah} @dt=0@  ii [LV] => VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1: WHILE 0x555556d89ce0 <e6372> {d101ad}
    1:2:3:1:1:2: LT 0x555556d89810 <e6371> {d101ap} @dt=0x555556d944e0@(G/w1)
    1:2:3:1:1:2:1: VARREF 0x555556f0f440 <e12209> {d101an} @dt=0@  ii [RV] <- VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:2:2: VARREF 0x555556f0f560 <e12212> {d101aq} @dt=0@  i [RV] <- VAR 0x555556d8e600 <e6254> {d96at} @dt=0@  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3: ASSIGN 0x555556d89c30 <e6366> {d102am} @dt=0@
    1:2:3:1:1:3:1: ADD 0x555556d89b80 <e6367> {d102av} @dt=0@
    1:2:3:1:1:3:1:1: VARREF 0x555556f0f680 <e12215> {d102ao} @dt=0@  offset [RV] <- VAR 0x555556e80d80 <e11095> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2: SELPLUS 0x555556d89ad0 <e6365> {d102bd}
    1:2:3:1:1:3:1:2:1: VARREF 0x555556f0f7a0 <e12218> {d102ax} @dt=0@  vector [RV] <- VAR 0x555556d8e780 <e6285> {d97au} @dt=0@  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:1:2:2: MUL 0x555556d89a20 <e6361> {d102bg} @dt=0@
    1:2:3:1:1:3:1:2:2:1: VARREF 0x555556f0f8c0 <e12221> {d102be} @dt=0@  ii [RV] <- VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2:2:2: CONST 0x555556d917c0 <e6352> {d102bh} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:3: CONST 0x555556d91900 <e6362> {d102bk} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:4: ATTROF 0x555556e7f130 <e14534> {d102bd} [VAR_BASE]
    1:2:3:1:1:3:1:2:4:1: VARREF 0x555556f2aa20 <e14533> {d102ax} @dt=0@  vector [RV] <- VAR 0x555556d8e780 <e6285> {d97au} @dt=0@  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:2: VARREF 0x555556f0f9e0 <e12224> {d102af} @dt=0@  offset [LV] => VAR 0x555556e80d80 <e11095> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:4: ASSIGN 0x555556d89970 <e6337> {d101av} @dt=0@
    1:2:3:1:1:4:1: ADD 0x555556d898c0 <e6338> {d101ay} @dt=0@
    1:2:3:1:1:4:1:1: VARREF 0x555556f0fb00 <e12227> {d101aw} @dt=0@  ii [RV] <- VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:4:1:2: CONST 0x555556d91680 <e6336> {d101az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:3:1:1:4:2: VARREF 0x555556c3a480 <e6339> {d101at} @dt=0@  ii [LV] => VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2: GENIF 0x555556d89ef0 <e6440> {d110ae}
    1:2:1: VARREF 0x555556f0fc20 <e12230> {d110ai} @dt=0@  ENCORNER [RV] <- VAR 0x555556d6a600 <e5148> {d32ax} @dt=0@  ENCORNER [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5a620 <e6437> {d111an}  ila_iocorner [GEN]
    1:2:2:1: CELL 0x555556d91cc0 <e6429> {d115ac}  i0 -> MODULE 0x555556c3bd40 <e60265#> {f10ai}  la_iocorner  L4 [LIB] [DEAD] [1ps]
    1:2:2:1:1: PIN 0x555556d52e10 <e6391> {d115ag}  vdd -> VAR 0x555556e00a80 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0fd40 <e12233> {d115ap} @dt=0@  vddl [LV] => VAR 0x555556d7b980 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556d52f00 <e6396> {d116ag}  vss -> VAR 0x555556e00c00 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0fe60 <e12236> {d116ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556d52ff0 <e6400> {d117ag}  vddio -> VAR 0x555556e00d80 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f10000 <e12239> {d117ap} @dt=0@  vddiol [LV] => VAR 0x555556d7bb00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556d530e0 <e6404> {d118ag}  vssio -> VAR 0x555556e00f00 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f10120 <e12242> {d118ap} @dt=0@  vssiol [LV] => VAR 0x555556d7bc80 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556d531d0 <e6428> {d119ag}  ioring -> VAR 0x555556e01080 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556d89e40 <e6427> {d119aw}
    1:2:2:1:1:1:1: VARREF 0x555556f10240 <e12245> {d119ap} @dt=0@  ioringl [LV] => VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556d89d90 <e6424> {d119bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f10360 <e12248> {d119ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556d91a40 <e6415> {d119bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556d91b80 <e6425> {d119bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7f1e0 <e14537> {d119aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556f2ab40 <e14536> {d119ap} @dt=0@  ioringl [RV] <- VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:2: PIN 0x555556d532c0 <e6378> {d112ar}  SIDE -> VAR 0x555556e00780 <e9644> {f12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f10480 <e12251> {d112aw} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556d533b0 <e6383> {d113ak}  TYPE -> VAR 0x555556e00600 <e9630> {f11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f105a0 <e12254> {d113ap} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556d534a0 <e6387> {d114ak}  RINGW -> VAR 0x555556e00900 <e9656> {f13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f106c0 <e12257> {d114aq} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5a7e0 <e7123> {d126ae}  ila_iosection [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556db0dc0 <e7119> {d126ae}
    1:2:2:1: ASSIGN 0x555556d98000 <e6448> {d126aj} @dt=0@
    1:2:2:1:1: CONST 0x555556d91e00 <e6449> {d126ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3a5a0 <e6450> {d126ai} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556d980b0 <e7120> {d126an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f107e0 <e12260> {d126am} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f10900 <e12263> {d126ao} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556d98210 <e6468> {d126ay} @dt=0@
    1:2:2:3:1: ADD 0x555556d98160 <e6469> {d126ba} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f10a20 <e12266> {d126az} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556d9a000 <e6467> {d126bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3a6c0 <e6470> {d126ax} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1: BASICDTYPE 0x555556d9c9c0 <e6524> {d129an} @dt=this@(w0)  logic kwd=logic
    1:2:2:4:1:1: RANGE 0x555556d984d0 <e6492> {d129an}
    1:2:2:4:1:1:2: CONST 0x555556d9a780 <e6484> {d129ao} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:2:4:1:1:3: CONST 0x555556d9a8c0 <e6485> {d129aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:3: ADD 0x555556d98420 <e6525> {d130ay} @dt=0@
    1:2:2:4:3:1: ADD 0x555556d98370 <e6521> {d129br} @dt=0@
    1:2:2:4:3:1:1: FUNCREF 0x555556d9a3c0 <e6510> {d129bb} @dt=0@  offset -> FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:2:4:3:1:1:3: ARG 0x555556d9c0d0 <e6494> {d129bi}
    1:2:2:4:3:1:1:3:1: VARREF 0x555556f10b40 <e12269> {d129bi} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:1:3: ARG 0x555556d9c270 <e6499> {d129bk}
    1:2:2:4:3:1:1:3:1: VARREF 0x555556f10c60 <e12272> {d129bk} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:3:1:2: FUNCREF 0x555556d9a500 <e6511> {d130ag} @dt=0@  offset -> FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:2:4:3:1:2:3: ARG 0x555556d9c410 <e6502> {d130an}
    1:2:2:4:3:1:2:3:1: VARREF 0x555556f10d80 <e12275> {d130an} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:2:3: ARG 0x555556d9c5b0 <e6507> {d130ap}
    1:2:2:4:3:1:2:3:1: VARREF 0x555556f10ea0 <e12278> {d130ap} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:3:2: FUNCREF 0x555556d9a640 <e6522> {d131ag} @dt=0@  offset -> FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:2:4:3:2:3: ARG 0x555556d9c750 <e6513> {d131an}
    1:2:2:4:3:2:3:1: VARREF 0x555556f10fc0 <e12281> {d131an} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:2:3: ARG 0x555556d9c8f0 <e6518> {d131ap}
    1:2:2:4:3:2:3:1: VARREF 0x555556f110e0 <e12284> {d131ap} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4: VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1: BASICDTYPE 0x555556d9d790 <e6626> {d133an} @dt=this@(w0)  logic kwd=logic
    1:2:2:4:1:1: RANGE 0x555556d98bb0 <e6552> {d133an}
    1:2:2:4:1:1:2: CONST 0x555556d9b400 <e6544> {d133ao} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:2:4:1:1:3: CONST 0x555556d9b540 <e6545> {d133aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:3: ADD 0x555556d98b00 <e6627> {d134az} @dt=0@
    1:2:2:4:3:1: ADD 0x555556d988f0 <e6623> {d133bl} @dt=0@
    1:2:2:4:3:1:1: SELPLUS 0x555556d986e0 <e6598> {d133bc}
    1:2:2:4:3:1:1:1: VARREF 0x555556f11200 <e12287> {d133ax} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:3:1:1:2: MUL 0x555556d98630 <e6573> {d133be} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:3:1:1:2:1: CONST 0x555556d9ac80 <e6562> {d133bd} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:1:2:2: VARREF 0x555556f11320 <e12290> {d133bf} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:1:3: CONST 0x555556d9adc0 <e6574> {d133bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:1:4: ATTROF 0x555556e7f290 <e14540> {d133bc} [VAR_BASE]
    1:2:2:4:3:1:1:4:1: VARREF 0x555556f2ac60 <e14539> {d133ax} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:3:1:2: SELPLUS 0x555556d98840 <e6599> {d134aq}
    1:2:2:4:3:1:2:1: VARREF 0x555556f11440 <e12293> {d134aj} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:3:1:2:2: MUL 0x555556d98790 <e6595> {d134as} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:3:1:2:2:1: CONST 0x555556d9af00 <e6584> {d134ar} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:2:2:2: VARREF 0x555556f11560 <e12296> {d134at} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:2:3: CONST 0x555556d9b040 <e6596> {d134aw} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:2:4: ATTROF 0x555556e7f340 <e14543> {d134aq} [VAR_BASE]
    1:2:2:4:3:1:2:4:1: VARREF 0x555556f2ad80 <e14542> {d134aj} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:3:2: SELPLUS 0x555556d98a50 <e6624> {d135ao}
    1:2:2:4:3:2:1: VARREF 0x555556f11680 <e12299> {d135aj} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:3:2:2: MUL 0x555556d989a0 <e6620> {d135aq} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:3:2:2:1: CONST 0x555556d9b180 <e6609> {d135ap} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:2:2:2: VARREF 0x555556f117a0 <e12302> {d135ar} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:2:3: CONST 0x555556d9b2c0 <e6621> {d135au} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:2:4: ATTROF 0x555556e7f3f0 <e14546> {d135ao} [VAR_BASE]
    1:2:2:4:3:2:4:1: VARREF 0x555556f2aea0 <e14545> {d135aj} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4: CELL 0x555556da7cc0 <e7115> {d158ac}  i0 -> MODULE 0x555556c3aa20 <e60264#> {e14ai}  la_iosection  L4 [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556da8870 <e6867> {d159ah}  z -> VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99600 <e6868> {d159ao}
    1:2:2:4:1:1:1: VARREF 0x555556f118c0 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f119e0 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f11b00 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7f4a0 <e14549> {d159ao} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2afc0 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8960 <e6872> {d161ah}  vss -> VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f11c20 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8a50 <e6882> {d162ah}  pad -> VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d996b0 <e6881> {d162ar}
    1:2:2:4:1:1:1: VARREF 0x555556f11d40 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f11e60 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f12000 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7f550 <e14552> {d162ar} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b0e0 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8b40 <e6890> {d163ah}  vdd -> VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556d99760 <e6889> {d163ar}
    1:2:2:4:1:1:1: VARREF 0x555556f12120 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f12240 <e12329> {d163as} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f080 <e14555> {d163ar} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b200 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8c30 <e6898> {d164ah}  vddio -> VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556d99810 <e6897> {d164at}
    1:2:2:4:1:1:1: VARREF 0x555556f12360 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f12480 <e12335> {d164au} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7efd0 <e14558> {d164at} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b320 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8d20 <e6906> {d165ah}  vssio -> VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556d998c0 <e6905> {d165at}
    1:2:2:4:1:1:1: VARREF 0x555556f125a0 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f126c0 <e12341> {d165au} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7ef20 <e14561> {d165at} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b440 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8e10 <e6920> {d166ah}  ioring -> VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99a20 <e6919> {d166au}
    1:2:2:4:1:1:1: VARREF 0x555556f127e0 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1:1:2: MUL 0x555556d99970 <e6916> {d166aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f12900 <e12347> {d166av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: VARREF 0x555556f12a20 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f12b40 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ee70 <e14564> {d166au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b560 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8f00 <e6930> {d168ah}  a -> VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99ad0 <e6929> {d168ao}
    1:2:2:4:1:1:1: VARREF 0x555556f12c60 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f12d80 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f12ea0 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7edc0 <e14567> {d168ao} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b680 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8ff0 <e6940> {d169ah}  ie -> VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99b80 <e6939> {d169aq}
    1:2:2:4:1:1:1: VARREF 0x555556f12fc0 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f130e0 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f13200 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ed10 <e14570> {d169aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b7a0 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da90e0 <e6950> {d170ah}  oe -> VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99c30 <e6949> {d170aq}
    1:2:2:4:1:1:1: VARREF 0x555556f13320 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f13440 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f13560 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ec60 <e14573> {d170aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b8c0 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da91d0 <e6960> {d171ah}  pe -> VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99ce0 <e6959> {d171aq}
    1:2:2:4:1:1:1: VARREF 0x555556f13680 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f137a0 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f138c0 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ebb0 <e14576> {d171aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b9e0 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da92c0 <e6970> {d172ah}  ps -> VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99d90 <e6969> {d172aq}
    1:2:2:4:1:1:1: VARREF 0x555556f139e0 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f13b00 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f13c20 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7eb00 <e14579> {d172aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2bb00 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da93b0 <e6980> {d173ah}  sr -> VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99e40 <e6979> {d173aq}
    1:2:2:4:1:1:1: VARREF 0x555556f13d40 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f13e60 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f14000 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ea50 <e14582> {d173aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2bc20 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da94a0 <e6990> {d174ah}  st -> VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99ef0 <e6989> {d174aq}
    1:2:2:4:1:1:1: VARREF 0x555556f14120 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f14240 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f14360 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7e9a0 <e14585> {d174aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2bd40 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da9590 <e7019> {d175ah}  ds -> VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db0160 <e7018> {d175aq}
    1:2:2:4:1:1:1: VARREF 0x555556f14480 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556db0000 <e7015> {d175aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f145a0 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556da68c0 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:3: MUL 0x555556db00b0 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:2:4:1:1:3:1: CONST 0x555556da6a00 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:3:2: VARREF 0x555556f146c0 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7e8f0 <e14588> {d175aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2be60 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da9680 <e7037> {d176ah}  cfg -> VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db0370 <e7036> {d176ar}
    1:2:2:4:1:1:1: VARREF 0x555556f147e0 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556db0210 <e7033> {d176ax} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f14900 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:2:2: VARREF 0x555556f14a20 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: MUL 0x555556db02c0 <e7034> {d176bf} @dt=0@
    1:2:2:4:1:1:3:1: VARREF 0x555556f14b40 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:3:2: VARREF 0x555556f14c60 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7e840 <e14591> {d176ar} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30000 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556da9770 <e6630> {d138az}  SIDE -> VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f14d80 <e12443> {d138be} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9860 <e6635> {d139al}  N -> VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f14ea0 <e12446> {d139an} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:2: PIN 0x555556da9950 <e6660> {d140al}  NGPIO -> VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0420 <e6659> {d140aw}
    1:2:2:4:2:1:1: VARREF 0x555556f14fc0 <e12449> {d140ar} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db04d0 <e6656> {d140ay} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da6b40 <e6645> {d140ax} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f150e0 <e12452> {d140az} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da6c80 <e6657> {d140bc} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e790 <e14594> {d140aw} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30120 <e14593> {d140ar} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9a40 <e6685> {d141al}  NANALOG -> VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0580 <e6684> {d141ba}
    1:2:2:4:2:1:1: VARREF 0x555556f15200 <e12455> {d141at} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0630 <e6681> {d141bc} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da6dc0 <e6670> {d141bb} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15320 <e12458> {d141bd} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da6f00 <e6682> {d141bg} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e6e0 <e14597> {d141ba} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30240 <e14596> {d141at} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9b30 <e6710> {d142al}  NXTAL -> VAR 0x555556d8f380 <e7750> {e19aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db06e0 <e6709> {d142aw}
    1:2:2:4:2:1:1: VARREF 0x555556f15440 <e12461> {d142ar} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0790 <e6706> {d142ay} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da7040 <e6695> {d142ax} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15560 <e12464> {d142az} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7180 <e6707> {d142bc} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e630 <e14600> {d142aw} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30360 <e14599> {d142ar} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9c20 <e6735> {d143al}  NVDDIO -> VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0840 <e6734> {d143ay}
    1:2:2:4:2:1:1: VARREF 0x555556f15680 <e12467> {d143as} @dt=0@  NVDDIO [RV] <- VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db08f0 <e6731> {d143ba} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da72c0 <e6720> {d143az} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f157a0 <e12470> {d143bb} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7400 <e6732> {d143be} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e580 <e14603> {d143ay} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30480 <e14602> {d143as} @dt=0@  NVDDIO [RV] <- VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9d10 <e6760> {d144al}  NVDD -> VAR 0x555556d8f680 <e7824> {e21aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db09a0 <e6759> {d144au}
    1:2:2:4:2:1:1: VARREF 0x555556f158c0 <e12473> {d144aq} @dt=0@  NVDD [RV] <- VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0a50 <e6756> {d144aw} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da7540 <e6745> {d144av} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f159e0 <e12476> {d144ax} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7680 <e6757> {d144ba} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e4d0 <e14606> {d144au} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e305a0 <e14605> {d144aq} @dt=0@  NVDD [RV] <- VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9e00 <e6785> {d145al}  NGND -> VAR 0x555556d8f800 <e7861> {e22aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0b00 <e6784> {d145au}
    1:2:2:4:2:1:1: VARREF 0x555556f15b00 <e12479> {d145aq} @dt=0@  NGND [RV] <- VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0bb0 <e6781> {d145aw} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da77c0 <e6770> {d145av} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15c20 <e12482> {d145ax} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7900 <e6782> {d145ba} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e420 <e14609> {d145au} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e306c0 <e14608> {d145aq} @dt=0@  NGND [RV] <- VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9ef0 <e6810> {d146al}  NCLAMP -> VAR 0x555556d8f980 <e7898> {e23aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0c60 <e6809> {d146ay}
    1:2:2:4:2:1:1: VARREF 0x555556f15d40 <e12485> {d146as} @dt=0@  NCLAMP [RV] <- VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0d10 <e6806> {d146ba} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da7a40 <e6795> {d146az} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15e60 <e12488> {d146bb} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7b80 <e6807> {d146be} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7f600 <e14612> {d146ay} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e307e0 <e14611> {d146as} @dt=0@  NCLAMP [RV] <- VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4000 <e6814> {d147al}  CFGW -> VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16000 <e12491> {d147aq} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db40f0 <e6818> {d148al}  RINGW -> VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16120 <e12494> {d148ar} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db41e0 <e6822> {d149al}  ENPOC -> VAR 0x555556d8fe00 <e8009> {e26aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16240 <e12497> {d149ar} @dt=0@  ENPOC [RV] <- VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db42d0 <e6826> {d150al}  IOTYPE -> VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16360 <e12500> {d150as} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db43c0 <e6830> {d151al}  ANALOGTYPE -> VAR 0x555556dec300 <e8050> {e30ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16480 <e12503> {d151aw} @dt=0@  ANALOGTYPE [RV] <- VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db44b0 <e6834> {d152al}  XTALTYPE -> VAR 0x555556dec180 <e8038> {e29ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f165a0 <e12506> {d152au} @dt=0@  XTALTYPE [RV] <- VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db45a0 <e6838> {d153al}  POCTYPE -> VAR 0x555556dec480 <e8062> {e31ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f166c0 <e12509> {d153at} @dt=0@  POCTYPE [RV] <- VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4690 <e6842> {d154al}  VDDTYPE -> VAR 0x555556dec600 <e8074> {e32ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f167e0 <e12512> {d154at} @dt=0@  VDDTYPE [RV] <- VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4780 <e6846> {d155al}  VDDIOTYPE -> VAR 0x555556dec780 <e8086> {e33ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16900 <e12515> {d155av} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4870 <e6850> {d156al}  VSSIOTYPE -> VAR 0x555556dec900 <e8098> {e34ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16a20 <e12518> {d156av} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4960 <e6854> {d157al}  VSSTYPE -> VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16b40 <e12521> {d157at} @dt=0@  VSSTYPE [RV] <- VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5a9a0 <e7304> {d186ae}  ila_iocut [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556db1b80 <e7300> {d186ae}
    1:2:2:1: ASSIGN 0x555556db0e70 <e7131> {d186aj} @dt=0@
    1:2:2:1:1: CONST 0x555556da7e00 <e7132> {d186ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3a7e0 <e7133> {d186ai} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556db0fd0 <e7301> {d186an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16c60 <e12524> {d186am} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: SUB 0x555556db0f20 <e7147> {d186aw} @dt=0@
    1:2:2:2:2:1: VARREF 0x555556f16d80 <e12527> {d186ao} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:2:2:2: CONST 0x555556db6000 <e7144> {d186ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3: ASSIGN 0x555556db1130 <e7160> {d186ba} @dt=0@
    1:2:2:3:1: ADD 0x555556db1080 <e7161> {d186bc} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f16ea0 <e12530> {d186bb} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556db6140 <e7159> {d186bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3a900 <e7162> {d186az} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556db68c0 <e7298> {d191ac}  i0 -> MODULE 0x555556c3be60 <e60266#> {g10ai}  la_iocut  L4 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556db4d20 <e7175> {d191ag}  vss -> VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f16fc0 <e12533> {d191ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556db4e10 <e7184> {d192ag}  vddl -> VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db11e0 <e7183> {d192as}
    1:2:2:4:1:1:1: VARREF 0x555556f170e0 <e12536> {d192ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f17200 <e12539> {d192at} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f6b0 <e14615> {d192as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30900 <e14614> {d192ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db4f00 <e7192> {d193ag}  vddiol -> VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1290 <e7191> {d193au}
    1:2:2:4:1:1:1: VARREF 0x555556f17320 <e12542> {d193ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f17440 <e12545> {d193av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f760 <e14618> {d193au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30a20 <e14617> {d193ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db4ff0 <e7200> {d194ag}  vssiol -> VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1340 <e7199> {d194au}
    1:2:2:4:1:1:1: VARREF 0x555556f17560 <e12548> {d194ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f17680 <e12551> {d194av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f810 <e14621> {d194au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30b40 <e14620> {d194ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db50e0 <e7214> {d195ag}  ioringl -> VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db14a0 <e7213> {d195av}
    1:2:2:4:1:1:1: VARREF 0x555556f177a0 <e12554> {d195ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1:1:2: MUL 0x555556db13f0 <e7210> {d195ax} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f178c0 <e12557> {d195aw} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: VARREF 0x555556f179e0 <e12560> {d195ay} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f17b00 <e12563> {d195bf} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7f8c0 <e14624> {d195av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30c60 <e14623> {d195ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db51d0 <e7231> {d196ag}  vddr -> VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1600 <e7230> {d196as}
    1:2:2:4:1:1:1: VARREF 0x555556f17c20 <e12566> {d196ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1:1:2: ADD 0x555556db1550 <e7228> {d196au} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f17d40 <e12569> {d196at} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556db63c0 <e7225> {d196av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:4: ATTROF 0x555556e7f970 <e14627> {d196as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30d80 <e14626> {d196ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db52c0 <e7248> {d197ag}  vddior -> VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1760 <e7247> {d197au}
    1:2:2:4:1:1:1: VARREF 0x555556f17e60 <e12572> {d197ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: ADD 0x555556db16b0 <e7245> {d197aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f18000 <e12575> {d197av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556db6500 <e7242> {d197ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:4: ATTROF 0x555556e7fa20 <e14630> {d197au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30ea0 <e14629> {d197ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db53b0 <e7265> {d198ag}  vssior -> VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db18c0 <e7264> {d198au}
    1:2:2:4:1:1:1: VARREF 0x555556f18120 <e12578> {d198ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: ADD 0x555556db1810 <e7262> {d198aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f18240 <e12581> {d198av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556db6640 <e7259> {d198ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:4: ATTROF 0x555556e7fad0 <e14633> {d198au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30fc0 <e14632> {d198ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db54a0 <e7288> {d199ag}  ioringr -> VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db1ad0 <e7287> {d199av}
    1:2:2:4:1:1:1: VARREF 0x555556f18360 <e12584> {d199ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1:1:2: MUL 0x555556db1a20 <e7284> {d199bb} @dt=0@
    1:2:2:4:1:1:2:1: ADD 0x555556db1970 <e7279> {d199ay} @dt=0@
    1:2:2:4:1:1:2:1:1: VARREF 0x555556f18480 <e12587> {d199ax} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:1:2: CONST 0x555556db6780 <e7276> {d199az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:2:2: VARREF 0x555556f185a0 <e12590> {d199bc} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f186c0 <e12593> {d199bj} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7fb80 <e14636> {d199av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e310e0 <e14635> {d199ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:2: PIN 0x555556db5590 <e7164> {d188ao}  SIDE -> VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f187e0 <e12596> {d188at} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db5680 <e7169> {d189ah}  TYPE -> VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f18900 <e12599> {d189am} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db5770 <e7173> {d190ah}  RINGW -> VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f18a20 <e12602> {d190an} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: GENIF 0x555556dc4160 <e7430> {d203ae}
    1:2:1: VARREF 0x555556f18b40 <e12605> {d203ai} @dt=0@  ENLCUT [RV] <- VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5aa80 <e7427> {d204an}  ila_ioleftcut [GEN]
    1:2:2:1: CELL 0x555556db72c0 <e7419> {d208ac}  i0 -> MODULE 0x555556c3be60 <e60266#> {g10ai}  la_iocut  L4 [LIB] [DEAD] [1ps]
    1:2:2:1:1: PIN 0x555556db5b30 <e7318> {d208ag}  vss -> VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18c60 <e12608> {d208ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556db5c20 <e7323> {d209ag}  vddl -> VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18d80 <e12611> {d209ap} @dt=0@  vddl [LV] => VAR 0x555556d7b980 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556db5d10 <e7327> {d210ag}  vddiol -> VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18ea0 <e12614> {d210ap} @dt=0@  vddiol [LV] => VAR 0x555556d7bb00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556db5e00 <e7331> {d211ag}  vssiol -> VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18fc0 <e12617> {d211ap} @dt=0@  vssiol [LV] => VAR 0x555556d7bc80 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556db5ef0 <e7355> {d212ag}  ioringl -> VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556db1ce0 <e7354> {d212aw}
    1:2:2:1:1:1:1: VARREF 0x555556f190e0 <e12620> {d212ap} @dt=0@  ioringl [LV] => VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556db1c30 <e7351> {d212bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f19200 <e12623> {d212ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db6a00 <e7342> {d212bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556db6b40 <e7352> {d212bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fc30 <e14639> {d212aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31200 <e14638> {d212ap} @dt=0@  ioringl [RV] <- VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0000 <e7368> {d213ag}  vddr -> VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556db1d90 <e7367> {d213as}
    1:2:2:1:1:1:1: VARREF 0x555556f19320 <e12626> {d213ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1:1:2: CONST 0x555556db6c80 <e7365> {d213at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fce0 <e14642> {d213as} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31320 <e14641> {d213ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc00f0 <e7381> {d214ag}  vddior -> VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556db1e40 <e7380> {d214au}
    1:2:2:1:1:1:1: VARREF 0x555556f19440 <e12629> {d214ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: CONST 0x555556db6dc0 <e7378> {d214av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fd90 <e14645> {d214au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31440 <e14644> {d214ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc01e0 <e7394> {d215ag}  vssior -> VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556db1ef0 <e7393> {d215au}
    1:2:2:1:1:1:1: VARREF 0x555556f19560 <e12632> {d215ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: CONST 0x555556db6f00 <e7391> {d215av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fe40 <e14648> {d215au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31560 <e14647> {d215ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc02d0 <e7418> {d216ag}  ioringr -> VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556dc40b0 <e7417> {d216av}
    1:2:2:1:1:1:1: VARREF 0x555556f19680 <e12635> {d216ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc4000 <e7414> {d216bb} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f197a0 <e12638> {d216aw} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7040 <e7405> {d216bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556db7180 <e7415> {d216be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fef0 <e14651> {d216av} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31680 <e14650> {d216ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:2: PIN 0x555556dc03c0 <e7307> {d205ao}  SIDE -> VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f198c0 <e12641> {d205at} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc04b0 <e7312> {d206ah}  TYPE -> VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f199e0 <e12644> {d206am} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc05a0 <e7316> {d207ah}  RINGW -> VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f19b00 <e12647> {d207an} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: GENIF 0x555556dc49a0 <e7567> {d220ae}
    1:2:1: VARREF 0x555556f19c20 <e12650> {d220ai} @dt=0@  ENRCUT [RV] <- VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5ab60 <e7564> {d221an}  ila_iorightcut [GEN]
    1:2:2:1: CELL 0x555556db7b80 <e7556> {d225ac}  i0 -> MODULE 0x555556c3be60 <e60266#> {g10ai}  la_iocut  L4 [LIB] [DEAD] [1ps]
    1:2:2:1:1: PIN 0x555556dc0960 <e7444> {d225ag}  vss -> VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f19d40 <e12653> {d225ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc0a50 <e7462> {d226ag}  vddl -> VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556dc42c0 <e7461> {d226as}
    1:2:2:1:1:1:1: VARREF 0x555556f19e60 <e12656> {d226ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc4210 <e7459> {d226bb} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1a000 <e12659> {d226at} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7400 <e7456> {d226bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:4: ATTROF 0x555556e92000 <e14654> {d226as} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e317a0 <e14653> {d226ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0b40 <e7479> {d227ag}  vddiol -> VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556dc4420 <e7478> {d227au}
    1:2:2:1:1:1:1: VARREF 0x555556f1a120 <e12662> {d227ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc4370 <e7476> {d227bd} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1a240 <e12665> {d227av} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7540 <e7473> {d227be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:4: ATTROF 0x555556e920b0 <e14657> {d227au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e318c0 <e14656> {d227ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0c30 <e7496> {d228ag}  vssiol -> VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556dc4580 <e7495> {d228au}
    1:2:2:1:1:1:1: VARREF 0x555556f1a360 <e12668> {d228ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc44d0 <e7493> {d228bd} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1a480 <e12671> {d228av} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7680 <e7490> {d228be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:4: ATTROF 0x555556e92160 <e14660> {d228au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e319e0 <e14659> {d228ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0d20 <e7519> {d229ag}  ioringl -> VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELPLUS 0x555556dc4790 <e7518> {d229av}
    1:2:2:1:1:1:1: VARREF 0x555556f1a5a0 <e12674> {d229ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:1:1:2: MUL 0x555556dc46e0 <e7515> {d229bi} @dt=0@
    1:2:2:1:1:1:2:1: SUB 0x555556dc4630 <e7510> {d229bf} @dt=0@
    1:2:2:1:1:1:2:1:1: VARREF 0x555556f1a6c0 <e12677> {d229ax} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:1:2: CONST 0x555556db77c0 <e7507> {d229bg} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:2:2: VARREF 0x555556f1a7e0 <e12680> {d229bj} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:3: VARREF 0x555556f1a900 <e12683> {d229bq} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:4: ATTROF 0x555556e92210 <e14663> {d229av} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31b00 <e14662> {d229ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0e10 <e7523> {d230ag}  vddr -> VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f1aa20 <e12686> {d230ap} @dt=0@  vddr [LV] => VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc0f00 <e7527> {d231ag}  vddior -> VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f1ab40 <e12689> {d231ap} @dt=0@  vddior [LV] => VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc0ff0 <e7531> {d232ag}  vssior -> VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f1ac60 <e12692> {d232ap} @dt=0@  vssior [LV] => VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc10e0 <e7555> {d233ag}  ioringr -> VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556dc48f0 <e7554> {d233aw}
    1:2:2:1:1:1:1: VARREF 0x555556f1ad80 <e12695> {d233ap} @dt=0@  ioringr [LV] => VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: SUB 0x555556dc4840 <e7551> {d233bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1aea0 <e12698> {d233ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7900 <e7542> {d233bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556db7a40 <e7552> {d233bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e922c0 <e14666> {d233aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31c20 <e14665> {d233ap} @dt=0@  ioringr [RV] <- VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:2: PIN 0x555556dc11d0 <e7433> {d222ao}  SIDE -> VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f1afc0 <e12701> {d222at} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc12c0 <e7438> {d223ah}  TYPE -> VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f1b0e0 <e12704> {d223am} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc13b0 <e7442> {d224ah}  RINGW -> VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f1b200 <e12707> {d224an} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1: MODULE 0x555556e95b00 <e60260#> {d22ai}  la_ioside__pi1  L3 [1ps]
    1:2: VAR 0x555556e81b00 <e16842#> {d24ax} @dt=0x555556c89a00@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f59680 <e15507#> {c169ap} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f59900 <e15515#> {c171aq} @dt=0x555556cb0a90@(w8)  8'h8
    1:2: VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f597c0 <e15511#> {c170at} @dt=0x555556cb05b0@(w5)  5'h2
    1:2: VAR 0x555556e81980 <e16866#> {d27ax} @dt=0x555556c89c70@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e780 <e16879#> {c180ap} @dt=0x555556c89c70@(w5)  5'h8
    1:2: VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e8c0 <e16902#> {c181aq} @dt=0x555556c89d40@(w5)  5'h8
    1:2: VAR 0x555556e81680 <e16912#> {d29ax} @dt=0x555556c89e10@(w1)  ENRCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64780 <e15559#> {c183ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556e81500 <e16920#> {d30ax} @dt=0x555556c89ee0@(w1)  ENLCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f648c0 <e15563#> {c184ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556e81380 <e16928#> {d31ax} @dt=0x555556f2e000@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64640 <e15555#> {c182aq} @dt=0x555556c41380@(w1)  1'h1
    1:2: VAR 0x555556e81200 <e16936#> {d32ax} @dt=0x555556f2e0d0@(w1)  ENCORNER [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700ea00 <e16949#> {d32bk} @dt=0x555556f2e0d0@(w1)  1'h1
    1:2: VAR 0x555556e81080 <e16959#> {d34aw} @dt=0x555556f2e1a0@(w64)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f59a40 <e15519#> {c172aq} @dt=0x555556cb0f70@(w64)  64'h8040201008040201
    1:2: VAR 0x555556e80f00 <e16967#> {d35aw} @dt=0x555556f2e270@(w64)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f59b80 <e15523#> {c173as} @dt=0x555556cb1450@(w64)  64'h1000201
    1:2: VAR 0x555556f30000 <e16975#> {d36aw} @dt=0x555556f2e340@(w64)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f59cc0 <e15527#> {c174aq} @dt=0x555556cb1930@(w64)  64'h1020001
    1:2: VAR 0x555556f30180 <e16983#> {d37aw} @dt=0x555556f2e410@(w64)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f59e00 <e15531#> {c175ar} @dt=0x555556cb1e10@(w64)  64'h807060504030201
    1:2: VAR 0x555556f30300 <e16991#> {d38aw} @dt=0x555556f2e4e0@(w64)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64000 <e15535#> {c176ap} @dt=0x555556cb4340@(w64)  64'h807060504030201
    1:2: VAR 0x555556f30480 <e16999#> {d39aw} @dt=0x555556f2e5b0@(w64)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64140 <e15539#> {c177ap} @dt=0x555556cb4820@(w64)  64'h807060504030201
    1:2: VAR 0x555556f30600 <e17007#> {d40aw} @dt=0x555556f2e680@(w64)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64280 <e15543#> {c178ar} @dt=0x555556cb4d00@(w64)  64'h807060504030201
    1:2: VAR 0x555556f30780 <e17015#> {d42ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64a00 <e15567#> {c186ar} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f30900 <e17023#> {d43ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64c80 <e15575#> {c188at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f30a80 <e17031#> {d44ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64b40 <e15571#> {c187av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f30c00 <e17039#> {d45ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64dc0 <e15579#> {c189as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f30d80 <e17047#> {d46ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f64f00 <e15583#> {c190as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f30f00 <e17055#> {d47ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f65040 <e15587#> {c191au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f31080 <e17063#> {d48ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f65180 <e15591#> {c192au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f31200 <e17071#> {d49ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f652c0 <e15595#> {c193as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f31380 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2edd0 <e5537> {d52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f340b0 <e5535> {d52al}
    1:2:1:1:2: SUB 0x555556f34160 <e5526> {d52ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e95c20 <e12149> {d52am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f33180 <e5518> {d52as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f332c0 <e5527> {d52au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2eea0 <e5550> {d53au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f31680 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2ef70 <e5581> {d55am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34210 <e5579> {d55am}
    1:2:1:1:2: SUB 0x555556f342c0 <e5570> {d55as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e95d40 <e12152> {d55an} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f33400 <e5562> {d55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f33540 <e5571> {d55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f31800 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f040 <e5619> {d56al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34370 <e5617> {d56al}
    1:2:1:1:2: SUB 0x555556f34420 <e5608> {d56ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e95e60 <e12155> {d56am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f33680 <e5600> {d56as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f337c0 <e5609> {d56au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f31980 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f110 <e5657> {d57al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f344d0 <e5655> {d57al}
    1:2:1:1:2: SUB 0x555556f34580 <e5646> {d57ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36000 <e12158> {d57am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f33900 <e5638> {d57as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f33a40 <e5647> {d57au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f31b00 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f1e0 <e5695> {d58al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34630 <e5693> {d58al}
    1:2:1:1:2: SUB 0x555556f346e0 <e5684> {d58ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36120 <e12161> {d58am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f33b80 <e5676> {d58as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f33cc0 <e5685> {d58au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f31c80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f2b0 <e5733> {d59al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34790 <e5731> {d59al}
    1:2:1:1:2: SUB 0x555556f34840 <e5722> {d59ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36240 <e12164> {d59am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f33e00 <e5714> {d59as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f38000 <e5723> {d59au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f31e00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f380 <e5771> {d60al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f348f0 <e5769> {d60al}
    1:2:1:1:2: SUB 0x555556f349a0 <e5760> {d60ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36360 <e12167> {d60am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f38140 <e5752> {d60as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f38280 <e5761> {d60au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3a000 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f450 <e5809> {d61al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34a50 <e5807> {d61al}
    1:2:1:1:2: SUB 0x555556f34b00 <e5798> {d61ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36480 <e12170> {d61am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f383c0 <e5790> {d61as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f38500 <e5799> {d61au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3a180 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f520 <e5847> {d62al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34bb0 <e5845> {d62al}
    1:2:1:1:2: SUB 0x555556f34c60 <e5836> {d62ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f365a0 <e12173> {d62am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f38640 <e5828> {d62as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f38780 <e5837> {d62au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3a300 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f5f0 <e5894> {d63al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34d10 <e5892> {d63al}
    1:2:1:1:2: SUB 0x555556f34dc0 <e5883> {d63at} @dt=0@
    1:2:1:1:2:1: MUL 0x555556f34e70 <e5874> {d63ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f366c0 <e12176> {d63am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556f388c0 <e5866> {d63as} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556f38a00 <e5875> {d63au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f38b40 <e5884> {d63aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3a480 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f6c0 <e5938> {d64al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f34f20 <e5936> {d64al}
    1:2:1:1:2: SUB 0x555556f34fd0 <e5927> {d64aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556f35080 <e5918> {d64ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f367e0 <e12179> {d64am} @dt=0@  NSIDE [RV] <- VAR 0x555556e81c80 <e16850#> {d25ax} @dt=0x555556c89ad0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f36900 <e12182> {d64as} @dt=0@  CFGW [RV] <- VAR 0x555556e81980 <e16866#> {d27ax} @dt=0x555556c89c70@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f38c80 <e5919> {d64ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f38dc0 <e5928> {d64az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3a600 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f790 <e5954> {d66au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f3a780 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f860 <e5961> {d67au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f3a900 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2f930 <e5968> {d68au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f3aa80 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f2fa00 <e5999> {d69al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f35130 <e5997> {d69al}
    1:2:1:1:2: SUB 0x555556f351e0 <e5988> {d69ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36a20 <e12185> {d69am} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f38f00 <e5980> {d69as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f39040 <e5989> {d69au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3ac00 <e17093#> {d72at} @dt=0x555556f2fad0@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: VAR 0x555556f3ad80 <e6019> {d73at} @dt=0@  j [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556f2fba0 <e6018> {d73at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556f3af00 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f2fc70 <e6025> {d80ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556f3b080 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f2fd40 <e6032> {d81ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556f3b200 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f2fe10 <e6039> {d82ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556f3b380 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f2fee0 <e6066> {d83aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f35290 <e6064> {d83aj}
    1:2:1:1:2: SUB 0x555556f35340 <e6060> {d83ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36b40 <e12188> {d83ak} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f39180 <e6052> {d83aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f392c0 <e6061> {d83as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f3c000 <e6098> {d85aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f353f0 <e6096> {d85aj}
    1:2:1:1:2: SUB 0x555556f354a0 <e6092> {d85as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36c60 <e12191> {d85ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f39400 <e6084> {d85at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f39540 <e6093> {d85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f3c0d0 <e6130> {d86aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f35550 <e6128> {d86aj}
    1:2:1:1:2: SUB 0x555556f35600 <e6124> {d86as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36d80 <e12194> {d86ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f39680 <e6116> {d86at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f397c0 <e6125> {d86av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f3c1a0 <e6162> {d87aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f356b0 <e6160> {d87aj}
    1:2:1:1:2: SUB 0x555556f35760 <e6156> {d87as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f36ea0 <e12197> {d87ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f39900 <e6148> {d87at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f39a40 <e6157> {d87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f3c270 <e6198> {d88aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f35810 <e6196> {d88aj}
    1:2:1:1:2: SUB 0x555556f358c0 <e6192> {d88ay} @dt=0@
    1:2:1:1:2:1: MUL 0x555556f35970 <e6183> {d88as} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f36fc0 <e12200> {d88ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f370e0 <e12203> {d88at} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f39b80 <e6184> {d88az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f39cc0 <e6193> {d88bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: FUNC 0x555556c58300 <e17462#> {d95bd} @dt=0x555556f3c340@(w8)  offset
    1:2:1: VAR 0x555556f3bb00 <e17461#> {d95bd} @dt=0x555556f3c340@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3: VAR 0x555556f3bc80 <e17470#> {d96at} @dt=0x555556f3c410@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556f3be00 <e17478#> {d97au} @dt=0x555556f3c4e0@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556f40000 <e17481#> {d98au} @dt=0x555556f3c5b0@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3: BEGIN 0x555556c9d960 <e6374> {d99ah} [UNNAMED]
    1:2:3:1: ASSIGN 0x555556f35c30 <e17483#> {d100ak} @dt=0x555556f3c340@(w8)
    1:2:3:1:1: CONST 0x555557038000 <e17496#> {d100am} @dt=0x555556f3c340@(w8)  8'h0
    1:2:3:1:2: VARREF 0x555556f37200 <e17482#> {d100ad} @dt=0x555556f3c340@(w8)  offset [LV] => VAR 0x555556f3bb00 <e17461#> {d95bd} @dt=0x555556f3c340@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1: BEGIN 0x555556c9d6c0 <e6373> {d101ad} [UNNAMED] [IMPLIED]
    1:2:3:1:1: ASSIGN 0x555556f35ce0 <e17498#> {d101aj} @dt=0x555556f3c5b0@(sw32)
    1:2:3:1:1:1: CONST 0x555556f3e780 <e6315> {d101ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:1:2: VARREF 0x555556f37320 <e17497#> {d101ah} @dt=0x555556f3c5b0@(sw32)  ii [LV] => VAR 0x555556f40000 <e17481#> {d98au} @dt=0x555556f3c5b0@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1: WHILE 0x555556f35d90 <e6372> {d101ad}
    1:2:3:1:1:2: LT 0x555556f35e40 <e6371> {d101ap} @dt=0x555556d944e0@(G/w1)
    1:2:3:1:1:2:1: VARREF 0x555556f37440 <e17499#> {d101an} @dt=0x555556f3c5b0@(sw32)  ii [RV] <- VAR 0x555556f40000 <e17481#> {d98au} @dt=0x555556f3c5b0@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:2:2: EXTEND 0x55555702db80 <e17510#> {d101aq} @dt=0x555557012820@(G/w32)
    1:2:3:1:1:2:2:1: VARREF 0x555556f37560 <e17508#> {d101aq} @dt=0x555556f3c410@(w8)  i [RV] <- VAR 0x555556f3bc80 <e17470#> {d96at} @dt=0x555556f3c410@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3: ASSIGN 0x555556f35ef0 <e17512#> {d102am} @dt=0x555556f3c340@(w8)
    1:2:3:1:1:3:1: ADD 0x555556f42000 <e17590#> {d102av} @dt=0x555556f3c340@(w8)
    1:2:3:1:1:3:1:1: VARREF 0x555556f37680 <e17513#> {d102ao} @dt=0x555556f3c340@(w8)  offset [RV] <- VAR 0x555556f3bb00 <e17461#> {d95bd} @dt=0x555556f3c340@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2: SEL 0x555556f62000 <e17550#> {d102bd} @dt=0x555556cb09c0@(G/w8) decl[63:0]]
    1:2:3:1:1:3:1:2:1: VARREF 0x555556f377a0 <e17541#> {d102ax} @dt=0x555556f3c4e0@(w64)  vector [RV] <- VAR 0x555556f3be00 <e17478#> {d97au} @dt=0x555556f3c4e0@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:1:2:2: SEL 0x555556f620c0 <e17580#> {d102bg} @dt=0x5555570271e0@(G/sw6)
    1:2:3:1:1:3:1:2:2:1: MULS 0x55555702dc30 <e17572#> {d102bg} @dt=0x5555570128f0@(G/sw32)
    1:2:3:1:1:3:1:2:2:1:1: CONST 0x555556f3e8c0 <e17535#> {d102bh} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:2:1:2: VARREF 0x555556f378c0 <e17536#> {d102be} @dt=0x555556f3c5b0@(sw32)  ii [RV] <- VAR 0x555556f40000 <e17481#> {d98au} @dt=0x555556f3c5b0@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2:2:2: CONST 0x555557038140 <e17573#> {d102bg} @dt=0x555557012820@(G/w32)  32'h0
    1:2:3:1:1:3:1:2:2:3: CONST 0x555557035e00 <e17574#> {d102bg} @dt=0x555557012820@(G/w32)  32'h6
    1:2:3:1:1:3:1:2:3: CONST 0x555556f3ea00 <e17543#> {d102bk} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:2: VARREF 0x555556f37b00 <e17511#> {d102af} @dt=0x555556f3c340@(w8)  offset [LV] => VAR 0x555556f3bb00 <e17461#> {d95bd} @dt=0x555556f3c340@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:4: ASSIGN 0x555556f422c0 <e17592#> {d101av} @dt=0x555556f3c5b0@(sw32)
    1:2:3:1:1:4:1: ADD 0x555556f42370 <e17599#> {d101ay} @dt=0x555556f3c5b0@(sw32)
    1:2:3:1:1:4:1:1: VARREF 0x555556f37c20 <e17593#> {d101aw} @dt=0x555556f3c5b0@(sw32)  ii [RV] <- VAR 0x555556f40000 <e17481#> {d98au} @dt=0x555556f3c5b0@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:4:1:2: CONST 0x555556f3eb40 <e6336> {d101az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:3:1:1:4:2: VARREF 0x555556f37d40 <e17591#> {d101at} @dt=0x555556f3c5b0@(sw32)  ii [LV] => VAR 0x555556f40000 <e17481#> {d98au} @dt=0x555556f3c5b0@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2: BEGIN 0x555556c9d5e0 <e17087#> {d111an}  ila_iocorner [GEN]
    1:2:1: CELL 0x555556f3ec80 <e6429> {d115ac}  i0 -> MODULE 0x55555704e900 <e60267#> {f10ai}  la_iocorner__Sz14_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556e2fa40 <e6391> {d115ag}  vdd -> VAR 0x555556fef500 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f44000 <e12233> {d115ap} @dt=0@  vddl [LV] => VAR 0x555556f3af00 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556e2fb30 <e6396> {d116ag}  vss -> VAR 0x555556fef680 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f44120 <e12236> {d116ap} @dt=0@  vss [LV] => VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556e2fc20 <e6400> {d117ag}  vddio -> VAR 0x555556fef800 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f44240 <e12239> {d117ap} @dt=0@  vddiol [LV] => VAR 0x555556f3b080 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556e2fd10 <e6404> {d118ag}  vssio -> VAR 0x555556fef980 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f44360 <e12242> {d118ap} @dt=0@  vssiol [LV] => VAR 0x555556f3b200 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556e2f950 <e6428> {d119ag}  ioring -> VAR 0x555556fefb00 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f424d0 <e6427> {d119aw}
    1:2:1:1:1:1: VARREF 0x555556f44480 <e12245> {d119ap} @dt=0@  ioringl [LV] => VAR 0x555556f3b380 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f42580 <e6424> {d119bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f445a0 <e12248> {d119ax} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f3edc0 <e6415> {d119bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f3ef00 <e6425> {d119bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f42630 <e14537> {d119aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f446c0 <e14536> {d119ap} @dt=0@  ioringl [RV] <- VAR 0x555556f3b380 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2: BEGIN 0x555556c9d500 <e7123> {d126ae}  ila_iosection [GEN] [IMPLIED]
    1:2: BEGIN 0x555556f98ee0 <e17445#> {d129at}  ila_iosection__BRA__0__KET__ [GEN]
    1:2:1: VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x555557039180 <e17998#> {d130ay} @dt=0x555557013040@(w8)  8'h0
    1:2:1: VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x55555703e140 <e18317#> {d134az} @dt=0x5555570135f0@(w8)  8'h3
    1:2:1: CELL 0x555557014500 <e7115> {d158ac}  i0 -> MODULE 0x55555704eb40 <e60268#> {e14ai}  la_iosection__pi5  L4 [1ps]
    1:2:1:1: PIN 0x5555570090e0 <e6867> {d159ah}  z -> VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570160b0 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x555557011200 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556f31680 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557011320 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557011440 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557016160 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557011560 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556f31680 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570091d0 <e6872> {d161ah}  vss -> VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557011680 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570092c0 <e6882> {d162ah}  pad -> VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557016210 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x5555570117a0 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556f31380 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570118c0 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570119e0 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570162c0 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557011b00 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556f31380 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570093b0 <e6890> {d163ah}  vdd -> VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557016370 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x555557011c20 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570223c0 <e17221#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557016420 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557011e60 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570094a0 <e6898> {d164ah}  vddio -> VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570164d0 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x555557018000 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557022500 <e17223#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557016580 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557018240 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557009590 <e6906> {d165ah}  vssio -> VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557016630 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x555557018360 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557022640 <e17225#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570166e0 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570185a0 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557009680 <e6920> {d166ah}  ioring -> VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557016790 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x5555570186c0 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557016840 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557022780 <e17227#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x555557018900 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555557018a20 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570168f0 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557018b40 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557009770 <e6930> {d168ah}  a -> VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570169a0 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x555557018c60 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556f31800 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557018d80 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557018ea0 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557016a50 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557018fc0 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556f31800 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009860 <e6940> {d169ah}  ie -> VAR 0x555557064780 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557016b00 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x5555570190e0 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f31980 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557019200 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557019320 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557016bb0 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557019440 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f31980 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009950 <e6950> {d170ah}  oe -> VAR 0x555557064900 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557016c60 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x555557019560 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f31b00 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557019680 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570197a0 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557016d10 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570198c0 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f31b00 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009a40 <e6960> {d171ah}  pe -> VAR 0x555557064a80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557016dc0 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x5555570199e0 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f31c80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557019b00 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557019c20 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557016e70 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557019d40 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f31c80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009b30 <e6970> {d172ah}  ps -> VAR 0x555557064c00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557016f20 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x555557019e60 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f31e00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555701a000 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555701a120 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557016fd0 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555701a240 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f31e00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009c20 <e6980> {d173ah}  sr -> VAR 0x555557064d80 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557017080 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x55555701a360 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f3a000 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555701a480 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555701a5a0 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557017130 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555701a6c0 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f3a000 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009d10 <e6990> {d174ah}  st -> VAR 0x555557064f00 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570171e0 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x55555701a7e0 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f3a180 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555701a900 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555701aa20 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557017290 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555701ab40 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f3a180 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009e00 <e7019> {d175ah}  ds -> VAR 0x555557065080 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557017340 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x55555701ac60 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f3a300 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555570173f0 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555701ad80 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x555557014640 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x5555570174a0 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x555557014780 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x55555701aea0 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557017550 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555701afc0 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f3a300 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557009ef0 <e7037> {d176ah}  cfg -> VAR 0x555557065200 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557017600 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x55555701b0e0 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f3a480 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555570176b0 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555701b200 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x555556feea80 <e17453#> {d129at} @dt=0x555557013040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x55555701b320 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556e81980 <e16866#> {d27ax} @dt=0x555556c89c70@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x555557017760 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x55555701b440 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x555556feec00 <e18010#> {d133at} @dt=0x5555570135f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x55555701b560 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556e81980 <e16866#> {d27ax} @dt=0x555556c89c70@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557017810 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555701b680 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f3a480 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f99260 <e17366#> {d129at}  ila_iosection__BRA__1__KET__ [GEN]
    1:2:1: VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x55555703fa40 <e18906#> {d130ay} @dt=0x555557013ee0@(w8)  8'h3
    1:2:1: VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x55555703f680 <e19225#> {d134az} @dt=0x5555570264e0@(w8)  8'h4
    1:2:1: CELL 0x555557028a00 <e7115> {d158ac}  i0 -> MODULE 0x555557083560 <e60269#> {e14ai}  la_iosection__pi6  L4 [1ps]
    1:2:1:1: PIN 0x55555701d2c0 <e6867> {d159ah}  z -> VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557021340 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x555557025200 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556f31680 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557025320 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557025440 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570213f0 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557025560 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556f31680 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701d3b0 <e6872> {d161ah}  vss -> VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557025680 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701d4a0 <e6882> {d162ah}  pad -> VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570214a0 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x5555570257a0 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556f31380 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570258c0 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570259e0 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557021550 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557025b00 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556f31380 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701d590 <e6890> {d163ah}  vdd -> VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557021600 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x555557025c20 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570348c0 <e17341#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555570216b0 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557025e60 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555701d680 <e6898> {d164ah}  vddio -> VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557021760 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x55555702a000 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557034a00 <e17343#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557021810 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702a240 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555701d770 <e6906> {d165ah}  vssio -> VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570218c0 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x55555702a360 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557034b40 <e17345#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557021970 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702a5a0 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555701d860 <e6920> {d166ah}  ioring -> VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557021a20 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x55555702a6c0 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557021ad0 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557034c80 <e17347#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x55555702a900 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555702aa20 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557021b80 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702ab40 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555701d950 <e6930> {d168ah}  a -> VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557021c30 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x55555702ac60 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556f31800 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555702ad80 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555702aea0 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557021ce0 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702afc0 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556f31800 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701da40 <e6940> {d169ah}  ie -> VAR 0x555557096180 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557021d90 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x55555702b0e0 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f31980 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555702b200 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555702b320 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557021e40 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702b440 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f31980 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701db30 <e6950> {d170ah}  oe -> VAR 0x555557096300 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557021ef0 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x55555702b560 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f31b00 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555702b680 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555702b7a0 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555702c000 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702b8c0 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f31b00 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701dc20 <e6960> {d171ah}  pe -> VAR 0x555557096480 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555702c0b0 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x55555702b9e0 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f31c80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555702bb00 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555702bc20 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555702c160 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702bd40 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f31c80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701dd10 <e6970> {d172ah}  ps -> VAR 0x555557096600 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555702c210 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x55555702be60 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f31e00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555702e000 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555702e120 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555702c2c0 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702e240 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f31e00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701de00 <e6980> {d173ah}  sr -> VAR 0x555557096780 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555702c370 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x55555702e360 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f3a000 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555702e480 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555702e5a0 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555702c420 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702e6c0 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f3a000 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555701def0 <e6990> {d174ah}  st -> VAR 0x555557096900 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555702c4d0 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x55555702e7e0 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f3a180 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555702e900 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555702ea20 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555702c580 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702eb40 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f3a180 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557030000 <e7019> {d175ah}  ds -> VAR 0x555557096a80 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555702c630 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x55555702ec60 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f3a300 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555702c6e0 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555702ed80 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x555557028b40 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x55555702c790 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x555557028c80 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x55555702eea0 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555702c840 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702efc0 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f3a300 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570300f0 <e7037> {d176ah}  cfg -> VAR 0x555557096c00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555702c8f0 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x55555702f0e0 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f3a480 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555702c9a0 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555702f200 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x555556feed80 <e18329#> {d129at} @dt=0x555557013ee0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x55555702f320 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556e81980 <e16866#> {d27ax} @dt=0x555556c89c70@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x55555702ca50 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x55555702f440 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x555556feef00 <e18918#> {d133at} @dt=0x5555570264e0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x55555702f560 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556e81980 <e16866#> {d27ax} @dt=0x555556c89c70@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x55555702cb00 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555702f680 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f3a480 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556c9d420 <e7304> {d186ae}  ila_iocut [GEN] [IMPLIED]
    1:2: BEGIN 0x555556f996c0 <e19462#> {d191ac}  ila_iocut__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557042c80 <e19380#> {d191ac}  i0 -> MODULE 0x5555570ba000 <e60270#> {g10ai}  la_iocut__Sz14_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x5555570314a0 <e7175> {d191ag}  vss -> VAR 0x555557097500 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557036240 <e12533> {d191ap} @dt=0@  vss [LV] => VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557031590 <e7184> {d192ag}  vddl -> VAR 0x555557097680 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557048370 <e7183> {d192as}
    1:2:1:1:1:1: VARREF 0x555557036360 <e12536> {d192ap} @dt=0@  vdd [LV] => VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570432c0 <e19365#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557048420 <e14615> {d192as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570365a0 <e14614> {d192ap} @dt=0@  vdd [RV] <- VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557031680 <e7192> {d193ag}  vddiol -> VAR 0x555557097800 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570484d0 <e7191> {d193au}
    1:2:1:1:1:1: VARREF 0x5555570366c0 <e12542> {d193ap} @dt=0@  vddio [LV] => VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557043400 <e19367#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557048580 <e14618> {d193au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557036900 <e14617> {d193ap} @dt=0@  vddio [RV] <- VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557031770 <e7200> {d194ag}  vssiol -> VAR 0x555557097980 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557048630 <e7199> {d194au}
    1:2:1:1:1:1: VARREF 0x555557036a20 <e12548> {d194ap} @dt=0@  vssio [LV] => VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557043540 <e19369#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570486e0 <e14621> {d194au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557036c60 <e14620> {d194ap} @dt=0@  vssio [RV] <- VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557031860 <e7214> {d195ag}  ioringl -> VAR 0x555557097b00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557048790 <e7213> {d195av}
    1:2:1:1:1:1: VARREF 0x555557036d80 <e12554> {d195ap} @dt=0@  ioring [LV] => VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557048840 <e7210> {d195ax} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557043680 <e19371#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x555557036fc0 <e12560> {d195ay} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555570370e0 <e12563> {d195bf} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570488f0 <e14624> {d195av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557037200 <e14623> {d195ap} @dt=0@  ioring [RV] <- VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557031950 <e7231> {d196ag}  vddr -> VAR 0x555557097c80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570489a0 <e7230> {d196as}
    1:2:1:1:1:1: VARREF 0x555557037320 <e12566> {d196ap} @dt=0@  vdd [LV] => VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x555557048a50 <e7228> {d196au} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555570437c0 <e19373#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x55555703eb40 <e7225> {d196av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557048b00 <e14627> {d196as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557037560 <e14626> {d196ap} @dt=0@  vdd [RV] <- VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557031a40 <e7248> {d197ag}  vddior -> VAR 0x555557097e00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557048bb0 <e7247> {d197au}
    1:2:1:1:1:1: VARREF 0x555557037680 <e12572> {d197ap} @dt=0@  vddio [LV] => VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x555557048c60 <e7245> {d197aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557043900 <e19375#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x555557042dc0 <e7242> {d197ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557048d10 <e14630> {d197au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570378c0 <e14629> {d197ap} @dt=0@  vddio [RV] <- VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557031b30 <e7265> {d198ag}  vssior -> VAR 0x5555570bc000 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557048dc0 <e7264> {d198au}
    1:2:1:1:1:1: VARREF 0x5555570379e0 <e12578> {d198ap} @dt=0@  vssio [LV] => VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x555557048e70 <e7262> {d198aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557043a40 <e19377#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x555557042f00 <e7259> {d198ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557048f20 <e14633> {d198au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557037c20 <e14632> {d198ap} @dt=0@  vssio [RV] <- VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557031c20 <e7288> {d199ag}  ioringr -> VAR 0x5555570bc180 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557048fd0 <e7287> {d199av}
    1:2:1:1:1:1: VARREF 0x555557037d40 <e12584> {d199ap} @dt=0@  ioring [LV] => VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557049080 <e7284> {d199bb} @dt=0@
    1:2:1:1:1:2:1: ADD 0x555557049130 <e7279> {d199ay} @dt=0@
    1:2:1:1:1:2:1:1: CONST 0x555557043b80 <e19379#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:1:2: CONST 0x555557043040 <e7276> {d199az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x55555704e000 <e12590> {d199bc} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555704e120 <e12593> {d199bj} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570491e0 <e14636> {d199av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555704e240 <e14635> {d199ap} @dt=0@  ioring [RV] <- VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556c9d340 <e19478#> {d204an}  ila_ioleftcut [GEN]
    1:2:1: CELL 0x555556f583c0 <e7419> {d208ac}  i0 -> MODULE 0x5555570ba000 <e60270#> {g10ai}  la_iocut__Sz14_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556f51860 <e7318> {d208ag}  vss -> VAR 0x555557097500 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f579e0 <e12608> {d208ap} @dt=0@  vss [LV] => VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f51950 <e7323> {d209ag}  vddl -> VAR 0x555557097680 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f57b00 <e12611> {d209ap} @dt=0@  vddl [LV] => VAR 0x555556f3af00 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f51a40 <e7327> {d210ag}  vddiol -> VAR 0x555557097800 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f57c20 <e12614> {d210ap} @dt=0@  vddiol [LV] => VAR 0x555556f3b080 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f51b30 <e7331> {d211ag}  vssiol -> VAR 0x555557097980 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f57d40 <e12617> {d211ap} @dt=0@  vssiol [LV] => VAR 0x555556f3b200 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f51c20 <e7355> {d212ag}  ioringl -> VAR 0x555557097b00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f54fd0 <e7354> {d212aw}
    1:2:1:1:1:1: VARREF 0x555556f57e60 <e12620> {d212ap} @dt=0@  ioringl [LV] => VAR 0x555556f3b380 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f55080 <e7351> {d212bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f5a000 <e12623> {d212ax} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f58500 <e7342> {d212bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f58640 <e7352> {d212bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f55130 <e14639> {d212aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5a120 <e14638> {d212ap} @dt=0@  ioringl [RV] <- VAR 0x555556f3b380 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f51d10 <e7368> {d213ag}  vddr -> VAR 0x555557097c80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f551e0 <e7367> {d213as}
    1:2:1:1:1:1: VARREF 0x555556f5a240 <e12626> {d213ap} @dt=0@  vdd [LV] => VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556f58780 <e7365> {d213at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f55290 <e14642> {d213as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5a360 <e14641> {d213ap} @dt=0@  vdd [RV] <- VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f51e00 <e7381> {d214ag}  vddior -> VAR 0x555557097e00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f55340 <e7380> {d214au}
    1:2:1:1:1:1: VARREF 0x555556f5a480 <e12629> {d214ap} @dt=0@  vddio [LV] => VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556f588c0 <e7378> {d214av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f553f0 <e14645> {d214au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5a5a0 <e14644> {d214ap} @dt=0@  vddio [RV] <- VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f51ef0 <e7394> {d215ag}  vssior -> VAR 0x5555570bc000 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f554a0 <e7393> {d215au}
    1:2:1:1:1:1: VARREF 0x555556f5a6c0 <e12632> {d215ap} @dt=0@  vssio [LV] => VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556f58a00 <e7391> {d215av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f55550 <e14648> {d215au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5a7e0 <e14647> {d215ap} @dt=0@  vssio [RV] <- VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5c000 <e7418> {d216ag}  ioringr -> VAR 0x5555570bc180 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f55600 <e7417> {d216av}
    1:2:1:1:1:1: VARREF 0x555556f5a900 <e12635> {d216ap} @dt=0@  ioring [LV] => VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f556b0 <e7414> {d216bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f5aa20 <e12638> {d216aw} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f58b40 <e7405> {d216bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f58c80 <e7415> {d216be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f55760 <e14651> {d216av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5ab40 <e14650> {d216ap} @dt=0@  ioring [RV] <- VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556c9d260 <e19497#> {d221an}  ila_iorightcut [GEN]
    1:2:1: CELL 0x555556f58dc0 <e7556> {d225ac}  i0 -> MODULE 0x5555570ba000 <e60270#> {g10ai}  la_iocut__Sz14_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556f5c3c0 <e7444> {d225ag}  vss -> VAR 0x555557097500 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f5b0e0 <e12653> {d225ap} @dt=0@  vss [LV] => VAR 0x555556f31500 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f5c4b0 <e7462> {d226ag}  vddl -> VAR 0x555557097680 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f558c0 <e7461> {d226as}
    1:2:1:1:1:1: VARREF 0x555556f5b200 <e12656> {d226ap} @dt=0@  vdd [LV] => VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f55970 <e7459> {d226bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f5b320 <e12659> {d226at} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f58f00 <e7456> {d226bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556f55a20 <e14654> {d226as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5b440 <e14653> {d226ap} @dt=0@  vdd [RV] <- VAR 0x555556f3b500 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5c5a0 <e7479> {d227ag}  vddiol -> VAR 0x555557097800 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f55ad0 <e7478> {d227au}
    1:2:1:1:1:1: VARREF 0x555556f5b560 <e12662> {d227ap} @dt=0@  vddio [LV] => VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f55b80 <e7476> {d227bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f5b680 <e12665> {d227av} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f59040 <e7473> {d227be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556f55c30 <e14657> {d227au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5b7a0 <e14656> {d227ap} @dt=0@  vddio [RV] <- VAR 0x555556f3b680 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5c690 <e7496> {d228ag}  vssiol -> VAR 0x555557097980 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f55ce0 <e7495> {d228au}
    1:2:1:1:1:1: VARREF 0x555556f5b8c0 <e12668> {d228ap} @dt=0@  vssio [LV] => VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f55d90 <e7493> {d228bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f5b9e0 <e12671> {d228av} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f59180 <e7490> {d228be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556f55e40 <e14660> {d228au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f5bb00 <e14659> {d228ap} @dt=0@  vssio [RV] <- VAR 0x555556f3b800 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5c780 <e7519> {d229ag}  ioringl -> VAR 0x555557097b00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555556f55ef0 <e7518> {d229av}
    1:2:1:1:1:1: VARREF 0x555556f5bc20 <e12674> {d229ap} @dt=0@  ioring [LV] => VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555556f5e000 <e7515> {d229bi} @dt=0@
    1:2:1:1:1:2:1: SUB 0x555556f5e0b0 <e7510> {d229bf} @dt=0@
    1:2:1:1:1:2:1:1: VARREF 0x555556f5bd40 <e12677> {d229ax} @dt=0@  SECTIONS [RV] <- VAR 0x555556e81e00 <e16858#> {d26ax} @dt=0x555556c89ba0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:1:2: CONST 0x555556f592c0 <e7507> {d229bg} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x555556f5be60 <e12680> {d229bj} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555556f60000 <e12683> {d229bq} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555556f5e160 <e14663> {d229av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f60120 <e14662> {d229ap} @dt=0@  ioring [RV] <- VAR 0x555556f3b980 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5c870 <e7523> {d230ag}  vddr -> VAR 0x555557097c80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f60240 <e12686> {d230ap} @dt=0@  vddr [LV] => VAR 0x555556f3a600 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f5c960 <e7527> {d231ag}  vddior -> VAR 0x555557097e00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f60360 <e12689> {d231ap} @dt=0@  vddior [LV] => VAR 0x555556f3a780 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f5ca50 <e7531> {d232ag}  vssior -> VAR 0x5555570bc000 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f60480 <e12692> {d232ap} @dt=0@  vssior [LV] => VAR 0x555556f3a900 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f5cb40 <e7555> {d233ag}  ioringr -> VAR 0x5555570bc180 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f5e210 <e7554> {d233aw}
    1:2:1:1:1:1: VARREF 0x555556f605a0 <e12695> {d233ap} @dt=0@  ioringr [LV] => VAR 0x555556f3aa80 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555556f5e2c0 <e7551> {d233bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f606c0 <e12698> {d233ax} @dt=0@  RINGW [RV] <- VAR 0x555556e81800 <e16889#> {d28ax} @dt=0x555556c89d40@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f59400 <e7542> {d233bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f59540 <e7552> {d233bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f5e370 <e14666> {d233aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f607e0 <e14665> {d233ap} @dt=0@  ioringr [RV] <- VAR 0x555556f3aa80 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1: MODULE 0x555556f60c60 <e60261#> {d22ai}  la_ioside__pi2  L3 [1ps]
    1:2: VAR 0x555556f40600 <e21522#> {d24ax} @dt=0x555556f3dee0@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f8dcc0 <e15904#> {c220ap} @dt=0x555556d23520@(G/w16)  16'h4541
    1:2: VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a000 <e15912#> {c222aq} @dt=0x555556cb56c0@(w8)  8'h10
    1:2: VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f8de00 <e15908#> {c221at} @dt=0x555556cb51e0@(w5)  5'h2
    1:2: VAR 0x555556f40a80 <e21546#> {d27ax} @dt=0x555556f681a0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570be8c0 <e21559#> {c231ap} @dt=0x555556f681a0@(w5)  5'h8
    1:2: VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570bea00 <e21582#> {c232aq} @dt=0x555556f68270@(w5)  5'h8
    1:2: VAR 0x555556f40d80 <e21592#> {d29ax} @dt=0x555556f68340@(w1)  ENRCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9adc0 <e15956#> {c234ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556f40f00 <e21600#> {d30ax} @dt=0x555556f68410@(w1)  ENLCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9af00 <e15960#> {c235ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556f41080 <e21608#> {d31ax} @dt=0x555556f684e0@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9ac80 <e15952#> {c233aq} @dt=0x555556c41380@(w1)  1'h1
    1:2: VAR 0x555556f41200 <e21616#> {d32ax} @dt=0x555556f685b0@(w1)  ENCORNER [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570beb40 <e21629#> {d32bk} @dt=0x555556f685b0@(w1)  1'h1
    1:2: VAR 0x555556f41380 <e21639#> {d34aw} @dt=0x555556f68680@(w64)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a140 <e15916#> {c223aq} @dt=0x555556cb5ba0@(w64)  64'h8040201008040201
    1:2: VAR 0x555556f41500 <e21647#> {d35aw} @dt=0x555556f68750@(w64)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a280 <e15920#> {c224as} @dt=0x555556cba0d0@(w64)  64'h1000201
    1:2: VAR 0x555556f41680 <e21655#> {d36aw} @dt=0x555556f68820@(w64)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a3c0 <e15924#> {c225aq} @dt=0x555556cba5b0@(w64)  64'h1020001
    1:2: VAR 0x555556f41800 <e21663#> {d37aw} @dt=0x555556f688f0@(w64)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a500 <e15928#> {c226ar} @dt=0x555556cbaa90@(w64)  64'h807060504030201
    1:2: VAR 0x555556f41980 <e21671#> {d38aw} @dt=0x555556f689c0@(w64)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a640 <e15932#> {c227ap} @dt=0x555556cbaf70@(w64)  64'h807060504030201
    1:2: VAR 0x555556f41b00 <e21679#> {d39aw} @dt=0x555556f68a90@(w64)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a780 <e15936#> {c228ap} @dt=0x555556cbb450@(w64)  64'h807060504030201
    1:2: VAR 0x555556f41c80 <e21687#> {d40aw} @dt=0x555556f68b60@(w64)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9a8c0 <e15940#> {c229ar} @dt=0x555556cbb930@(w64)  64'h807060504030201
    1:2: VAR 0x555556f41e00 <e21695#> {d42ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b040 <e15964#> {c237ar} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6e000 <e21703#> {d43ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b2c0 <e15972#> {c239at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6e180 <e21711#> {d44ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b180 <e15968#> {c238av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6e300 <e21719#> {d45ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b400 <e15976#> {c240as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6e480 <e21727#> {d46ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b540 <e15980#> {c241as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6e600 <e21735#> {d47ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b680 <e15984#> {c242au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6e780 <e21743#> {d48ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b7c0 <e15988#> {c243au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6e900 <e21751#> {d49ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556f9b900 <e15992#> {c244as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556f6ea80 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f692b0 <e5537> {d52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5efd0 <e5535> {d52al}
    1:2:1:1:2: SUB 0x555556f5f080 <e5526> {d52ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f60d80 <e12149> {d52am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f6d7c0 <e5518> {d52as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f6d900 <e5527> {d52au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69380 <e5550> {d53au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f6ed80 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69450 <e5581> {d55am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5f130 <e5579> {d55am}
    1:2:1:1:2: SUB 0x555556f5f1e0 <e5570> {d55as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f60ea0 <e12152> {d55an} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f6da40 <e5562> {d55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f6db80 <e5571> {d55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6ef00 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69520 <e5619> {d56al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5f290 <e5617> {d56al}
    1:2:1:1:2: SUB 0x555556f5f340 <e5608> {d56ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f60fc0 <e12155> {d56am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f6dcc0 <e5600> {d56as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f6de00 <e5609> {d56au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6f080 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f695f0 <e5657> {d57al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5f3f0 <e5655> {d57al}
    1:2:1:1:2: SUB 0x555556f5f4a0 <e5646> {d57ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f610e0 <e12158> {d57am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f70000 <e5638> {d57as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f70140 <e5647> {d57au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6f200 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f696c0 <e5695> {d58al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5f550 <e5693> {d58al}
    1:2:1:1:2: SUB 0x555556f5f600 <e5684> {d58ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61200 <e12161> {d58am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f70280 <e5676> {d58as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f703c0 <e5685> {d58au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6f380 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69790 <e5733> {d59al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5f6b0 <e5731> {d59al}
    1:2:1:1:2: SUB 0x555556f5f760 <e5722> {d59ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61320 <e12164> {d59am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f70500 <e5714> {d59as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f70640 <e5723> {d59au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6f500 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69860 <e5771> {d60al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5f810 <e5769> {d60al}
    1:2:1:1:2: SUB 0x555556f5f8c0 <e5760> {d60ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61440 <e12167> {d60am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f70780 <e5752> {d60as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f708c0 <e5761> {d60au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6f680 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69930 <e5809> {d61al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5f970 <e5807> {d61al}
    1:2:1:1:2: SUB 0x555556f5fa20 <e5798> {d61ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61560 <e12170> {d61am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f70a00 <e5790> {d61as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f70b40 <e5799> {d61au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6f800 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69a00 <e5847> {d62al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5fad0 <e5845> {d62al}
    1:2:1:1:2: SUB 0x555556f5fb80 <e5836> {d62ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61680 <e12173> {d62am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f70c80 <e5828> {d62as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f70dc0 <e5837> {d62au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6f980 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69ad0 <e5894> {d63al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5fc30 <e5892> {d63al}
    1:2:1:1:2: SUB 0x555556f5fce0 <e5883> {d63at} @dt=0@
    1:2:1:1:2:1: MUL 0x555556f5fd90 <e5874> {d63ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f617a0 <e12176> {d63am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556f70f00 <e5866> {d63as} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556f71040 <e5875> {d63au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f71180 <e5884> {d63aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6fb00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69ba0 <e5938> {d64al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f5fe40 <e5936> {d64al}
    1:2:1:1:2: SUB 0x555556f5fef0 <e5927> {d64aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556f72000 <e5918> {d64ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f618c0 <e12179> {d64am} @dt=0@  NSIDE [RV] <- VAR 0x555556f40780 <e21530#> {d25ax} @dt=0x555556f68000@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f619e0 <e12182> {d64as} @dt=0@  CFGW [RV] <- VAR 0x555556f40a80 <e21546#> {d27ax} @dt=0x555556f681a0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f712c0 <e5919> {d64ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f71400 <e5928> {d64az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f6fc80 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69c70 <e5954> {d66au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f6fe00 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69d40 <e5961> {d67au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f74000 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69e10 <e5968> {d68au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556f74180 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f69ee0 <e5999> {d69al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f720b0 <e5997> {d69al}
    1:2:1:1:2: SUB 0x555556f72160 <e5988> {d69ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61b00 <e12185> {d69am} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f71540 <e5980> {d69as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f71680 <e5989> {d69au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f74300 <e21773#> {d72at} @dt=0x555556f76000@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: VAR 0x555556f74480 <e6019> {d73at} @dt=0@  j [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556f760d0 <e6018> {d73at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556f74600 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f761a0 <e6025> {d80ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556f74780 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f76270 <e6032> {d81ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556f74900 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f76340 <e6039> {d82ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556f74a80 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f76410 <e6066> {d83aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f72210 <e6064> {d83aj}
    1:2:1:1:2: SUB 0x555556f722c0 <e6060> {d83ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61c20 <e12188> {d83ak} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f717c0 <e6052> {d83aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f71900 <e6061> {d83as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f764e0 <e6098> {d85aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f72370 <e6096> {d85aj}
    1:2:1:1:2: SUB 0x555556f72420 <e6092> {d85as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61d40 <e12191> {d85ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f71a40 <e6084> {d85at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f71b80 <e6093> {d85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f765b0 <e6130> {d86aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f724d0 <e6128> {d86aj}
    1:2:1:1:2: SUB 0x555556f72580 <e6124> {d86as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f61e60 <e12194> {d86ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f71cc0 <e6116> {d86at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f71e00 <e6125> {d86av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f76680 <e6162> {d87aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f72630 <e6160> {d87aj}
    1:2:1:1:2: SUB 0x555556f726e0 <e6156> {d87as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f78000 <e12197> {d87ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f7a000 <e6148> {d87at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f7a140 <e6157> {d87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556f76750 <e6198> {d88aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f72790 <e6196> {d88aj}
    1:2:1:1:2: SUB 0x555556f72840 <e6192> {d88ay} @dt=0@
    1:2:1:1:2:1: MUL 0x555556f728f0 <e6183> {d88as} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f78120 <e12200> {d88ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f78240 <e12203> {d88at} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556f7a280 <e6184> {d88az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556f7a3c0 <e6193> {d88bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: FUNC 0x555556c58400 <e22145#> {d95bd} @dt=0x555556f76820@(w8)  offset
    1:2:1: VAR 0x555556f75200 <e22144#> {d95bd} @dt=0x555556f76820@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3: VAR 0x555556f75380 <e22153#> {d96at} @dt=0x555556f768f0@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556f75500 <e22161#> {d97au} @dt=0x555556f769c0@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556f75680 <e22164#> {d98au} @dt=0x555556f76a90@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3: BEGIN 0x555556c9da40 <e6374> {d99ah} [UNNAMED]
    1:2:3:1: ASSIGN 0x555556f72bb0 <e22166#> {d100ak} @dt=0x555556f76820@(w8)
    1:2:3:1:1: CONST 0x5555570ec140 <e22179#> {d100am} @dt=0x555556f76820@(w8)  8'h0
    1:2:3:1:2: VARREF 0x555556f78360 <e22165#> {d100ad} @dt=0x555556f76820@(w8)  offset [LV] => VAR 0x555556f75200 <e22144#> {d95bd} @dt=0x555556f76820@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1: BEGIN 0x555556c9db20 <e6373> {d101ad} [UNNAMED] [IMPLIED]
    1:2:3:1:1: ASSIGN 0x555556f72c60 <e22181#> {d101aj} @dt=0x555556f76a90@(sw32)
    1:2:3:1:1:1: CONST 0x555556f7adc0 <e6315> {d101ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:1:2: VARREF 0x555556f78480 <e22180#> {d101ah} @dt=0x555556f76a90@(sw32)  ii [LV] => VAR 0x555556f75680 <e22164#> {d98au} @dt=0x555556f76a90@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1: WHILE 0x555556f72d10 <e6372> {d101ad}
    1:2:3:1:1:2: LT 0x555556f72dc0 <e6371> {d101ap} @dt=0x555556d944e0@(G/w1)
    1:2:3:1:1:2:1: VARREF 0x555556f785a0 <e22182#> {d101an} @dt=0x555556f76a90@(sw32)  ii [RV] <- VAR 0x555556f75680 <e22164#> {d98au} @dt=0x555556f76a90@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:2:2: EXTEND 0x5555570e18c0 <e22193#> {d101aq} @dt=0x555557012820@(G/w32)
    1:2:3:1:1:2:2:1: VARREF 0x555556f786c0 <e22191#> {d101aq} @dt=0x555556f768f0@(w8)  i [RV] <- VAR 0x555556f75380 <e22153#> {d96at} @dt=0x555556f768f0@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3: ASSIGN 0x555556f72e70 <e22195#> {d102am} @dt=0x555556f76820@(w8)
    1:2:3:1:1:3:1: ADD 0x555556f72f20 <e22275#> {d102av} @dt=0x555556f76820@(w8)
    1:2:3:1:1:3:1:1: VARREF 0x555556f787e0 <e22196#> {d102ao} @dt=0x555556f76820@(w8)  offset [RV] <- VAR 0x555556f75200 <e22144#> {d95bd} @dt=0x555556f76820@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2: SEL 0x555556f63140 <e22233#> {d102bd} @dt=0x555556cb09c0@(G/w8) decl[63:0]]
    1:2:3:1:1:3:1:2:1: VARREF 0x555556f78900 <e22224#> {d102ax} @dt=0x555556f769c0@(w64)  vector [RV] <- VAR 0x555556f75500 <e22161#> {d97au} @dt=0x555556f769c0@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:1:2:2: SEL 0x555556f63200 <e22265#> {d102bg} @dt=0x5555570271e0@(G/sw6)
    1:2:3:1:1:3:1:2:2:1: MULS 0x5555570e1970 <e22256#> {d102bg} @dt=0x5555570128f0@(G/sw32)
    1:2:3:1:1:3:1:2:2:1:1: CONST 0x555556f7af00 <e22218#> {d102bh} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:2:1:2: VARREF 0x555556f78a20 <e22219#> {d102be} @dt=0x555556f76a90@(sw32)  ii [RV] <- VAR 0x555556f75680 <e22164#> {d98au} @dt=0x555556f76a90@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2:2:2: CONST 0x5555570ec280 <e22257#> {d102bg} @dt=0x555557012820@(G/w32)  32'h0
    1:2:3:1:1:3:1:2:2:3: CONST 0x5555570ec000 <e22258#> {d102bg} @dt=0x555557012820@(G/w32)  32'h6
    1:2:3:1:1:3:1:2:3: CONST 0x555556f7b040 <e22226#> {d102bk} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:2: VARREF 0x555556f78c60 <e22194#> {d102af} @dt=0x555556f76820@(w8)  offset [LV] => VAR 0x555556f75200 <e22144#> {d95bd} @dt=0x555556f76820@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:4: ASSIGN 0x555556f731e0 <e22277#> {d101av} @dt=0x555556f76a90@(sw32)
    1:2:3:1:1:4:1: ADD 0x555556f73290 <e22284#> {d101ay} @dt=0x555556f76a90@(sw32)
    1:2:3:1:1:4:1:1: VARREF 0x555556f78d80 <e22278#> {d101aw} @dt=0x555556f76a90@(sw32)  ii [RV] <- VAR 0x555556f75680 <e22164#> {d98au} @dt=0x555556f76a90@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:4:1:2: CONST 0x555556f7b180 <e6336> {d101az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:3:1:1:4:2: VARREF 0x555556f78ea0 <e22276#> {d101at} @dt=0x555556f76a90@(sw32)  ii [LV] => VAR 0x555556f75680 <e22164#> {d98au} @dt=0x555556f76a90@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2: BEGIN 0x555556c9dc00 <e21767#> {d111an}  ila_iocorner [GEN]
    1:2:1: CELL 0x555556f7b2c0 <e6429> {d115ac}  i0 -> MODULE 0x5555570fec60 <e60271#> {f10ai}  la_iocorner__Sz8_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556f5cf00 <e6391> {d115ag}  vdd -> VAR 0x5555570bcd80 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f790e0 <e12233> {d115ap} @dt=0@  vddl [LV] => VAR 0x555556f74600 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5cff0 <e6396> {d116ag}  vss -> VAR 0x5555570bcf00 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f79200 <e12236> {d116ap} @dt=0@  vss [LV] => VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f5d0e0 <e6400> {d117ag}  vddio -> VAR 0x5555570bd080 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f79320 <e12239> {d117ap} @dt=0@  vddiol [LV] => VAR 0x555556f74780 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5d1d0 <e6404> {d118ag}  vssio -> VAR 0x5555570bd200 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f79440 <e12242> {d118ap} @dt=0@  vssiol [LV] => VAR 0x555556f74900 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f5d2c0 <e6428> {d119ag}  ioring -> VAR 0x5555570bd380 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f733f0 <e6427> {d119aw}
    1:2:1:1:1:1: VARREF 0x555556f79560 <e12245> {d119ap} @dt=0@  ioringl [LV] => VAR 0x555556f74a80 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f734a0 <e6424> {d119bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f79680 <e12248> {d119ax} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f7b400 <e6415> {d119bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f7b540 <e6425> {d119bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f73550 <e14537> {d119aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f797a0 <e14536> {d119ap} @dt=0@  ioringl [RV] <- VAR 0x555556f74a80 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2: BEGIN 0x555556c9dce0 <e7123> {d126ae}  ila_iosection [GEN] [IMPLIED]
    1:2: BEGIN 0x555557080b60 <e22128#> {d129at}  ila_iosection__BRA__0__KET__ [GEN]
    1:2:1: VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x5555570ed400 <e22683#> {d130ay} @dt=0x5555570c68f0@(w8)  8'h0
    1:2:1: VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x5555570f0280 <e23002#> {d134az} @dt=0x5555570c6ea0@(w8)  8'h3
    1:2:1: CELL 0x5555570c8640 <e7115> {d158ac}  i0 -> MODULE 0x5555570feea0 <e60272#> {e14ai}  la_iosection__pi7  L4 [1ps]
    1:2:1:1: PIN 0x5555570b6960 <e6867> {d159ah}  z -> VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570b3d90 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x5555570bb560 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556f6ed80 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570bb680 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570bb7a0 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570b3e40 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570bb8c0 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556f6ed80 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b6a50 <e6872> {d161ah}  vss -> VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570bb9e0 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b6b40 <e6882> {d162ah}  pad -> VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570b3ef0 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x5555570bbb00 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556f6ea80 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570bbc20 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570bbd40 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570ca000 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570bbe60 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556f6ea80 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b6c30 <e6890> {d163ah}  vdd -> VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570ca0b0 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x5555570cc000 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570d8500 <e21904#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570ca160 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cc240 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570b6d20 <e6898> {d164ah}  vddio -> VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570ca210 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x5555570cc360 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570d8640 <e21906#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570ca2c0 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cc5a0 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570b6e10 <e6906> {d165ah}  vssio -> VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570ca370 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x5555570cc6c0 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570d8780 <e21908#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570ca420 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cc900 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570b6f00 <e6920> {d166ah}  ioring -> VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570ca4d0 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x5555570cca20 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x5555570ca580 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555570d88c0 <e21910#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x5555570ccc60 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555570ccd80 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570ca630 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570ccea0 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570b6ff0 <e6930> {d168ah}  a -> VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570ca6e0 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x5555570ccfc0 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556f6ef00 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570cd0e0 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570cd200 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570ca790 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cd320 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556f6ef00 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b70e0 <e6940> {d169ah}  ie -> VAR 0x555557114000 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570ca840 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x5555570cd440 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f6f080 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570cd560 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570cd680 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570ca8f0 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cd7a0 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f6f080 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b71d0 <e6950> {d170ah}  oe -> VAR 0x555557114180 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570ca9a0 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x5555570cd8c0 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f6f200 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570cd9e0 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570cdb00 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570caa50 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cdc20 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f6f200 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b72c0 <e6960> {d171ah}  pe -> VAR 0x555557114300 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570cab00 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x5555570cdd40 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f6f380 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570cde60 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570ce000 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570cabb0 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570ce120 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f6f380 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b73b0 <e6970> {d172ah}  ps -> VAR 0x555557114480 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570cac60 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x5555570ce240 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f6f500 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570ce360 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570ce480 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570cad10 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570ce5a0 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f6f500 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b74a0 <e6980> {d173ah}  sr -> VAR 0x555557114600 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570cadc0 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x5555570ce6c0 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f6f680 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570ce7e0 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570ce900 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570cae70 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cea20 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f6f680 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b7590 <e6990> {d174ah}  st -> VAR 0x555557114780 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570caf20 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x5555570ceb40 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f6f800 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570cec60 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570ced80 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570cafd0 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570ceea0 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f6f800 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b7680 <e7019> {d175ah}  ds -> VAR 0x555557114900 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570cb080 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x5555570cefc0 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f6f980 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555570cb130 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555570cf0e0 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x5555570c8780 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x5555570cb1e0 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x5555570c88c0 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x5555570cf200 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570cb290 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cf320 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f6f980 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b7770 <e7037> {d176ah}  cfg -> VAR 0x555557114a80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570cb340 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x5555570cf440 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f6fb00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555570cb3f0 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555570cf560 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x5555570bc300 <e22136#> {d129at} @dt=0x5555570c68f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x5555570cf680 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556f40a80 <e21546#> {d27ax} @dt=0x555556f681a0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x5555570cb4a0 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x5555570cf7a0 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x5555570bc480 <e22695#> {d133at} @dt=0x5555570c6ea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x5555570cf8c0 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556f40a80 <e21546#> {d27ax} @dt=0x555556f681a0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570cb550 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570cf9e0 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f6fb00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557080ee0 <e22049#> {d129at}  ila_iosection__BRA__1__KET__ [GEN]
    1:2:1: VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x5555570f6280 <e23591#> {d130ay} @dt=0x5555570c7790@(w8)  8'h3
    1:2:1: VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x5555570f6b40 <e23910#> {d134az} @dt=0x5555570c7d40@(w8)  8'h4
    1:2:1: CELL 0x5555570dab40 <e7115> {d158ac}  i0 -> MODULE 0x5555571318c0 <e60273#> {e14ai}  la_iosection__pi8  L4 [1ps]
    1:2:1:1: PIN 0x5555570d4b40 <e6867> {d159ah}  z -> VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d3080 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x5555570d7560 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556f6ed80 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570d7680 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570d77a0 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570d3130 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570d78c0 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556f6ed80 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d4c30 <e6872> {d161ah}  vss -> VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570d79e0 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d4d20 <e6882> {d162ah}  pad -> VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d31e0 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x5555570d7b00 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556f6ea80 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570d7c20 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570d7d40 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570d3290 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570d7e60 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556f6ea80 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d4e10 <e6890> {d163ah}  vdd -> VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570d3340 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x5555570dc000 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570e6a00 <e22024#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555570d33f0 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570dc240 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570d4f00 <e6898> {d164ah}  vddio -> VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570d34a0 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x5555570dc360 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570e6b40 <e22026#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555570d3550 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570dc5a0 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570d4ff0 <e6906> {d165ah}  vssio -> VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570d3600 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x5555570dc6c0 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570e6c80 <e22028#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555570d36b0 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570dc900 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570d50e0 <e6920> {d166ah}  ioring -> VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d3760 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x5555570dca20 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x5555570d3810 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555570e6dc0 <e22030#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x5555570dcc60 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555570dcd80 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570d38c0 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570dcea0 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570d51d0 <e6930> {d168ah}  a -> VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d3970 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x5555570dcfc0 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556f6ef00 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570dd0e0 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570dd200 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570d3a20 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570dd320 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556f6ef00 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d52c0 <e6940> {d169ah}  ie -> VAR 0x555557145980 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d3ad0 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x5555570dd440 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f6f080 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570dd560 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570dd680 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570d3b80 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570dd7a0 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556f6f080 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d53b0 <e6950> {d170ah}  oe -> VAR 0x555557145b00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d3c30 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x5555570dd8c0 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f6f200 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570dd9e0 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570ddb00 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570d3ce0 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570ddc20 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556f6f200 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d54a0 <e6960> {d171ah}  pe -> VAR 0x555557145c80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d3d90 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x5555570ddd40 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f6f380 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570dde60 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570de000 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570d3e40 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570de120 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556f6f380 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d5590 <e6970> {d172ah}  ps -> VAR 0x555557145e00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570d3ef0 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x5555570de240 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f6f500 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570de360 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570de480 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570e0000 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570de5a0 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556f6f500 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d5680 <e6980> {d173ah}  sr -> VAR 0x55555714a000 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570e00b0 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x5555570de6c0 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f6f680 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570de7e0 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570de900 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570e0160 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570dea20 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556f6f680 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d5770 <e6990> {d174ah}  st -> VAR 0x55555714a180 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570e0210 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x5555570deb40 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f6f800 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555570dec60 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555570ded80 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570e02c0 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570deea0 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556f6f800 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d5860 <e7019> {d175ah}  ds -> VAR 0x55555714a300 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570e0370 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x5555570defc0 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f6f980 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555570e0420 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555570df0e0 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x5555570dac80 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x5555570e04d0 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x5555570dadc0 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x5555570df200 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555570e0580 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570df320 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556f6f980 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570d5950 <e7037> {d176ah}  cfg -> VAR 0x55555714a480 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570e0630 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x5555570df440 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f6fb00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555570e06e0 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555570df560 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x5555570bc600 <e23014#> {d129at} @dt=0x5555570c7790@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x5555570df680 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556f40a80 <e21546#> {d27ax} @dt=0x555556f681a0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x5555570e0790 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x5555570df7a0 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x5555570bc780 <e23603#> {d133at} @dt=0x5555570c7d40@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x5555570df8c0 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556f40a80 <e21546#> {d27ax} @dt=0x555556f681a0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570e0840 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570df9e0 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556f6fb00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556c9ddc0 <e7304> {d186ae}  ila_iocut [GEN] [IMPLIED]
    1:2: BEGIN 0x555557081340 <e24148#> {d191ac}  ila_iocut__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555570f6dc0 <e24066#> {d191ac}  i0 -> MODULE 0x555557168360 <e60274#> {g10ai}  la_iocut__Sz8_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x5555570e4d20 <e7175> {d191ag}  vss -> VAR 0x55555714ad80 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570e85a0 <e12533> {d191ap} @dt=0@  vss [LV] => VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570e4e10 <e7184> {d192ag}  vddl -> VAR 0x55555714af00 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570fc0b0 <e7183> {d192as}
    1:2:1:1:1:1: VARREF 0x5555570e86c0 <e12536> {d192ap} @dt=0@  vdd [LV] => VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570f7400 <e24051#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570fc160 <e14615> {d192as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570e8900 <e14614> {d192ap} @dt=0@  vdd [RV] <- VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570e4f00 <e7192> {d193ag}  vddiol -> VAR 0x55555714b080 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570fc210 <e7191> {d193au}
    1:2:1:1:1:1: VARREF 0x5555570e8a20 <e12542> {d193ap} @dt=0@  vddio [LV] => VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570f7540 <e24053#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570fc2c0 <e14618> {d193au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570e8c60 <e14617> {d193ap} @dt=0@  vddio [RV] <- VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570e4ff0 <e7200> {d194ag}  vssiol -> VAR 0x55555714b200 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570fc370 <e7199> {d194au}
    1:2:1:1:1:1: VARREF 0x5555570e8d80 <e12548> {d194ap} @dt=0@  vssio [LV] => VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555570f7680 <e24055#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570fc420 <e14621> {d194au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570e8fc0 <e14620> {d194ap} @dt=0@  vssio [RV] <- VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570e50e0 <e7214> {d195ag}  ioringl -> VAR 0x55555714b380 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570fc4d0 <e7213> {d195av}
    1:2:1:1:1:1: VARREF 0x5555570e90e0 <e12554> {d195ap} @dt=0@  ioring [LV] => VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x5555570fc580 <e7210> {d195ax} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555570f77c0 <e24057#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x5555570e9320 <e12560> {d195ay} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555570e9440 <e12563> {d195bf} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570fc630 <e14624> {d195av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570e9560 <e14623> {d195ap} @dt=0@  ioring [RV] <- VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570e51d0 <e7231> {d196ag}  vddr -> VAR 0x55555714b500 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570fc6e0 <e7230> {d196as}
    1:2:1:1:1:1: VARREF 0x5555570e9680 <e12566> {d196ap} @dt=0@  vdd [LV] => VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x5555570fc790 <e7228> {d196au} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555570f7900 <e24059#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555570f1180 <e7225> {d196av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555570fc840 <e14627> {d196as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570e98c0 <e14626> {d196ap} @dt=0@  vdd [RV] <- VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570e52c0 <e7248> {d197ag}  vddior -> VAR 0x55555714b680 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570fc8f0 <e7247> {d197au}
    1:2:1:1:1:1: VARREF 0x5555570e99e0 <e12572> {d197ap} @dt=0@  vddio [LV] => VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x5555570fc9a0 <e7245> {d197aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555570f7a40 <e24061#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555570f6f00 <e7242> {d197ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555570fca50 <e14630> {d197au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570e9c20 <e14629> {d197ap} @dt=0@  vddio [RV] <- VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570e53b0 <e7265> {d198ag}  vssior -> VAR 0x55555714b800 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570fcb00 <e7264> {d198au}
    1:2:1:1:1:1: VARREF 0x5555570e9d40 <e12578> {d198ap} @dt=0@  vssio [LV] => VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x5555570fcbb0 <e7262> {d198aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555570f7b80 <e24063#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555570f7040 <e7259> {d198ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555570fcc60 <e14633> {d198au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570fe000 <e14632> {d198ap} @dt=0@  vssio [RV] <- VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570e54a0 <e7288> {d199ag}  ioringr -> VAR 0x55555714b980 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555570fcd10 <e7287> {d199av}
    1:2:1:1:1:1: VARREF 0x5555570fe120 <e12584> {d199ap} @dt=0@  ioring [LV] => VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x5555570fcdc0 <e7284> {d199bb} @dt=0@
    1:2:1:1:1:2:1: ADD 0x5555570fce70 <e7279> {d199ay} @dt=0@
    1:2:1:1:1:2:1:1: CONST 0x5555570f7cc0 <e24065#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:1:2: CONST 0x5555570f7180 <e7276> {d199az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x5555570fe360 <e12590> {d199bc} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555570fe480 <e12593> {d199bj} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555570fcf20 <e14636> {d199av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570fe5a0 <e14635> {d199ap} @dt=0@  ioring [RV] <- VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556c9dea0 <e24164#> {d204an}  ila_ioleftcut [GEN]
    1:2:1: CELL 0x555556f8ca00 <e7419> {d208ac}  i0 -> MODULE 0x555557168360 <e60274#> {g10ai}  la_iocut__Sz8_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556f923c0 <e7318> {d208ag}  vss -> VAR 0x55555714ad80 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f90b40 <e12608> {d208ap} @dt=0@  vss [LV] => VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f924b0 <e7323> {d209ag}  vddl -> VAR 0x55555714af00 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f90c60 <e12611> {d209ap} @dt=0@  vddl [LV] => VAR 0x555556f74600 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f925a0 <e7327> {d210ag}  vddiol -> VAR 0x55555714b080 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f90d80 <e12614> {d210ap} @dt=0@  vddiol [LV] => VAR 0x555556f74780 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f92690 <e7331> {d211ag}  vssiol -> VAR 0x55555714b200 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f90ea0 <e12617> {d211ap} @dt=0@  vssiol [LV] => VAR 0x555556f74900 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f92780 <e7355> {d212ag}  ioringl -> VAR 0x55555714b380 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f8bef0 <e7354> {d212aw}
    1:2:1:1:1:1: VARREF 0x555556f90fc0 <e12620> {d212ap} @dt=0@  ioringl [LV] => VAR 0x555556f74a80 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f94000 <e7351> {d212bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f910e0 <e12623> {d212ax} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f8cb40 <e7342> {d212bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f8cc80 <e7352> {d212bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f940b0 <e14639> {d212aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f91200 <e14638> {d212ap} @dt=0@  ioringl [RV] <- VAR 0x555556f74a80 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f92870 <e7368> {d213ag}  vddr -> VAR 0x55555714b500 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f94160 <e7367> {d213as}
    1:2:1:1:1:1: VARREF 0x555556f91320 <e12626> {d213ap} @dt=0@  vdd [LV] => VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556f8cdc0 <e7365> {d213at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f94210 <e14642> {d213as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f91440 <e14641> {d213ap} @dt=0@  vdd [RV] <- VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f92960 <e7381> {d214ag}  vddior -> VAR 0x55555714b680 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f942c0 <e7380> {d214au}
    1:2:1:1:1:1: VARREF 0x555556f91560 <e12629> {d214ap} @dt=0@  vddio [LV] => VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556f8cf00 <e7378> {d214av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f94370 <e14645> {d214au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f91680 <e14644> {d214ap} @dt=0@  vddio [RV] <- VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f92a50 <e7394> {d215ag}  vssior -> VAR 0x55555714b800 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f94420 <e7393> {d215au}
    1:2:1:1:1:1: VARREF 0x555556f917a0 <e12632> {d215ap} @dt=0@  vssio [LV] => VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556f8d040 <e7391> {d215av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f944d0 <e14648> {d215au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f918c0 <e14647> {d215ap} @dt=0@  vssio [RV] <- VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f92b40 <e7418> {d216ag}  ioringr -> VAR 0x55555714b980 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f94580 <e7417> {d216av}
    1:2:1:1:1:1: VARREF 0x555556f919e0 <e12635> {d216ap} @dt=0@  ioring [LV] => VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f94630 <e7414> {d216bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f91b00 <e12638> {d216aw} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f8d180 <e7405> {d216bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f8d2c0 <e7415> {d216be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f946e0 <e14651> {d216av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f91c20 <e14650> {d216ap} @dt=0@  ioring [RV] <- VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556f98000 <e24183#> {d221an}  ila_iorightcut [GEN]
    1:2:1: CELL 0x555556f8d400 <e7556> {d225ac}  i0 -> MODULE 0x555557168360 <e60274#> {g10ai}  la_iocut__Sz8_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556f92f00 <e7444> {d225ag}  vss -> VAR 0x55555714ad80 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f96240 <e12653> {d225ap} @dt=0@  vss [LV] => VAR 0x555556f6ec00 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f92ff0 <e7462> {d226ag}  vddl -> VAR 0x55555714af00 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f94840 <e7461> {d226as}
    1:2:1:1:1:1: VARREF 0x555556f96360 <e12656> {d226ap} @dt=0@  vdd [LV] => VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f948f0 <e7459> {d226bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f96480 <e12659> {d226at} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f8d540 <e7456> {d226bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556f949a0 <e14654> {d226as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f965a0 <e14653> {d226ap} @dt=0@  vdd [RV] <- VAR 0x555556f74c00 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f930e0 <e7479> {d227ag}  vddiol -> VAR 0x55555714b080 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f94a50 <e7478> {d227au}
    1:2:1:1:1:1: VARREF 0x555556f966c0 <e12662> {d227ap} @dt=0@  vddio [LV] => VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f94b00 <e7476> {d227bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f967e0 <e12665> {d227av} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f8d680 <e7473> {d227be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556f94bb0 <e14657> {d227au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f96900 <e14656> {d227ap} @dt=0@  vddio [RV] <- VAR 0x555556f74d80 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f931d0 <e7496> {d228ag}  vssiol -> VAR 0x55555714b200 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556f94c60 <e7495> {d228au}
    1:2:1:1:1:1: VARREF 0x555556f96a20 <e12668> {d228ap} @dt=0@  vssio [LV] => VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556f94d10 <e7493> {d228bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f96b40 <e12671> {d228av} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f8d7c0 <e7490> {d228be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556f94dc0 <e14660> {d228au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f96c60 <e14659> {d228ap} @dt=0@  vssio [RV] <- VAR 0x555556f74f00 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f932c0 <e7519> {d229ag}  ioringl -> VAR 0x55555714b380 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555556f94e70 <e7518> {d229av}
    1:2:1:1:1:1: VARREF 0x555556f96d80 <e12674> {d229ap} @dt=0@  ioring [LV] => VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555556f94f20 <e7515> {d229bi} @dt=0@
    1:2:1:1:1:2:1: SUB 0x555556f94fd0 <e7510> {d229bf} @dt=0@
    1:2:1:1:1:2:1:1: VARREF 0x555556f96ea0 <e12677> {d229ax} @dt=0@  SECTIONS [RV] <- VAR 0x555556f40900 <e21538#> {d26ax} @dt=0x555556f680d0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:1:2: CONST 0x555556f8d900 <e7507> {d229bg} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x555556f96fc0 <e12680> {d229bj} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555556f970e0 <e12683> {d229bq} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555556f95080 <e14663> {d229av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f97200 <e14662> {d229ap} @dt=0@  ioring [RV] <- VAR 0x555556f75080 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f933b0 <e7523> {d230ag}  vddr -> VAR 0x55555714b500 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f97320 <e12686> {d230ap} @dt=0@  vddr [LV] => VAR 0x555556f6fc80 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f934a0 <e7527> {d231ag}  vddior -> VAR 0x55555714b680 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f97440 <e12689> {d231ap} @dt=0@  vddior [LV] => VAR 0x555556f6fe00 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f93590 <e7531> {d232ag}  vssior -> VAR 0x55555714b800 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556f97560 <e12692> {d232ap} @dt=0@  vssior [LV] => VAR 0x555556f74000 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f93680 <e7555> {d233ag}  ioringr -> VAR 0x55555714b980 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556f95130 <e7554> {d233aw}
    1:2:1:1:1:1: VARREF 0x555556f97680 <e12695> {d233ap} @dt=0@  ioringr [LV] => VAR 0x555556f74180 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555556f951e0 <e7551> {d233bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556f977a0 <e12698> {d233ax} @dt=0@  RINGW [RV] <- VAR 0x555556f40c00 <e21569#> {d28ax} @dt=0x555556f68270@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556f8da40 <e7542> {d233bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556f8db80 <e7552> {d233bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556f95290 <e14666> {d233aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556f978c0 <e14665> {d233ap} @dt=0@  ioringr [RV] <- VAR 0x555556f74180 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1: MODULE 0x555556f97d40 <e60262#> {d22ai}  la_ioside__pi3  L3 [1ps]
    1:2: VAR 0x555556f75c80 <e26208#> {d24ax} @dt=0x555556f9e410@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd23c0 <e16301#> {c272ap} @dt=0x555556d23520@(G/w16)  16'h534f
    1:2: VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2640 <e16309#> {c274aq} @dt=0x555556cc0340@(w8)  8'h20
    1:2: VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2500 <e16305#> {c273at} @dt=0x555556cbbe10@(w5)  5'h2
    1:2: VAR 0x555556fa0180 <e26232#> {d27ax} @dt=0x555556f9e680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557170a00 <e26245#> {c283ap} @dt=0x555556f9e680@(w5)  5'h8
    1:2: VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557170b40 <e26268#> {c284aq} @dt=0x555556f9e750@(w5)  5'h8
    1:2: VAR 0x555556fa0480 <e26278#> {d29ax} @dt=0x555556f9e820@(w1)  ENRCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3400 <e16353#> {c286ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556fa0600 <e26286#> {d30ax} @dt=0x555556f9e8f0@(w1)  ENLCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3540 <e16357#> {c287ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556fa0780 <e26294#> {d31ax} @dt=0x555556f9e9c0@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd32c0 <e16349#> {c285aq} @dt=0x555556c41380@(w1)  1'h1
    1:2: VAR 0x555556fa0900 <e26302#> {d32ax} @dt=0x555556f9ea90@(w1)  ENCORNER [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557170c80 <e26315#> {d32bk} @dt=0x555556f9ea90@(w1)  1'h1
    1:2: VAR 0x555556fa0a80 <e26325#> {d34aw} @dt=0x555556f9eb60@(w64)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2780 <e16313#> {c275aq} @dt=0x555556cc0820@(w64)  64'h8040201008040201
    1:2: VAR 0x555556fa0c00 <e26333#> {d35aw} @dt=0x555556f9ec30@(w64)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd28c0 <e16317#> {c276as} @dt=0x555556cc0d00@(w64)  64'h1000201
    1:2: VAR 0x555556fa0d80 <e26341#> {d36aw} @dt=0x555556f9ed00@(w64)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2a00 <e16321#> {c277aq} @dt=0x555556cc11e0@(w64)  64'h1020001
    1:2: VAR 0x555556fa0f00 <e26349#> {d37aw} @dt=0x555556f9edd0@(w64)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2b40 <e16325#> {c278ar} @dt=0x555556cc16c0@(w64)  64'h807060504030201
    1:2: VAR 0x555556fa1080 <e26357#> {d38aw} @dt=0x555556f9eea0@(w64)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2c80 <e16329#> {c279ap} @dt=0x555556cc1ba0@(w64)  64'h807060504030201
    1:2: VAR 0x555556fa1200 <e26365#> {d39aw} @dt=0x555556f9ef70@(w64)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2dc0 <e16333#> {c280ap} @dt=0x555556cc60d0@(w64)  64'h807060504030201
    1:2: VAR 0x555556fa1380 <e26373#> {d40aw} @dt=0x555556f9f040@(w64)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd2f00 <e16337#> {c281ar} @dt=0x555556cc65b0@(w64)  64'h807060504030201
    1:2: VAR 0x555556fa1500 <e26381#> {d42ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3680 <e16361#> {c289ar} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa1680 <e26389#> {d43ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3900 <e16369#> {c291at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa1800 <e26397#> {d44ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd37c0 <e16365#> {c290av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa1980 <e26405#> {d45ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3a40 <e16373#> {c292as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa1b00 <e26413#> {d46ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3b80 <e16377#> {c293as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa1c80 <e26421#> {d47ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3cc0 <e16381#> {c294au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa1e00 <e26429#> {d48ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd3e00 <e16385#> {c295au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa6000 <e26437#> {d49ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555556fd8000 <e16389#> {c296as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fa6180 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9f790 <e5537> {d52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556f95ef0 <e5535> {d52al}
    1:2:1:1:2: SUB 0x555556fa8000 <e5526> {d52ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f97e60 <e12149> {d52am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fa5e00 <e5518> {d52as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faa000 <e5527> {d52au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9f860 <e5550> {d53au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fa6480 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9f930 <e5581> {d55am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa80b0 <e5579> {d55am}
    1:2:1:1:2: SUB 0x555556fa8160 <e5570> {d55as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac000 <e12152> {d55an} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556faa140 <e5562> {d55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faa280 <e5571> {d55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6600 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9fa00 <e5619> {d56al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8210 <e5617> {d56al}
    1:2:1:1:2: SUB 0x555556fa82c0 <e5608> {d56ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac120 <e12155> {d56am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556faa3c0 <e5600> {d56as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faa500 <e5609> {d56au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6780 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9fad0 <e5657> {d57al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8370 <e5655> {d57al}
    1:2:1:1:2: SUB 0x555556fa8420 <e5646> {d57ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac240 <e12158> {d57am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556faa640 <e5638> {d57as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faa780 <e5647> {d57au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6900 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9fba0 <e5695> {d58al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa84d0 <e5693> {d58al}
    1:2:1:1:2: SUB 0x555556fa8580 <e5684> {d58ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac360 <e12161> {d58am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556faa8c0 <e5676> {d58as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faaa00 <e5685> {d58au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6a80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9fc70 <e5733> {d59al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8630 <e5731> {d59al}
    1:2:1:1:2: SUB 0x555556fa86e0 <e5722> {d59ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac480 <e12164> {d59am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556faab40 <e5714> {d59as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faac80 <e5723> {d59au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6c00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9fd40 <e5771> {d60al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8790 <e5769> {d60al}
    1:2:1:1:2: SUB 0x555556fa8840 <e5760> {d60ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac5a0 <e12167> {d60am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556faadc0 <e5752> {d60as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faaf00 <e5761> {d60au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6d80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9fe10 <e5809> {d61al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa88f0 <e5807> {d61al}
    1:2:1:1:2: SUB 0x555556fa89a0 <e5798> {d61ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac6c0 <e12170> {d61am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fab040 <e5790> {d61as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fab180 <e5799> {d61au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa6f00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556f9fee0 <e5847> {d62al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8a50 <e5845> {d62al}
    1:2:1:1:2: SUB 0x555556fa8b00 <e5836> {d62ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fac7e0 <e12173> {d62am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fab2c0 <e5828> {d62as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fab400 <e5837> {d62au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa7080 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fae000 <e5894> {d63al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8bb0 <e5892> {d63al}
    1:2:1:1:2: SUB 0x555556fa8c60 <e5883> {d63at} @dt=0@
    1:2:1:1:2:1: MUL 0x555556fa8d10 <e5874> {d63ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556fac900 <e12176> {d63am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556fab540 <e5866> {d63as} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556fab680 <e5875> {d63au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fab7c0 <e5884> {d63aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa7200 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fae0d0 <e5938> {d64al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8dc0 <e5936> {d64al}
    1:2:1:1:2: SUB 0x555556fa8e70 <e5927> {d64aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556fa8f20 <e5918> {d64ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556faca20 <e12179> {d64am} @dt=0@  NSIDE [RV] <- VAR 0x555556f75e00 <e26216#> {d25ax} @dt=0x555556f9e4e0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556facb40 <e12182> {d64as} @dt=0@  CFGW [RV] <- VAR 0x555556fa0180 <e26232#> {d27ax} @dt=0x555556f9e680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fab900 <e5919> {d64ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556faba40 <e5928> {d64az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa7380 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fae1a0 <e5954> {d66au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fa7500 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fae270 <e5961> {d67au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fa7680 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fae340 <e5968> {d68au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fa7800 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fae410 <e5999> {d69al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa8fd0 <e5997> {d69al}
    1:2:1:1:2: SUB 0x555556fa9080 <e5988> {d69ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556facc60 <e12185> {d69am} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fabb80 <e5980> {d69as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fabcc0 <e5989> {d69au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fa7980 <e26459#> {d72at} @dt=0x555556fae4e0@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: VAR 0x555556fa7b00 <e6019> {d73at} @dt=0@  j [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556fae5b0 <e6018> {d73at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556fa7c80 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fae680 <e6025> {d80ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556fa7e00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fae750 <e6032> {d81ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556fb0000 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fae820 <e6039> {d82ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556fb0180 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fae8f0 <e6066> {d83aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa9130 <e6064> {d83aj}
    1:2:1:1:2: SUB 0x555556fa91e0 <e6060> {d83ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556facd80 <e12188> {d83ak} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fabe00 <e6052> {d83aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fb2000 <e6061> {d83as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fae9c0 <e6098> {d85aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa9290 <e6096> {d85aj}
    1:2:1:1:2: SUB 0x555556fa9340 <e6092> {d85as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556facea0 <e12191> {d85ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fb2140 <e6084> {d85at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fb2280 <e6093> {d85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556faea90 <e6130> {d86aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa93f0 <e6128> {d86aj}
    1:2:1:1:2: SUB 0x555556fa94a0 <e6124> {d86as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556facfc0 <e12194> {d86ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fb23c0 <e6116> {d86at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fb2500 <e6125> {d86av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556faeb60 <e6162> {d87aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa9550 <e6160> {d87aj}
    1:2:1:1:2: SUB 0x555556fa9600 <e6156> {d87as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fad0e0 <e12197> {d87ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fb2640 <e6148> {d87at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fb2780 <e6157> {d87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556faec30 <e6198> {d88aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fa96b0 <e6196> {d88aj}
    1:2:1:1:2: SUB 0x555556fa9760 <e6192> {d88ay} @dt=0@
    1:2:1:1:2:1: MUL 0x555556fa9810 <e6183> {d88as} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556fad200 <e12200> {d88ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556fad320 <e12203> {d88at} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fb28c0 <e6184> {d88az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fb2a00 <e6193> {d88bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: FUNC 0x555556c58100 <e26831#> {d95bd} @dt=0x555556faed00@(w8)  offset
    1:2:1: VAR 0x555556fb0900 <e26830#> {d95bd} @dt=0x555556faed00@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3: VAR 0x555556fb0a80 <e26839#> {d96at} @dt=0x555556faedd0@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556fb0c00 <e26847#> {d97au} @dt=0x555556faeea0@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556fb0d80 <e26850#> {d98au} @dt=0x555556faef70@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3: BEGIN 0x555556f980e0 <e6374> {d99ah} [UNNAMED]
    1:2:3:1: ASSIGN 0x555556fa9ad0 <e26852#> {d100ak} @dt=0x555556faed00@(w8)
    1:2:3:1:1: CONST 0x555557198280 <e26865#> {d100am} @dt=0x555556faed00@(w8)  8'h0
    1:2:3:1:2: VARREF 0x555556fad440 <e26851#> {d100ad} @dt=0x555556faed00@(w8)  offset [LV] => VAR 0x555556fb0900 <e26830#> {d95bd} @dt=0x555556faed00@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1: BEGIN 0x555556f981c0 <e6373> {d101ad} [UNNAMED] [IMPLIED]
    1:2:3:1:1: ASSIGN 0x555556fa9b80 <e26867#> {d101aj} @dt=0x555556faef70@(sw32)
    1:2:3:1:1:1: CONST 0x555556fb3400 <e6315> {d101ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:1:2: VARREF 0x555556fad560 <e26866#> {d101ah} @dt=0x555556faef70@(sw32)  ii [LV] => VAR 0x555556fb0d80 <e26850#> {d98au} @dt=0x555556faef70@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1: WHILE 0x555556fa9c30 <e6372> {d101ad}
    1:2:3:1:1:2: LT 0x555556fa9ce0 <e6371> {d101ap} @dt=0x555556d944e0@(G/w1)
    1:2:3:1:1:2:1: VARREF 0x555556fad680 <e26868#> {d101an} @dt=0x555556faef70@(sw32)  ii [RV] <- VAR 0x555556fb0d80 <e26850#> {d98au} @dt=0x555556faef70@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:2:2: EXTEND 0x55555718f600 <e26879#> {d101aq} @dt=0x555557012820@(G/w32)
    1:2:3:1:1:2:2:1: VARREF 0x555556fad7a0 <e26877#> {d101aq} @dt=0x555556faedd0@(w8)  i [RV] <- VAR 0x555556fb0a80 <e26839#> {d96at} @dt=0x555556faedd0@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3: ASSIGN 0x555556fa9d90 <e26881#> {d102am} @dt=0x555556faed00@(w8)
    1:2:3:1:1:3:1: ADD 0x555556fa9e40 <e26961#> {d102av} @dt=0x555556faed00@(w8)
    1:2:3:1:1:3:1:1: VARREF 0x555556fad8c0 <e26882#> {d102ao} @dt=0x555556faed00@(w8)  offset [RV] <- VAR 0x555556fb0900 <e26830#> {d95bd} @dt=0x555556faed00@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2: SEL 0x5555571383c0 <e26919#> {d102bd} @dt=0x555556cb09c0@(G/w8) decl[63:0]]
    1:2:3:1:1:3:1:2:1: VARREF 0x555556fad9e0 <e26910#> {d102ax} @dt=0x555556faeea0@(w64)  vector [RV] <- VAR 0x555556fb0c00 <e26847#> {d97au} @dt=0x555556faeea0@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:1:2:2: SEL 0x555557138480 <e26951#> {d102bg} @dt=0x5555570271e0@(G/sw6)
    1:2:3:1:1:3:1:2:2:1: MULS 0x55555718f6b0 <e26942#> {d102bg} @dt=0x5555570128f0@(G/sw32)
    1:2:3:1:1:3:1:2:2:1:1: CONST 0x555556fb3540 <e26904#> {d102bh} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:2:1:2: VARREF 0x555556fadb00 <e26905#> {d102be} @dt=0x555556faef70@(sw32)  ii [RV] <- VAR 0x555556fb0d80 <e26850#> {d98au} @dt=0x555556faef70@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2:2:2: CONST 0x5555571983c0 <e26943#> {d102bg} @dt=0x555557012820@(G/w32)  32'h0
    1:2:3:1:1:3:1:2:2:3: CONST 0x555557198140 <e26944#> {d102bg} @dt=0x555557012820@(G/w32)  32'h6
    1:2:3:1:1:3:1:2:3: CONST 0x555556fb3680 <e26912#> {d102bk} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:2: VARREF 0x555556fadd40 <e26880#> {d102af} @dt=0x555556faed00@(w8)  offset [LV] => VAR 0x555556fb0900 <e26830#> {d95bd} @dt=0x555556faed00@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:4: ASSIGN 0x555556fb4160 <e26963#> {d101av} @dt=0x555556faef70@(sw32)
    1:2:3:1:1:4:1: ADD 0x555556fb4210 <e26970#> {d101ay} @dt=0x555556faef70@(sw32)
    1:2:3:1:1:4:1:1: VARREF 0x555556fade60 <e26964#> {d101aw} @dt=0x555556faef70@(sw32)  ii [RV] <- VAR 0x555556fb0d80 <e26850#> {d98au} @dt=0x555556faef70@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:4:1:2: CONST 0x555556fb37c0 <e6336> {d101az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:3:1:1:4:2: VARREF 0x555556fb6000 <e26962#> {d101at} @dt=0x555556faef70@(sw32)  ii [LV] => VAR 0x555556fb0d80 <e26850#> {d98au} @dt=0x555556faef70@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2: BEGIN 0x555556f982a0 <e26453#> {d111an}  ila_iocorner [GEN]
    1:2:1: CELL 0x555556fb3900 <e6429> {d115ac}  i0 -> MODULE 0x5555571acfc0 <e60275#> {f10ai}  la_iocorner__Sz10_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556f93a40 <e6391> {d115ag}  vdd -> VAR 0x555557188600 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fb6240 <e12233> {d115ap} @dt=0@  vddl [LV] => VAR 0x555556fa7c80 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f93b30 <e6396> {d116ag}  vss -> VAR 0x555557188780 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fb6360 <e12236> {d116ap} @dt=0@  vss [LV] => VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556f93c20 <e6400> {d117ag}  vddio -> VAR 0x555557188900 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fb6480 <e12239> {d117ap} @dt=0@  vddiol [LV] => VAR 0x555556fa7e00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f93d10 <e6404> {d118ag}  vssio -> VAR 0x555557188a80 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fb65a0 <e12242> {d118ap} @dt=0@  vssiol [LV] => VAR 0x555556fb0000 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556f93e00 <e6428> {d119ag}  ioring -> VAR 0x555557188c00 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556fb4370 <e6427> {d119aw}
    1:2:1:1:1:1: VARREF 0x555556fb66c0 <e12245> {d119ap} @dt=0@  ioringl [LV] => VAR 0x555556fb0180 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556fb4420 <e6424> {d119bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fb67e0 <e12248> {d119ax} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556fb3a40 <e6415> {d119bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556fb3b80 <e6425> {d119bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fb44d0 <e14537> {d119aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fb6900 <e14536> {d119ap} @dt=0@  ioringl [RV] <- VAR 0x555556fb0180 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2: BEGIN 0x555556f98380 <e7123> {d126ae}  ila_iosection [GEN] [IMPLIED]
    1:2: BEGIN 0x5555571587e0 <e26814#> {d129at}  ila_iosection__BRA__0__KET__ [GEN]
    1:2:1: VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x555557199180 <e27369#> {d130ay} @dt=0x5555571721a0@(w8)  8'h0
    1:2:1: VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x55555719e3c0 <e27688#> {d134az} @dt=0x555557172750@(w8)  8'h3
    1:2:1: CELL 0x555557174780 <e7115> {d158ac}  i0 -> MODULE 0x5555571ad200 <e60276#> {e14ai}  la_iosection__pi9  L4 [1ps]
    1:2:1:1: PIN 0x55555716a1e0 <e6867> {d159ah}  z -> VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557167ad0 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x5555571698c0 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556fa6480 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555571699e0 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557169b00 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557167b80 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557169c20 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556fa6480 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716a2d0 <e6872> {d161ah}  vss -> VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557169d40 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716a3c0 <e6882> {d162ah}  pad -> VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557167c30 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x555557169e60 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556fa6180 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557176000 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557176120 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557167ce0 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557176240 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556fa6180 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716a4b0 <e6890> {d163ah}  vdd -> VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557167d90 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x555557176360 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557184640 <e26590#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557167e40 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555571765a0 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555716a5a0 <e6898> {d164ah}  vddio -> VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557167ef0 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x5555571766c0 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557184780 <e26592#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557178000 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557176900 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555716a690 <e6906> {d165ah}  vssio -> VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555571780b0 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x555557176a20 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555571848c0 <e26594#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557178160 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557176c60 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555716a780 <e6920> {d166ah}  ioring -> VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557178210 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x555557176d80 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x5555571782c0 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557184a00 <e26596#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x555557176fc0 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555571770e0 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557178370 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557177200 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555716a870 <e6930> {d168ah}  a -> VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557178420 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x555557177320 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556fa6600 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557177440 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557177560 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555571784d0 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557177680 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556fa6600 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716a960 <e6940> {d169ah}  ie -> VAR 0x5555571bd800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557178580 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x5555571777a0 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fa6780 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555571778c0 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555571779e0 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557178630 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557177b00 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fa6780 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716aa50 <e6950> {d170ah}  oe -> VAR 0x5555571bd980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555571786e0 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x555557177c20 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fa6900 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557177d40 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557177e60 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557178790 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555717a000 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fa6900 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716ab40 <e6960> {d171ah}  pe -> VAR 0x5555571bdb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557178840 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x55555717a120 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fa6a80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555717a240 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555717a360 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555571788f0 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555717a480 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fa6a80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716ac30 <e6970> {d172ah}  ps -> VAR 0x5555571bdc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555571789a0 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x55555717a5a0 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fa6c00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555717a6c0 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555717a7e0 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557178a50 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555717a900 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fa6c00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716ad20 <e6980> {d173ah}  sr -> VAR 0x5555571bde00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557178b00 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x55555717aa20 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fa6d80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555717ab40 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555717ac60 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557178bb0 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555717ad80 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fa6d80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716ae10 <e6990> {d174ah}  st -> VAR 0x5555571c2000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557178c60 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x55555717aea0 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fa6f00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555717afc0 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555717b0e0 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557178d10 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555717b200 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fa6f00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716af00 <e7019> {d175ah}  ds -> VAR 0x5555571c2180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557178dc0 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x55555717b320 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fa7080 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557178e70 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555717b440 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x5555571748c0 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x555557178f20 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x555557174a00 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x55555717b560 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557178fd0 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555717b680 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fa7080 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555716aff0 <e7037> {d176ah}  cfg -> VAR 0x5555571c2300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557179080 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x55555717b7a0 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fa7200 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557179130 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555717b8c0 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x55555714bb00 <e26822#> {d129at} @dt=0x5555571721a0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x55555717b9e0 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556fa0180 <e26232#> {d27ax} @dt=0x555556f9e680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x5555571791e0 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x55555717bb00 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x55555714bc80 <e27381#> {d133at} @dt=0x555557172750@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x55555717bc20 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556fa0180 <e26232#> {d27ax} @dt=0x555556f9e680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557179290 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555717bd40 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fa7200 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557158b60 <e26735#> {d129at}  ila_iosection__BRA__1__KET__ [GEN]
    1:2:1: VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x55555719f040 <e28277#> {d130ay} @dt=0x555557173040@(w8)  8'h3
    1:2:1: VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x5555571a4500 <e28596#> {d134az} @dt=0x5555571735f0@(w8)  8'h4
    1:2:1: CELL 0x555557186c80 <e7115> {d158ac}  i0 -> MODULE 0x5555571ddc20 <e60277#> {e14ai}  la_iosection__pi10  L4 [1ps]
    1:2:1:1: PIN 0x5555571823c0 <e6867> {d159ah}  z -> VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717edc0 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x5555571818c0 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556fa6480 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555571819e0 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557181b00 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717ee70 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557181c20 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556fa6480 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571824b0 <e6872> {d161ah}  vss -> VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557181d40 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571825a0 <e6882> {d162ah}  pad -> VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717ef20 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x555557181e60 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556fa6180 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718a000 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718a120 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717efd0 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718a240 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556fa6180 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557182690 <e6890> {d163ah}  vdd -> VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555717f080 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x55555718a360 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557192b40 <e26710#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x55555717f130 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718a5a0 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557182780 <e6898> {d164ah}  vddio -> VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555717f1e0 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x55555718a6c0 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557192c80 <e26712#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x55555717f290 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718a900 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557182870 <e6906> {d165ah}  vssio -> VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555717f340 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x55555718aa20 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557192dc0 <e26714#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x55555717f3f0 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718ac60 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557182960 <e6920> {d166ah}  ioring -> VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717f4a0 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x55555718ad80 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x55555717f550 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557192f00 <e26716#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x55555718afc0 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555718b0e0 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x55555717f600 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718b200 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557182a50 <e6930> {d168ah}  a -> VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717f6b0 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x55555718b320 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556fa6600 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718b440 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718b560 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717f760 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718b680 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556fa6600 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557182b40 <e6940> {d169ah}  ie -> VAR 0x5555571f1200 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717f810 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x55555718b7a0 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fa6780 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718b8c0 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718b9e0 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717f8c0 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718bb00 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fa6780 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557182c30 <e6950> {d170ah}  oe -> VAR 0x5555571f1380 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717f970 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x55555718bc20 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fa6900 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718bd40 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718be60 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717fa20 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718c000 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fa6900 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557182d20 <e6960> {d171ah}  pe -> VAR 0x5555571f1500 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717fad0 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x55555718c120 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fa6a80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718c240 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718c360 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717fb80 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718c480 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fa6a80 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557182e10 <e6970> {d172ah}  ps -> VAR 0x5555571f1680 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717fc30 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x55555718c5a0 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fa6c00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718c6c0 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718c7e0 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717fce0 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718c900 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fa6c00 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557182f00 <e6980> {d173ah}  sr -> VAR 0x5555571f1800 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717fd90 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x55555718ca20 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fa6d80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718cb40 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718cc60 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555717fe40 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718cd80 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fa6d80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557182ff0 <e6990> {d174ah}  st -> VAR 0x5555571f1980 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555717fef0 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x55555718cea0 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fa6f00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555718cfc0 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555718d0e0 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555718e000 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718d200 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fa6f00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571830e0 <e7019> {d175ah}  ds -> VAR 0x5555571f1b00 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555718e0b0 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x55555718d320 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fa7080 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555718e160 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555718d440 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x555557186dc0 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x55555718e210 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x555557186f00 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x55555718d560 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555718e2c0 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718d680 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fa7080 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571831d0 <e7037> {d176ah}  cfg -> VAR 0x5555571f1c80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555718e370 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x55555718d7a0 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fa7200 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555718e420 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555718d8c0 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x55555714be00 <e27700#> {d129at} @dt=0x555557173040@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x55555718d9e0 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556fa0180 <e26232#> {d27ax} @dt=0x555556f9e680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x55555718e4d0 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x55555718db00 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x555557188000 <e28289#> {d133at} @dt=0x5555571735f0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x55555718dc20 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556fa0180 <e26232#> {d27ax} @dt=0x555556f9e680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x55555718e580 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555718dd40 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fa7200 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f98460 <e7304> {d186ae}  ila_iocut [GEN] [IMPLIED]
    1:2: BEGIN 0x555557158fc0 <e28834#> {d191ac}  ila_iocut__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555571a4f00 <e28752#> {d191ac}  i0 -> MODULE 0x5555572126c0 <e60278#> {g10ai}  la_iocut__Sz10_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x5555571945a0 <e7175> {d191ag}  vss -> VAR 0x555557214600 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557196900 <e12533> {d191ap} @dt=0@  vss [LV] => VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557194690 <e7184> {d192ag}  vddl -> VAR 0x555557214780 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555718fd90 <e7183> {d192as}
    1:2:1:1:1:1: VARREF 0x555557196a20 <e12536> {d192ap} @dt=0@  vdd [LV] => VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555571a5540 <e28737#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555718fe40 <e14615> {d192as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557196c60 <e14614> {d192ap} @dt=0@  vdd [RV] <- VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557194780 <e7192> {d193ag}  vddiol -> VAR 0x555557214900 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555718fef0 <e7191> {d193au}
    1:2:1:1:1:1: VARREF 0x555557196d80 <e12542> {d193ap} @dt=0@  vddio [LV] => VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555571a5680 <e28739#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555571aa000 <e14618> {d193au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557196fc0 <e14617> {d193ap} @dt=0@  vddio [RV] <- VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557194870 <e7200> {d194ag}  vssiol -> VAR 0x555557214a80 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555571aa0b0 <e7199> {d194au}
    1:2:1:1:1:1: VARREF 0x5555571970e0 <e12548> {d194ap} @dt=0@  vssio [LV] => VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x5555571a57c0 <e28741#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555571aa160 <e14621> {d194au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557197320 <e14620> {d194ap} @dt=0@  vssio [RV] <- VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557194960 <e7214> {d195ag}  ioringl -> VAR 0x555557214c00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555571aa210 <e7213> {d195av}
    1:2:1:1:1:1: VARREF 0x555557197440 <e12554> {d195ap} @dt=0@  ioring [LV] => VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x5555571aa2c0 <e7210> {d195ax} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555571a5900 <e28743#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x555557197680 <e12560> {d195ay} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555571977a0 <e12563> {d195bf} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555571aa370 <e14624> {d195av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555571978c0 <e14623> {d195ap} @dt=0@  ioring [RV] <- VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557194a50 <e7231> {d196ag}  vddr -> VAR 0x555557214d80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555571aa420 <e7230> {d196as}
    1:2:1:1:1:1: VARREF 0x5555571979e0 <e12566> {d196ap} @dt=0@  vdd [LV] => VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x5555571aa4d0 <e7228> {d196au} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555571a5a40 <e28745#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x55555719f400 <e7225> {d196av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555571aa580 <e14627> {d196as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557197c20 <e14626> {d196ap} @dt=0@  vdd [RV] <- VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557194b40 <e7248> {d197ag}  vddior -> VAR 0x555557214f00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555571aa630 <e7247> {d197au}
    1:2:1:1:1:1: VARREF 0x555557197d40 <e12572> {d197ap} @dt=0@  vddio [LV] => VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x5555571aa6e0 <e7245> {d197aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555571a5b80 <e28747#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555571a5040 <e7242> {d197ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555571aa790 <e14630> {d197au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555571ac000 <e14629> {d197ap} @dt=0@  vddio [RV] <- VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557194c30 <e7265> {d198ag}  vssior -> VAR 0x555557215080 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555571aa840 <e7264> {d198au}
    1:2:1:1:1:1: VARREF 0x5555571ac120 <e12578> {d198ap} @dt=0@  vssio [LV] => VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x5555571aa8f0 <e7262> {d198aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555571a5cc0 <e28749#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555571a5180 <e7259> {d198ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555571aa9a0 <e14633> {d198au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555571ac360 <e14632> {d198ap} @dt=0@  vssio [RV] <- VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557194d20 <e7288> {d199ag}  ioringr -> VAR 0x555557215200 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555571aaa50 <e7287> {d199av}
    1:2:1:1:1:1: VARREF 0x5555571ac480 <e12584> {d199ap} @dt=0@  ioring [LV] => VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x5555571aab00 <e7284> {d199bb} @dt=0@
    1:2:1:1:1:2:1: ADD 0x5555571aabb0 <e7279> {d199ay} @dt=0@
    1:2:1:1:1:2:1:1: CONST 0x5555571a5e00 <e28751#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:1:2: CONST 0x5555571a52c0 <e7276> {d199az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x5555571ac6c0 <e12590> {d199bc} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555571ac7e0 <e12593> {d199bj} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555571aac60 <e14636> {d199av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555571ac900 <e14635> {d199ap} @dt=0@  ioring [RV] <- VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556f98540 <e28850#> {d204an}  ila_ioleftcut [GEN]
    1:2:1: CELL 0x555556fc5040 <e7419> {d208ac}  i0 -> MODULE 0x5555572126c0 <e60278#> {g10ai}  la_iocut__Sz10_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556fc8f00 <e7318> {d208ag}  vss -> VAR 0x555557214600 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fcdc20 <e12608> {d208ap} @dt=0@  vss [LV] => VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556fc8ff0 <e7323> {d209ag}  vddl -> VAR 0x555557214780 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fcdd40 <e12611> {d209ap} @dt=0@  vddl [LV] => VAR 0x555556fa7c80 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc90e0 <e7327> {d210ag}  vddiol -> VAR 0x555557214900 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fcde60 <e12614> {d210ap} @dt=0@  vddiol [LV] => VAR 0x555556fa7e00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc91d0 <e7331> {d211ag}  vssiol -> VAR 0x555557214a80 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fce000 <e12617> {d211ap} @dt=0@  vssiol [LV] => VAR 0x555556fb0000 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc92c0 <e7355> {d212ag}  ioringl -> VAR 0x555557214c00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556fcae70 <e7354> {d212aw}
    1:2:1:1:1:1: VARREF 0x555556fce120 <e12620> {d212ap} @dt=0@  ioringl [LV] => VAR 0x555556fb0180 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556fcaf20 <e7351> {d212bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fce240 <e12623> {d212ax} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556fc5180 <e7342> {d212bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556fc52c0 <e7352> {d212bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fcafd0 <e14639> {d212aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fce360 <e14638> {d212ap} @dt=0@  ioringl [RV] <- VAR 0x555556fb0180 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc93b0 <e7368> {d213ag}  vddr -> VAR 0x555557214d80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556fcb080 <e7367> {d213as}
    1:2:1:1:1:1: VARREF 0x555556fce480 <e12626> {d213ap} @dt=0@  vdd [LV] => VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556fc5400 <e7365> {d213at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fcb130 <e14642> {d213as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fce5a0 <e14641> {d213ap} @dt=0@  vdd [RV] <- VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc94a0 <e7381> {d214ag}  vddior -> VAR 0x555557214f00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556fcb1e0 <e7380> {d214au}
    1:2:1:1:1:1: VARREF 0x555556fce6c0 <e12629> {d214ap} @dt=0@  vddio [LV] => VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556fc5540 <e7378> {d214av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fcb290 <e14645> {d214au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fce7e0 <e14644> {d214ap} @dt=0@  vddio [RV] <- VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc9590 <e7394> {d215ag}  vssior -> VAR 0x555557215080 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556fcb340 <e7393> {d215au}
    1:2:1:1:1:1: VARREF 0x555556fce900 <e12632> {d215ap} @dt=0@  vssio [LV] => VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555556fc5680 <e7391> {d215av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fcb3f0 <e14648> {d215au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fcea20 <e14647> {d215ap} @dt=0@  vssio [RV] <- VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc9680 <e7418> {d216ag}  ioringr -> VAR 0x555557215200 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556fcb4a0 <e7417> {d216av}
    1:2:1:1:1:1: VARREF 0x555556fceb40 <e12635> {d216ap} @dt=0@  ioring [LV] => VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556fcb550 <e7414> {d216bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fcec60 <e12638> {d216aw} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556fc57c0 <e7405> {d216bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556fc5900 <e7415> {d216be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fcb600 <e14651> {d216av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fced80 <e14650> {d216ap} @dt=0@  ioring [RV] <- VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556f98620 <e28869#> {d221an}  ila_iorightcut [GEN]
    1:2:1: CELL 0x555556fc5a40 <e7556> {d225ac}  i0 -> MODULE 0x5555572126c0 <e60278#> {g10ai}  la_iocut__Sz10_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556fc9a40 <e7444> {d225ag}  vss -> VAR 0x555557214600 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fcf320 <e12653> {d225ap} @dt=0@  vss [LV] => VAR 0x555556fa6300 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556fc9b30 <e7462> {d226ag}  vddl -> VAR 0x555557214780 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556fcb760 <e7461> {d226as}
    1:2:1:1:1:1: VARREF 0x555556fcf440 <e12656> {d226ap} @dt=0@  vdd [LV] => VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556fcb810 <e7459> {d226bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fcf560 <e12659> {d226at} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556fc5b80 <e7456> {d226bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556fcb8c0 <e14654> {d226as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fcf680 <e14653> {d226ap} @dt=0@  vdd [RV] <- VAR 0x555556fb0300 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc9c20 <e7479> {d227ag}  vddiol -> VAR 0x555557214900 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556fcb970 <e7478> {d227au}
    1:2:1:1:1:1: VARREF 0x555556fcf7a0 <e12662> {d227ap} @dt=0@  vddio [LV] => VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556fcba20 <e7476> {d227bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fcf8c0 <e12665> {d227av} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556fc5cc0 <e7473> {d227be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556fcbad0 <e14657> {d227au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fcf9e0 <e14656> {d227ap} @dt=0@  vddio [RV] <- VAR 0x555556fb0480 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc9d10 <e7496> {d228ag}  vssiol -> VAR 0x555557214a80 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555556fcbb80 <e7495> {d228au}
    1:2:1:1:1:1: VARREF 0x555556fcfb00 <e12668> {d228ap} @dt=0@  vssio [LV] => VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556fcbc30 <e7493> {d228bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fcfc20 <e12671> {d228av} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556fc5e00 <e7490> {d228be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555556fcbce0 <e14660> {d228au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fcfd40 <e14659> {d228ap} @dt=0@  vssio [RV] <- VAR 0x555556fb0600 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc9e00 <e7519> {d229ag}  ioringl -> VAR 0x555557214c00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555556fcbd90 <e7518> {d229av}
    1:2:1:1:1:1: VARREF 0x555556fcfe60 <e12674> {d229ap} @dt=0@  ioring [LV] => VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555556fcbe40 <e7515> {d229bi} @dt=0@
    1:2:1:1:1:2:1: SUB 0x555556fcbef0 <e7510> {d229bf} @dt=0@
    1:2:1:1:1:2:1:1: VARREF 0x555556fd0000 <e12677> {d229ax} @dt=0@  SECTIONS [RV] <- VAR 0x555556fa0000 <e26224#> {d26ax} @dt=0x555556f9e5b0@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:1:2: CONST 0x555556fd2000 <e7507> {d229bg} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x555556fd0120 <e12680> {d229bj} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555556fd0240 <e12683> {d229bq} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555556fd4000 <e14663> {d229av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fd0360 <e14662> {d229ap} @dt=0@  ioring [RV] <- VAR 0x555556fb0780 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fc9ef0 <e7523> {d230ag}  vddr -> VAR 0x555557214d80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fd0480 <e12686> {d230ap} @dt=0@  vddr [LV] => VAR 0x555556fa7380 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556fd6000 <e7527> {d231ag}  vddior -> VAR 0x555557214f00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fd05a0 <e12689> {d231ap} @dt=0@  vddior [LV] => VAR 0x555556fa7500 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556fd60f0 <e7531> {d232ag}  vssior -> VAR 0x555557215080 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fd06c0 <e12692> {d232ap} @dt=0@  vssior [LV] => VAR 0x555556fa7680 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556fd61e0 <e7555> {d233ag}  ioringr -> VAR 0x555557215200 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556fd40b0 <e7554> {d233aw}
    1:2:1:1:1:1: VARREF 0x555556fd07e0 <e12695> {d233ap} @dt=0@  ioringr [LV] => VAR 0x555556fa7800 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555556fd4160 <e7551> {d233bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fd0900 <e12698> {d233ax} @dt=0@  RINGW [RV] <- VAR 0x555556fa0300 <e26255#> {d28ax} @dt=0x555556f9e750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556fd2140 <e7542> {d233bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556fd2280 <e7552> {d233bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fd4210 <e14666> {d233aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fd0a20 <e14665> {d233ap} @dt=0@  ioringr [RV] <- VAR 0x555556fa7800 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1: MODULE 0x555556fd0ea0 <e60263#> {d22ai}  la_ioside__pi4  L3 [1ps]
    1:2: VAR 0x555556fb1380 <e30894#> {d24ax} @dt=0x555556fda8f0@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700aa00 <e16698#> {c324ap} @dt=0x555556d23520@(G/w16)  16'h5745
    1:2: VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700ac80 <e16706#> {c326aq} @dt=0x555556cc6f70@(w8)  8'h40
    1:2: VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700ab40 <e16702#> {c325at} @dt=0x555556cc6a90@(w5)  5'h2
    1:2: VAR 0x555556fb1800 <e30918#> {d27ax} @dt=0x555556fdab60@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555721ab40 <e30931#> {c335ap} @dt=0x555556fdab60@(w5)  5'h8
    1:2: VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555721ac80 <e30954#> {c336aq} @dt=0x555556fdac30@(w5)  5'h8
    1:2: VAR 0x555556fb1b00 <e30964#> {d29ax} @dt=0x555556fdad00@(w1)  ENRCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700ba40 <e16750#> {c338ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556fb1c80 <e30972#> {d30ax} @dt=0x555556fdadd0@(w1)  ENLCUT [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700bb80 <e16754#> {c339ar} @dt=0x555556c40ea0@(w1)  1'h1
    1:2: VAR 0x555556fb1e00 <e30980#> {d31ax} @dt=0x555556fdaea0@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700b900 <e16746#> {c337aq} @dt=0x555556c41380@(w1)  1'h1
    1:2: VAR 0x555556fde000 <e30988#> {d32ax} @dt=0x555556fdaf70@(w1)  ENCORNER [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555721adc0 <e31001#> {d32bk} @dt=0x555556fdaf70@(w1)  1'h1
    1:2: VAR 0x555556fde180 <e31011#> {d34aw} @dt=0x555556fdb040@(w64)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700adc0 <e16710#> {c327aq} @dt=0x555556cc7450@(w64)  64'h8040201008040201
    1:2: VAR 0x555556fde300 <e31019#> {d35aw} @dt=0x555556fdb110@(w64)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700af00 <e16714#> {c328as} @dt=0x555556cc7930@(w64)  64'h1000201
    1:2: VAR 0x555556fde480 <e31027#> {d36aw} @dt=0x555556fdb1e0@(w64)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700b040 <e16718#> {c329aq} @dt=0x555556cc7e10@(w64)  64'h1020001
    1:2: VAR 0x555556fde600 <e31035#> {d37aw} @dt=0x555556fdb2b0@(w64)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700b180 <e16722#> {c330ar} @dt=0x555556ccc340@(w64)  64'h807060504030201
    1:2: VAR 0x555556fde780 <e31043#> {d38aw} @dt=0x555556fdb380@(w64)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700b2c0 <e16726#> {c331ap} @dt=0x555556ccc820@(w64)  64'h807060504030201
    1:2: VAR 0x555556fde900 <e31051#> {d39aw} @dt=0x555556fdb450@(w64)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700b400 <e16730#> {c332ap} @dt=0x555556cccd00@(w64)  64'h807060504030201
    1:2: VAR 0x555556fdea80 <e31059#> {d40aw} @dt=0x555556fdb520@(w64)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700b540 <e16734#> {c333ar} @dt=0x555556ccd1e0@(w64)  64'h807060504030201
    1:2: VAR 0x555556fdec00 <e31067#> {d42ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700bcc0 <e16758#> {c341ar} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fded80 <e31075#> {d43ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e000 <e16766#> {c343at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fdef00 <e31083#> {d44ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700be00 <e16762#> {c342av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fdf080 <e31091#> {d45ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e140 <e16770#> {c344as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fdf200 <e31099#> {d46ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e280 <e16774#> {c345as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fdf380 <e31107#> {d47ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e3c0 <e16778#> {c346au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fdf500 <e31115#> {d48ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e500 <e16782#> {c347au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fdf680 <e31123#> {d49ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555700e640 <e16786#> {c348as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fdf800 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fdbc70 <e5537> {d52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd4e70 <e5535> {d52al}
    1:2:1:1:2: SUB 0x555556fd4f20 <e5526> {d52ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd0fc0 <e12149> {d52am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe2500 <e5518> {d52as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe2640 <e5527> {d52au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fdbd40 <e5550> {d53au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fdfb00 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fdbe10 <e5581> {d55am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd4fd0 <e5579> {d55am}
    1:2:1:1:2: SUB 0x555556fd5080 <e5570> {d55as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd10e0 <e12152> {d55an} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe2780 <e5562> {d55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe28c0 <e5571> {d55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fdfc80 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fdbee0 <e5619> {d56al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5130 <e5617> {d56al}
    1:2:1:1:2: SUB 0x555556fd51e0 <e5608> {d56ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd1200 <e12155> {d56am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe2a00 <e5600> {d56as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe2b40 <e5609> {d56au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fdfe00 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe4000 <e5657> {d57al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5290 <e5655> {d57al}
    1:2:1:1:2: SUB 0x555556fd5340 <e5646> {d57ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd1320 <e12158> {d57am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe2c80 <e5638> {d57as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe2dc0 <e5647> {d57au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6000 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe40d0 <e5695> {d58al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd53f0 <e5693> {d58al}
    1:2:1:1:2: SUB 0x555556fd54a0 <e5684> {d58ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd1440 <e12161> {d58am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe2f00 <e5676> {d58as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe3040 <e5685> {d58au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6180 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe41a0 <e5733> {d59al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5550 <e5731> {d59al}
    1:2:1:1:2: SUB 0x555556fd5600 <e5722> {d59ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd1560 <e12164> {d59am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe3180 <e5714> {d59as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe32c0 <e5723> {d59au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6300 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe4270 <e5771> {d60al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd56b0 <e5769> {d60al}
    1:2:1:1:2: SUB 0x555556fd5760 <e5760> {d60ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd1680 <e12167> {d60am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe3400 <e5752> {d60as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe3540 <e5761> {d60au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6480 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe4340 <e5809> {d61al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5810 <e5807> {d61al}
    1:2:1:1:2: SUB 0x555556fd58c0 <e5798> {d61ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd17a0 <e12170> {d61am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe3680 <e5790> {d61as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe37c0 <e5799> {d61au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6600 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe4410 <e5847> {d62al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5970 <e5845> {d62al}
    1:2:1:1:2: SUB 0x555556fd5a20 <e5836> {d62ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd18c0 <e12173> {d62am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe3900 <e5828> {d62as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe3a40 <e5837> {d62au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6780 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe44e0 <e5894> {d63al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5ad0 <e5892> {d63al}
    1:2:1:1:2: SUB 0x555556fd5b80 <e5883> {d63at} @dt=0@
    1:2:1:1:2:1: MUL 0x555556fd5c30 <e5874> {d63ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556fd19e0 <e12176> {d63am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556fe3b80 <e5866> {d63as} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556fe3cc0 <e5875> {d63au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe3e00 <e5884> {d63aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6900 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe45b0 <e5938> {d64al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5ce0 <e5936> {d64al}
    1:2:1:1:2: SUB 0x555556fd5d90 <e5927> {d64aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556fd5e40 <e5918> {d64ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556fd1b00 <e12179> {d64am} @dt=0@  NSIDE [RV] <- VAR 0x555556fb1500 <e30902#> {d25ax} @dt=0x555556fda9c0@(w8)  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556fd1c20 <e12182> {d64as} @dt=0@  CFGW [RV] <- VAR 0x555556fb1800 <e30918#> {d27ax} @dt=0x555556fdab60@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe8000 <e5919> {d64ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe8140 <e5928> {d64az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe6a80 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe4680 <e5954> {d66au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fe6c00 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe4750 <e5961> {d67au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fe6d80 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe4820 <e5968> {d68au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fe6f00 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556fe48f0 <e5999> {d69al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fd5ef0 <e5997> {d69al}
    1:2:1:1:2: SUB 0x555556fea000 <e5988> {d69ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd1d40 <e12185> {d69am} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe8280 <e5980> {d69as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe83c0 <e5989> {d69au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe7080 <e31145#> {d72at} @dt=0x555556fe49c0@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: VAR 0x555556fe7200 <e6019> {d73at} @dt=0@  j [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556fe4a90 <e6018> {d73at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556fe7380 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe4b60 <e6025> {d80ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556fe7500 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe4c30 <e6032> {d81ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556fe7680 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe4d00 <e6039> {d82ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556fe7800 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe4dd0 <e6066> {d83aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fea0b0 <e6064> {d83aj}
    1:2:1:1:2: SUB 0x555556fea160 <e6060> {d83ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fd1e60 <e12188> {d83ak} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe8500 <e6052> {d83aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe8640 <e6061> {d83as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe4ea0 <e6098> {d85aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fea210 <e6096> {d85aj}
    1:2:1:1:2: SUB 0x555556fea2c0 <e6092> {d85as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fec000 <e12191> {d85ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe8780 <e6084> {d85at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe88c0 <e6093> {d85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe4f70 <e6130> {d86aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fea370 <e6128> {d86aj}
    1:2:1:1:2: SUB 0x555556fea420 <e6124> {d86as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fec120 <e12194> {d86ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe8a00 <e6116> {d86at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe8b40 <e6125> {d86av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe5040 <e6162> {d87aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fea4d0 <e6160> {d87aj}
    1:2:1:1:2: SUB 0x555556fea580 <e6156> {d87as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556fec240 <e12197> {d87ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe8c80 <e6148> {d87at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe8dc0 <e6157> {d87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556fe5110 <e6198> {d88aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556fea630 <e6196> {d88aj}
    1:2:1:1:2: SUB 0x555556fea6e0 <e6192> {d88ay} @dt=0@
    1:2:1:1:2:1: MUL 0x555556fea790 <e6183> {d88as} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556fec360 <e12200> {d88ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556fec480 <e12203> {d88at} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556fe8f00 <e6184> {d88az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556fe9040 <e6193> {d88bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: FUNC 0x555556c58500 <e31517#> {d95bd} @dt=0x555556fe51e0@(w8)  offset
    1:2:1: VAR 0x555556fee000 <e31516#> {d95bd} @dt=0x555556fe51e0@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3: VAR 0x555556fee180 <e31525#> {d96at} @dt=0x555556fe52b0@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556fee300 <e31533#> {d97au} @dt=0x555556fe5380@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3: VAR 0x555556fee480 <e31536#> {d98au} @dt=0x555556fe5450@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3: BEGIN 0x555556f98700 <e6374> {d99ah} [UNNAMED]
    1:2:3:1: ASSIGN 0x555556feaa50 <e31538#> {d100ak} @dt=0x555556fe51e0@(w8)
    1:2:3:1:1: CONST 0x5555572403c0 <e31551#> {d100am} @dt=0x555556fe51e0@(w8)  8'h0
    1:2:3:1:2: VARREF 0x555556fec5a0 <e31537#> {d100ad} @dt=0x555556fe51e0@(w8)  offset [LV] => VAR 0x555556fee000 <e31516#> {d95bd} @dt=0x555556fe51e0@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1: BEGIN 0x555556f987e0 <e6373> {d101ad} [UNNAMED] [IMPLIED]
    1:2:3:1:1: ASSIGN 0x555556feab00 <e31553#> {d101aj} @dt=0x555556fe5450@(sw32)
    1:2:3:1:1:1: CONST 0x555556fe9a40 <e6315> {d101ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:1:2: VARREF 0x555556fec6c0 <e31552#> {d101ah} @dt=0x555556fe5450@(sw32)  ii [LV] => VAR 0x555556fee480 <e31536#> {d98au} @dt=0x555556fe5450@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1: WHILE 0x555556feabb0 <e6372> {d101ad}
    1:2:3:1:1:2: LT 0x555556feac60 <e6371> {d101ap} @dt=0x555556d944e0@(G/w1)
    1:2:3:1:1:2:1: VARREF 0x555556fec7e0 <e31554#> {d101an} @dt=0x555556fe5450@(sw32)  ii [RV] <- VAR 0x555556fee480 <e31536#> {d98au} @dt=0x555556fe5450@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:2:2: EXTEND 0x555557239340 <e31565#> {d101aq} @dt=0x555557012820@(G/w32)
    1:2:3:1:1:2:2:1: VARREF 0x555556fec900 <e31563#> {d101aq} @dt=0x555556fe52b0@(w8)  i [RV] <- VAR 0x555556fee180 <e31525#> {d96at} @dt=0x555556fe52b0@(w8)  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3: ASSIGN 0x555556fead10 <e31567#> {d102am} @dt=0x555556fe51e0@(w8)
    1:2:3:1:1:3:1: ADD 0x555556feadc0 <e31647#> {d102av} @dt=0x555556fe51e0@(w8)
    1:2:3:1:1:3:1:1: VARREF 0x555556feca20 <e31568#> {d102ao} @dt=0x555556fe51e0@(w8)  offset [RV] <- VAR 0x555556fee000 <e31516#> {d95bd} @dt=0x555556fe51e0@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2: SEL 0x555557139500 <e31605#> {d102bd} @dt=0x555556cb09c0@(G/w8) decl[63:0]]
    1:2:3:1:1:3:1:2:1: VARREF 0x555556fecb40 <e31596#> {d102ax} @dt=0x555556fe5380@(w64)  vector [RV] <- VAR 0x555556fee300 <e31533#> {d97au} @dt=0x555556fe5380@(w64)  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:1:2:2: SEL 0x5555571395c0 <e31637#> {d102bg} @dt=0x5555570271e0@(G/sw6)
    1:2:3:1:1:3:1:2:2:1: MULS 0x5555572393f0 <e31628#> {d102bg} @dt=0x5555570128f0@(G/sw32)
    1:2:3:1:1:3:1:2:2:1:1: CONST 0x555556fe9b80 <e31590#> {d102bh} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:2:1:2: VARREF 0x555556fecc60 <e31591#> {d102be} @dt=0x555556fe5450@(sw32)  ii [RV] <- VAR 0x555556fee480 <e31536#> {d98au} @dt=0x555556fe5450@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2:2:2: CONST 0x555557240500 <e31629#> {d102bg} @dt=0x555557012820@(G/w32)  32'h0
    1:2:3:1:1:3:1:2:2:3: CONST 0x555557240280 <e31630#> {d102bg} @dt=0x555557012820@(G/w32)  32'h6
    1:2:3:1:1:3:1:2:3: CONST 0x555556fe9cc0 <e31598#> {d102bk} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:2: VARREF 0x555556fecea0 <e31566#> {d102af} @dt=0x555556fe51e0@(w8)  offset [LV] => VAR 0x555556fee000 <e31516#> {d95bd} @dt=0x555556fe51e0@(w8)  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:4: ASSIGN 0x555556feb080 <e31649#> {d101av} @dt=0x555556fe5450@(sw32)
    1:2:3:1:1:4:1: ADD 0x555556feb130 <e31656#> {d101ay} @dt=0x555556fe5450@(sw32)
    1:2:3:1:1:4:1:1: VARREF 0x555556fecfc0 <e31650#> {d101aw} @dt=0x555556fe5450@(sw32)  ii [RV] <- VAR 0x555556fee480 <e31536#> {d98au} @dt=0x555556fe5450@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:4:1:2: CONST 0x555556fe9e00 <e6336> {d101az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:3:1:1:4:2: VARREF 0x555556fed0e0 <e31648#> {d101at} @dt=0x555556fe5450@(sw32)  ii [LV] => VAR 0x555556fee480 <e31536#> {d98au} @dt=0x555556fe5450@(sw32)  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2: BEGIN 0x555556f988c0 <e31139#> {d111an}  ila_iocorner [GEN]
    1:2:1: CELL 0x555556ff0000 <e6429> {d115ac}  i0 -> MODULE 0x555557257320 <e60279#> {f10ai}  la_iocorner__Sz12_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556fd65a0 <e6391> {d115ag}  vdd -> VAR 0x555557215e00 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fed320 <e12233> {d115ap} @dt=0@  vddl [LV] => VAR 0x555556fe7380 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fd6690 <e6396> {d116ag}  vss -> VAR 0x55555725a000 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fed440 <e12236> {d116ap} @dt=0@  vss [LV] => VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556fd6780 <e6400> {d117ag}  vddio -> VAR 0x55555725a180 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fed560 <e12239> {d117ap} @dt=0@  vddiol [LV] => VAR 0x555556fe7500 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fd6870 <e6404> {d118ag}  vssio -> VAR 0x55555725a300 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555556fed680 <e12242> {d118ap} @dt=0@  vssiol [LV] => VAR 0x555556fe7680 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556fd6960 <e6428> {d119ag}  ioring -> VAR 0x55555725a480 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556feb290 <e6427> {d119aw}
    1:2:1:1:1:1: VARREF 0x555556fed7a0 <e12245> {d119ap} @dt=0@  ioringl [LV] => VAR 0x555556fe7800 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556feb340 <e6424> {d119bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555556fed8c0 <e12248> {d119ax} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555556ff0140 <e6415> {d119bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555556ff0280 <e6425> {d119bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556feb3f0 <e14537> {d119aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555556fed9e0 <e14536> {d119ap} @dt=0@  ioringl [RV] <- VAR 0x555556fe7800 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2: BEGIN 0x555556f989a0 <e7123> {d126ae}  ila_iosection [GEN] [IMPLIED]
    1:2: BEGIN 0x55555720c460 <e31500#> {d129at}  ila_iosection__BRA__0__KET__ [GEN]
    1:2:1: VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x555557241540 <e32055#> {d130ay} @dt=0x555557219a00@(w8)  8'h0
    1:2:1: VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x555557246500 <e32374#> {d134az} @dt=0x55555721c000@(w8)  8'h3
    1:2:1: CELL 0x55555721e8c0 <e7115> {d158ac}  i0 -> MODULE 0x555557257560 <e60280#> {e14ai}  la_iosection__pi11  L4 [1ps]
    1:2:1:1: PIN 0x55555720ba40 <e6867> {d159ah}  z -> VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557211810 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x555557213c20 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556fdfb00 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557213d40 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557213e60 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555572118c0 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557220000 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556fdfb00 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555720bb30 <e6872> {d161ah}  vss -> VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557220120 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555720bc20 <e6882> {d162ah}  pad -> VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557211970 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x555557220240 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556fdf800 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557220360 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557220480 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557211a20 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572205a0 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556fdf800 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555720bd10 <e6890> {d163ah}  vdd -> VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557211ad0 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x5555572206c0 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555722c780 <e31276#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557211b80 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557220900 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555720be00 <e6898> {d164ah}  vddio -> VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557211c30 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x555557220a20 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555722c8c0 <e31278#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557211ce0 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557220c60 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x55555720bef0 <e6906> {d165ah}  vssio -> VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557211d90 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x555557220d80 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555722ca00 <e31280#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557211e40 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557220fc0 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557222000 <e6920> {d166ah}  ioring -> VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557211ef0 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x5555572210e0 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557224000 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555722cb40 <e31282#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x555557221320 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555557221440 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555572240b0 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557221560 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572220f0 <e6930> {d168ah}  a -> VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557224160 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x555557221680 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556fdfc80 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555572217a0 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555572218c0 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557224210 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572219e0 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556fdfc80 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572221e0 <e6940> {d169ah}  ie -> VAR 0x55555726d080 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555572242c0 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x555557221b00 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fdfe00 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557221c20 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557221d40 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557224370 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557221e60 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fdfe00 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572222d0 <e6950> {d170ah}  oe -> VAR 0x55555726d200 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557224420 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x555557226000 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fe6000 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557226120 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557226240 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555572244d0 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557226360 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fe6000 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572223c0 <e6960> {d171ah}  pe -> VAR 0x55555726d380 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557224580 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x555557226480 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fe6180 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555572265a0 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555572266c0 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557224630 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572267e0 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fe6180 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572224b0 <e6970> {d172ah}  ps -> VAR 0x55555726d500 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555572246e0 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x555557226900 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fe6300 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557226a20 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557226b40 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557224790 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557226c60 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fe6300 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572225a0 <e6980> {d173ah}  sr -> VAR 0x55555726d680 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557224840 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x555557226d80 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fe6480 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557226ea0 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557226fc0 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x5555572248f0 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572270e0 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fe6480 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557222690 <e6990> {d174ah}  st -> VAR 0x55555726d800 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555572249a0 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x555557227200 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fe6600 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557227320 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557227440 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557224a50 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557227560 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fe6600 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557222780 <e7019> {d175ah}  ds -> VAR 0x55555726d980 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557224b00 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x555557227680 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fe6780 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557224bb0 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572277a0 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x55555721ea00 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x555557224c60 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x55555721eb40 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x5555572278c0 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557224d10 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572279e0 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fe6780 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557222870 <e7037> {d176ah}  cfg -> VAR 0x55555726db00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557224dc0 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x555557227b00 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fe6900 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557224e70 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557227c20 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x555557215380 <e31508#> {d129at} @dt=0x555557219a00@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x555557227d40 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556fb1800 <e30918#> {d27ax} @dt=0x555556fdab60@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x555557224f20 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x555557227e60 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x555557215500 <e32067#> {d133at} @dt=0x55555721c000@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x555557228000 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556fb1800 <e30918#> {d27ax} @dt=0x555556fdab60@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557224fd0 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557228120 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fe6900 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720c7e0 <e31421#> {d129at}  ila_iosection__BRA__1__KET__ [GEN]
    1:2:1: VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x555557246c80 <e32963#> {d130ay} @dt=0x55555721c8f0@(w8)  8'h3
    1:2:1: VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:3: CONST 0x55555724a280 <e33282#> {d134az} @dt=0x55555721cea0@(w8)  8'h4
    1:2:1: CELL 0x555557230dc0 <e7115> {d158ac}  i0 -> MODULE 0x555557294000 <e60281#> {e14ai}  la_iosection__pi12  L4 [1ps]
    1:2:1:1: PIN 0x555557223c20 <e6867> {d159ah}  z -> VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722eb00 <e6868> {d159ao}
    1:2:1:1:1:1: VARREF 0x55555722bc20 <e12305> {d159an} @dt=0@  z [LV] => VAR 0x555556fdfb00 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x55555722bd40 <e12308> {d159ap} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x55555722be60 <e12311> {d159aw} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722ebb0 <e14549> {d159ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557232000 <e14548> {d159an} @dt=0@  z [RV] <- VAR 0x555556fdfb00 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557223d10 <e6872> {d161ah}  vss -> VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557232120 <e12314> {d161am} @dt=0@  vss [LV] => VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557223e00 <e6882> {d162ah}  pad -> VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722ec60 <e6881> {d162ar}
    1:2:1:1:1:1: VARREF 0x555557232240 <e12317> {d162ao} @dt=0@  pad [LV] => VAR 0x555556fdf800 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557232360 <e12320> {d162as} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557232480 <e12323> {d162az} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722ed10 <e14552> {d162ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572325a0 <e14551> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556fdf800 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557223ef0 <e6890> {d163ah}  vdd -> VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555722edc0 <e6889> {d163ar}
    1:2:1:1:1:1: VARREF 0x5555572326c0 <e12326> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555723cc80 <e31396#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x55555722ee70 <e14555> {d163ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557232900 <e14554> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557234000 <e6898> {d164ah}  vddio -> VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555722ef20 <e6897> {d164at}
    1:2:1:1:1:1: VARREF 0x555557232a20 <e12332> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555723cdc0 <e31398#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x55555722efd0 <e14558> {d164at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557232c60 <e14557> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572340f0 <e6906> {d165ah}  vssio -> VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555722f080 <e6905> {d165at}
    1:2:1:1:1:1: VARREF 0x555557232d80 <e12338> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555723cf00 <e31400#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x55555722f130 <e14561> {d165at} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557232fc0 <e14560> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572341e0 <e6920> {d166ah}  ioring -> VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722f1e0 <e6919> {d166au}
    1:2:1:1:1:1: VARREF 0x5555572330e0 <e12344> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x55555722f290 <e6916> {d166aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555723d040 <e31402#> {d126ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x555557233320 <e12350> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555557233440 <e12353> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x55555722f340 <e14564> {d166au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557233560 <e14563> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572342d0 <e6930> {d168ah}  a -> VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722f3f0 <e6929> {d168ao}
    1:2:1:1:1:1: VARREF 0x555557233680 <e12356> {d168an} @dt=0@  a [RV] <- VAR 0x555556fdfc80 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555572337a0 <e12359> {d168ap} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555572338c0 <e12362> {d168aw} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722f4a0 <e14567> {d168ao} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572339e0 <e14566> {d168an} @dt=0@  a [RV] <- VAR 0x555556fdfc80 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572343c0 <e6940> {d169ah}  ie -> VAR 0x55555729ea80 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722f550 <e6939> {d169aq}
    1:2:1:1:1:1: VARREF 0x555557233b00 <e12365> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fdfe00 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557233c20 <e12368> {d169ar} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557233d40 <e12371> {d169ay} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722f600 <e14570> {d169aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557233e60 <e14569> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556fdfe00 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572344b0 <e6950> {d170ah}  oe -> VAR 0x55555729ec00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722f6b0 <e6949> {d170aq}
    1:2:1:1:1:1: VARREF 0x555557236000 <e12374> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fe6000 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557236120 <e12377> {d170ar} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557236240 <e12380> {d170ay} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722f760 <e14573> {d170aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557236360 <e14572> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556fe6000 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572345a0 <e6960> {d171ah}  pe -> VAR 0x55555729ed80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722f810 <e6959> {d171aq}
    1:2:1:1:1:1: VARREF 0x555557236480 <e12383> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fe6180 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x5555572365a0 <e12386> {d171ar} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x5555572366c0 <e12389> {d171ay} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722f8c0 <e14576> {d171aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572367e0 <e14575> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556fe6180 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557234690 <e6970> {d172ah}  ps -> VAR 0x55555729ef00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722f970 <e6969> {d172aq}
    1:2:1:1:1:1: VARREF 0x555557236900 <e12392> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fe6300 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557236a20 <e12395> {d172ar} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557236b40 <e12398> {d172ay} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722fa20 <e14579> {d172aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557236c60 <e14578> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556fe6300 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557234780 <e6980> {d173ah}  sr -> VAR 0x55555729f080 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722fad0 <e6979> {d173aq}
    1:2:1:1:1:1: VARREF 0x555557236d80 <e12401> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fe6480 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557236ea0 <e12404> {d173ar} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557236fc0 <e12407> {d173ay} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722fb80 <e14582> {d173aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572370e0 <e14581> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556fe6480 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557234870 <e6990> {d174ah}  st -> VAR 0x55555729f200 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722fc30 <e6989> {d174aq}
    1:2:1:1:1:1: VARREF 0x555557237200 <e12410> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fe6600 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: VARREF 0x555557237320 <e12413> {d174ar} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:3: VARREF 0x555557237440 <e12416> {d174ay} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x55555722fce0 <e14585> {d174aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557237560 <e14584> {d174ao} @dt=0@  st [RV] <- VAR 0x555556fe6600 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557234960 <e7019> {d175ah}  ds -> VAR 0x55555729f380 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555722fd90 <e7018> {d175aq}
    1:2:1:1:1:1: VARREF 0x555557237680 <e12419> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fe6780 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555722fe40 <e7015> {d175aw} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572377a0 <e12422> {d175ar} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: CONST 0x555557230f00 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: MUL 0x55555722fef0 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:1:1:1:3:1: CONST 0x555557231040 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3:2: VARREF 0x5555572378c0 <e12425> {d175bc} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:4: ATTROF 0x555557238000 <e14588> {d175aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572379e0 <e14587> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556fe6780 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557234a50 <e7037> {d176ah}  cfg -> VAR 0x55555729f500 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555572380b0 <e7036> {d176ar}
    1:2:1:1:1:1: VARREF 0x555557237b00 <e12428> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fe6900 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557238160 <e7033> {d176ax} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557237c20 <e12431> {d176as} @dt=0@  START [RV] <- VAR 0x555557215680 <e32386#> {d129at} @dt=0x55555721c8f0@(w8)  START [VSTATIC]  LPARAM
    1:2:1:1:1:2:2: VARREF 0x555557237d40 <e12434> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556fb1800 <e30918#> {d27ax} @dt=0x555556fdab60@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: MUL 0x555557238210 <e7034> {d176bf} @dt=0@
    1:2:1:1:1:3:1: VARREF 0x555557237e60 <e12437> {d176be} @dt=0@  N [RV] <- VAR 0x555557215800 <e32975#> {d133at} @dt=0x55555721cea0@(w8)  N [VSTATIC]  LPARAM
    1:2:1:1:1:3:2: VARREF 0x55555723a000 <e12440> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556fb1800 <e30918#> {d27ax} @dt=0x555556fdab60@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555572382c0 <e14591> {d176ar} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555723a120 <e14590> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556fe6900 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f98a80 <e7304> {d186ae}  ila_iocut [GEN] [IMPLIED]
    1:2: BEGIN 0x55555720cc40 <e33520#> {d191ac}  ila_iocut__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555724b040 <e33438#> {d191ac}  i0 -> MODULE 0x5555572bea20 <e60282#> {g10ai}  la_iocut__Sz12_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555557235e00 <e7175> {d191ag}  vss -> VAR 0x55555729fe00 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555723ec60 <e12533> {d191ap} @dt=0@  vss [LV] => VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557235ef0 <e7184> {d192ag}  vddl -> VAR 0x5555572c2000 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557239ad0 <e7183> {d192as}
    1:2:1:1:1:1: VARREF 0x55555723ed80 <e12536> {d192ap} @dt=0@  vdd [LV] => VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555724b680 <e33423#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557239b80 <e14615> {d192as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555723efc0 <e14614> {d192ap} @dt=0@  vdd [RV] <- VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557252000 <e7192> {d193ag}  vddiol -> VAR 0x5555572c2180 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557239c30 <e7191> {d193au}
    1:2:1:1:1:1: VARREF 0x55555723f0e0 <e12542> {d193ap} @dt=0@  vddio [LV] => VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555724b7c0 <e33425#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557239ce0 <e14618> {d193au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555723f320 <e14617> {d193ap} @dt=0@  vddio [RV] <- VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572520f0 <e7200> {d194ag}  vssiol -> VAR 0x5555572c2300 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557239d90 <e7199> {d194au}
    1:2:1:1:1:1: VARREF 0x55555723f440 <e12548> {d194ap} @dt=0@  vssio [LV] => VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x55555724b900 <e33427#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557239e40 <e14621> {d194au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555723f680 <e14620> {d194ap} @dt=0@  vssio [RV] <- VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572521e0 <e7214> {d195ag}  ioringl -> VAR 0x5555572c2480 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557239ef0 <e7213> {d195av}
    1:2:1:1:1:1: VARREF 0x55555723f7a0 <e12554> {d195ap} @dt=0@  ioring [LV] => VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557254000 <e7210> {d195ax} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555724ba40 <e33429#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x55555723f9e0 <e12560> {d195ay} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555723fb00 <e12563> {d195bf} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555572540b0 <e14624> {d195av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555723fc20 <e14623> {d195ap} @dt=0@  ioring [RV] <- VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572522d0 <e7231> {d196ag}  vddr -> VAR 0x5555572c2600 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557254160 <e7230> {d196as}
    1:2:1:1:1:1: VARREF 0x55555723fd40 <e12566> {d196ap} @dt=0@  vdd [LV] => VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x555557254210 <e7228> {d196au} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555724bb80 <e33431#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x555557247540 <e7225> {d196av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555572542c0 <e14627> {d196as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557256000 <e14626> {d196ap} @dt=0@  vdd [RV] <- VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572523c0 <e7248> {d197ag}  vddior -> VAR 0x5555572c2780 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557254370 <e7247> {d197au}
    1:2:1:1:1:1: VARREF 0x555557256120 <e12572> {d197ap} @dt=0@  vddio [LV] => VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x555557254420 <e7245> {d197aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555724bcc0 <e33433#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x55555724b180 <e7242> {d197ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555572544d0 <e14630> {d197au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557256360 <e14629> {d197ap} @dt=0@  vddio [RV] <- VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572524b0 <e7265> {d198ag}  vssior -> VAR 0x5555572c2900 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557254580 <e7264> {d198au}
    1:2:1:1:1:1: VARREF 0x555557256480 <e12578> {d198ap} @dt=0@  vssio [LV] => VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: ADD 0x555557254630 <e7262> {d198aw} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555724be00 <e33435#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x55555724b2c0 <e7259> {d198ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555572546e0 <e14633> {d198au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572566c0 <e14632> {d198ap} @dt=0@  vssio [RV] <- VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555572525a0 <e7288> {d199ag}  ioringr -> VAR 0x5555572c2a80 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557254790 <e7287> {d199av}
    1:2:1:1:1:1: VARREF 0x5555572567e0 <e12584> {d199ap} @dt=0@  ioring [LV] => VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557254840 <e7284> {d199bb} @dt=0@
    1:2:1:1:1:2:1: ADD 0x5555572548f0 <e7279> {d199ay} @dt=0@
    1:2:1:1:1:2:1:1: CONST 0x555557258000 <e33437#> {d186ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:1:2: CONST 0x55555724b400 <e7276> {d199az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x555557256a20 <e12590> {d199bc} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555557256b40 <e12593> {d199bj} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555572549a0 <e14636> {d199av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557256c60 <e14635> {d199ap} @dt=0@  ioring [RV] <- VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556f98b60 <e33536#> {d204an}  ila_ioleftcut [GEN]
    1:2:1: CELL 0x555557001680 <e7419> {d208ac}  i0 -> MODULE 0x5555572bea20 <e60282#> {g10ai}  la_iocut__Sz12_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x555556ffda40 <e7318> {d208ag}  vss -> VAR 0x55555729fe00 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557004d80 <e12608> {d208ap} @dt=0@  vss [LV] => VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555556ffdb30 <e7323> {d209ag}  vddl -> VAR 0x5555572c2000 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557004ea0 <e12611> {d209ap} @dt=0@  vddl [LV] => VAR 0x555556fe7380 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556ffdc20 <e7327> {d210ag}  vddiol -> VAR 0x5555572c2180 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557004fc0 <e12614> {d210ap} @dt=0@  vddiol [LV] => VAR 0x555556fe7500 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556ffdd10 <e7331> {d211ag}  vssiol -> VAR 0x5555572c2300 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570050e0 <e12617> {d211ap} @dt=0@  vssiol [LV] => VAR 0x555556fe7680 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556ffde00 <e7355> {d212ag}  ioringl -> VAR 0x5555572c2480 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555556fffd90 <e7354> {d212aw}
    1:2:1:1:1:1: VARREF 0x555557005200 <e12620> {d212ap} @dt=0@  ioringl [LV] => VAR 0x555556fe7800 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555556fffe40 <e7351> {d212bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557005320 <e12623> {d212ax} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555570017c0 <e7342> {d212bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557001900 <e7352> {d212bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555556fffef0 <e14639> {d212aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557005440 <e14638> {d212ap} @dt=0@  ioringl [RV] <- VAR 0x555556fe7800 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555556ffdef0 <e7368> {d213ag}  vddr -> VAR 0x5555572c2600 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557006000 <e7367> {d213as}
    1:2:1:1:1:1: VARREF 0x555557005560 <e12626> {d213ap} @dt=0@  vdd [LV] => VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557001a40 <e7365> {d213at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570060b0 <e14642> {d213as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557005680 <e14641> {d213ap} @dt=0@  vdd [RV] <- VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557008000 <e7381> {d214ag}  vddior -> VAR 0x5555572c2780 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557006160 <e7380> {d214au}
    1:2:1:1:1:1: VARREF 0x5555570057a0 <e12629> {d214ap} @dt=0@  vddio [LV] => VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557001b80 <e7378> {d214av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557006210 <e14645> {d214au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570058c0 <e14644> {d214ap} @dt=0@  vddio [RV] <- VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570080f0 <e7394> {d215ag}  vssior -> VAR 0x5555572c2900 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570062c0 <e7393> {d215au}
    1:2:1:1:1:1: VARREF 0x5555570059e0 <e12632> {d215ap} @dt=0@  vssio [LV] => VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: CONST 0x555557001cc0 <e7391> {d215av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557006370 <e14648> {d215au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557005b00 <e14647> {d215ap} @dt=0@  vssio [RV] <- VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x5555570081e0 <e7418> {d216ag}  ioringr -> VAR 0x5555572c2a80 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557006420 <e7417> {d216av}
    1:2:1:1:1:1: VARREF 0x555557005c20 <e12635> {d216ap} @dt=0@  ioring [LV] => VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x5555570064d0 <e7414> {d216bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557005d40 <e12638> {d216aw} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557001e00 <e7405> {d216bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555700a000 <e7415> {d216be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557006580 <e14651> {d216av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557005e60 <e14650> {d216ap} @dt=0@  ioring [RV] <- VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2: BEGIN 0x555556f98c40 <e33555#> {d221an}  ila_iorightcut [GEN]
    1:2:1: CELL 0x55555700a140 <e7556> {d225ac}  i0 -> MODULE 0x5555572bea20 <e60282#> {g10ai}  la_iocut__Sz12_Rz15  L4 [LIB] [1ps]
    1:2:1:1: PIN 0x5555570085a0 <e7444> {d225ag}  vss -> VAR 0x55555729fe00 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555700c480 <e12653> {d225ap} @dt=0@  vss [LV] => VAR 0x555556fdf980 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557008690 <e7462> {d226ag}  vddl -> VAR 0x5555572c2000 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570066e0 <e7461> {d226as}
    1:2:1:1:1:1: VARREF 0x55555700c5a0 <e12656> {d226ap} @dt=0@  vdd [LV] => VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555557006790 <e7459> {d226bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555700c6c0 <e12659> {d226at} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555700a280 <e7456> {d226bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557006840 <e14654> {d226as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555700c7e0 <e14653> {d226ap} @dt=0@  vdd [RV] <- VAR 0x555556fe7980 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557008780 <e7479> {d227ag}  vddiol -> VAR 0x5555572c2180 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555570068f0 <e7478> {d227au}
    1:2:1:1:1:1: VARREF 0x55555700c900 <e12662> {d227ap} @dt=0@  vddio [LV] => VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x5555570069a0 <e7476> {d227bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555700ca20 <e12665> {d227av} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555700a3c0 <e7473> {d227be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557006a50 <e14657> {d227au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555700cb40 <e14656> {d227ap} @dt=0@  vddio [RV] <- VAR 0x555556fe7b00 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557008870 <e7496> {d228ag}  vssiol -> VAR 0x5555572c2300 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557006b00 <e7495> {d228au}
    1:2:1:1:1:1: VARREF 0x55555700cc60 <e12668> {d228ap} @dt=0@  vssio [LV] => VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1:1:2: SUB 0x555557006bb0 <e7493> {d228bd} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555700cd80 <e12671> {d228av} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555700a500 <e7490> {d228be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557006c60 <e14660> {d228au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555700cea0 <e14659> {d228ap} @dt=0@  vssio [RV] <- VAR 0x555556fe7c80 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557008960 <e7519> {d229ag}  ioringl -> VAR 0x5555572c2480 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557006d10 <e7518> {d229av}
    1:2:1:1:1:1: VARREF 0x55555700cfc0 <e12674> {d229ap} @dt=0@  ioring [LV] => VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1:1:2: MUL 0x555557006dc0 <e7515> {d229bi} @dt=0@
    1:2:1:1:1:2:1: SUB 0x555557006e70 <e7510> {d229bf} @dt=0@
    1:2:1:1:1:2:1:1: VARREF 0x55555700d0e0 <e12677> {d229ax} @dt=0@  SECTIONS [RV] <- VAR 0x555556fb1680 <e30910#> {d26ax} @dt=0x555556fdaa90@(w5)  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:1:2:1:2: CONST 0x55555700a640 <e7507> {d229bg} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x55555700d200 <e12680> {d229bj} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555700d320 <e12683> {d229bq} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557006f20 <e14663> {d229av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555700d440 <e14662> {d229ap} @dt=0@  ioring [RV] <- VAR 0x555556fe7e00 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1:1: PIN 0x555557008a50 <e7523> {d230ag}  vddr -> VAR 0x5555572c2600 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555700d560 <e12686> {d230ap} @dt=0@  vddr [LV] => VAR 0x555556fe6a80 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557008b40 <e7527> {d231ag}  vddior -> VAR 0x5555572c2780 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555700d680 <e12689> {d231ap} @dt=0@  vddior [LV] => VAR 0x555556fe6c00 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557008c30 <e7531> {d232ag}  vssior -> VAR 0x5555572c2900 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555700d7a0 <e12692> {d232ap} @dt=0@  vssior [LV] => VAR 0x555556fe6d80 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557008d20 <e7555> {d233ag}  ioringr -> VAR 0x5555572c2a80 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557006fd0 <e7554> {d233aw}
    1:2:1:1:1:1: VARREF 0x55555700d8c0 <e12695> {d233ap} @dt=0@  ioringr [LV] => VAR 0x555556fe6f00 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557007080 <e7551> {d233bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555700d9e0 <e12698> {d233ax} @dt=0@  RINGW [RV] <- VAR 0x555556fb1980 <e30941#> {d28ax} @dt=0x555556fdac30@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555700a780 <e7542> {d233bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555700a8c0 <e7552> {d233bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557007130 <e14666> {d233aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555700db00 <e14665> {d233ap} @dt=0@  ioringr [RV] <- VAR 0x555556fe6f00 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1: MODULE 0x555556c3aa20 <e60264#> {e14ai}  la_iosection  L4 [DEAD] [1ps]
    1:2: VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dca680 <e7601> {e15ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4b00 <e7593> {e15ap}
    1:2:1:1:2: CONST 0x555556de43c0 <e7585> {e15aq} @dt=0x555556c40410@(G/swu32/4)  ?32?shf
    1:2:1:1:3: CONST 0x555556de4500 <e7586> {e15at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de4280 <e7602> {e15bi} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcab60 <e7637> {e16ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4c60 <e7629> {e16ap}
    1:2:1:1:2: CONST 0x555556de4a00 <e7621> {e16aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de4b40 <e7622> {e16as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de48c0 <e7638> {e16bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcb040 <e7674> {e17ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4dc0 <e7666> {e17ap}
    1:2:1:1:2: CONST 0x555556de5040 <e7658> {e17aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de5180 <e7659> {e17as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de4f00 <e7675> {e17bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcb520 <e7711> {e18ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4f20 <e7703> {e18ap}
    1:2:1:1:2: CONST 0x555556de5680 <e7695> {e18aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de57c0 <e7696> {e18as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de5540 <e7712> {e18bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8f380 <e7750> {e19aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcba00 <e7748> {e19ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5080 <e7740> {e19ap}
    1:2:1:1:2: CONST 0x555556de5cc0 <e7732> {e19aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de5e00 <e7733> {e19as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de5b80 <e7749> {e19bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcbee0 <e7785> {e20ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc51e0 <e7777> {e20ap}
    1:2:1:1:2: CONST 0x555556de63c0 <e7769> {e20aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de6500 <e7770> {e20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de6280 <e7786> {e20bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8f680 <e7824> {e21aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de8410 <e7822> {e21ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5340 <e7814> {e21ap}
    1:2:1:1:2: CONST 0x555556de6a00 <e7806> {e21aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de6b40 <e7807> {e21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de68c0 <e7823> {e21bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8f800 <e7861> {e22aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de88f0 <e7859> {e22ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc54a0 <e7851> {e22ap}
    1:2:1:1:2: CONST 0x555556de7040 <e7843> {e22aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de7180 <e7844> {e22as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de6f00 <e7860> {e22bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8f980 <e7898> {e23aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de8dd0 <e7896> {e23ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5600 <e7888> {e23ap}
    1:2:1:1:2: CONST 0x555556de7680 <e7880> {e23aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de77c0 <e7881> {e23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de7540 <e7897> {e23bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de92b0 <e7933> {e24ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5760 <e7925> {e24ap}
    1:2:1:1:2: CONST 0x555556de7cc0 <e7917> {e24aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556de7e00 <e7918> {e24as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de7b80 <e7934> {e24bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de9790 <e7970> {e25ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc58c0 <e7962> {e25ap}
    1:2:1:1:2: CONST 0x555556dea3c0 <e7954> {e25aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556dea500 <e7955> {e25as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556dea280 <e7971> {e25bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8fe00 <e8009> {e26aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de9c70 <e8007> {e26ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5a20 <e7999> {e26ap}
    1:2:1:1:2: CONST 0x555556deaa00 <e7991> {e26aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556deab40 <e7992> {e26as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556dea8c0 <e8008> {e26bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de9e10 <e8024> {e28ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deac80 <e8025> {e28bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec180 <e8038> {e29ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee000 <e8036> {e29ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deadc0 <e8037> {e29bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec300 <e8050> {e30ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee1a0 <e8048> {e30ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deaf00 <e8049> {e30bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec480 <e8062> {e31ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee340 <e8060> {e31ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb040 <e8061> {e31bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec600 <e8074> {e32ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee4e0 <e8072> {e32ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb180 <e8073> {e32bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec780 <e8086> {e33ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee680 <e8084> {e33ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb2c0 <e8085> {e33bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec900 <e8098> {e34ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee820 <e8096> {e34ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb400 <e8097> {e34bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee9c0 <e8108> {e35ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb540 <e8109> {e35bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556deef70 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5c30 <e8137> {e38al}
    1:2:1:1:2: SUB 0x555556dc5ce0 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02480 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556deb900 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556deba40 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def1e0 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def380 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def520 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def6c0 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556defc70 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5ef0 <e8202> {e44al}
    1:2:1:1:2: SUB 0x555556df0000 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f025a0 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556debe00 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2000 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df4340 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0210 <e8240> {e46al}
    1:2:1:1:2: SUB 0x555556df02c0 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f026c0 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df23c0 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2500 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df49c0 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df04d0 <e8278> {e47am}
    1:2:1:1:2: SUB 0x555556df0580 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f027e0 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df28c0 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2a00 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df5040 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0790 <e8316> {e48al}
    1:2:1:1:2: SUB 0x555556df0840 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02900 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df2dc0 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2f00 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df56c0 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0a50 <e8354> {e49al}
    1:2:1:1:2: SUB 0x555556df0b00 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02a20 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df32c0 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df3400 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df5d40 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0d10 <e8392> {e50al}
    1:2:1:1:2: SUB 0x555556df0dc0 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02b40 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df37c0 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df3900 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df8410 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0fd0 <e8430> {e51al}
    1:2:1:1:2: SUB 0x555556df1080 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02c60 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df3cc0 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df3e00 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df8a90 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df1290 <e8468> {e52al}
    1:2:1:1:2: SUB 0x555556df1340 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02d80 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556dfc280 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfc3c0 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df9110 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df1550 <e8506> {e53al}
    1:2:1:1:2: SUB 0x555556df1600 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02ea0 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556dfc780 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfc8c0 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df9860 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df18c0 <e8553> {e54al}
    1:2:1:1:2: SUB 0x555556df1970 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x555556df1a20 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f02fc0 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556dfcdc0 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556dfcf00 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfd040 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e02000 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df1ce0 <e8597> {e55al}
    1:2:1:1:2: SUB 0x555556df1d90 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x555556df1e40 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f030e0 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f03200 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556dfd400 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfd540 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556e02340 <e8614> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: BEGIN 0x555556c5aee0 <e8828> {e64ae}  ila_iobidir [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e04c60 <e8824> {e64ae}
    1:2:2:1: ASSIGN 0x555556df1ef0 <e8622> {e64aj} @dt=0@
    1:2:2:1:1: CONST 0x555556dfd680 <e8623> {e64ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3ab40 <e8624> {e64ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e04000 <e8825> {e64an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f03320 <e11702> {e64am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f03440 <e11705> {e64ap} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e04160 <e8642> {e64ax} @dt=0@
    1:2:2:3:1: ADD 0x555556e040b0 <e8643> {e64az} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f03560 <e11708> {e64ay} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556dfd7c0 <e8641> {e64ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3ac60 <e8644> {e64aw} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556dfde00 <e8822> {e70ac}  i0 -> MODULE 0x555556e4c000 <e60283#> {h17ai}  la_iobidir  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556dc1860 <e8667> {e71ah}  z -> VAR 0x555556c9f380 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04210 <e8668> {e71al}
    1:2:2:4:1:1:1: VARREF 0x555556f03680 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f037a0 <e11714> {e71am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92370 <e14669> {e71al} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e31d40 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1950 <e8676> {e73ah}  pad -> VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e042c0 <e8675> {e73ap}
    1:2:2:4:1:1:1: VARREF 0x555556f038c0 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f039e0 <e11720> {e73aq} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92420 <e14672> {e73ap} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e31e60 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1a40 <e8680> {e74ah}  vdd -> VAR 0x555556c9ec00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03b00 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1b30 <e8684> {e75ah}  vss -> VAR 0x555556c9ed80 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03c20 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1c20 <e8688> {e76ah}  vddio -> VAR 0x555556c9ef00 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03d40 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1d10 <e8692> {e77ah}  vssio -> VAR 0x555556c9f080 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03e60 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1e00 <e8716> {e78ah}  ioring -> VAR 0x555556e52000 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e04420 <e8715> {e78au}
    1:2:2:4:1:1:1: VARREF 0x555556f04000 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e04370 <e8712> {e78ba} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f04120 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556dfd900 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556dfda40 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e924d0 <e14675> {e78au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94000 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1ef0 <e8724> {e80ah}  a -> VAR 0x555556c9f200 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e044d0 <e8723> {e80al}
    1:2:2:4:1:1:1: VARREF 0x555556f04240 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04360 <e11744> {e80am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92580 <e14678> {e80al} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94120 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08000 <e8732> {e81ah}  ie -> VAR 0x555556c9f500 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04580 <e8731> {e81an}
    1:2:2:4:1:1:1: VARREF 0x555556f04480 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f045a0 <e11750> {e81ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92630 <e14681> {e81an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94240 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e080f0 <e8740> {e82ah}  oe -> VAR 0x555556c9f680 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04630 <e8739> {e82an}
    1:2:2:4:1:1:1: VARREF 0x555556f046c0 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f047e0 <e11756> {e82ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e926e0 <e14684> {e82an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94360 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e081e0 <e8748> {e83ah}  pe -> VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e046e0 <e8747> {e83an}
    1:2:2:4:1:1:1: VARREF 0x555556f04900 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04a20 <e11762> {e83ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92790 <e14687> {e83an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94480 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e082d0 <e8756> {e84ah}  ps -> VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04790 <e8755> {e84an}
    1:2:2:4:1:1:1: VARREF 0x555556f04b40 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04c60 <e11768> {e84ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92840 <e14690> {e84an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e945a0 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e083c0 <e8764> {e85ah}  sr -> VAR 0x555556c9fb00 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04840 <e8763> {e85an}
    1:2:2:4:1:1:1: VARREF 0x555556f04d80 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04ea0 <e11774> {e85ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e928f0 <e14693> {e85an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e946c0 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e084b0 <e8772> {e86ah}  st -> VAR 0x555556c9fc80 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e048f0 <e8771> {e86an}
    1:2:2:4:1:1:1: VARREF 0x555556f04fc0 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f050e0 <e11780> {e86ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e929a0 <e14696> {e86an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e947e0 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e085a0 <e8796> {e87ah}  ds -> VAR 0x555556c9fe00 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556e04a50 <e8795> {e87an}
    1:2:2:4:1:1:1: VARREF 0x555556f05200 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556e049a0 <e8792> {e87ap} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f05320 <e11786> {e87ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556dfdb80 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:3: CONST 0x555556dfdcc0 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:4: ATTROF 0x555556e92a50 <e14699> {e87an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94900 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08690 <e8810> {e88ah}  cfg -> VAR 0x555556e52180 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556e04bb0 <e8809> {e88ap}
    1:2:2:4:1:1:1: VARREF 0x555556f05440 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556e04b00 <e8806> {e88ar} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f05560 <e11792> {e88aq} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: VARREF 0x555556f05680 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f057a0 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e92b00 <e14702> {e88ap} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94a20 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e08780 <e8646> {e66aq}  SIDE -> VAR 0x555556c9e600 <e9909> {h20ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f058c0 <e11801> {e66av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e08870 <e8651> {e67aj}  TYPE -> VAR 0x555556c9e480 <e9895> {h19ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f059e0 <e11804> {e67ao} @dt=0@  IOTYPE [RV] <- VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e08960 <e8655> {e68aj}  CFGW -> VAR 0x555556c9e780 <e9920> {h21ap} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f05b00 <e11807> {e68ao} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e08a50 <e8659> {e69aj}  RINGW -> VAR 0x555556c9e900 <e9932> {h22ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f05c20 <e11810> {e69ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b0a0 <e8947> {e95ae}  ila_ioanalog [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e053f0 <e8943> {e95ae}
    1:2:2:1: ASSIGN 0x555556e04d10 <e8831> {e95aj} @dt=0@
    1:2:2:1:1: VARREF 0x555556f05d40 <e11813> {e95ak} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1:2: VARREF 0x555556c3ad80 <e8833> {e95ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e04e70 <e8944> {e95ar} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f05e60 <e11816> {e95aq} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: ADD 0x555556e04dc0 <e8842> {e95ba} @dt=0@
    1:2:2:2:2:1: VARREF 0x555556f06000 <e11819> {e95at} @dt=0@  NANALOG [RV] <- VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:2:2:2: VARREF 0x555556f06120 <e11822> {e95bb} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e04fd0 <e8855> {e95bj} @dt=0@
    1:2:2:3:1: ADD 0x555556e04f20 <e8856> {e95bl} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f06240 <e11825> {e95bk} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0e000 <e8854> {e95bm} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3aea0 <e8857> {e95bi} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0e3c0 <e8941> {e100ac}  i0 -> MODULE 0x555556e4c120 <e60284#> {i9ai}  la_ioanalog  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556e08e10 <e8874> {e100ah}  pad -> VAR 0x555556e52780 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05080 <e8875> {e100as}
    1:2:2:4:1:1:1: VARREF 0x555556f06360 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f06480 <e11831> {e100at} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92bb0 <e14705> {e100as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94b40 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08f00 <e8879> {e101ah}  vdd -> VAR 0x555556e52900 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f065a0 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08ff0 <e8883> {e102ah}  vss -> VAR 0x555556e52a80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f066c0 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e090e0 <e8887> {e103ah}  vddio -> VAR 0x555556e52c00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f067e0 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e091d0 <e8891> {e104ah}  vssio -> VAR 0x555556e52d80 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f06900 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e092c0 <e8899> {e105ah}  a -> VAR 0x555556e53080 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05130 <e8898> {e105aq}
    1:2:2:4:1:1:1: VARREF 0x555556f06a20 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f06b40 <e11849> {e105ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92c60 <e14708> {e105aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94c60 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e093b0 <e8907> {e106ah}  z -> VAR 0x555556e53200 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e051e0 <e8906> {e106aq}
    1:2:2:4:1:1:1: VARREF 0x555556f06c60 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f06d80 <e11855> {e106ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92d10 <e14711> {e106aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94d80 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e094a0 <e8931> {e107ah}  ioring -> VAR 0x555556e52f00 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e05340 <e8930> {e107av}
    1:2:2:4:1:1:1: VARREF 0x555556f06ea0 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e05290 <e8927> {e107bb} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f06fc0 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0e140 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0e280 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e92dc0 <e14714> {e107av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94ea0 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e09590 <e8859> {e97ar}  SIDE -> VAR 0x555556e52480 <e10225> {i12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f070e0 <e11864> {e97aw} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e09680 <e8864> {e98ak}  TYPE -> VAR 0x555556e52300 <e10211> {i11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f07200 <e11867> {e98ap} @dt=0@  IOTYPE [RV] <- VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e09770 <e8868> {e99ak}  RINGW -> VAR 0x555556e52600 <e10237> {i13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f07320 <e11870> {e99aq} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b260 <e9074> {e114ae}  ila_ioxtal [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e05ce0 <e9070> {e114ae}
    1:2:2:1: ASSIGN 0x555556e05550 <e8954> {e114aj} @dt=0@
    1:2:2:1:1: ADD 0x555556e054a0 <e8955> {e114as} @dt=0@
    1:2:2:1:1:1: VARREF 0x555556f07440 <e11873> {e114al} @dt=0@  NANALOG [RV] <- VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:1:1:2: VARREF 0x555556f07560 <e11876> {e114at} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1:2: VARREF 0x555556c3afc0 <e8956> {e114ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e05760 <e9071> {e114bb} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f07680 <e11879> {e114ba} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: ADD 0x555556e056b0 <e8969> {e114bq} @dt=0@
    1:2:2:2:2:1: ADD 0x555556e05600 <e8965> {e114bk} @dt=0@
    1:2:2:2:2:1:1: VARREF 0x555556f077a0 <e11882> {e114bd} @dt=0@  NANALOG [RV] <- VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:2:2:1:2: VARREF 0x555556f078c0 <e11885> {e114bl} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:2:2:2: VARREF 0x555556f079e0 <e11888> {e114br} @dt=0@  NXTAL [RV] <- VAR 0x555556d8f380 <e7750> {e19aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e058c0 <e8982> {e114bz} @dt=0@
    1:2:2:3:1: ADD 0x555556e05810 <e8983> {e114cb} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f07b00 <e11891> {e114ca} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0e500 <e8981> {e114cc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b0e0 <e8984> {e114by} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0e8c0 <e9068> {e119ac}  i0 -> MODULE 0x555556e4c240 <e60285#> {j9ai}  la_ioxtal  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556e09b30 <e9001> {e119ah}  pad -> VAR 0x555556e53800 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05970 <e9002> {e119as}
    1:2:2:4:1:1:1: VARREF 0x555556f07c20 <e11894> {e119ap} @dt=0@  pad [LV] => VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f07d40 <e11897> {e119at} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92e70 <e14717> {e119as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94fc0 <e14716> {e119ap} @dt=0@  pad [RV] <- VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09c20 <e9006> {e120ah}  vdd -> VAR 0x555556e53980 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f07e60 <e11900> {e120ap} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09d10 <e9010> {e121ah}  vss -> VAR 0x555556e53b00 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f08000 <e11903> {e121ap} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09e00 <e9014> {e122ah}  vddio -> VAR 0x555556e53c80 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f08120 <e11906> {e122ap} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09ef0 <e9018> {e123ah}  vssio -> VAR 0x555556e53e00 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f08240 <e11909> {e123ap} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16000 <e9026> {e124ah}  a -> VAR 0x555556e66180 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05a20 <e9025> {e124aq}
    1:2:2:4:1:1:1: VARREF 0x555556f08360 <e11912> {e124ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f08480 <e11915> {e124ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92f20 <e14720> {e124aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e950e0 <e14719> {e124ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e160f0 <e9034> {e125ah}  z -> VAR 0x555556e66300 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05ad0 <e9033> {e125aq}
    1:2:2:4:1:1:1: VARREF 0x555556f085a0 <e11918> {e125ap} @dt=0@  z [LV] => VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f086c0 <e11921> {e125ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92fd0 <e14723> {e125aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95200 <e14722> {e125ap} @dt=0@  z [RV] <- VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e161e0 <e9058> {e126ah}  ioring -> VAR 0x555556e66000 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e05c30 <e9057> {e126av}
    1:2:2:4:1:1:1: VARREF 0x555556f087e0 <e11924> {e126ap} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e05b80 <e9054> {e126bb} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f08900 <e11927> {e126aw} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0e640 <e9045> {e126bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0e780 <e9055> {e126be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93080 <e14726> {e126av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95320 <e14725> {e126ap} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e162d0 <e8986> {e116ap}  SIDE -> VAR 0x555556e53500 <e10349> {j12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f08a20 <e11930> {e116au} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e163c0 <e8991> {e117ai}  TYPE -> VAR 0x555556e53380 <e10335> {j11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f08b40 <e11933> {e117an} @dt=0@  IOTYPE [RV] <- VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e164b0 <e8995> {e118ai}  RINGW -> VAR 0x555556e53680 <e10361> {j13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f08c60 <e11936> {e118ao} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b420 <e9170> {e133ae}  ila_iovddio [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e18210 <e9166> {e133ae}
    1:2:2:1: ASSIGN 0x555556e05d90 <e9082> {e133aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0ea00 <e9083> {e133ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b200 <e9084> {e133ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e05e40 <e9167> {e133an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f08d80 <e11939> {e133am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f08ea0 <e11942> {e133ao} @dt=0@  NVDDIO [RV] <- VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e18000 <e9102> {e133aw} @dt=0@
    1:2:2:3:1: ADD 0x555556e05ef0 <e9103> {e133ay} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f08fc0 <e11945> {e133ax} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0eb40 <e9101> {e133az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b320 <e9104> {e133av} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0ef00 <e9164> {e139ac}  i0 -> MODULE 0x555556e4c360 <e60286#> {k10ai}  la_iovddio  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556e16870 <e9117> {e139ah}  vdd -> VAR 0x555556e66900 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f090e0 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16960 <e9122> {e140ah}  vss -> VAR 0x555556e66a80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09200 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16a50 <e9126> {e141ah}  vddio -> VAR 0x555556e66c00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09320 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16b40 <e9130> {e142ah}  vssio -> VAR 0x555556e66d80 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09440 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16c30 <e9154> {e143ah}  ioring -> VAR 0x555556e66f00 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18160 <e9153> {e143aw}
    1:2:2:4:1:1:1: VARREF 0x555556f09560 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e180b0 <e9150> {e143bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f09680 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0ec80 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0edc0 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93130 <e14729> {e143aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95440 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e16d20 <e9106> {e136aq}  SIDE -> VAR 0x555556e66600 <e10473> {k13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f097a0 <e11966> {e136av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e16e10 <e9111> {e137aj}  TYPE -> VAR 0x555556e66480 <e10459> {k12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f098c0 <e11969> {e137ao} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556dec780 <e8086> {e33ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e16f00 <e9115> {e138aj}  RINGW -> VAR 0x555556e66780 <e10485> {k14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f099e0 <e11972> {e138ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b5e0 <e9266> {e146ae}  ila_iovssio [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e186e0 <e9262> {e146ae}
    1:2:2:1: ASSIGN 0x555556e182c0 <e9178> {e146aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0f040 <e9179> {e146ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b440 <e9180> {e146ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e18370 <e9263> {e146an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f09b00 <e11975> {e146am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f09c20 <e11978> {e146ao} @dt=0@  NVDDIO [RV] <- VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e184d0 <e9198> {e146aw} @dt=0@
    1:2:2:3:1: ADD 0x555556e18420 <e9199> {e146ay} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f09d40 <e11981> {e146ax} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0f180 <e9197> {e146az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b560 <e9200> {e146av} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0f540 <e9260> {e151ac}  i0 -> MODULE 0x555556e4c480 <e60287#> {l10ai}  la_iovssio  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556e172c0 <e9213> {e151ah}  vdd -> VAR 0x555556e67500 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09e60 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e173b0 <e9218> {e152ah}  vss -> VAR 0x555556e67680 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0a000 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e174a0 <e9222> {e153ah}  vddio -> VAR 0x555556e67800 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0a120 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17590 <e9226> {e154ah}  vssio -> VAR 0x555556e67980 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0a240 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17680 <e9250> {e155ah}  ioring -> VAR 0x555556e67b00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18630 <e9249> {e155aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0a360 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e18580 <e9246> {e155bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0a480 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0f2c0 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0f400 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e931e0 <e14732> {e155aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95560 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e17770 <e9202> {e148aq}  SIDE -> VAR 0x555556e67200 <e10576> {l13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0a5a0 <e12002> {e148av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e17860 <e9207> {e149aj}  TYPE -> VAR 0x555556e67080 <e10562> {l12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0a6c0 <e12005> {e149ao} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556dec900 <e8098> {e34ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e17950 <e9211> {e150aj}  RINGW -> VAR 0x555556e67380 <e10588> {l14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0a7e0 <e12008> {e150ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b7a0 <e9362> {e162ae}  ila_iovdd [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e18bb0 <e9358> {e162ae}
    1:2:2:1: ASSIGN 0x555556e18790 <e9274> {e162aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0f680 <e9275> {e162ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b680 <e9276> {e162ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e18840 <e9359> {e162an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f0a900 <e12011> {e162am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f0aa20 <e12014> {e162ao} @dt=0@  NVDD [RV] <- VAR 0x555556d8f680 <e7824> {e21aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e189a0 <e9294> {e162au} @dt=0@
    1:2:2:3:1: ADD 0x555556e188f0 <e9295> {e162aw} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f0ab40 <e12017> {e162av} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0f7c0 <e9293> {e162ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b7a0 <e9296> {e162at} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0fb80 <e9356> {e167ac}  i0 -> MODULE 0x555556e4c5a0 <e60288#> {m10ai}  la_iovdd  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556e17d10 <e9309> {e167ah}  vdd -> VAR 0x555556e74180 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0ac60 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17e00 <e9314> {e168ah}  vss -> VAR 0x555556e74300 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0ad80 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17ef0 <e9318> {e169ah}  vddio -> VAR 0x555556e74480 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0aea0 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22000 <e9322> {e170ah}  vssio -> VAR 0x555556e74600 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0afc0 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e220f0 <e9346> {e171ah}  ioring -> VAR 0x555556e74780 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18b00 <e9345> {e171aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0b0e0 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e18a50 <e9342> {e171bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0b200 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0f900 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0fa40 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93290 <e14735> {e171aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95680 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e221e0 <e9298> {e164ao}  SIDE -> VAR 0x555556e67e00 <e10679> {m12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0b320 <e12038> {e164at} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e222d0 <e9303> {e165ah}  TYPE -> VAR 0x555556e67c80 <e10665> {m11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0b440 <e12041> {e165am} @dt=0@  VDDTYPE [RV] <- VAR 0x555556dec600 <e8074> {e32ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e223c0 <e9307> {e166ah}  RINGW -> VAR 0x555556e74000 <e10691> {m13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0b560 <e12044> {e166an} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b960 <e9458> {e178ae}  ila_iovss [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e19080 <e9454> {e178ae}
    1:2:2:1: ASSIGN 0x555556e18c60 <e9370> {e178aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0fcc0 <e9371> {e178ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b8c0 <e9372> {e178ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e18d10 <e9455> {e178an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f0b680 <e12047> {e178am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f0b7a0 <e12050> {e178ao} @dt=0@  NGND [RV] <- VAR 0x555556d8f800 <e7861> {e22aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e18e70 <e9390> {e178au} @dt=0@
    1:2:2:3:1: ADD 0x555556e18dc0 <e9391> {e178aw} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f0b8c0 <e12053> {e178av} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0fe00 <e9389> {e178ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b9e0 <e9392> {e178at} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e26280 <e9452> {e183ac}  i0 -> MODULE 0x555556e4c6c0 <e60289#> {n10ai}  la_iovss  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556e22780 <e9405> {e183ah}  vdd -> VAR 0x555556e74d80 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0b9e0 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22870 <e9410> {e184ah}  vss -> VAR 0x555556e74f00 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0bb00 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22960 <e9414> {e185ah}  vddio -> VAR 0x555556e75080 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0bc20 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22a50 <e9418> {e186ah}  vssio -> VAR 0x555556e75200 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0bd40 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22b40 <e9442> {e187ah}  ioring -> VAR 0x555556e75380 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18fd0 <e9441> {e187aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0be60 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e18f20 <e9438> {e187bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0c000 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e26000 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e26140 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93340 <e14738> {e187aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e957a0 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e22c30 <e9394> {e180ao}  SIDE -> VAR 0x555556e74a80 <e10782> {n12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0c120 <e12074> {e180at} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e22d20 <e9399> {e181ah}  TYPE -> VAR 0x555556e74900 <e10768> {n11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0c240 <e12077> {e181am} @dt=0@  VSSTYPE [RV] <- VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e22e10 <e9403> {e182ah}  RINGW -> VAR 0x555556e74c00 <e10794> {n13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0c360 <e12080> {e182an} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5bb20 <e9554> {e194ae}  ila_ioclamp [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e19550 <e9550> {e194ae}
    1:2:2:1: ASSIGN 0x555556e19130 <e9466> {e194aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e263c0 <e9467> {e194ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3bb00 <e9468> {e194ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e191e0 <e9551> {e194an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f0c480 <e12083> {e194am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f0c5a0 <e12086> {e194ao} @dt=0@  NCLAMP [RV] <- VAR 0x555556d8f980 <e7898> {e23aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e19340 <e9486> {e194aw} @dt=0@
    1:2:2:3:1: ADD 0x555556e19290 <e9487> {e194ay} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f0c6c0 <e12089> {e194ax} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e26500 <e9485> {e194az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3bc20 <e9488> {e194av} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e268c0 <e9548> {e199ac}  i0 -> MODULE 0x555556e4c7e0 <e60290#> {o9ai}  la_ioclamp  L5 [LIB] [DEAD] [1ps]
    1:2:2:4:1: PIN 0x555556e231d0 <e9501> {e199ah}  vdd -> VAR 0x555556e75980 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0c7e0 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e232c0 <e9506> {e200ah}  vss -> VAR 0x555556e75b00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0c900 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e233b0 <e9510> {e201ah}  vddio -> VAR 0x555556e75c80 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0ca20 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e234a0 <e9514> {e202ah}  vssio -> VAR 0x555556e75e00 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0cb40 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e23590 <e9538> {e203ah}  ioring -> VAR 0x555556e80000 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e194a0 <e9537> {e203aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0cc60 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e193f0 <e9534> {e203bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0cd80 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e26640 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e26780 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e933f0 <e14741> {e203aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e958c0 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e23680 <e9490> {e196aq}  SIDE -> VAR 0x555556e75680 <e10885> {o12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0cea0 <e12110> {e196av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e23770 <e9495> {e197aj}  TYPE -> VAR 0x555556e75500 <e10871> {o11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0cfc0 <e12113> {e197ao} @dt=0@  VSSTYPE [RV] <- VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e23860 <e9499> {e198aj}  RINGW -> VAR 0x555556e75800 <e10897> {o13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0d0e0 <e12116> {e198ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: GENIF 0x555556e19760 <e9617> {e210ae}
    1:2:1: VARREF 0x555556f0d200 <e12119> {e210ai} @dt=0@  ENPOC [RV] <- VAR 0x555556d8fe00 <e8009> {e26aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5bc00 <e9614> {e211an}  ila_iopoc [GEN]
    1:2:2:1: CELL 0x555556e26c80 <e9606> {e215ac}  i0 -> MODULE 0x555556e4c900 <e60291#> {p10ai}  la_iopoc  L5 [LIB] [DEAD] [1ps]
    1:2:2:1:1: PIN 0x555556e23c20 <e9568> {e215ah}  vdd -> VAR 0x555556e80600 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d320 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e23d10 <e9573> {e216ah}  vss -> VAR 0x555556e80780 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d440 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e23e00 <e9577> {e217ah}  vddio -> VAR 0x555556e80900 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d560 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e23ef0 <e9581> {e218ah}  vssio -> VAR 0x555556e80a80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d680 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e2e000 <e9605> {e219ah}  ioring -> VAR 0x555556e80c00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556e196b0 <e9604> {e219aw}
    1:2:2:1:1:1:1: VARREF 0x555556f0d7a0 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: SUB 0x555556e19600 <e9601> {e219bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f0d8c0 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556e26a00 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556e26b40 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e934a0 <e14744#> {e219aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e959e0 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:2: PIN 0x555556e2e0f0 <e9557> {e212ao}  SIDE -> VAR 0x555556e80300 <e10988> {p12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f0d9e0 <e12140> {e212at} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556e2e1e0 <e9562> {e213ah}  TYPE -> VAR 0x555556e80180 <e10974> {p11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f0db00 <e12143> {e213am} @dt=0@  POCTYPE [RV] <- VAR 0x555556dec480 <e8062> {e31ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556e2e2d0 <e9566> {e214ah}  RINGW -> VAR 0x555556e80480 <e11000> {p13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f0dc20 <e12146> {e214an} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1: MODULE 0x555556c3bd40 <e60265#> {f10ai}  la_iocorner  L4 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e00600 <e9630> {f11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e2b1e0 <e9631> {f11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e26dc0 <e9632> {f11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e00780 <e9644> {f12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e2b380 <e9642> {f12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e26f00 <e9643> {f12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e00900 <e9656> {f13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e2b520 <e9654> {f13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e27040 <e9655> {f13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e00a80 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2b6c0 <e9661> {f16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e00c00 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2b860 <e9667> {f17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e00d80 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2ba00 <e9674> {f18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e00f00 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2bba0 <e9681> {f19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01080 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9a1a0 <e9712> {f20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e19970 <e9710> {f20al}
    1:2:1:1:2: SUB 0x555556e19a20 <e9701> {f20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02360 <e11660> {f20am} @dt=0@  RINGW [RV] <- VAR 0x555556e00900 <e9656> {f13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e27400 <e9693> {f20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e27540 <e9702> {f20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556c3be60 <e60266#> {g10ai}  la_iocut  L4 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c9a410 <e9734> {g12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e27680 <e9735> {g12ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c9a5b0 <e9745> {g13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e277c0 <e9746> {g13ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c9a750 <e9757> {g14ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e27900 <e9758> {g14ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9a8f0 <e9764> {g18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9aa90 <e9770> {g20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9ac30 <e9777> {g21as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9add0 <e9784> {g22as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b380 <e9815> {g23al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e19c30 <e9813> {g23al}
    1:2:1:1:2: SUB 0x555556e19ce0 <e9804> {g23ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02120 <e11654> {g23am} @dt=0@  RINGW [RV] <- VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e27cc0 <e9796> {g23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e27e00 <e9805> {g23au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b5f0 <e9829> {g25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b790 <e9836> {g26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b930 <e9843> {g27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9bee0 <e9874> {g28al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e19ef0 <e9872> {g28al}
    1:2:1:1:2: SUB 0x555556e40000 <e9863> {g28ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02240 <e11657> {g28am} @dt=0@  RINGW [RV] <- VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e3e280 <e9855> {g28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e3e3c0 <e9864> {g28au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555704e900 <e60267#> {f10ai}  la_iocorner__Sz14_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x555556fef080 <e35580#> {f11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570512c0 <e19544#> {d113ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556fef200 <e35588#> {f12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557051180 <e19540#> {d112aw} @dt=0x555556c89a00@(w16)  16'h4e4f
    1:2: VAR 0x555556fef380 <e35596#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557051400 <e19548#> {d114aq} @dt=0x555556c89d40@(w5)  5'h8
    1:2: VAR 0x555556fef500 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555704d110 <e9661> {f16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fef680 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555704d1e0 <e9667> {f17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fef800 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555704d2b0 <e9674> {f18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fef980 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555704d380 <e9681> {f19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556fefb00 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555704d450 <e9712> {f20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555570493f0 <e9710> {f20al}
    1:2:1:1:2: SUB 0x5555570494a0 <e9701> {f20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704ea20 <e11660> {f20am} @dt=0@  RINGW [RV] <- VAR 0x555556fef380 <e35596#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557050f00 <e9693> {f20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557051040 <e9702> {f20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555704eb40 <e60268#> {e14ai}  la_iosection__pi5  L4 [1ps]
    1:2: VAR 0x555556fefc80 <e35604#> {e15aw} @dt=0x555557056dd0@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555707b900 <e20346#> {d138be} @dt=0x555556c89a00@(w16)  16'h4e4f
    1:2: VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555707ba40 <e20350#> {d139an} @dt=0x5555570135f0@(w8)  8'h3
    1:2: VAR 0x55555705a000 <e35620#> {e17aw} @dt=0x555557056f70@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555707bb80 <e20354#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555705a180 <e35628#> {e18aw} @dt=0x555557057040@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555707bcc0 <e20358#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555705a300 <e35636#> {e19aw} @dt=0x555557057110@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555707be00 <e20362#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555705a480 <e35644#> {e20aw} @dt=0x5555570571e0@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086000 <e20366#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555705a600 <e35652#> {e21aw} @dt=0x5555570572b0@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086140 <e20370#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555705a780 <e35660#> {e22aw} @dt=0x555557057380@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086280 <e20374#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555705a900 <e35668#> {e23aw} @dt=0x555557057450@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570863c0 <e20378#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555705aa80 <e35676#> {e24aw} @dt=0x555557057520@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086500 <e20382#> {d147aq} @dt=0x555556c89c70@(w5)  5'h8
    1:2: VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086640 <e20386#> {d148ar} @dt=0x555556c89d40@(w5)  5'h8
    1:2: VAR 0x55555705ad80 <e35692#> {e26aw} @dt=0x5555570576c0@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086780 <e20390#> {d149ar} @dt=0x555556f2e000@(w1)  1'h1
    1:2: VAR 0x55555705af00 <e35700#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570868c0 <e20394#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705b080 <e35708#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086b40 <e20402#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705b200 <e35716#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086a00 <e20398#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705b380 <e35724#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086c80 <e20406#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705b500 <e35732#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086dc0 <e20410#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705b680 <e35740#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557086f00 <e20414#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705b800 <e35748#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557087040 <e20418#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705b980 <e35756#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557087180 <e20422#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557057e10 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705e370 <e8137> {e38al}
    1:2:1:1:2: SUB 0x55555705e420 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704ec60 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557060280 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570603c0 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557057ee0 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062000 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555570620d0 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555570621a0 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062270 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705e4d0 <e8202> {e44al}
    1:2:1:1:2: SUB 0x55555705e580 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704ed80 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557060500 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557060640 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062340 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705e630 <e8240> {e46al}
    1:2:1:1:2: SUB 0x55555705e6e0 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704eea0 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557060780 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570608c0 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062410 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705e790 <e8278> {e47am}
    1:2:1:1:2: SUB 0x55555705e840 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704efc0 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557060a00 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557060b40 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064780 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555570624e0 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705e8f0 <e8316> {e48al}
    1:2:1:1:2: SUB 0x55555705e9a0 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704f0e0 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557060c80 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557060dc0 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064900 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555570625b0 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705ea50 <e8354> {e49al}
    1:2:1:1:2: SUB 0x55555705eb00 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704f200 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557060f00 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557061040 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064a80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062680 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705ebb0 <e8392> {e50al}
    1:2:1:1:2: SUB 0x55555705ec60 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704f320 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557061180 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570612c0 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064c00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062750 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705ed10 <e8430> {e51al}
    1:2:1:1:2: SUB 0x55555705edc0 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704f440 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557061400 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557061540 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064d80 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062820 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705ee70 <e8468> {e52al}
    1:2:1:1:2: SUB 0x55555705ef20 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704f560 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557061680 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570617c0 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557064f00 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555570628f0 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705efd0 <e8506> {e53al}
    1:2:1:1:2: SUB 0x55555705f080 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555704f680 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557061900 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557061a40 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557065080 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555570629c0 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705f130 <e8553> {e54al}
    1:2:1:1:2: SUB 0x55555705f1e0 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x55555705f290 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x55555704f7a0 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555557061b80 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555557061cc0 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557061e00 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557065200 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557062a90 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555705f340 <e8597> {e55al}
    1:2:1:1:2: SUB 0x55555705f3f0 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x55555705f4a0 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x55555704f8c0 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x555556fefe00 <e35612#> {e16aw} @dt=0x555557056ea0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x55555704f9e0 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x55555705aa80 <e35676#> {e24aw} @dt=0x555557057520@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557066000 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557066140 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557065380 <e35759#> {e59at} @dt=0x555557062b60@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x555556f99960 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572ce0e0 <e35981#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555572c5540 <e35899#> {e70ac}  i0 -> MODULE 0x5555572f2240 <e60292#> {h17ai}  la_iobidir__Sz14_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572bb2c0 <e8667> {e71ah}  z -> VAR 0x5555572c3b00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bc9a0 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x5555572beea0 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572c5b80 <e35878#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bca50 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572bf0e0 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bb3b0 <e8676> {e73ah}  pad -> VAR 0x5555572c3200 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bcb00 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x5555572bf200 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572c5cc0 <e35880#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bcbb0 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572bf440 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bb4a0 <e8680> {e74ah}  vdd -> VAR 0x5555572c3380 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572bf560 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bb590 <e8684> {e75ah}  vss -> VAR 0x5555572c3500 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572bf680 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bb680 <e8688> {e76ah}  vddio -> VAR 0x5555572c3680 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572bf7a0 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bb770 <e8692> {e77ah}  vssio -> VAR 0x5555572c3800 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572bf8c0 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bb860 <e8716> {e78ah}  ioring -> VAR 0x5555572f8780 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572bcc60 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x5555572bf9e0 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572bcd10 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572bfb00 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572c5400 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572c5680 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bcdc0 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572bfc20 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bb950 <e8724> {e80ah}  a -> VAR 0x5555572c3980 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bce70 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x5555572bfd40 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572c5e00 <e35882#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bcf20 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c8000 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bba40 <e8732> {e81ah}  ie -> VAR 0x5555572c3c80 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bcfd0 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x5555572c8120 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x555557064780 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d0000 <e35884#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bd080 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c8360 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x555557064780 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bbb30 <e8740> {e82ah}  oe -> VAR 0x5555572c3e00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bd130 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x5555572c8480 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x555557064900 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d0140 <e35886#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bd1e0 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c86c0 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x555557064900 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bbc20 <e8748> {e83ah}  pe -> VAR 0x5555572f8000 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bd290 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x5555572c87e0 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x555557064a80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d0280 <e35888#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bd340 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c8a20 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x555557064a80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bbd10 <e8756> {e84ah}  ps -> VAR 0x5555572f8180 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bd3f0 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x5555572c8b40 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x555557064c00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d03c0 <e35890#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bd4a0 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c8d80 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x555557064c00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bbe00 <e8764> {e85ah}  sr -> VAR 0x5555572f8300 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bd550 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x5555572c8ea0 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x555557064d80 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d0500 <e35892#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bd600 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c90e0 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x555557064d80 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bbef0 <e8772> {e86ah}  st -> VAR 0x5555572f8480 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572bd6b0 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555572c9200 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x555557064f00 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d0640 <e35894#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bd760 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c9440 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x555557064f00 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572ca000 <e8796> {e87ah}  ds -> VAR 0x5555572f8600 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555572bd810 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x5555572c9560 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x555557065080 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555572bd8c0 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555572d0780 <e35896#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555572c57c0 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x5555572c5900 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x5555572bd970 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c97a0 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x555557065080 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572ca0f0 <e8810> {e88ah}  cfg -> VAR 0x5555572f8900 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555572bda20 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x5555572c98c0 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557065200 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555572bdad0 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555572d08c0 <e35898#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x5555572c9b00 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x55555705aa80 <e35676#> {e24aw} @dt=0x555557057520@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555572c9c20 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x55555705aa80 <e35676#> {e24aw} @dt=0x555557057520@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555572bdb80 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572c9d40 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557065200 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f99a40 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572ce540 <e36268#> {e100ac}  ila_ioanalog__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555572d6140 <e36186#> {e100ac}  i0 -> MODULE 0x5555572f30e0 <e60293#> {i9ai}  la_ioanalog__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572ca5a0 <e8874> {e100ah}  pad -> VAR 0x5555572f8f00 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572d2210 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x5555572cc6c0 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d6500 <e36181#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x5555572d22c0 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572cc900 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572ca690 <e8879> {e101ah}  vdd -> VAR 0x5555572f9080 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572cca20 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572ca780 <e8883> {e102ah}  vss -> VAR 0x5555572f9200 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ccb40 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572ca870 <e8887> {e103ah}  vddio -> VAR 0x5555572f9380 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ccc60 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572ca960 <e8891> {e104ah}  vssio -> VAR 0x5555572f9500 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ccd80 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572caa50 <e8899> {e105ah}  a -> VAR 0x5555572f9800 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572d2370 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x5555572ccea0 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d6640 <e36183#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x5555572d2420 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572cd0e0 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cab40 <e8907> {e106ah}  z -> VAR 0x5555572f9980 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572d24d0 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x5555572cd200 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d6780 <e36185#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x5555572d2580 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572cd440 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cac30 <e8931> {e107ah}  ioring -> VAR 0x5555572f9680 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572d2630 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555572cd560 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572d26e0 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572cd680 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572d6000 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572d6280 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572d2790 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572cd7a0 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f99b20 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572ce9a0 <e36648#> {e119ac}  ila_ioxtal__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x5555572d8780 <e36566#> {e119ac}  i0 -> MODULE 0x5555572f3320 <e60294#> {j9ai}  la_ioxtal__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572caff0 <e9001> {e119ah}  pad -> VAR 0x5555572fe000 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572d2e70 <e9002> {e119as}
    1:2:1:1:1:1: VARREF 0x5555572dc000 <e11894> {e119ap} @dt=0@  pad [LV] => VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d8b40 <e36561#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555572d2f20 <e14717> {e119as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572dc240 <e14716> {e119ap} @dt=0@  pad [RV] <- VAR 0x55555705bb00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cb0e0 <e9006> {e120ah}  vdd -> VAR 0x5555572fe180 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572dc360 <e11900> {e120ap} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cb1d0 <e9010> {e121ah}  vss -> VAR 0x5555572fe300 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572dc480 <e11903> {e121ap} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cb2c0 <e9014> {e122ah}  vddio -> VAR 0x5555572fe480 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572dc5a0 <e11906> {e122ap} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cb3b0 <e9018> {e123ah}  vssio -> VAR 0x5555572fe600 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572dc6c0 <e11909> {e123ap} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cb4a0 <e9026> {e124ah}  a -> VAR 0x5555572fe900 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572d2fd0 <e9025> {e124aq}
    1:2:1:1:1:1: VARREF 0x5555572dc7e0 <e11912> {e124ap} @dt=0@  a [RV] <- VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d8c80 <e36563#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555572d3080 <e14720> {e124aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572dca20 <e14719> {e124ap} @dt=0@  a [RV] <- VAR 0x555557064480 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cb590 <e9034> {e125ah}  z -> VAR 0x5555572fea80 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555572d3130 <e9033> {e125aq}
    1:2:1:1:1:1: VARREF 0x5555572dcb40 <e11918> {e125ap} @dt=0@  z [LV] => VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555572d8dc0 <e36565#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555572d31e0 <e14723> {e125aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572dcd80 <e14722> {e125ap} @dt=0@  z [RV] <- VAR 0x555557064600 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cb680 <e9058> {e126ah}  ioring -> VAR 0x5555572fe780 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572d3290 <e9057> {e126av}
    1:2:1:1:1:1: VARREF 0x5555572dcea0 <e11924> {e126ap} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572d3340 <e9054> {e126bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572dcfc0 <e11927> {e126aw} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572d8640 <e9045> {e126bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572d88c0 <e9055> {e126be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572d33f0 <e14726> {e126av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572dd0e0 <e14725> {e126ap} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f99c00 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572cee00 <e36848#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555572de000 <e36766#> {e139ac}  i0 -> MODULE 0x5555572f3560 <e60295#> {k10ai}  la_iovddio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572cba40 <e9117> {e139ah}  vdd -> VAR 0x5555572ff080 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572dd8c0 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cbb30 <e9122> {e140ah}  vss -> VAR 0x5555572ff200 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572dd9e0 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cbc20 <e9126> {e141ah}  vddio -> VAR 0x5555572ff380 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ddb00 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cbd10 <e9130> {e142ah}  vssio -> VAR 0x5555572ff500 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ddc20 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572cbe00 <e9154> {e143ah}  ioring -> VAR 0x5555572ff680 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572d3810 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x5555572ddd40 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572d38c0 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572dde60 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572d9e00 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572de140 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572d3970 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572e0000 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f99ce0 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572cf260 <e37048#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555572df400 <e36966#> {e151ac}  i0 -> MODULE 0x5555572f37a0 <e60296#> {l10ai}  la_iovssio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572e21e0 <e9213> {e151ah}  vdd -> VAR 0x5555572ffe00 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e07e0 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e22d0 <e9218> {e152ah}  vss -> VAR 0x555557304000 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e0900 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e23c0 <e9222> {e153ah}  vddio -> VAR 0x555557304180 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e0a20 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e24b0 <e9226> {e154ah}  vssio -> VAR 0x555557304300 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e0b40 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e25a0 <e9250> {e155ah}  ioring -> VAR 0x555557304480 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572d3d90 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555572e0c60 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572d3e40 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572e0d80 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572df2c0 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572df540 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572d3ef0 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572e0ea0 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f99dc0 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572cf6c0 <e37248#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555572e88c0 <e37166#> {e167ac}  i0 -> MODULE 0x5555572f39e0 <e60297#> {m10ai}  la_iovdd__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572e2960 <e9309> {e167ah}  vdd -> VAR 0x555557304a80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e1680 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e2a50 <e9314> {e168ah}  vss -> VAR 0x555557304c00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e17a0 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e2b40 <e9318> {e169ah}  vddio -> VAR 0x555557304d80 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e18c0 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e2c30 <e9322> {e170ah}  vssio -> VAR 0x555557304f00 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572e19e0 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e2d20 <e9346> {e171ah}  ioring -> VAR 0x555557305080 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572e6370 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x5555572e1b00 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572e6420 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572e1c20 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572e8780 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572e8a00 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572e64d0 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572e1d40 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555556f99ea0 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572cfb20 <e37448#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555572e9cc0 <e37366#> {e183ac}  i0 -> MODULE 0x5555572f3c20 <e60298#> {n10ai}  la_iovss__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572e30e0 <e9405> {e183ah}  vdd -> VAR 0x555557305680 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ea5a0 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e31d0 <e9410> {e184ah}  vss -> VAR 0x555557305800 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ea6c0 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e32c0 <e9414> {e185ah}  vddio -> VAR 0x555557305980 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ea7e0 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e33b0 <e9418> {e186ah}  vssio -> VAR 0x555557305b00 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572ea900 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e34a0 <e9442> {e187ah}  ioring -> VAR 0x555557305c80 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572e68f0 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x5555572eaa20 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572e69a0 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572eab40 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572e9b80 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572e9e00 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572e6a50 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572eac60 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557080000 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572f0000 <e37648#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555572ef180 <e37566#> {e199ac}  i0 -> MODULE 0x5555572f3e60 <e60299#> {o9ai}  la_ioclamp__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572e3860 <e9501> {e199ah}  vdd -> VAR 0x55555730a300 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572eb440 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e3950 <e9506> {e200ah}  vss -> VAR 0x55555730a480 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572eb560 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e3a40 <e9510> {e201ah}  vddio -> VAR 0x55555730a600 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572eb680 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e3b30 <e9514> {e202ah}  vssio -> VAR 0x55555730a780 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572eb7a0 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572e3c20 <e9538> {e203ah}  ioring -> VAR 0x55555730a900 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572e6e70 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x5555572eb8c0 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572e6f20 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572eb9e0 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572ef040 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572ef2c0 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572e6fd0 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572ebb00 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555570800e0 <e37664#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x55555707b540 <e9606> {e215ac}  i0 -> MODULE 0x55555730c120 <e60300#> {p10ai}  la_iopoc__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555707ed20 <e9568> {e215ah}  vdd -> VAR 0x55555730af00 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557082a20 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x55555705be00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555707ee10 <e9573> {e216ah}  vss -> VAR 0x55555730b080 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557082b40 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x55555705bc80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555707ef00 <e9577> {e217ah}  vddio -> VAR 0x55555730b200 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557082c60 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x555557064000 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555707eff0 <e9581> {e218ah}  vssio -> VAR 0x55555730b380 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557082d80 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x555557064180 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555707f0e0 <e9605> {e219ah}  ioring -> VAR 0x55555730b500 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557077e40 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x555557082ea0 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557077ef0 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557082fc0 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x55555705ac00 <e35684#> {e25aw} @dt=0x5555570575f0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555707b680 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555707b7c0 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557084000 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570830e0 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x555557064300 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x555557083560 <e60269#> {e14ai}  la_iosection__pi6  L4 [1ps]
    1:2: VAR 0x555557065680 <e38197#> {e15aw} @dt=0x55555708e4e0@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570af680 <e21254#> {d138be} @dt=0x555556c89a00@(w16)  16'h4e4f
    1:2: VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570af7c0 <e21258#> {d139an} @dt=0x5555570264e0@(w8)  8'h4
    1:2: VAR 0x555557065980 <e38213#> {e17aw} @dt=0x55555708e680@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570af900 <e21262#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557065b00 <e38221#> {e18aw} @dt=0x55555708e750@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570afa40 <e21266#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557065c80 <e38229#> {e19aw} @dt=0x55555708e820@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570afb80 <e21270#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h0
    1:2: VAR 0x555557065e00 <e38237#> {e20aw} @dt=0x55555708e8f0@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570afcc0 <e21274#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557090000 <e38245#> {e21aw} @dt=0x55555708e9c0@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570afe00 <e21278#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557090180 <e38253#> {e22aw} @dt=0x55555708ea90@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8000 <e21282#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557090300 <e38261#> {e23aw} @dt=0x55555708eb60@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8140 <e21286#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557090480 <e38269#> {e24aw} @dt=0x55555708ec30@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8280 <e21290#> {d147aq} @dt=0x555556c89c70@(w5)  5'h8
    1:2: VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b83c0 <e21294#> {d148ar} @dt=0x555556c89d40@(w5)  5'h8
    1:2: VAR 0x555557090780 <e38285#> {e26aw} @dt=0x55555708edd0@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8500 <e21298#> {d149ar} @dt=0x555556f2e000@(w1)  1'h1
    1:2: VAR 0x555557090900 <e38293#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8640 <e21302#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557090a80 <e38301#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b88c0 <e21310#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557090c00 <e38309#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8780 <e21306#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557090d80 <e38317#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8a00 <e21314#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557090f00 <e38325#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8b40 <e21318#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557091080 <e38333#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8c80 <e21322#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557091200 <e38341#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8dc0 <e21326#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557091380 <e38349#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b8f00 <e21330#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708f520 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557084e70 <e8137> {e38al}
    1:2:1:1:2: SUB 0x555557084f20 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557083680 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557094000 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557094140 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708f5f0 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708f6c0 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708f790 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708f860 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708f930 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557084fd0 <e8202> {e44al}
    1:2:1:1:2: SUB 0x555557085080 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570837a0 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557094280 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570943c0 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708fa00 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085130 <e8240> {e46al}
    1:2:1:1:2: SUB 0x5555570851e0 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570838c0 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557094500 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557094640 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708fad0 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085290 <e8278> {e47am}
    1:2:1:1:2: SUB 0x555557085340 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570839e0 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557094780 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570948c0 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096180 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708fba0 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555570853f0 <e8316> {e48al}
    1:2:1:1:2: SUB 0x5555570854a0 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557083b00 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557094a00 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557094b40 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096300 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708fc70 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085550 <e8354> {e49al}
    1:2:1:1:2: SUB 0x555557085600 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557083c20 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557094c80 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557094dc0 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096480 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708fd40 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555570856b0 <e8392> {e50al}
    1:2:1:1:2: SUB 0x555557085760 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557083d40 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557094f00 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557095040 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096600 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708fe10 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085810 <e8430> {e51al}
    1:2:1:1:2: SUB 0x5555570858c0 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557083e60 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557095180 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570952c0 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096780 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555708fee0 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085970 <e8468> {e52al}
    1:2:1:1:2: SUB 0x555557085a20 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557098000 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557095400 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557095540 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096900 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709a000 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085ad0 <e8506> {e53al}
    1:2:1:1:2: SUB 0x555557085b80 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557098120 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557095680 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570957c0 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096a80 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709a0d0 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085c30 <e8553> {e54al}
    1:2:1:1:2: SUB 0x555557085ce0 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x555557085d90 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555557098240 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555557095900 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555557095a40 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557095b80 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096c00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709a1a0 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557085e40 <e8597> {e55al}
    1:2:1:1:2: SUB 0x555557085ef0 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x55555709c000 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555557098360 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x555557065800 <e38205#> {e16aw} @dt=0x55555708e5b0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555557098480 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x555557090480 <e38269#> {e24aw} @dt=0x55555708ec30@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557095cc0 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557095e00 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557096d80 <e38352#> {e59at} @dt=0x55555709a270@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x5555570801c0 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572f0460 <e38683#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555730f400 <e38492#> {e70ac}  i0 -> MODULE 0x5555572f2240 <e60292#> {h17ai}  la_iobidir__Sz14_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557312000 <e8667> {e71ah}  z -> VAR 0x5555572c3b00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557300f20 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x55555730c480 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555730fa40 <e38471#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557300fd0 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555730c6c0 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573120f0 <e8676> {e73ah}  pad -> VAR 0x5555572c3200 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557301080 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x55555730c7e0 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555730fb80 <e38473#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557301130 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555730ca20 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573121e0 <e8680> {e74ah}  vdd -> VAR 0x5555572c3380 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555730cb40 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573122d0 <e8684> {e75ah}  vss -> VAR 0x5555572c3500 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555730cc60 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573123c0 <e8688> {e76ah}  vddio -> VAR 0x5555572c3680 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555730cd80 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573124b0 <e8692> {e77ah}  vssio -> VAR 0x5555572c3800 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555730cea0 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573125a0 <e8716> {e78ah}  ioring -> VAR 0x5555572f8780 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573011e0 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x55555730cfc0 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557301290 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555730d0e0 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555730f2c0 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555730f540 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557301340 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555730d200 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312690 <e8724> {e80ah}  a -> VAR 0x5555572c3980 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573013f0 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x55555730d320 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555730fcc0 <e38475#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573014a0 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555730d560 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312780 <e8732> {e81ah}  ie -> VAR 0x5555572c3c80 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557301550 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x55555730d680 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x555557096180 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555730fe00 <e38477#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557301600 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555730d8c0 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x555557096180 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312870 <e8740> {e82ah}  oe -> VAR 0x5555572c3e00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573016b0 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x55555730d9e0 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x555557096300 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557318000 <e38479#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557301760 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555730dc20 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x555557096300 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312960 <e8748> {e83ah}  pe -> VAR 0x5555572f8000 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557301810 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x55555730dd40 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x555557096480 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557318140 <e38481#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573018c0 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557314000 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x555557096480 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312a50 <e8756> {e84ah}  ps -> VAR 0x5555572f8180 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557301970 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x555557314120 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x555557096600 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557318280 <e38483#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557301a20 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557314360 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x555557096600 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312b40 <e8764> {e85ah}  sr -> VAR 0x5555572f8300 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557301ad0 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x555557314480 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x555557096780 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573183c0 <e38485#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557301b80 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573146c0 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x555557096780 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312c30 <e8772> {e86ah}  st -> VAR 0x5555572f8480 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557301c30 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555573147e0 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x555557096900 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557318500 <e38487#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557301ce0 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557314a20 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x555557096900 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312d20 <e8796> {e87ah}  ds -> VAR 0x5555572f8600 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557301d90 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x555557314b40 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x555557096a80 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557301e40 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557318640 <e38489#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x55555730f680 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x55555730f7c0 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x555557301ef0 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557314d80 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x555557096a80 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557312e10 <e8810> {e88ah}  cfg -> VAR 0x5555572f8900 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557316000 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x555557314ea0 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557096c00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573160b0 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557318780 <e38491#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x5555573150e0 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555557090480 <e38269#> {e24aw} @dt=0x55555708ec30@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555557315200 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555557090480 <e38269#> {e24aw} @dt=0x55555708ec30@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557316160 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557315320 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557096c00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555572f07e0 <e38604#> {e70ac}  ila_iobidir__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557319180 <e38600#> {e70ac}  i0 -> MODULE 0x5555572f2240 <e60292#> {h17ai}  la_iobidir__Sz14_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573132c0 <e8667> {e71ah}  z -> VAR 0x5555572c3b00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557316370 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x555557315b00 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573197c0 <e38579#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557316420 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557315d40 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573133b0 <e8676> {e73ah}  pad -> VAR 0x5555572c3200 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573164d0 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x555557315e60 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557319900 <e38581#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557316580 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731a120 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573134a0 <e8680> {e74ah}  vdd -> VAR 0x5555572c3380 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731a240 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313590 <e8684> {e75ah}  vss -> VAR 0x5555572c3500 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731a360 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313680 <e8688> {e76ah}  vddio -> VAR 0x5555572c3680 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731a480 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313770 <e8692> {e77ah}  vssio -> VAR 0x5555572c3800 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731a5a0 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313860 <e8716> {e78ah}  ioring -> VAR 0x5555572f8780 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557316630 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x55555731a6c0 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573166e0 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555731a7e0 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557319040 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573192c0 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557316790 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731a900 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313950 <e8724> {e80ah}  a -> VAR 0x5555572c3980 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557316840 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x55555731aa20 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557319a40 <e38583#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573168f0 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731ac60 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313a40 <e8732> {e81ah}  ie -> VAR 0x5555572c3c80 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573169a0 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x55555731ad80 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x555557096180 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557319b80 <e38585#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557316a50 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731afc0 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x555557096180 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313b30 <e8740> {e82ah}  oe -> VAR 0x5555572c3e00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557316b00 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x55555731b0e0 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x555557096300 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557319cc0 <e38587#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557316bb0 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731b320 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x555557096300 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313c20 <e8748> {e83ah}  pe -> VAR 0x5555572f8000 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557316c60 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x55555731b440 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x555557096480 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557319e00 <e38589#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557316d10 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731b680 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x555557096480 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313d10 <e8756> {e84ah}  ps -> VAR 0x5555572f8180 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557316dc0 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x55555731b7a0 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x555557096600 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557320000 <e38591#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557316e70 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731b9e0 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x555557096600 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313e00 <e8764> {e85ah}  sr -> VAR 0x5555572f8300 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557316f20 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x55555731bb00 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x555557096780 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557320140 <e38593#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557316fd0 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731bd40 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x555557096780 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557313ef0 <e8772> {e86ah}  st -> VAR 0x5555572f8480 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557317080 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x55555731be60 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x555557096900 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557320280 <e38595#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557317130 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731c120 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x555557096900 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731e000 <e8796> {e87ah}  ds -> VAR 0x5555572f8600 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573171e0 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x55555731c240 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x555557096a80 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557317290 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555573203c0 <e38597#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: CONST 0x555557319400 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x555557319540 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x555557317340 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731c480 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x555557096a80 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731e0f0 <e8810> {e88ah}  cfg -> VAR 0x5555572f8900 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573173f0 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x55555731c5a0 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557096c00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573174a0 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557320500 <e38599#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x55555731c7e0 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555557090480 <e38269#> {e24aw} @dt=0x55555708ec30@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555731c900 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555557090480 <e38269#> {e24aw} @dt=0x55555708ec30@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557317550 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731ca20 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557096c00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555570802a0 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572f0c40 <e39063#> {e100ac}  ila_ioanalog__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x555557321cc0 <e38888#> {e100ac}  i0 -> MODULE 0x5555572f30e0 <e60293#> {i9ai}  la_ioanalog__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555731e5a0 <e8874> {e100ah}  pad -> VAR 0x5555572f8f00 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557317b80 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x55555731d320 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557328140 <e38883#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x555557317c30 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731d560 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731e690 <e8879> {e101ah}  vdd -> VAR 0x5555572f9080 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731d680 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731e780 <e8883> {e102ah}  vss -> VAR 0x5555572f9200 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731d7a0 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731e870 <e8887> {e103ah}  vddio -> VAR 0x5555572f9380 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731d8c0 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731e960 <e8891> {e104ah}  vssio -> VAR 0x5555572f9500 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555731d9e0 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731ea50 <e8899> {e105ah}  a -> VAR 0x5555572f9800 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557317ce0 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x55555731db00 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557328280 <e38885#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x555557317d90 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555731dd40 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731eb40 <e8907> {e106ah}  z -> VAR 0x5555572f9980 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557317e40 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x55555731de60 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573283c0 <e38887#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x555557317ef0 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557324120 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731ec30 <e8931> {e107ah}  ioring -> VAR 0x5555572f9680 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557326000 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x555557324240 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573260b0 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557324360 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557321b80 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557321e00 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557326160 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557324480 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555572f0fc0 <e38984#> {e100ac}  ila_ioanalog__BRA__3__KET__ [GEN]
    1:2:1: CELL 0x555557328dc0 <e38980#> {e100ac}  i0 -> MODULE 0x5555572f30e0 <e60293#> {i9ai}  la_ioanalog__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555731eff0 <e8874> {e100ah}  pad -> VAR 0x5555572f8f00 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557326370 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x555557324b40 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557329180 <e38975#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x555557326420 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557324d80 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x555557091500 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731f0e0 <e8879> {e101ah}  vdd -> VAR 0x5555572f9080 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557324ea0 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731f1d0 <e8883> {e102ah}  vss -> VAR 0x5555572f9200 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557324fc0 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731f2c0 <e8887> {e103ah}  vddio -> VAR 0x5555572f9380 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573250e0 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731f3b0 <e8891> {e104ah}  vssio -> VAR 0x5555572f9500 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557325200 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731f4a0 <e8899> {e105ah}  a -> VAR 0x5555572f9800 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573264d0 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x555557325320 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573292c0 <e38977#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x555557326580 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557325560 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x555557091e00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731f590 <e8907> {e106ah}  z -> VAR 0x5555572f9980 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557326630 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x555557325680 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557329400 <e38979#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x5555573266e0 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573258c0 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x555557096000 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731f680 <e8931> {e107ah}  ioring -> VAR 0x5555572f9680 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557326790 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555573259e0 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557326840 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557325b00 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557328c80 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557328f00 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573268f0 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557325c20 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557080380 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: ASSIGN 0x5555570a6210 <e39351#> {e114aj} @dt=0x55555709a270@(sw32)
    1:2:1: CONST 0x55555732c280 <e39188#> {e114as} @dt=0x555557012820@(G/w32)  32'h4
    1:2:2: VARREF 0x5555570a8000 <e39064#> {e114ai} @dt=0x55555709a270@(sw32)  i [LV] => VAR 0x555557096d80 <e38352#> {e59at} @dt=0x55555709a270@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x555557080460 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572f1500 <e39638#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555732db80 <e39469#> {e139ac}  i0 -> MODULE 0x5555572f3560 <e60295#> {k10ai}  la_iovddio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555731fa40 <e9117> {e139ah}  vdd -> VAR 0x5555572ff080 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732a5a0 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731fb30 <e9122> {e140ah}  vss -> VAR 0x5555572ff200 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732a6c0 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731fc20 <e9126> {e141ah}  vddio -> VAR 0x5555572ff380 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732a7e0 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731fd10 <e9130> {e142ah}  vssio -> VAR 0x5555572ff500 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732a900 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555731fe00 <e9154> {e143ah}  ioring -> VAR 0x5555572ff680 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573271e0 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x55555732aa20 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557327290 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555732ab40 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555732da40 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555732dcc0 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557327340 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555732ac60 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555572f1880 <e39559#> {e139ac}  ila_iovddio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573328c0 <e39555#> {e139ac}  i0 -> MODULE 0x5555572f3560 <e60295#> {k10ai}  la_iovddio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573301e0 <e9117> {e139ah}  vdd -> VAR 0x5555572ff080 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732b320 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573302d0 <e9122> {e140ah}  vss -> VAR 0x5555572ff200 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732b440 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573303c0 <e9126> {e141ah}  vddio -> VAR 0x5555572ff380 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732b560 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573304b0 <e9130> {e142ah}  vssio -> VAR 0x5555572ff500 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555732b680 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573305a0 <e9154> {e143ah}  ioring -> VAR 0x5555572ff680 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557327550 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x55555732b7a0 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557327600 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555732b8c0 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557332780 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557332a00 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573276b0 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555732b9e0 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557080540 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555572f1ce0 <e39925#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557333cc0 <e39756#> {e151ac}  i0 -> MODULE 0x5555572f37a0 <e60296#> {l10ai}  la_iovssio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557330960 <e9213> {e151ah}  vdd -> VAR 0x5555572ffe00 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557336240 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557330a50 <e9218> {e152ah}  vss -> VAR 0x555557304000 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557336360 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557330b40 <e9222> {e153ah}  vddio -> VAR 0x555557304180 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557336480 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557330c30 <e9226> {e154ah}  vssio -> VAR 0x555557304300 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573365a0 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557330d20 <e9250> {e155ah}  ioring -> VAR 0x555557304480 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557327ad0 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555573366c0 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557327b80 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573367e0 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557333b80 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557333e00 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557327c30 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557336900 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555733c0e0 <e39846#> {e151ac}  ila_iovssio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557338a00 <e39842#> {e151ac}  i0 -> MODULE 0x5555572f37a0 <e60296#> {l10ai}  la_iovssio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573310e0 <e9213> {e151ah}  vdd -> VAR 0x5555572ffe00 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557336fc0 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573311d0 <e9218> {e152ah}  vss -> VAR 0x555557304000 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573370e0 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573312c0 <e9222> {e153ah}  vddio -> VAR 0x555557304180 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557337200 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573313b0 <e9226> {e154ah}  vssio -> VAR 0x555557304300 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557337320 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573314a0 <e9250> {e155ah}  ioring -> VAR 0x555557304480 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557327e40 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x555557337440 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557327ef0 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557337560 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573388c0 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557338b40 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555733a000 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557337680 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557080620 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x55555733c540 <e40212#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557339e00 <e40043#> {e167ac}  i0 -> MODULE 0x5555572f39e0 <e60297#> {m10ai}  la_iovdd__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557331860 <e9309> {e167ah}  vdd -> VAR 0x555557304a80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557337e60 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557331950 <e9314> {e168ah}  vss -> VAR 0x555557304c00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557342000 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557331a40 <e9318> {e169ah}  vddio -> VAR 0x555557304d80 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557342120 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557331b30 <e9322> {e170ah}  vssio -> VAR 0x555557304f00 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557342240 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557331c20 <e9346> {e171ah}  ioring -> VAR 0x555557305080 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555733a420 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x555557342360 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555733a4d0 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557342480 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557339cc0 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557340000 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555733a580 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573425a0 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555733c8c0 <e40133#> {e167ac}  ila_iovdd__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557340b40 <e40129#> {e167ac}  i0 -> MODULE 0x5555572f39e0 <e60297#> {m10ai}  la_iovdd__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557344000 <e9309> {e167ah}  vdd -> VAR 0x555557304a80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557342c60 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573440f0 <e9314> {e168ah}  vss -> VAR 0x555557304c00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557342d80 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573441e0 <e9318> {e169ah}  vddio -> VAR 0x555557304d80 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557342ea0 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573442d0 <e9322> {e170ah}  vssio -> VAR 0x555557304f00 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557342fc0 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573443c0 <e9346> {e171ah}  ioring -> VAR 0x555557305080 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555733a790 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x5555573430e0 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555733a840 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557343200 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557340a00 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557340c80 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555733a8f0 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557343320 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557080700 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x55555733cd20 <e40499#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557348000 <e40330#> {e183ac}  i0 -> MODULE 0x5555572f3c20 <e60298#> {n10ai}  la_iovss__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557344780 <e9405> {e183ah}  vdd -> VAR 0x555557305680 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557343b00 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557344870 <e9410> {e184ah}  vss -> VAR 0x555557305800 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557343c20 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557344960 <e9414> {e185ah}  vddio -> VAR 0x555557305980 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557343d40 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557344a50 <e9418> {e186ah}  vssio -> VAR 0x555557305b00 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557343e60 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557344b40 <e9442> {e187ah}  ioring -> VAR 0x555557305c80 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555733ad10 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x55555734a000 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555733adc0 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555734a120 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557341e00 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557348140 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555733ae70 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555734a240 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555733d0a0 <e40420#> {e183ac}  ila_iovss__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557348c80 <e40416#> {e183ac}  i0 -> MODULE 0x5555572f3c20 <e60298#> {n10ai}  la_iovss__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557344f00 <e9405> {e183ah}  vdd -> VAR 0x555557305680 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734a900 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557344ff0 <e9410> {e184ah}  vss -> VAR 0x555557305800 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734aa20 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573450e0 <e9414> {e185ah}  vddio -> VAR 0x555557305980 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734ab40 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573451d0 <e9418> {e186ah}  vssio -> VAR 0x555557305b00 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734ac60 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573452c0 <e9442> {e187ah}  ioring -> VAR 0x555557305c80 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555733b080 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x55555734ad80 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555733b130 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555734aea0 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557348b40 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557348dc0 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555733b1e0 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555734afc0 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555570807e0 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x55555733d500 <e40786#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555734c140 <e40617#> {e199ac}  i0 -> MODULE 0x5555572f3e60 <e60299#> {o9ai}  la_ioclamp__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557345680 <e9501> {e199ah}  vdd -> VAR 0x55555730a300 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734b7a0 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557345770 <e9506> {e200ah}  vss -> VAR 0x55555730a480 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734b8c0 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557345860 <e9510> {e201ah}  vddio -> VAR 0x55555730a600 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734b9e0 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557345950 <e9514> {e202ah}  vssio -> VAR 0x55555730a780 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734bb00 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557345a40 <e9538> {e203ah}  ioring -> VAR 0x55555730a900 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555733b600 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x55555734bc20 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555733b6b0 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555734bd40 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555734c000 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555734c280 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555733b760 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555734be60 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555733d880 <e40707#> {e199ac}  ila_ioclamp__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x55555734cdc0 <e40703#> {e199ac}  i0 -> MODULE 0x5555572f3e60 <e60299#> {o9ai}  la_ioclamp__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557345e00 <e9501> {e199ah}  vdd -> VAR 0x55555730a300 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734e5a0 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557345ef0 <e9506> {e200ah}  vss -> VAR 0x55555730a480 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734e6c0 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352000 <e9510> {e201ah}  vddio -> VAR 0x55555730a600 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734e7e0 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573520f0 <e9514> {e202ah}  vssio -> VAR 0x55555730a780 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734e900 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573521e0 <e9538> {e203ah}  ioring -> VAR 0x55555730a900 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555733b970 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x55555734ea20 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555733ba20 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555734eb40 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555734cc80 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555734cf00 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555733bad0 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555734ec60 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555570808c0 <e40802#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x5555570af2c0 <e9606> {e215ac}  i0 -> MODULE 0x55555730c120 <e60300#> {p10ai}  la_iopoc__Sz14_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555570b61e0 <e9568> {e215ah}  vdd -> VAR 0x55555730af00 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570b5440 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x555557091800 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b62d0 <e9573> {e216ah}  vss -> VAR 0x55555730b080 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570b5560 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x555557091680 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b63c0 <e9577> {e217ah}  vddio -> VAR 0x55555730b200 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570b5680 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x555557091980 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b64b0 <e9581> {e218ah}  vssio -> VAR 0x55555730b380 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555570b57a0 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x555557091b00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555570b65a0 <e9605> {e219ah}  ioring -> VAR 0x55555730b500 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555570b29a0 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x5555570b58c0 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555570b2a50 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555570b59e0 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x555557090600 <e38277#> {e25aw} @dt=0x55555708ed00@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555570af400 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555570af540 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555570b2b00 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555570b5b00 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x555557091c80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x5555570ba000 <e60270#> {g10ai}  la_iocut__Sz14_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x555557097080 <e41486#> {g12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b9e00 <e21416#> {d189am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557097200 <e41494#> {g13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570b9cc0 <e21412#> {d188at} @dt=0x555556c89a00@(w16)  16'h4e4f
    1:2: VAR 0x555557097380 <e41502#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555570be000 <e21420#> {d190an} @dt=0x555556c89d40@(w5)  5'h8
    1:2: VAR 0x555557097500 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709a820 <e9764> {g18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557097680 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709a8f0 <e9770> {g20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557097800 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709a9c0 <e9777> {g21as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557097980 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709aa90 <e9784> {g22as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557097b00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709ab60 <e9815> {g23al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555570b2c60 <e9813> {g23al}
    1:2:1:1:2: SUB 0x5555570b2d10 <e9804> {g23ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ba120 <e11654> {g23am} @dt=0@  RINGW [RV] <- VAR 0x555557097380 <e41502#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555570b97c0 <e9796> {g23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570b9900 <e9805> {g23au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557097c80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709ac30 <e9829> {g25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557097e00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709ad00 <e9836> {g26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555570bc000 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709add0 <e9843> {g27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555570bc180 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555709aea0 <e9874> {g28al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555570b2dc0 <e9872> {g28al}
    1:2:1:1:2: SUB 0x5555570b2e70 <e9863> {g28ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ba240 <e11657> {g28am} @dt=0@  RINGW [RV] <- VAR 0x555557097380 <e41502#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555570b9a40 <e9855> {g28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555570b9b80 <e9864> {g28au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555570fec60 <e60271#> {f10ai}  la_iocorner__Sz8_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x5555570bc900 <e41510#> {f11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557101400 <e24230#> {d113ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555570bca80 <e41518#> {f12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571012c0 <e24226#> {d112aw} @dt=0x555556f3dee0@(w16)  16'h4541
    1:2: VAR 0x5555570bcc00 <e41526#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557101540 <e24234#> {d114aq} @dt=0x555556f68270@(w5)  5'h8
    1:2: VAR 0x5555570bcd80 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571029c0 <e9661> {f16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555570bcf00 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557102a90 <e9667> {f17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555570bd080 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557102b60 <e9674> {f18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555570bd200 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557102c30 <e9681> {f19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555570bd380 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557102d00 <e9712> {f20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555570fd130 <e9710> {f20al}
    1:2:1:1:2: SUB 0x5555570fd1e0 <e9701> {f20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570fed80 <e11660> {f20am} @dt=0@  RINGW [RV] <- VAR 0x5555570bcc00 <e41526#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557101040 <e9693> {f20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557101180 <e9702> {f20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555570feea0 <e60272#> {e14ai}  la_iosection__pi7  L4 [1ps]
    1:2: VAR 0x5555570bd500 <e41534#> {e15aw} @dt=0x55555710a680@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555712da40 <e25032#> {d138be} @dt=0x555556f3dee0@(w16)  16'h4541
    1:2: VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555712db80 <e25036#> {d139an} @dt=0x5555570c6ea0@(w8)  8'h3
    1:2: VAR 0x5555570bd800 <e41550#> {e17aw} @dt=0x55555710a820@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555712dcc0 <e25040#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x5555570bd980 <e41558#> {e18aw} @dt=0x55555710a8f0@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555712de00 <e25044#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x5555570bdb00 <e41566#> {e19aw} @dt=0x55555710a9c0@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134000 <e25048#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x5555570bdc80 <e41574#> {e20aw} @dt=0x55555710aa90@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134140 <e25052#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x5555570bde00 <e41582#> {e21aw} @dt=0x55555710ab60@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134280 <e25056#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555710e000 <e41590#> {e22aw} @dt=0x55555710ac30@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571343c0 <e25060#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555710e180 <e41598#> {e23aw} @dt=0x55555710ad00@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134500 <e25064#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555710e300 <e41606#> {e24aw} @dt=0x55555710add0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134640 <e25068#> {d147aq} @dt=0x555556f681a0@(w5)  5'h8
    1:2: VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134780 <e25072#> {d148ar} @dt=0x555556f68270@(w5)  5'h8
    1:2: VAR 0x55555710e600 <e41622#> {e26aw} @dt=0x55555710af70@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571348c0 <e25076#> {d149ar} @dt=0x555556f684e0@(w1)  1'h1
    1:2: VAR 0x55555710e780 <e41630#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134a00 <e25080#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710e900 <e41638#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134c80 <e25088#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710ea80 <e41646#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134b40 <e25084#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710ec00 <e41654#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134dc0 <e25092#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710ed80 <e41662#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557134f00 <e25096#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710ef00 <e41670#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557135040 <e25100#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710f080 <e41678#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557135180 <e25104#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710f200 <e41686#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571352c0 <e25108#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710b6c0 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571100b0 <e8137> {e38al}
    1:2:1:1:2: SUB 0x555557110160 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570fefc0 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571123c0 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557112500 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710b790 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710b860 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710b930 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710ba00 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710bad0 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110210 <e8202> {e44al}
    1:2:1:1:2: SUB 0x5555571102c0 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff0e0 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557112640 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557112780 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710bba0 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110370 <e8240> {e46al}
    1:2:1:1:2: SUB 0x555557110420 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff200 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571128c0 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557112a00 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710bc70 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571104d0 <e8278> {e47am}
    1:2:1:1:2: SUB 0x555557110580 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff320 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557112b40 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557112c80 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114000 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710bd40 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110630 <e8316> {e48al}
    1:2:1:1:2: SUB 0x5555571106e0 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff440 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557112dc0 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557112f00 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114180 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710be10 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110790 <e8354> {e49al}
    1:2:1:1:2: SUB 0x555557110840 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff560 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557113040 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557113180 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114300 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555710bee0 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571108f0 <e8392> {e50al}
    1:2:1:1:2: SUB 0x5555571109a0 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff680 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571132c0 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557113400 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114480 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557116000 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110a50 <e8430> {e51al}
    1:2:1:1:2: SUB 0x555557110b00 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff7a0 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557113540 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557113680 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114600 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571160d0 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110bb0 <e8468> {e52al}
    1:2:1:1:2: SUB 0x555557110c60 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff8c0 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571137c0 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557113900 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114780 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571161a0 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110d10 <e8506> {e53al}
    1:2:1:1:2: SUB 0x555557110dc0 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555570ff9e0 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557113a40 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557113b80 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114900 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557116270 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557110e70 <e8553> {e54al}
    1:2:1:1:2: SUB 0x555557110f20 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x555557110fd0 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555570ffb00 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555557113cc0 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555557113e00 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557118000 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114a80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557116340 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557111080 <e8597> {e55al}
    1:2:1:1:2: SUB 0x555557111130 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x5555571111e0 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555570ffc20 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x5555570bd680 <e41542#> {e16aw} @dt=0x55555710a750@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x5555570ffd40 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x55555710e300 <e41606#> {e24aw} @dt=0x55555710add0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557118140 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557118280 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557114c00 <e41689#> {e59at} @dt=0x555557116410@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x5555570815e0 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x55555733dce0 <e41911#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555735c000 <e41829#> {e70ac}  i0 -> MODULE 0x5555573867e0 <e60301#> {h17ai}  la_iobidir__Sz8_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573525a0 <e8667> {e71ah}  z -> VAR 0x55555738a600 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555733bef0 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x55555734f440 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735c640 <e41808#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735e000 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555734f680 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352690 <e8676> {e73ah}  pad -> VAR 0x55555730bc80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735e0b0 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x55555734f7a0 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735c780 <e41810#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735e160 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555734f9e0 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352780 <e8680> {e74ah}  vdd -> VAR 0x55555730be00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734fb00 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352870 <e8684> {e75ah}  vss -> VAR 0x55555738a000 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734fc20 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352960 <e8688> {e76ah}  vddio -> VAR 0x55555738a180 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734fd40 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352a50 <e8692> {e77ah}  vssio -> VAR 0x55555738a300 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555734fe60 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352b40 <e8716> {e78ah}  ioring -> VAR 0x55555738b200 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555735e210 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x555557360000 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555735e2c0 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557360120 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557359e00 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555735c140 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735e370 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557360240 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352c30 <e8724> {e80ah}  a -> VAR 0x55555738a480 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735e420 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x555557360360 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735c8c0 <e41812#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735e4d0 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573605a0 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352d20 <e8732> {e81ah}  ie -> VAR 0x55555738a780 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735e580 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x5555573606c0 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x555557114000 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735ca00 <e41814#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735e630 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557360900 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x555557114000 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352e10 <e8740> {e82ah}  oe -> VAR 0x55555738a900 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735e6e0 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x555557360a20 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x555557114180 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735cb40 <e41816#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735e790 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557360c60 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x555557114180 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352f00 <e8748> {e83ah}  pe -> VAR 0x55555738aa80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735e840 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x555557360d80 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x555557114300 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735cc80 <e41818#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735e8f0 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557360fc0 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x555557114300 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557352ff0 <e8756> {e84ah}  ps -> VAR 0x55555738ac00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735e9a0 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x5555573610e0 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x555557114480 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735cdc0 <e41820#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735ea50 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557361320 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x555557114480 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573530e0 <e8764> {e85ah}  sr -> VAR 0x55555738ad80 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735eb00 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x555557361440 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x555557114600 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735cf00 <e41822#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735ebb0 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557361680 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x555557114600 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573531d0 <e8772> {e86ah}  st -> VAR 0x55555738af00 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735ec60 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555573617a0 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x555557114780 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555735d040 <e41824#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735ed10 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573619e0 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x555557114780 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573532c0 <e8796> {e87ah}  ds -> VAR 0x55555738b080 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555735edc0 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x555557361b00 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x555557114900 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555735ee70 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555735d180 <e41826#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x55555735c280 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x55555735c3c0 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x55555735ef20 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557361d40 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x555557114900 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573533b0 <e8810> {e88ah}  cfg -> VAR 0x55555738b380 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555735efd0 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x555557361e60 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557114a80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555735f080 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555735d2c0 <e41828#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x555557362120 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x55555710e300 <e41606#> {e24aw} @dt=0x55555710add0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x555557362240 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x55555710e300 <e41606#> {e24aw} @dt=0x55555710add0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x55555735f130 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557362360 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x555557114a80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555570816c0 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573641c0 <e42198#> {e100ac}  ila_ioanalog__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557366b40 <e42116#> {e100ac}  i0 -> MODULE 0x555557387680 <e60302#> {i9ai}  la_ioanalog__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557353860 <e8874> {e100ah}  pad -> VAR 0x55555738b980 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735f760 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x555557362c60 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557366f00 <e42111#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x55555735f810 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557362ea0 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557353950 <e8879> {e101ah}  vdd -> VAR 0x55555738bb00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557362fc0 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557353a40 <e8883> {e102ah}  vss -> VAR 0x55555738bc80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573630e0 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557353b30 <e8887> {e103ah}  vddio -> VAR 0x55555738be00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557363200 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557353c20 <e8891> {e104ah}  vssio -> VAR 0x555557390000 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557363320 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557353d10 <e8899> {e105ah}  a -> VAR 0x555557390300 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735f8c0 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x555557363440 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557367040 <e42113#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x55555735f970 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557363680 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557353e00 <e8907> {e106ah}  z -> VAR 0x555557390480 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555735fa20 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x5555573637a0 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557367180 <e42115#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x55555735fad0 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573639e0 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557353ef0 <e8931> {e107ah}  ioring -> VAR 0x555557390180 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555735fb80 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x555557363b00 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555735fc30 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557363c20 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557366a00 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557366c80 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555735fce0 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557363d40 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555570817a0 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: BEGIN 0x555557364620 <e42578#> {e119ac}  ila_ioxtal__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x555557371180 <e42496#> {e119ac}  i0 -> MODULE 0x5555573878c0 <e60303#> {j9ai}  la_ioxtal__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573682d0 <e9001> {e119ah}  pad -> VAR 0x555557390a80 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555736e420 <e9002> {e119as}
    1:2:1:1:1:1: VARREF 0x55555736a5a0 <e11894> {e119ap} @dt=0@  pad [LV] => VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557371540 <e42491#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x55555736e4d0 <e14717> {e119as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555736a7e0 <e14716> {e119ap} @dt=0@  pad [RV] <- VAR 0x55555710f380 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573683c0 <e9006> {e120ah}  vdd -> VAR 0x555557390c00 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555736a900 <e11900> {e120ap} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573684b0 <e9010> {e121ah}  vss -> VAR 0x555557390d80 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555736aa20 <e11903> {e121ap} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573685a0 <e9014> {e122ah}  vddio -> VAR 0x555557390f00 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555736ab40 <e11906> {e122ap} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557368690 <e9018> {e123ah}  vssio -> VAR 0x555557391080 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555736ac60 <e11909> {e123ap} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557368780 <e9026> {e124ah}  a -> VAR 0x555557391380 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555736e580 <e9025> {e124aq}
    1:2:1:1:1:1: VARREF 0x55555736ad80 <e11912> {e124ap} @dt=0@  a [RV] <- VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557371680 <e42493#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x55555736e630 <e14720> {e124aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555736afc0 <e14719> {e124ap} @dt=0@  a [RV] <- VAR 0x55555710fc80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557368870 <e9034> {e125ah}  z -> VAR 0x555557391500 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555736e6e0 <e9033> {e125aq}
    1:2:1:1:1:1: VARREF 0x55555736b0e0 <e11918> {e125ap} @dt=0@  z [LV] => VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573717c0 <e42495#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x55555736e790 <e14723> {e125aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555736b320 <e14722> {e125ap} @dt=0@  z [RV] <- VAR 0x55555710fe00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557368960 <e9058> {e126ah}  ioring -> VAR 0x555557391200 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555736e840 <e9057> {e126av}
    1:2:1:1:1:1: VARREF 0x55555736b440 <e11924> {e126ap} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555736e8f0 <e9054> {e126bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555736b560 <e11927> {e126aw} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557371040 <e9045> {e126bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573712c0 <e9055> {e126be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555736e9a0 <e14726> {e126av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555736b680 <e14725> {e126ap} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557081880 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x555557364a80 <e42778#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557372a00 <e42696#> {e139ac}  i0 -> MODULE 0x555557387b00 <e60304#> {k10ai}  la_iovddio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557368d20 <e9117> {e139ah}  vdd -> VAR 0x555557391b00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555736be60 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557368e10 <e9122> {e140ah}  vss -> VAR 0x555557391c80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557376000 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557368f00 <e9126> {e141ah}  vddio -> VAR 0x555557391e00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557376120 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557368ff0 <e9130> {e142ah}  vssio -> VAR 0x555557396000 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557376240 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573690e0 <e9154> {e143ah}  ioring -> VAR 0x555557396180 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555736edc0 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x555557376360 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555736ee70 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557376480 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573728c0 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557372b40 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555736ef20 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573765a0 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557081960 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x555557364ee0 <e42978#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557373e00 <e42896#> {e151ac}  i0 -> MODULE 0x555557387d40 <e60305#> {l10ai}  la_iovssio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573694a0 <e9213> {e151ah}  vdd -> VAR 0x555557396780 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557376d80 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557369590 <e9218> {e152ah}  vss -> VAR 0x555557396900 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557376ea0 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557369680 <e9222> {e153ah}  vddio -> VAR 0x555557396a80 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557376fc0 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557369770 <e9226> {e154ah}  vssio -> VAR 0x555557396c00 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573770e0 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557369860 <e9250> {e155ah}  ioring -> VAR 0x555557396d80 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555736f340 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x555557377200 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555736f3f0 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557377320 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557373cc0 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557378000 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555736f4a0 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557377440 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557081a40 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x555557365340 <e43178#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573792c0 <e43096#> {e167ac}  i0 -> MODULE 0x55555739a000 <e60306#> {m10ai}  la_iovdd__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557369c20 <e9309> {e167ah}  vdd -> VAR 0x555557397380 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557377c20 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557369d10 <e9314> {e168ah}  vss -> VAR 0x555557397500 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557377d40 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557369e00 <e9318> {e169ah}  vddio -> VAR 0x555557397680 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557377e60 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557369ef0 <e9322> {e170ah}  vssio -> VAR 0x555557397800 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737c000 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737e000 <e9346> {e171ah}  ioring -> VAR 0x555557397980 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555736f8c0 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x55555737c120 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555736f970 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555737c240 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557379180 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557379400 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555736fa20 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555737c360 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557081b20 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573657a0 <e43378#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557380780 <e43296#> {e183ac}  i0 -> MODULE 0x55555739a240 <e60307#> {n10ai}  la_iovss__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555737e3c0 <e9405> {e183ah}  vdd -> VAR 0x55555739c000 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737cb40 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737e4b0 <e9410> {e184ah}  vss -> VAR 0x55555739c180 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737cc60 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737e5a0 <e9414> {e185ah}  vddio -> VAR 0x55555739c300 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737cd80 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737e690 <e9418> {e186ah}  vssio -> VAR 0x55555739c480 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737cea0 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737e780 <e9442> {e187ah}  ioring -> VAR 0x55555739c600 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555736fe40 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x55555737cfc0 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555736fef0 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555737d0e0 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557380640 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573808c0 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557382000 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555737d200 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557081c00 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x555557365c00 <e43578#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557381b80 <e43496#> {e199ac}  i0 -> MODULE 0x55555739a480 <e60308#> {o9ai}  la_ioclamp__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555737eb40 <e9501> {e199ah}  vdd -> VAR 0x55555739cc00 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737d9e0 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737ec30 <e9506> {e200ah}  vss -> VAR 0x55555739cd80 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737db00 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737ed20 <e9510> {e201ah}  vddio -> VAR 0x55555739cf00 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737dc20 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737ee10 <e9514> {e202ah}  vssio -> VAR 0x55555739d080 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555737dd40 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737ef00 <e9538> {e203ah}  ioring -> VAR 0x55555739d200 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557382420 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x55555737de60 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573824d0 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557386000 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557381a40 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557381cc0 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557382580 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557386120 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557081ce0 <e43594#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x55555712d680 <e9606> {e215ac}  i0 -> MODULE 0x55555739a6c0 <e60309#> {p10ai}  la_iopoc__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555571325a0 <e9568> {e215ah}  vdd -> VAR 0x55555739d800 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557130d80 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x55555710f680 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557132690 <e9573> {e216ah}  vss -> VAR 0x55555739d980 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557130ea0 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x55555710f500 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557132780 <e9577> {e217ah}  vddio -> VAR 0x55555739db00 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557130fc0 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x55555710f800 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557132870 <e9581> {e218ah}  vssio -> VAR 0x55555739dc80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571310e0 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x55555710f980 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557132960 <e9605> {e219ah}  ioring -> VAR 0x55555739de00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557127b80 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x555557131200 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557127c30 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557131320 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x55555710e480 <e41614#> {e25aw} @dt=0x55555710aea0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555712d7c0 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555712d900 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557127ce0 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557131440 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x55555710fb00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x5555571318c0 <e60273#> {e14ai}  la_iosection__pi8  L4 [1ps]
    1:2: VAR 0x555557114f00 <e44127#> {e15aw} @dt=0x55555713dd40@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571617c0 <e25940#> {d138be} @dt=0x555556f3dee0@(w16)  16'h4541
    1:2: VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557161900 <e25944#> {d139an} @dt=0x5555570c7d40@(w8)  8'h4
    1:2: VAR 0x555557115200 <e44143#> {e17aw} @dt=0x55555713dee0@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557161a40 <e25948#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557115380 <e44151#> {e18aw} @dt=0x555557140000@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557161b80 <e25952#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557115500 <e44159#> {e19aw} @dt=0x5555571400d0@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557161cc0 <e25956#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h0
    1:2: VAR 0x555557115680 <e44167#> {e20aw} @dt=0x5555571401a0@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557161e00 <e25960#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557115800 <e44175#> {e21aw} @dt=0x555557140270@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c000 <e25964#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557115980 <e44183#> {e22aw} @dt=0x555557140340@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c140 <e25968#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557115b00 <e44191#> {e23aw} @dt=0x555557140410@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c280 <e25972#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557115c80 <e44199#> {e24aw} @dt=0x5555571404e0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c3c0 <e25976#> {d147aq} @dt=0x555556f681a0@(w5)  5'h8
    1:2: VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c500 <e25980#> {d148ar} @dt=0x555556f68270@(w5)  5'h8
    1:2: VAR 0x555557144000 <e44215#> {e26aw} @dt=0x555557140680@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c640 <e25984#> {d149ar} @dt=0x555556f684e0@(w1)  1'h1
    1:2: VAR 0x555557144180 <e44223#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c780 <e25988#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144300 <e44231#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716ca00 <e25996#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144480 <e44239#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716c8c0 <e25992#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144600 <e44247#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716cb40 <e26000#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144780 <e44255#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716cc80 <e26004#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144900 <e44263#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716cdc0 <e26008#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144a80 <e44271#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716cf00 <e26012#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144c00 <e44279#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716d040 <e26016#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557140dd0 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557136bb0 <e8137> {e38al}
    1:2:1:1:2: SUB 0x555557136c60 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571319e0 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557146140 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557146280 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557140ea0 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557140f70 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141040 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141110 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571411e0 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557136d10 <e8202> {e44al}
    1:2:1:1:2: SUB 0x555557136dc0 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557131b00 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571463c0 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557146500 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571412b0 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557136e70 <e8240> {e46al}
    1:2:1:1:2: SUB 0x555557136f20 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557131c20 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557146640 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557146780 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141380 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557136fd0 <e8278> {e47am}
    1:2:1:1:2: SUB 0x555557137080 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557131d40 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571468c0 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557146a00 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557145980 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141450 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557137130 <e8316> {e48al}
    1:2:1:1:2: SUB 0x5555571371e0 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557131e60 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557146b40 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557146c80 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557145b00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141520 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557137290 <e8354> {e49al}
    1:2:1:1:2: SUB 0x555557137340 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557148000 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557146dc0 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557146f00 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557145c80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571415f0 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571373f0 <e8392> {e50al}
    1:2:1:1:2: SUB 0x5555571374a0 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557148120 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557147040 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557147180 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557145e00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571416c0 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557137550 <e8430> {e51al}
    1:2:1:1:2: SUB 0x555557137600 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557148240 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571472c0 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557147400 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555714a000 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141790 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571376b0 <e8468> {e52al}
    1:2:1:1:2: SUB 0x555557137760 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557148360 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557147540 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557147680 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555714a180 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141860 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557137810 <e8506> {e53al}
    1:2:1:1:2: SUB 0x5555571378c0 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557148480 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571477c0 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557147900 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555714a300 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141930 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557137970 <e8553> {e54al}
    1:2:1:1:2: SUB 0x555557137a20 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x555557137ad0 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555571485a0 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555557147a40 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555557147b80 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557147cc0 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555714a480 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557141a00 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557137b80 <e8597> {e55al}
    1:2:1:1:2: SUB 0x555557137c30 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x555557137ce0 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555571486c0 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x555557115080 <e44135#> {e16aw} @dt=0x55555713de10@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x5555571487e0 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x555557115c80 <e44199#> {e24aw} @dt=0x5555571404e0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557147e00 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555714c000 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555714a600 <e44282#> {e59at} @dt=0x555557141ad0@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x555557081dc0 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573ac0e0 <e44613#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573a1e00 <e44422#> {e70ac}  i0 -> MODULE 0x5555573867e0 <e60301#> {h17ai}  la_iobidir__Sz8_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555737f2c0 <e8667> {e71ah}  z -> VAR 0x55555738a600 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a24d0 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x55555739aa20 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6500 <e44401#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a2580 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555739ac60 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737f3b0 <e8676> {e73ah}  pad -> VAR 0x55555730bc80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a2630 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x55555739ad80 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6640 <e44403#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a26e0 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555739afc0 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737f4a0 <e8680> {e74ah}  vdd -> VAR 0x55555730be00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555739b0e0 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737f590 <e8684> {e75ah}  vss -> VAR 0x55555738a000 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555739b200 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737f680 <e8688> {e76ah}  vddio -> VAR 0x55555738a180 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555739b320 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737f770 <e8692> {e77ah}  vssio -> VAR 0x55555738a300 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555739b440 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737f860 <e8716> {e78ah}  ioring -> VAR 0x55555738b200 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573a2790 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x55555739b560 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573a2840 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555739b680 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573a1cc0 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573a6000 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a28f0 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555739b7a0 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737f950 <e8724> {e80ah}  a -> VAR 0x55555738a480 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a29a0 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x55555739b8c0 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6780 <e44405#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a2a50 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555739bb00 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737fa40 <e8732> {e81ah}  ie -> VAR 0x55555738a780 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a2b00 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x55555739bc20 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x555557145980 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a68c0 <e44407#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a2bb0 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555739be60 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x555557145980 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737fb30 <e8740> {e82ah}  oe -> VAR 0x55555738a900 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a2c60 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x5555573a8000 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x555557145b00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6a00 <e44409#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a2d10 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573a8240 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x555557145b00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737fc20 <e8748> {e83ah}  pe -> VAR 0x55555738aa80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a2dc0 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x5555573a8360 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x555557145c80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6b40 <e44411#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a2e70 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573a85a0 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x555557145c80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737fd10 <e8756> {e84ah}  ps -> VAR 0x55555738ac00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a2f20 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x5555573a86c0 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x555557145e00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6c80 <e44413#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a2fd0 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573a8900 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x555557145e00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737fe00 <e8764> {e85ah}  sr -> VAR 0x55555738ad80 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a3080 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x5555573a8a20 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x55555714a000 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6dc0 <e44415#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a3130 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573a8c60 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x55555714a000 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555737fef0 <e8772> {e86ah}  st -> VAR 0x55555738af00 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a31e0 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555573a8d80 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x55555714a180 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573a6f00 <e44417#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a3290 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573a8fc0 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x55555714a180 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aa000 <e8796> {e87ah}  ds -> VAR 0x55555738b080 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573a3340 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x5555573a90e0 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x55555714a300 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573a33f0 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555573a7040 <e44419#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555573a6140 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x5555573a6280 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x5555573a34a0 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573a9320 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x55555714a300 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aa0f0 <e8810> {e88ah}  cfg -> VAR 0x55555738b380 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573a3550 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x5555573a9440 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555714a480 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573a3600 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555573a7180 <e44421#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x5555573a9680 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555557115c80 <e44199#> {e24aw} @dt=0x5555571404e0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555573a97a0 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555557115c80 <e44199#> {e24aw} @dt=0x5555571404e0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555573a36b0 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573a98c0 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555714a480 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555573ac460 <e44534#> {e70ac}  ila_iobidir__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573a7b80 <e44530#> {e70ac}  i0 -> MODULE 0x5555573867e0 <e60301#> {h17ai}  la_iobidir__Sz8_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573aa5a0 <e8667> {e71ah}  z -> VAR 0x55555738a600 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a38c0 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x5555573ae120 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b4280 <e44509#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573a3970 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573ae360 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aa690 <e8676> {e73ah}  pad -> VAR 0x55555730bc80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a3a20 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x5555573ae480 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b43c0 <e44511#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573a3ad0 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573ae6c0 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aa780 <e8680> {e74ah}  vdd -> VAR 0x55555730be00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573ae7e0 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aa870 <e8684> {e75ah}  vss -> VAR 0x55555738a000 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573ae900 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aa960 <e8688> {e76ah}  vddio -> VAR 0x55555738a180 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573aea20 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aaa50 <e8692> {e77ah}  vssio -> VAR 0x55555738a300 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573aeb40 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aab40 <e8716> {e78ah}  ioring -> VAR 0x55555738b200 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573a3b80 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x5555573aec60 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573a3c30 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573aed80 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573a7a40 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573a7cc0 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573a3ce0 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573aeea0 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aac30 <e8724> {e80ah}  a -> VAR 0x55555738a480 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a3d90 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x5555573aefc0 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b4500 <e44513#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573a3e40 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573af200 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aad20 <e8732> {e81ah}  ie -> VAR 0x55555738a780 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573a3ef0 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x5555573af320 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x555557145980 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b4640 <e44515#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573b0000 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573af560 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x555557145980 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aae10 <e8740> {e82ah}  oe -> VAR 0x55555738a900 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b00b0 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x5555573af680 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x555557145b00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b4780 <e44517#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573b0160 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573af8c0 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x555557145b00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aaf00 <e8748> {e83ah}  pe -> VAR 0x55555738aa80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b0210 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x5555573af9e0 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x555557145c80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b48c0 <e44519#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573b02c0 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573afc20 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x555557145c80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aaff0 <e8756> {e84ah}  ps -> VAR 0x55555738ac00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b0370 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x5555573afd40 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x555557145e00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b4a00 <e44521#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573b0420 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573b2000 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x555557145e00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ab0e0 <e8764> {e85ah}  sr -> VAR 0x55555738ad80 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b04d0 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x5555573b2120 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x55555714a000 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b4b40 <e44523#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573b0580 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573b2360 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x55555714a000 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ab1d0 <e8772> {e86ah}  st -> VAR 0x55555738af00 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b0630 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555573b2480 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x55555714a180 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b4c80 <e44525#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555573b06e0 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573b26c0 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x55555714a180 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ab2c0 <e8796> {e87ah}  ds -> VAR 0x55555738b080 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573b0790 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x5555573b27e0 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x55555714a300 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573b0840 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555573b4dc0 <e44527#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: CONST 0x5555573a7e00 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x5555573b4000 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x5555573b08f0 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573b2a20 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x55555714a300 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ab3b0 <e8810> {e88ah}  cfg -> VAR 0x55555738b380 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573b09a0 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x5555573b2b40 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555714a480 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573b0a50 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555573b4f00 <e44529#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x5555573b2d80 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555557115c80 <e44199#> {e24aw} @dt=0x5555571404e0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555573b2ea0 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555557115c80 <e44199#> {e24aw} @dt=0x5555571404e0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555573b0b00 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573b2fc0 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555714a480 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557081ea0 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573ac8c0 <e44993#> {e100ac}  ila_ioanalog__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x5555573b6780 <e44818#> {e100ac}  i0 -> MODULE 0x555557387680 <e60302#> {i9ai}  la_ioanalog__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573ab860 <e8874> {e100ah}  pad -> VAR 0x55555738b980 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b1130 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x5555573b38c0 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b6b40 <e44813#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555573b11e0 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573b3b00 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ab950 <e8879> {e101ah}  vdd -> VAR 0x55555738bb00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573b3c20 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573aba40 <e8883> {e102ah}  vss -> VAR 0x55555738bc80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573b3d40 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573abb30 <e8887> {e103ah}  vddio -> VAR 0x55555738be00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573b3e60 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573abc20 <e8891> {e104ah}  vssio -> VAR 0x555557390000 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573ba000 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573abd10 <e8899> {e105ah}  a -> VAR 0x555557390300 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b1290 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x5555573ba120 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b6c80 <e44815#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555573b1340 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573ba360 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573abe00 <e8907> {e106ah}  z -> VAR 0x555557390480 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b13f0 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x5555573ba480 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b6dc0 <e44817#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555573b14a0 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573ba6c0 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573abef0 <e8931> {e107ah}  ioring -> VAR 0x555557390180 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573b1550 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555573ba7e0 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573b1600 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573ba900 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573b6640 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573b68c0 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573b16b0 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573baa20 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555573acc40 <e44914#> {e100ac}  ila_ioanalog__BRA__3__KET__ [GEN]
    1:2:1: CELL 0x5555573b77c0 <e44910#> {e100ac}  i0 -> MODULE 0x555557387680 <e60302#> {i9ai}  la_ioanalog__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573bc2d0 <e8874> {e100ah}  pad -> VAR 0x55555738b980 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b18c0 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x5555573bb0e0 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b7b80 <e44905#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x5555573b1970 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573bb320 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x555557144d80 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bc3c0 <e8879> {e101ah}  vdd -> VAR 0x55555738bb00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bb440 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bc4b0 <e8883> {e102ah}  vss -> VAR 0x55555738bc80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bb560 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bc5a0 <e8887> {e103ah}  vddio -> VAR 0x55555738be00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bb680 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bc690 <e8891> {e104ah}  vssio -> VAR 0x555557390000 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bb7a0 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bc780 <e8899> {e105ah}  a -> VAR 0x555557390300 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b1a20 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x5555573bb8c0 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b7cc0 <e44907#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x5555573b1ad0 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573bbb00 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x555557145680 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bc870 <e8907> {e106ah}  z -> VAR 0x555557390480 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573b1b80 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x5555573bbc20 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573b7e00 <e44909#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x5555573b1c30 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573bbe60 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x555557145800 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bc960 <e8931> {e107ah}  ioring -> VAR 0x555557390180 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573b1ce0 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555573be000 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573b1d90 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573be120 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573b7680 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573b7900 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573b1e40 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573be240 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557158000 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: ASSIGN 0x55555714fef0 <e45281#> {e114aj} @dt=0x555557141ad0@(sw32)
    1:2:1: CONST 0x5555573c0c80 <e45118#> {e114as} @dt=0x555557012820@(G/w32)  32'h4
    1:2:2: VARREF 0x555557156360 <e44994#> {e114ai} @dt=0x555557141ad0@(sw32)  i [LV] => VAR 0x55555714a600 <e44282#> {e59at} @dt=0x555557141ad0@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x5555571580e0 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573ad180 <e45568#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573c6640 <e45399#> {e139ac}  i0 -> MODULE 0x555557387b00 <e60304#> {k10ai}  la_iovddio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573bcd20 <e9117> {e139ah}  vdd -> VAR 0x555557391b00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573beb40 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bce10 <e9122> {e140ah}  vss -> VAR 0x555557391c80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bec60 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bcf00 <e9126> {e141ah}  vddio -> VAR 0x555557391e00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bed80 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bcff0 <e9130> {e142ah}  vssio -> VAR 0x555557396000 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573beea0 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bd0e0 <e9154> {e143ah}  ioring -> VAR 0x555557396180 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573c2790 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x5555573befc0 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573c2840 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573bf0e0 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573c6500 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573c6780 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573c28f0 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573bf200 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555573ad500 <e45489#> {e139ac}  ila_iovddio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573c72c0 <e45485#> {e139ac}  i0 -> MODULE 0x555557387b00 <e60304#> {k10ai}  la_iovddio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573bd4a0 <e9117> {e139ah}  vdd -> VAR 0x555557391b00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bf8c0 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bd590 <e9122> {e140ah}  vss -> VAR 0x555557391c80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bf9e0 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bd680 <e9126> {e141ah}  vddio -> VAR 0x555557391e00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bfb00 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bd770 <e9130> {e142ah}  vssio -> VAR 0x555557396000 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573bfc20 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bd860 <e9154> {e143ah}  ioring -> VAR 0x555557396180 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573c2b00 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x5555573bfd40 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573c2bb0 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573bfe60 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573c7180 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573c7400 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573c2c60 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573c8000 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555571581c0 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573ad960 <e45855#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573ca780 <e45686#> {e151ac}  i0 -> MODULE 0x555557387d40 <e60305#> {l10ai}  la_iovssio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573bdc20 <e9213> {e151ah}  vdd -> VAR 0x555557396780 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c87e0 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bdd10 <e9218> {e152ah}  vss -> VAR 0x555557396900 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c8900 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bde00 <e9222> {e153ah}  vddio -> VAR 0x555557396a80 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c8a20 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573bdef0 <e9226> {e154ah}  vssio -> VAR 0x555557396c00 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c8b40 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ce000 <e9250> {e155ah}  ioring -> VAR 0x555557396d80 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573c3080 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555573c8c60 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573c3130 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573c8d80 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573ca640 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573ca8c0 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573c31e0 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573c8ea0 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555573adce0 <e45776#> {e151ac}  ila_iovssio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573cb400 <e45772#> {e151ac}  i0 -> MODULE 0x555557387d40 <e60305#> {l10ai}  la_iovssio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573ce3c0 <e9213> {e151ah}  vdd -> VAR 0x555557396780 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c9560 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ce4b0 <e9218> {e152ah}  vss -> VAR 0x555557396900 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c9680 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ce5a0 <e9222> {e153ah}  vddio -> VAR 0x555557396a80 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c97a0 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ce690 <e9226> {e154ah}  vssio -> VAR 0x555557396c00 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573c98c0 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ce780 <e9250> {e155ah}  ioring -> VAR 0x555557396d80 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573c33f0 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555573c99e0 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573c34a0 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573c9b00 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573cb2c0 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573cb540 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573c3550 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573c9c20 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555571582a0 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573d41c0 <e46142#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573d28c0 <e45973#> {e167ac}  i0 -> MODULE 0x55555739a000 <e60306#> {m10ai}  la_iovdd__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573ceb40 <e9309> {e167ah}  vdd -> VAR 0x555557397380 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d0480 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cec30 <e9314> {e168ah}  vss -> VAR 0x555557397500 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d05a0 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ced20 <e9318> {e169ah}  vddio -> VAR 0x555557397680 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d06c0 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cee10 <e9322> {e170ah}  vssio -> VAR 0x555557397800 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d07e0 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cef00 <e9346> {e171ah}  ioring -> VAR 0x555557397980 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573c3970 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x5555573d0900 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573c3a20 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573d0a20 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573d2780 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573d2a00 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573c3ad0 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573d0b40 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555573d4540 <e46063#> {e167ac}  ila_iovdd__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573d3540 <e46059#> {e167ac}  i0 -> MODULE 0x55555739a000 <e60306#> {m10ai}  la_iovdd__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573cf2c0 <e9309> {e167ah}  vdd -> VAR 0x555557397380 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d1200 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cf3b0 <e9314> {e168ah}  vss -> VAR 0x555557397500 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d1320 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cf4a0 <e9318> {e169ah}  vddio -> VAR 0x555557397680 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d1440 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cf590 <e9322> {e170ah}  vssio -> VAR 0x555557397800 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573d1560 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cf680 <e9346> {e171ah}  ioring -> VAR 0x555557397980 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573c3ce0 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x5555573d1680 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573c3d90 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573d17a0 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573d3400 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573d3680 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573c3e40 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573d18c0 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557158380 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573d49a0 <e46429#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573d8a00 <e46260#> {e183ac}  i0 -> MODULE 0x55555739a240 <e60307#> {n10ai}  la_iovss__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573cfa40 <e9405> {e183ah}  vdd -> VAR 0x55555739c000 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dc120 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cfb30 <e9410> {e184ah}  vss -> VAR 0x55555739c180 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dc240 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cfc20 <e9414> {e185ah}  vddio -> VAR 0x55555739c300 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dc360 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cfd10 <e9418> {e186ah}  vssio -> VAR 0x55555739c480 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dc480 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573cfe00 <e9442> {e187ah}  ioring -> VAR 0x55555739c600 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573da2c0 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x5555573dc5a0 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573da370 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573dc6c0 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573d88c0 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573d8b40 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573da420 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573dc7e0 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555573d4d20 <e46350#> {e183ac}  ila_iovss__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573d9680 <e46346#> {e183ac}  i0 -> MODULE 0x55555739a240 <e60307#> {n10ai}  la_iovss__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573de1e0 <e9405> {e183ah}  vdd -> VAR 0x55555739c000 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dcea0 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573de2d0 <e9410> {e184ah}  vss -> VAR 0x55555739c180 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dcfc0 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573de3c0 <e9414> {e185ah}  vddio -> VAR 0x55555739c300 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dd0e0 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573de4b0 <e9418> {e186ah}  vssio -> VAR 0x55555739c480 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dd200 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573de5a0 <e9442> {e187ah}  ioring -> VAR 0x55555739c600 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573da630 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x5555573dd320 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573da6e0 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573dd440 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573d9540 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573d97c0 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573da790 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573dd560 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557158460 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573d5180 <e46716#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573e2b40 <e46547#> {e199ac}  i0 -> MODULE 0x55555739a480 <e60308#> {o9ai}  la_ioclamp__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573de960 <e9501> {e199ah}  vdd -> VAR 0x55555739cc00 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573ddd40 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dea50 <e9506> {e200ah}  vss -> VAR 0x55555739cd80 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573dde60 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573deb40 <e9510> {e201ah}  vddio -> VAR 0x55555739cf00 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573e4000 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dec30 <e9514> {e202ah}  vssio -> VAR 0x55555739d080 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573e4120 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573ded20 <e9538> {e203ah}  ioring -> VAR 0x55555739d200 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573dabb0 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x5555573e4240 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573dac60 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573e4360 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573e2a00 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573e2c80 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573dad10 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573e4480 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555573d5500 <e46637#> {e199ac}  ila_ioclamp__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573e37c0 <e46633#> {e199ac}  i0 -> MODULE 0x55555739a480 <e60308#> {o9ai}  la_ioclamp__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573df0e0 <e9501> {e199ah}  vdd -> VAR 0x55555739cc00 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573e4b40 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573df1d0 <e9506> {e200ah}  vss -> VAR 0x55555739cd80 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573e4c60 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573df2c0 <e9510> {e201ah}  vddio -> VAR 0x55555739cf00 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573e4d80 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573df3b0 <e9514> {e202ah}  vssio -> VAR 0x55555739d080 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573e4ea0 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573df4a0 <e9538> {e203ah}  ioring -> VAR 0x55555739d200 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573daf20 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x5555573e4fc0 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573dafd0 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573e50e0 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573e3680 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573e3900 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573db080 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573e5200 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557158540 <e46732#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x555557161400 <e9606> {e215ac}  i0 -> MODULE 0x55555739a6c0 <e60309#> {p10ai}  la_iopoc__Sz8_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555715fa40 <e9568> {e215ah}  vdd -> VAR 0x55555739d800 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571657a0 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x555557145080 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555715fb30 <e9573> {e216ah}  vss -> VAR 0x55555739d980 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571658c0 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x555557144f00 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555715fc20 <e9577> {e217ah}  vddio -> VAR 0x55555739db00 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571659e0 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x555557145200 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555715fd10 <e9581> {e218ah}  vssio -> VAR 0x55555739dc80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557165b00 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x555557145380 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555715fe00 <e9605> {e219ah}  ioring -> VAR 0x55555739de00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555571666e0 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x555557165c20 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557166790 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557165d40 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x555557115e00 <e44207#> {e25aw} @dt=0x5555571405b0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557161540 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557161680 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557166840 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557165e60 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x555557145500 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x555557168360 <e60274#> {g10ai}  la_iocut__Sz8_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x55555714a900 <e47416#> {g12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557170000 <e26102#> {d189am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555714aa80 <e47424#> {g13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555716de00 <e26098#> {d188at} @dt=0x555556f3dee0@(w16)  16'h4541
    1:2: VAR 0x55555714ac00 <e47432#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557170140 <e26106#> {d190an} @dt=0x555556f68270@(w5)  5'h8
    1:2: VAR 0x55555714ad80 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e0d0 <e9764> {g18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555714af00 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e1a0 <e9770> {g20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555714b080 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e270 <e9777> {g21as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555714b200 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e340 <e9784> {g22as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555714b380 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e410 <e9815> {g23al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571669a0 <e9813> {g23al}
    1:2:1:1:2: SUB 0x555557166a50 <e9804> {g23ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557168480 <e11654> {g23am} @dt=0@  RINGW [RV] <- VAR 0x55555714ac00 <e47432#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555716d900 <e9796> {g23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555716da40 <e9805> {g23au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555714b500 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e4e0 <e9829> {g25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555714b680 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e5b0 <e9836> {g26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555714b800 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e680 <e9843> {g27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555714b980 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555716e750 <e9874> {g28al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557166b00 <e9872> {g28al}
    1:2:1:1:2: SUB 0x555557166bb0 <e9863> {g28ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571685a0 <e11657> {g28am} @dt=0@  RINGW [RV] <- VAR 0x55555714ac00 <e47432#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555716db80 <e9855> {g28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555716dcc0 <e9864> {g28au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555571acfc0 <e60275#> {f10ai}  la_iocorner__Sz10_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x555557188180 <e47440#> {f11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571af540 <e28916#> {d113ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557188300 <e47448#> {f12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571af400 <e28912#> {d112aw} @dt=0x555556f9e410@(w16)  16'h534f
    1:2: VAR 0x555557188480 <e47456#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571af680 <e28920#> {d114aq} @dt=0x555556f9e750@(w5)  5'h8
    1:2: VAR 0x555557188600 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b0270 <e9661> {f16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557188780 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b0340 <e9667> {f17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557188900 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b0410 <e9674> {f18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557188a80 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b04e0 <e9681> {f19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557188c00 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b05b0 <e9712> {f20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571aae70 <e9710> {f20al}
    1:2:1:1:2: SUB 0x5555571aaf20 <e9701> {f20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad0e0 <e11660> {f20am} @dt=0@  RINGW [RV] <- VAR 0x555557188480 <e47456#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571af180 <e9693> {f20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571af2c0 <e9702> {f20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555571ad200 <e60276#> {e14ai}  la_iosection__pi9  L4 [1ps]
    1:2: VAR 0x555557188d80 <e47464#> {e15aw} @dt=0x5555571b5ee0@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571d7b80 <e29718#> {d138be} @dt=0x555556f9e410@(w16)  16'h534f
    1:2: VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571d7cc0 <e29722#> {d139an} @dt=0x555557172750@(w8)  8'h3
    1:2: VAR 0x555557189080 <e47480#> {e17aw} @dt=0x5555571b80d0@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571d7e00 <e29726#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x555557189200 <e47488#> {e18aw} @dt=0x5555571b81a0@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0000 <e29730#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x555557189380 <e47496#> {e19aw} @dt=0x5555571b8270@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0140 <e29734#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x555557189500 <e47504#> {e20aw} @dt=0x5555571b8340@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0280 <e29738#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x555557189680 <e47512#> {e21aw} @dt=0x5555571b8410@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e03c0 <e29742#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x555557189800 <e47520#> {e22aw} @dt=0x5555571b84e0@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0500 <e29746#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x555557189980 <e47528#> {e23aw} @dt=0x5555571b85b0@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0640 <e29750#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x555557189b00 <e47536#> {e24aw} @dt=0x5555571b8680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0780 <e29754#> {d147aq} @dt=0x555556f9e680@(w5)  5'h8
    1:2: VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e08c0 <e29758#> {d148ar} @dt=0x555556f9e750@(w5)  5'h8
    1:2: VAR 0x555557189e00 <e47552#> {e26aw} @dt=0x5555571b8820@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0a00 <e29762#> {d149ar} @dt=0x555556f9e9c0@(w1)  1'h1
    1:2: VAR 0x5555571bc000 <e47560#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0b40 <e29766#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bc180 <e47568#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0dc0 <e29774#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bc300 <e47576#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0c80 <e29770#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bc480 <e47584#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e0f00 <e29778#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bc600 <e47592#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e1040 <e29782#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bc780 <e47600#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e1180 <e29786#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bc900 <e47608#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e12c0 <e29790#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bca80 <e47616#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555571e1400 <e29794#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b8f70 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571abd90 <e8137> {e38al}
    1:2:1:1:2: SUB 0x5555571abe40 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad320 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571be500 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571be640 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9040 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9110 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b91e0 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b92b0 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9380 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571abef0 <e8202> {e44al}
    1:2:1:1:2: SUB 0x5555571c0000 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad440 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571be780 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571be8c0 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9450 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c00b0 <e8240> {e46al}
    1:2:1:1:2: SUB 0x5555571c0160 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad560 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bea00 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571beb40 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9520 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c0210 <e8278> {e47am}
    1:2:1:1:2: SUB 0x5555571c02c0 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad680 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bec80 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571bedc0 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bd800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b95f0 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c0370 <e8316> {e48al}
    1:2:1:1:2: SUB 0x5555571c0420 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad7a0 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bef00 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571bf040 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bd980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b96c0 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c04d0 <e8354> {e49al}
    1:2:1:1:2: SUB 0x5555571c0580 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad8c0 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bf180 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571bf2c0 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bdb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9790 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c0630 <e8392> {e50al}
    1:2:1:1:2: SUB 0x5555571c06e0 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ad9e0 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bf400 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571bf540 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bdc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9860 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c0790 <e8430> {e51al}
    1:2:1:1:2: SUB 0x5555571c0840 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571adb00 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bf680 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571bf7c0 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571bde00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9930 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c08f0 <e8468> {e52al}
    1:2:1:1:2: SUB 0x5555571c09a0 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571adc20 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bf900 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571bfa40 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571c2000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9a00 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c0a50 <e8506> {e53al}
    1:2:1:1:2: SUB 0x5555571c0b00 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571add40 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571bfb80 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571bfcc0 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571c2180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9ad0 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c0bb0 <e8553> {e54al}
    1:2:1:1:2: SUB 0x5555571c0c60 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x5555571c0d10 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555571ade60 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x5555571bfe00 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x5555571c4000 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571c4140 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571c2300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571b9ba0 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571c0dc0 <e8597> {e55al}
    1:2:1:1:2: SUB 0x5555571c0e70 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x5555571c0f20 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555571c6000 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x555557188f00 <e47472#> {e16aw} @dt=0x5555571b8000@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x5555571c6120 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x555557189b00 <e47536#> {e24aw} @dt=0x5555571b8680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571c4280 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571c43c0 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571c2480 <e47619#> {e59at} @dt=0x5555571b9c70@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x555557159260 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573d5960 <e47841#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555573f0a00 <e47759#> {e70ac}  i0 -> MODULE 0x55555741cd80 <e60310#> {h17ai}  la_iobidir__Sz10_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573df860 <e8667> {e71ah}  z -> VAR 0x555557420f00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573db4a0 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x5555573e59e0 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f1040 <e47738#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573db550 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573e5c20 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573df950 <e8676> {e73ah}  pad -> VAR 0x555557420600 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573db600 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x5555573e5d40 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f1180 <e47740#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573db6b0 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f2000 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dfa40 <e8680> {e74ah}  vdd -> VAR 0x555557420780 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f2120 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dfb30 <e8684> {e75ah}  vss -> VAR 0x555557420900 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f2240 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dfc20 <e8688> {e76ah}  vddio -> VAR 0x555557420a80 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f2360 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dfd10 <e8692> {e77ah}  vssio -> VAR 0x555557420c00 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f2480 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dfe00 <e8716> {e78ah}  ioring -> VAR 0x555557421b00 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573db760 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x5555573f25a0 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573db810 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573f26c0 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573f08c0 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573f0b40 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573db8c0 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f27e0 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573dfef0 <e8724> {e80ah}  a -> VAR 0x555557420d80 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573db970 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x5555573f2900 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f12c0 <e47742#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573dba20 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f2b40 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f4000 <e8732> {e81ah}  ie -> VAR 0x555557421080 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573dbad0 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x5555573f2c60 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x5555571bd800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f1400 <e47744#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573dbb80 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f2ea0 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x5555571bd800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f40f0 <e8740> {e82ah}  oe -> VAR 0x555557421200 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573dbc30 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x5555573f2fc0 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x5555571bd980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f1540 <e47746#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573dbce0 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f3200 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x5555571bd980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f41e0 <e8748> {e83ah}  pe -> VAR 0x555557421380 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573dbd90 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x5555573f3320 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x5555571bdb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f1680 <e47748#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573dbe40 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f3560 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x5555571bdb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f42d0 <e8756> {e84ah}  ps -> VAR 0x555557421500 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573dbef0 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x5555573f3680 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x5555571bdc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f17c0 <e47750#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573f6000 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f38c0 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x5555571bdc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f43c0 <e8764> {e85ah}  sr -> VAR 0x555557421680 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f60b0 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x5555573f39e0 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x5555571bde00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f1900 <e47752#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573f6160 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f3c20 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x5555571bde00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f44b0 <e8772> {e86ah}  st -> VAR 0x555557421800 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f6210 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555573f3d40 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x5555571c2000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573f1a40 <e47754#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573f62c0 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f8000 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x5555571c2000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f45a0 <e8796> {e87ah}  ds -> VAR 0x555557421980 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573f6370 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x5555573f8120 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x5555571c2180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573f6420 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555573f1b80 <e47756#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555573f0c80 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x5555573f0dc0 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x5555573f64d0 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f8360 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x5555571c2180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f4690 <e8810> {e88ah}  cfg -> VAR 0x555557421c80 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555573f6580 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x5555573f8480 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x5555571c2300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555573f6630 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555573f1cc0 <e47758#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x5555573f86c0 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555557189b00 <e47536#> {e24aw} @dt=0x5555571b8680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555573f87e0 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555557189b00 <e47536#> {e24aw} @dt=0x5555571b8680@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555573f66e0 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f8900 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x5555571c2300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159340 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x5555573d5dc0 <e48128#> {e100ac}  ila_ioanalog__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555573fb540 <e48046#> {e100ac}  i0 -> MODULE 0x55555741dc20 <e60311#> {i9ai}  la_ioanalog__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573f4b40 <e8874> {e100ah}  pad -> VAR 0x555557428300 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f6d10 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x5555573f9200 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573fb900 <e48041#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x5555573f6dc0 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f9440 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f4c30 <e8879> {e101ah}  vdd -> VAR 0x555557428480 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f9560 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f4d20 <e8883> {e102ah}  vss -> VAR 0x555557428600 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f9680 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f4e10 <e8887> {e103ah}  vddio -> VAR 0x555557428780 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f97a0 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f4f00 <e8891> {e104ah}  vssio -> VAR 0x555557428900 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573f98c0 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f4ff0 <e8899> {e105ah}  a -> VAR 0x555557428c00 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f6e70 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x5555573f99e0 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573fba40 <e48043#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x5555573f6f20 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573f9c20 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f50e0 <e8907> {e106ah}  z -> VAR 0x555557428d80 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f6fd0 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x5555573f9d40 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555573fbb80 <e48045#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x5555573f7080 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573fe000 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f51d0 <e8931> {e107ah}  ioring -> VAR 0x555557428a80 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573f7130 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555573fe120 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573f71e0 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573fe240 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555573fb400 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555573fb680 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573f7290 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573fe360 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159420 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574022a0 <e48508#> {e119ac}  ila_ioxtal__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x555557401b80 <e48426#> {e119ac}  i0 -> MODULE 0x55555741de60 <e60312#> {j9ai}  la_ioxtal__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555573f5590 <e9001> {e119ah}  pad -> VAR 0x555557429380 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f7970 <e9002> {e119as}
    1:2:1:1:1:1: VARREF 0x5555573feb40 <e11894> {e119ap} @dt=0@  pad [LV] => VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557408000 <e48421#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555573f7a20 <e14717> {e119as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573fed80 <e14716> {e119ap} @dt=0@  pad [RV] <- VAR 0x5555571bcc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f5680 <e9006> {e120ah}  vdd -> VAR 0x555557429500 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573feea0 <e11900> {e120ap} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f5770 <e9010> {e121ah}  vss -> VAR 0x555557429680 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573fefc0 <e11903> {e121ap} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f5860 <e9014> {e122ah}  vddio -> VAR 0x555557429800 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573ff0e0 <e11906> {e122ap} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f5950 <e9018> {e123ah}  vssio -> VAR 0x555557429980 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555573ff200 <e11909> {e123ap} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f5a40 <e9026> {e124ah}  a -> VAR 0x555557429c80 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f7ad0 <e9025> {e124aq}
    1:2:1:1:1:1: VARREF 0x5555573ff320 <e11912> {e124ap} @dt=0@  a [RV] <- VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557408140 <e48423#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555573f7b80 <e14720> {e124aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573ff560 <e14719> {e124ap} @dt=0@  a [RV] <- VAR 0x5555571bd500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f5b30 <e9034> {e125ah}  z -> VAR 0x555557429e00 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555573f7c30 <e9033> {e125aq}
    1:2:1:1:1:1: VARREF 0x5555573ff680 <e11918> {e125ap} @dt=0@  z [LV] => VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557408280 <e48425#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555573f7ce0 <e14723> {e125aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573ff8c0 <e14722> {e125ap} @dt=0@  z [RV] <- VAR 0x5555571bd680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555573f5c20 <e9058> {e126ah}  ioring -> VAR 0x555557429b00 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555573f7d90 <e9057> {e126av}
    1:2:1:1:1:1: VARREF 0x5555573ff9e0 <e11924> {e126ap} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555573f7e40 <e9054> {e126bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555573ffb00 <e11927> {e126aw} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557401a40 <e9045> {e126bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557401cc0 <e9055> {e126be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555573f7ef0 <e14726> {e126av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555573ffc20 <e14725> {e126ap} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159500 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x555557402700 <e48708#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557409400 <e48626#> {e139ac}  i0 -> MODULE 0x55555742c120 <e60313#> {k10ai}  la_iovddio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555740e000 <e9117> {e139ah}  vdd -> VAR 0x55555742e480 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557406480 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740e0f0 <e9122> {e140ah}  vss -> VAR 0x55555742e600 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574065a0 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740e1e0 <e9126> {e141ah}  vddio -> VAR 0x55555742e780 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574066c0 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740e2d0 <e9130> {e142ah}  vssio -> VAR 0x55555742e900 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574067e0 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740e3c0 <e9154> {e143ah}  ioring -> VAR 0x55555742ea80 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555740a370 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x555557406900 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555740a420 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557406a20 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574092c0 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557409540 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555740a4d0 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557406b40 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555571595e0 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x555557402b60 <e48908#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574108c0 <e48826#> {e151ac}  i0 -> MODULE 0x55555742c360 <e60314#> {l10ai}  la_iovssio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555740e780 <e9213> {e151ah}  vdd -> VAR 0x55555742f080 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557407320 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740e870 <e9218> {e152ah}  vss -> VAR 0x55555742f200 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557407440 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740e960 <e9222> {e153ah}  vddio -> VAR 0x55555742f380 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557407560 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740ea50 <e9226> {e154ah}  vssio -> VAR 0x55555742f500 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557407680 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740eb40 <e9250> {e155ah}  ioring -> VAR 0x55555742f680 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555740a8f0 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555574077a0 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555740a9a0 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574078c0 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557410780 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557410a00 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555740aa50 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574079e0 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555571596c0 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x555557402fc0 <e49108#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557411cc0 <e49026#> {e167ac}  i0 -> MODULE 0x55555742c5a0 <e60315#> {m10ai}  la_iovdd__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555740ef00 <e9309> {e167ah}  vdd -> VAR 0x55555742fc80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557412240 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740eff0 <e9314> {e168ah}  vss -> VAR 0x55555742fe00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557412360 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740f0e0 <e9318> {e169ah}  vddio -> VAR 0x555557434000 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557412480 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740f1d0 <e9322> {e170ah}  vssio -> VAR 0x555557434180 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574125a0 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740f2c0 <e9346> {e171ah}  ioring -> VAR 0x555557434300 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555740ae70 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x5555574126c0 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555740af20 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574127e0 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557411b80 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557411e00 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555740afd0 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557412900 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555571597a0 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x555557403420 <e49308#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557417180 <e49226#> {e183ac}  i0 -> MODULE 0x55555742c7e0 <e60316#> {n10ai}  la_iovss__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555740f680 <e9405> {e183ah}  vdd -> VAR 0x555557434900 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574130e0 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740f770 <e9410> {e184ah}  vss -> VAR 0x555557434a80 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557413200 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740f860 <e9414> {e185ah}  vddio -> VAR 0x555557434c00 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557413320 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740f950 <e9418> {e186ah}  vssio -> VAR 0x555557434d80 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557413440 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740fa40 <e9442> {e187ah}  ioring -> VAR 0x555557434f00 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555740b3f0 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x555557413560 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555740b4a0 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557413680 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557417040 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574172c0 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555740b550 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574137a0 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159880 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x555557403880 <e49508#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557418640 <e49426#> {e199ac}  i0 -> MODULE 0x55555742ca20 <e60317#> {o9ai}  la_ioclamp__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555740fe00 <e9501> {e199ah}  vdd -> VAR 0x555557435500 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555741c000 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555740fef0 <e9506> {e200ah}  vss -> VAR 0x555557435680 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555741c120 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741e000 <e9510> {e201ah}  vddio -> VAR 0x555557435800 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555741c240 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741e0f0 <e9514> {e202ah}  vssio -> VAR 0x555557435980 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555741c360 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741e1e0 <e9538> {e203ah}  ioring -> VAR 0x555557435b00 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555740b970 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x55555741c480 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555740ba20 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555741c5a0 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557418500 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557418780 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555740bad0 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555741c6c0 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159960 <e49524#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x5555571d77c0 <e9606> {e215ac}  i0 -> MODULE 0x55555742cc60 <e60318#> {p10ai}  la_iopoc__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555571d9e00 <e9568> {e215ah}  vdd -> VAR 0x55555743a180 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571dd0e0 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x5555571bcf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571d9ef0 <e9573> {e216ah}  vss -> VAR 0x55555743a300 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571dd200 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x5555571bcd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571de000 <e9577> {e217ah}  vddio -> VAR 0x55555743a480 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571dd320 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x5555571bd080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571de0f0 <e9581> {e218ah}  vssio -> VAR 0x55555743a600 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555571dd440 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x5555571bd200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555571de1e0 <e9605> {e219ah}  ioring -> VAR 0x55555743a780 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555571d58c0 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x5555571dd560 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555571d5970 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555571dd680 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x555557189c80 <e47544#> {e25aw} @dt=0x5555571b8750@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555571d7900 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555571d7a40 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555571d5a20 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555571dd7a0 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x5555571bd380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x5555571ddc20 <e60277#> {e14ai}  la_iosection__pi10  L4 [1ps]
    1:2: VAR 0x5555571c2780 <e50057#> {e15aw} @dt=0x5555571e95f0@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557209900 <e30626#> {d138be} @dt=0x555556f9e410@(w16)  16'h534f
    1:2: VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557209a40 <e30630#> {d139an} @dt=0x5555571735f0@(w8)  8'h4
    1:2: VAR 0x5555571c2a80 <e50073#> {e17aw} @dt=0x5555571e9790@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557209b80 <e30634#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x5555571c2c00 <e50081#> {e18aw} @dt=0x5555571e9860@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557209cc0 <e30638#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x5555571c2d80 <e50089#> {e19aw} @dt=0x5555571e9930@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557209e00 <e30642#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h0
    1:2: VAR 0x5555571c2f00 <e50097#> {e20aw} @dt=0x5555571e9a00@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216000 <e30646#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x5555571c3080 <e50105#> {e21aw} @dt=0x5555571e9ad0@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216140 <e30650#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x5555571c3200 <e50113#> {e22aw} @dt=0x5555571e9ba0@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216280 <e30654#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x5555571c3380 <e50121#> {e23aw} @dt=0x5555571e9c70@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572163c0 <e30658#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x5555571c3500 <e50129#> {e24aw} @dt=0x5555571e9d40@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216500 <e30662#> {d147aq} @dt=0x555556f9e680@(w5)  5'h8
    1:2: VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216640 <e30666#> {d148ar} @dt=0x555556f9e750@(w5)  5'h8
    1:2: VAR 0x5555571c3800 <e50145#> {e26aw} @dt=0x5555571e9ee0@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216780 <e30670#> {d149ar} @dt=0x555556f9e9c0@(w1)  1'h1
    1:2: VAR 0x5555571c3980 <e50153#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572168c0 <e30674#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571c3b00 <e50161#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216b40 <e30682#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571c3c80 <e50169#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216a00 <e30678#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571c3e00 <e50177#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216c80 <e30686#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571f0000 <e50185#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216dc0 <e30690#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571f0180 <e50193#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557216f00 <e30694#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571f0300 <e50201#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557217040 <e30698#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571f0480 <e50209#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557217180 <e30702#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ee680 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e68f0 <e8137> {e38al}
    1:2:1:1:2: SUB 0x5555571e69a0 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571ddd40 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f2280 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f23c0 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ee750 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ee820 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ee8f0 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ee9c0 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571eea90 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e6a50 <e8202> {e44al}
    1:2:1:1:2: SUB 0x5555571e6b00 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571dde60 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f2500 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f2640 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571eeb60 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e6bb0 <e8240> {e46al}
    1:2:1:1:2: SUB 0x5555571e6c60 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f4000 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f2780 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f28c0 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571eec30 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e6d10 <e8278> {e47am}
    1:2:1:1:2: SUB 0x5555571e6dc0 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f4120 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f2a00 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f2b40 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1200 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571eed00 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e6e70 <e8316> {e48al}
    1:2:1:1:2: SUB 0x5555571e6f20 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f4240 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f2c80 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f2dc0 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1380 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571eedd0 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e6fd0 <e8354> {e49al}
    1:2:1:1:2: SUB 0x5555571e7080 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f4360 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f2f00 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f3040 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1500 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571eeea0 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e7130 <e8392> {e50al}
    1:2:1:1:2: SUB 0x5555571e71e0 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f4480 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f3180 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f32c0 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1680 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571eef70 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e7290 <e8430> {e51al}
    1:2:1:1:2: SUB 0x5555571e7340 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f45a0 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f3400 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f3540 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1800 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ef040 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e73f0 <e8468> {e52al}
    1:2:1:1:2: SUB 0x5555571e74a0 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f46c0 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f3680 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f37c0 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1980 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ef110 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e7550 <e8506> {e53al}
    1:2:1:1:2: SUB 0x5555571e7600 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555571f47e0 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f3900 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f3a40 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1b00 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ef1e0 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e76b0 <e8553> {e54al}
    1:2:1:1:2: SUB 0x5555571e7760 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x5555571e7810 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555571f4900 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x5555571f3b80 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x5555571f3cc0 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f3e00 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1c80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ef2b0 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555571e78c0 <e8597> {e55al}
    1:2:1:1:2: SUB 0x5555571e7970 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x5555571e7a20 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x5555571f4a20 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x5555571c2900 <e50065#> {e16aw} @dt=0x5555571e96c0@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x5555571f4b40 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x5555571c3500 <e50129#> {e24aw} @dt=0x5555571e9d40@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555571f6000 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555571f6140 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555571f1e00 <e50212#> {e59at} @dt=0x5555571ef380@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x555557159a40 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x555557403ce0 <e50543#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555743c8c0 <e50352#> {e70ac}  i0 -> MODULE 0x55555741cd80 <e60310#> {h17ai}  la_iobidir__Sz10_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555741e5a0 <e8667> {e71ah}  z -> VAR 0x555557420f00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557425a20 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x55555742cfc0 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743cf00 <e50331#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557425ad0 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555742d200 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741e690 <e8676> {e73ah}  pad -> VAR 0x555557420600 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557425b80 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x55555742d320 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d040 <e50333#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557425c30 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555742d560 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741e780 <e8680> {e74ah}  vdd -> VAR 0x555557420780 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555742d680 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741e870 <e8684> {e75ah}  vss -> VAR 0x555557420900 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555742d7a0 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741e960 <e8688> {e76ah}  vddio -> VAR 0x555557420a80 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555742d8c0 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741ea50 <e8692> {e77ah}  vssio -> VAR 0x555557420c00 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555742d9e0 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741eb40 <e8716> {e78ah}  ioring -> VAR 0x555557421b00 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557425ce0 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x55555742db00 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557425d90 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555742dc20 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555743c780 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555743ca00 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557425e40 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555742dd40 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741ec30 <e8724> {e80ah}  a -> VAR 0x555557420d80 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557425ef0 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x55555742de60 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d180 <e50335#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557440000 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743e120 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741ed20 <e8732> {e81ah}  ie -> VAR 0x555557421080 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574400b0 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x55555743e240 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x5555571f1200 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d2c0 <e50337#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557440160 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743e480 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x5555571f1200 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741ee10 <e8740> {e82ah}  oe -> VAR 0x555557421200 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557440210 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x55555743e5a0 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x5555571f1380 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d400 <e50339#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574402c0 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743e7e0 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x5555571f1380 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741ef00 <e8748> {e83ah}  pe -> VAR 0x555557421380 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557440370 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x55555743e900 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x5555571f1500 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d540 <e50341#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557440420 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743eb40 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x5555571f1500 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741eff0 <e8756> {e84ah}  ps -> VAR 0x555557421500 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574404d0 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x55555743ec60 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x5555571f1680 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d680 <e50343#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557440580 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743eea0 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x5555571f1680 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741f0e0 <e8764> {e85ah}  sr -> VAR 0x555557421680 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557440630 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x55555743efc0 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x5555571f1800 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d7c0 <e50345#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574406e0 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743f200 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x5555571f1800 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741f1d0 <e8772> {e86ah}  st -> VAR 0x555557421800 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557440790 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x55555743f320 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x5555571f1980 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555743d900 <e50347#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557440840 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743f560 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x5555571f1980 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741f2c0 <e8796> {e87ah}  ds -> VAR 0x555557421980 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555574408f0 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x55555743f680 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x5555571f1b00 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555574409a0 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555743da40 <e50349#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x55555743cb40 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x55555743cc80 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x555557440a50 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743f8c0 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x5555571f1b00 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741f3b0 <e8810> {e88ah}  cfg -> VAR 0x555557421c80 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557440b00 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x55555743f9e0 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x5555571f1c80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557440bb0 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555743db80 <e50351#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x55555743fc20 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x5555571c3500 <e50129#> {e24aw} @dt=0x5555571e9d40@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555743fd40 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x5555571c3500 <e50129#> {e24aw} @dt=0x5555571e9d40@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x555557440c60 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555743fe60 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x5555571f1c80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555744e0e0 <e50464#> {e70ac}  ila_iobidir__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557444640 <e50460#> {e70ac}  i0 -> MODULE 0x55555741cd80 <e60310#> {h17ai}  la_iobidir__Sz10_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555741f860 <e8667> {e71ah}  z -> VAR 0x555557420f00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557440e70 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x5555574426c0 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557444c80 <e50439#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557440f20 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557442900 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741f950 <e8676> {e73ah}  pad -> VAR 0x555557420600 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557440fd0 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x555557442a20 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557444dc0 <e50441#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557441080 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557442c60 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741fa40 <e8680> {e74ah}  vdd -> VAR 0x555557420780 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557442d80 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741fb30 <e8684> {e75ah}  vss -> VAR 0x555557420900 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557442ea0 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741fc20 <e8688> {e76ah}  vddio -> VAR 0x555557420a80 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557442fc0 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741fd10 <e8692> {e77ah}  vssio -> VAR 0x555557420c00 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574430e0 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741fe00 <e8716> {e78ah}  ioring -> VAR 0x555557421b00 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557441130 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x555557443200 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574411e0 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557443320 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557444500 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557444780 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557441290 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557443440 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555741fef0 <e8724> {e80ah}  a -> VAR 0x555557420d80 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557441340 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x555557443560 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557444f00 <e50443#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574413f0 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574437a0 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557448000 <e8732> {e81ah}  ie -> VAR 0x555557421080 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574414a0 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x5555574438c0 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x5555571f1200 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557445040 <e50445#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557441550 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557443b00 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x5555571f1200 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574480f0 <e8740> {e82ah}  oe -> VAR 0x555557421200 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557441600 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x555557443c20 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x5555571f1380 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557445180 <e50447#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574416b0 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557443e60 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x5555571f1380 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574481e0 <e8748> {e83ah}  pe -> VAR 0x555557421380 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557441760 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x55555744a000 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x5555571f1500 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574452c0 <e50449#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557441810 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555744a240 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x5555571f1500 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574482d0 <e8756> {e84ah}  ps -> VAR 0x555557421500 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574418c0 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x55555744a360 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x5555571f1680 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557445400 <e50451#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557441970 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555744a5a0 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x5555571f1680 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574483c0 <e8764> {e85ah}  sr -> VAR 0x555557421680 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557441a20 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x55555744a6c0 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x5555571f1800 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557445540 <e50453#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557441ad0 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555744a900 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x5555571f1800 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574484b0 <e8772> {e86ah}  st -> VAR 0x555557421800 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557441b80 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x55555744aa20 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x5555571f1980 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557445680 <e50455#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x555557441c30 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555744ac60 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x5555571f1980 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574485a0 <e8796> {e87ah}  ds -> VAR 0x555557421980 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557441ce0 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x55555744ad80 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x5555571f1b00 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x555557441d90 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555574457c0 <e50457#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: CONST 0x5555574448c0 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x555557444a00 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x555557441e40 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555744afc0 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x5555571f1b00 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557448690 <e8810> {e88ah}  cfg -> VAR 0x555557421c80 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x555557441ef0 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x55555744b0e0 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x5555571f1c80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555744c000 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x555557445900 <e50459#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x55555744b320 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x5555571c3500 <e50129#> {e24aw} @dt=0x5555571e9d40@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555744b440 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x5555571c3500 <e50129#> {e24aw} @dt=0x5555571e9d40@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x55555744c0b0 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555744b560 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x5555571f1c80 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159b20 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x55555744e540 <e50923#> {e100ac}  ila_ioanalog__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x555557451180 <e50748#> {e100ac}  i0 -> MODULE 0x55555741dc20 <e60311#> {i9ai}  la_ioanalog__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557448b40 <e8874> {e100ah}  pad -> VAR 0x555557428300 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555744c6e0 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x55555744be60 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557451540 <e50743#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x55555744c790 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557452120 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557448c30 <e8879> {e101ah}  vdd -> VAR 0x555557428480 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557452240 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557448d20 <e8883> {e102ah}  vss -> VAR 0x555557428600 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557452360 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557448e10 <e8887> {e103ah}  vddio -> VAR 0x555557428780 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557452480 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557448f00 <e8891> {e104ah}  vssio -> VAR 0x555557428900 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574525a0 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557448ff0 <e8899> {e105ah}  a -> VAR 0x555557428c00 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555744c840 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x5555574526c0 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557451680 <e50745#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x55555744c8f0 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557452900 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574490e0 <e8907> {e106ah}  z -> VAR 0x555557428d80 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555744c9a0 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x555557452a20 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574517c0 <e50747#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x55555744ca50 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557452c60 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574491d0 <e8931> {e107ah}  ioring -> VAR 0x555557428a80 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555744cb00 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x555557452d80 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555744cbb0 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557452ea0 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557451040 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574512c0 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555744cc60 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557452fc0 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555744e8c0 <e50844#> {e100ac}  ila_ioanalog__BRA__3__KET__ [GEN]
    1:2:1: CELL 0x555557454280 <e50840#> {e100ac}  i0 -> MODULE 0x55555741dc20 <e60311#> {i9ai}  la_ioanalog__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557449590 <e8874> {e100ah}  pad -> VAR 0x555557428300 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555744ce70 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x555557453680 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557454640 <e50835#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x55555744cf20 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574538c0 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x5555571f0600 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557449680 <e8879> {e101ah}  vdd -> VAR 0x555557428480 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574539e0 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557449770 <e8883> {e102ah}  vss -> VAR 0x555557428600 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557453b00 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557449860 <e8887> {e103ah}  vddio -> VAR 0x555557428780 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557453c20 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557449950 <e8891> {e104ah}  vssio -> VAR 0x555557428900 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557453d40 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557449a40 <e8899> {e105ah}  a -> VAR 0x555557428c00 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555744cfd0 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x555557453e60 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557454780 <e50837#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x55555744d080 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557458120 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x5555571f0f00 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557449b30 <e8907> {e106ah}  z -> VAR 0x555557428d80 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555744d130 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x555557458240 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574548c0 <e50839#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x55555744d1e0 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557458480 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x5555571f1080 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557449c20 <e8931> {e107ah}  ioring -> VAR 0x555557428a80 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555744d290 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555574585a0 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555744d340 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574586c0 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557454140 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574543c0 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555744d3f0 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574587e0 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159c00 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: ASSIGN 0x5555571f9c30 <e51211#> {e114aj} @dt=0x5555571ef380@(sw32)
    1:2:1: CONST 0x555557455680 <e51048#> {e114as} @dt=0x555557012820@(G/w32)  32'h4
    1:2:2: VARREF 0x5555571fe6c0 <e50924#> {e114ai} @dt=0x5555571ef380@(sw32)  i [LV] => VAR 0x5555571f1e00 <e50212#> {e59at} @dt=0x5555571ef380@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x555557159ce0 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x55555744ee00 <e51498#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555745b040 <e51329#> {e139ac}  i0 -> MODULE 0x55555742c120 <e60313#> {k10ai}  la_iovddio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555745e000 <e9117> {e139ah}  vdd -> VAR 0x55555742e480 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574590e0 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745e0f0 <e9122> {e140ah}  vss -> VAR 0x55555742e600 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557459200 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745e1e0 <e9126> {e141ah}  vddio -> VAR 0x55555742e780 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557459320 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745e2d0 <e9130> {e142ah}  vssio -> VAR 0x55555742e900 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557459440 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745e3c0 <e9154> {e143ah}  ioring -> VAR 0x55555742ea80 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555744dce0 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x555557459560 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555744dd90 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557459680 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555745af00 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555745b180 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555744de40 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574597a0 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555744f180 <e51419#> {e139ac}  ila_iovddio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x55555745bcc0 <e51415#> {e139ac}  i0 -> MODULE 0x55555742c120 <e60313#> {k10ai}  la_iovddio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555745e780 <e9117> {e139ah}  vdd -> VAR 0x55555742e480 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557459e60 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745e870 <e9122> {e140ah}  vss -> VAR 0x55555742e600 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557462000 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745e960 <e9126> {e141ah}  vddio -> VAR 0x55555742e780 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557462120 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745ea50 <e9130> {e142ah}  vssio -> VAR 0x55555742e900 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557462240 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745eb40 <e9154> {e143ah}  ioring -> VAR 0x55555742ea80 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574600b0 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x555557462360 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557460160 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557462480 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555745bb80 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555745be00 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557460210 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574625a0 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159dc0 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x55555744f5e0 <e51785#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557465180 <e51616#> {e151ac}  i0 -> MODULE 0x55555742c360 <e60314#> {l10ai}  la_iovssio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555745ef00 <e9213> {e151ah}  vdd -> VAR 0x55555742f080 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557462d80 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745eff0 <e9218> {e152ah}  vss -> VAR 0x55555742f200 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557462ea0 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745f0e0 <e9222> {e153ah}  vddio -> VAR 0x55555742f380 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557462fc0 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745f1d0 <e9226> {e154ah}  vssio -> VAR 0x55555742f500 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574630e0 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745f2c0 <e9250> {e155ah}  ioring -> VAR 0x55555742f680 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557460630 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x555557463200 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574606e0 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557463320 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557465040 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574652c0 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557460790 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557463440 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555744f960 <e51706#> {e151ac}  ila_iovssio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557465e00 <e51702#> {e151ac}  i0 -> MODULE 0x55555742c360 <e60314#> {l10ai}  la_iovssio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555745f680 <e9213> {e151ah}  vdd -> VAR 0x55555742f080 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557463b00 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745f770 <e9218> {e152ah}  vss -> VAR 0x55555742f200 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557463c20 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745f860 <e9222> {e153ah}  vddio -> VAR 0x55555742f380 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557463d40 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745f950 <e9226> {e154ah}  vssio -> VAR 0x55555742f500 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557463e60 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745fa40 <e9250> {e155ah}  ioring -> VAR 0x55555742f680 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574609a0 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x55555746a000 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557460a50 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555746a120 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557465cc0 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557468000 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557460b00 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555746a240 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x555557159ea0 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x55555744fdc0 <e52072#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574692c0 <e51903#> {e167ac}  i0 -> MODULE 0x55555742c5a0 <e60315#> {m10ai}  la_iovdd__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555745fe00 <e9309> {e167ah}  vdd -> VAR 0x55555742fc80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746aa20 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555745fef0 <e9314> {e168ah}  vss -> VAR 0x55555742fe00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746ab40 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746c000 <e9318> {e169ah}  vddio -> VAR 0x555557434000 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746ac60 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746c0f0 <e9322> {e170ah}  vssio -> VAR 0x555557434180 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746ad80 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746c1e0 <e9346> {e171ah}  ioring -> VAR 0x555557434300 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557460f20 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x55555746aea0 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557460fd0 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555746afc0 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557469180 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557469400 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557461080 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555746b0e0 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555746e1c0 <e51993#> {e167ac}  ila_iovdd__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557470000 <e51989#> {e167ac}  i0 -> MODULE 0x55555742c5a0 <e60315#> {m10ai}  la_iovdd__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555746c5a0 <e9309> {e167ah}  vdd -> VAR 0x55555742fc80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746b7a0 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746c690 <e9314> {e168ah}  vss -> VAR 0x55555742fe00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746b8c0 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746c780 <e9318> {e169ah}  vddio -> VAR 0x555557434000 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746b9e0 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746c870 <e9322> {e170ah}  vssio -> VAR 0x555557434180 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555746bb00 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746c960 <e9346> {e171ah}  ioring -> VAR 0x555557434300 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557461290 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x55555746bc20 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557461340 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555746bd40 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557469e00 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557470140 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574613f0 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555746be60 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720c000 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x55555746e620 <e52359#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557471400 <e52190#> {e183ac}  i0 -> MODULE 0x55555742c7e0 <e60316#> {n10ai}  la_iovss__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555746cd20 <e9405> {e183ah}  vdd -> VAR 0x555557434900 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574726c0 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746ce10 <e9410> {e184ah}  vss -> VAR 0x555557434a80 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574727e0 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746cf00 <e9414> {e185ah}  vddio -> VAR 0x555557434c00 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557472900 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746cff0 <e9418> {e186ah}  vssio -> VAR 0x555557434d80 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557472a20 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746d0e0 <e9442> {e187ah}  ioring -> VAR 0x555557434f00 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557461810 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x555557472b40 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574618c0 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557472c60 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574712c0 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557471540 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557461970 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557472d80 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555746e9a0 <e52280#> {e183ac}  ila_iovss__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557476140 <e52276#> {e183ac}  i0 -> MODULE 0x55555742c7e0 <e60316#> {n10ai}  la_iovss__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555746d4a0 <e9405> {e183ah}  vdd -> VAR 0x555557434900 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557473440 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746d590 <e9410> {e184ah}  vss -> VAR 0x555557434a80 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557473560 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746d680 <e9414> {e185ah}  vddio -> VAR 0x555557434c00 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557473680 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746d770 <e9418> {e186ah}  vssio -> VAR 0x555557434d80 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574737a0 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746d860 <e9442> {e187ah}  ioring -> VAR 0x555557434f00 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557461b80 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x5555574738c0 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557461c30 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574739e0 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557476000 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557476280 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557461ce0 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557473b00 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720c0e0 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x55555746ee00 <e52646#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557477540 <e52477#> {e199ac}  i0 -> MODULE 0x55555742ca20 <e60317#> {o9ai}  la_ioclamp__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555746dc20 <e9501> {e199ah}  vdd -> VAR 0x555557435500 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557478360 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746dd10 <e9506> {e200ah}  vss -> VAR 0x555557435680 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557478480 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746de00 <e9510> {e201ah}  vddio -> VAR 0x555557435800 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574785a0 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555746def0 <e9514> {e202ah}  vssio -> VAR 0x555557435980 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574786c0 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747e000 <e9538> {e203ah}  ioring -> VAR 0x555557435b00 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555747c160 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x5555574787e0 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555747c210 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557478900 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557477400 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557477680 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747c2c0 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557478a20 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555746f180 <e52567#> {e199ac}  ila_ioclamp__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557480280 <e52563#> {e199ac}  i0 -> MODULE 0x55555742ca20 <e60317#> {o9ai}  la_ioclamp__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555747e3c0 <e9501> {e199ah}  vdd -> VAR 0x555557435500 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574790e0 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747e4b0 <e9506> {e200ah}  vss -> VAR 0x555557435680 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557479200 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747e5a0 <e9510> {e201ah}  vddio -> VAR 0x555557435800 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557479320 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747e690 <e9514> {e202ah}  vssio -> VAR 0x555557435980 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557479440 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747e780 <e9538> {e203ah}  ioring -> VAR 0x555557435b00 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555747c4d0 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x555557479560 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555747c580 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557479680 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557480140 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574803c0 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747c630 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574797a0 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720c1c0 <e52662#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x555557209540 <e9606> {e215ac}  i0 -> MODULE 0x55555742cc60 <e60318#> {p10ai}  la_iopoc__Sz10_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555720b2c0 <e9568> {e215ah}  vdd -> VAR 0x55555743a180 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555720fb00 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x5555571f0900 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555720b3b0 <e9573> {e216ah}  vss -> VAR 0x55555743a300 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555720fc20 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x5555571f0780 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555720b4a0 <e9577> {e217ah}  vddio -> VAR 0x55555743a480 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555720fd40 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x5555571f0a80 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555720b590 <e9581> {e218ah}  vssio -> VAR 0x55555743a600 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555720fe60 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x5555571f0c00 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555720b680 <e9605> {e219ah}  ioring -> VAR 0x55555743a780 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557210420 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x555557212000 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572104d0 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557212120 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x5555571c3680 <e50137#> {e25aw} @dt=0x5555571e9e10@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557209680 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572097c0 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557210580 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557212240 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x5555571f0d80 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x5555572126c0 <e60278#> {g10ai}  la_iocut__Sz10_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x555557214180 <e53346#> {g12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555721a140 <e30788#> {d189am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557214300 <e53354#> {g13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555721a000 <e30784#> {d188at} @dt=0x555556f9e410@(w16)  16'h534f
    1:2: VAR 0x555557214480 <e53362#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555721a280 <e30792#> {d190an} @dt=0x555556f9e750@(w5)  5'h8
    1:2: VAR 0x555557214600 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571ef930 <e9764> {g18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557214780 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571efa00 <e9770> {g20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557214900 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571efad0 <e9777> {g21as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557214a80 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571efba0 <e9784> {g22as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557214c00 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571efc70 <e9815> {g23al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572106e0 <e9813> {g23al}
    1:2:1:1:2: SUB 0x555557210790 <e9804> {g23ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572127e0 <e11654> {g23am} @dt=0@  RINGW [RV] <- VAR 0x555557214480 <e53362#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557217a40 <e9796> {g23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557217b80 <e9805> {g23au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557214d80 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571efd40 <e9829> {g25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557214f00 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571efe10 <e9836> {g26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557215080 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555571efee0 <e9843> {g27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557215200 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557218000 <e9874> {g28al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557210840 <e9872> {g28al}
    1:2:1:1:2: SUB 0x5555572108f0 <e9863> {g28ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557212900 <e11657> {g28am} @dt=0@  RINGW [RV] <- VAR 0x555557214480 <e53362#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557217cc0 <e9855> {g28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557217e00 <e9864> {g28au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555557257320 <e60279#> {f10ai}  la_iocorner__Sz12_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x555557215980 <e53370#> {f11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557259680 <e33602#> {d113ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557215b00 <e53378#> {f12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557259540 <e33598#> {d112aw} @dt=0x555556fda8f0@(w16)  16'h5745
    1:2: VAR 0x555557215c80 <e53386#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572597c0 <e33606#> {d114aq} @dt=0x555556fdac30@(w5)  5'h8
    1:2: VAR 0x555557215e00 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557251ad0 <e9661> {f16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555725a000 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557251ba0 <e9667> {f17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555725a180 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557251c70 <e9674> {f18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555725a300 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557251d40 <e9681> {f19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555725a480 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557251e10 <e9712> {f20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557254bb0 <e9710> {f20al}
    1:2:1:1:2: SUB 0x555557254c60 <e9701> {f20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557257440 <e11660> {f20am} @dt=0@  RINGW [RV] <- VAR 0x555557215c80 <e53386#> {f13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572592c0 <e9693> {f20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557259400 <e9702> {f20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555557257560 <e60280#> {e14ai}  la_iosection__pi11  L4 [1ps]
    1:2: VAR 0x55555725a600 <e53394#> {e15aw} @dt=0x555557263790@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557283cc0 <e34404#> {d138be} @dt=0x555556fda8f0@(w16)  16'h5745
    1:2: VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557283e00 <e34408#> {d139an} @dt=0x55555721c000@(w8)  8'h3
    1:2: VAR 0x55555725a900 <e53410#> {e17aw} @dt=0x555557263930@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a000 <e34412#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555725aa80 <e53418#> {e18aw} @dt=0x555557263a00@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a140 <e34416#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555725ac00 <e53426#> {e19aw} @dt=0x555557263ad0@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a280 <e34420#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555725ad80 <e53434#> {e20aw} @dt=0x555557263ba0@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a3c0 <e34424#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555725af00 <e53442#> {e21aw} @dt=0x555557263c70@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a500 <e34428#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555725b080 <e53450#> {e22aw} @dt=0x555557263d40@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a640 <e34432#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555725b200 <e53458#> {e23aw} @dt=0x555557263e10@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a780 <e34436#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h1
    1:2: VAR 0x55555725b380 <e53466#> {e24aw} @dt=0x555557263ee0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728a8c0 <e34440#> {d147aq} @dt=0x555556fdab60@(w5)  5'h8
    1:2: VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728aa00 <e34444#> {d148ar} @dt=0x555556fdac30@(w5)  5'h8
    1:2: VAR 0x55555725b680 <e53482#> {e26aw} @dt=0x5555572680d0@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728ab40 <e34448#> {d149ar} @dt=0x555556fdaea0@(w1)  1'h1
    1:2: VAR 0x55555725b800 <e53490#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728ac80 <e34452#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555725b980 <e53498#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728af00 <e34460#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555725bb00 <e53506#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728adc0 <e34456#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555725bc80 <e53514#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728b040 <e34464#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555725be00 <e53522#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728b180 <e34468#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555726c000 <e53530#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728b2c0 <e34472#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555726c180 <e53538#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728b400 <e34476#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555726c300 <e53546#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555728b540 <e34480#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268820 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557255ad0 <e8137> {e38al}
    1:2:1:1:2: SUB 0x555557255b80 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557257680 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726a640 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726a780 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572688f0 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572689c0 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268a90 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268b60 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268c30 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557255c30 <e8202> {e44al}
    1:2:1:1:2: SUB 0x555557255ce0 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572577a0 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726a8c0 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726aa00 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268d00 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557255d90 <e8240> {e46al}
    1:2:1:1:2: SUB 0x555557255e40 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572578c0 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726ab40 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726ac80 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268dd0 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557255ef0 <e8278> {e47am}
    1:2:1:1:2: SUB 0x55555726e000 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572579e0 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726adc0 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726af00 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726d080 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268ea0 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726e0b0 <e8316> {e48al}
    1:2:1:1:2: SUB 0x55555726e160 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557257b00 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726b040 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726b180 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726d200 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557268f70 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726e210 <e8354> {e49al}
    1:2:1:1:2: SUB 0x55555726e2c0 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557257c20 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726b2c0 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726b400 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726d380 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557269040 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726e370 <e8392> {e50al}
    1:2:1:1:2: SUB 0x55555726e420 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557257d40 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726b540 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726b680 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726d500 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557269110 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726e4d0 <e8430> {e51al}
    1:2:1:1:2: SUB 0x55555726e580 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557257e60 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726b7c0 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726b900 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726d680 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572691e0 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726e630 <e8468> {e52al}
    1:2:1:1:2: SUB 0x55555726e6e0 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557270000 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726ba40 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726bb80 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726d800 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572692b0 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726e790 <e8506> {e53al}
    1:2:1:1:2: SUB 0x55555726e840 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557270120 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555726bcc0 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555726be00 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726d980 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557269380 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726e8f0 <e8553> {e54al}
    1:2:1:1:2: SUB 0x55555726e9a0 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x55555726ea50 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555557270240 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555557272000 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555557272140 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557272280 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726db00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557269450 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555726eb00 <e8597> {e55al}
    1:2:1:1:2: SUB 0x55555726ebb0 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x55555726ec60 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555557270360 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x55555725a780 <e53402#> {e16aw} @dt=0x555557263860@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555557270480 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x55555725b380 <e53466#> {e24aw} @dt=0x555557263ee0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572723c0 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557272500 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555726dc80 <e53549#> {e59at} @dt=0x555557269520@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x55555720cee0 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x55555746f5e0 <e53771#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557487400 <e53689#> {e70ac}  i0 -> MODULE 0x5555574b3320 <e60319#> {h17ai}  la_iobidir__Sz12_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555747eb40 <e8667> {e71ah}  z -> VAR 0x55555743b800 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747ca50 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x55555748a000 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557487a40 <e53668#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747cb00 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748a240 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747ec30 <e8676> {e73ah}  pad -> VAR 0x55555743af00 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747cbb0 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x55555748a360 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557487b80 <e53670#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747cc60 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748a5a0 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747ed20 <e8680> {e74ah}  vdd -> VAR 0x55555743b080 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748a6c0 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747ee10 <e8684> {e75ah}  vss -> VAR 0x55555743b200 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748a7e0 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747ef00 <e8688> {e76ah}  vddio -> VAR 0x55555743b380 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748a900 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747eff0 <e8692> {e77ah}  vssio -> VAR 0x55555743b500 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748aa20 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f0e0 <e8716> {e78ah}  ioring -> VAR 0x5555574ba480 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x55555747cd10 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x55555748ab40 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x55555747cdc0 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555748ac60 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574872c0 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557487540 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747ce70 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748ad80 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f1d0 <e8724> {e80ah}  a -> VAR 0x55555743b680 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747cf20 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x55555748aea0 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557487cc0 <e53672#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747cfd0 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748b0e0 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f2c0 <e8732> {e81ah}  ie -> VAR 0x55555743b980 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747d080 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x55555748b200 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x55555726d080 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557487e00 <e53674#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747d130 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748b440 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x55555726d080 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f3b0 <e8740> {e82ah}  oe -> VAR 0x55555743bb00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747d1e0 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x55555748b560 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x55555726d200 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555748e000 <e53676#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747d290 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748b7a0 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x55555726d200 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f4a0 <e8748> {e83ah}  pe -> VAR 0x55555743bc80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747d340 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x55555748b8c0 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x55555726d380 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555748e140 <e53678#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747d3f0 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748bb00 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x55555726d380 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f590 <e8756> {e84ah}  ps -> VAR 0x55555743be00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747d4a0 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x55555748bc20 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x55555726d500 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555748e280 <e53680#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747d550 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748be60 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x55555726d500 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f680 <e8764> {e85ah}  sr -> VAR 0x5555574ba000 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747d600 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x55555748c000 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x55555726d680 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555748e3c0 <e53682#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747d6b0 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748c240 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x55555726d680 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f770 <e8772> {e86ah}  st -> VAR 0x5555574ba180 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x55555747d760 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x55555748c360 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x55555726d800 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555748e500 <e53684#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x55555747d810 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748c5a0 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x55555726d800 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f860 <e8796> {e87ah}  ds -> VAR 0x5555574ba300 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555747d8c0 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x55555748c6c0 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x55555726d980 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555747d970 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555748e640 <e53686#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x555557487680 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x5555574877c0 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x55555747da20 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748c900 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x55555726d980 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747f950 <e8810> {e88ah}  cfg -> VAR 0x5555574ba600 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x55555747dad0 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x55555748ca20 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555726db00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x55555747db80 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x55555748e780 <e53688#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x55555748cc60 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x55555725b380 <e53466#> {e24aw} @dt=0x555557263ee0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x55555748cd80 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x55555725b380 <e53466#> {e24aw} @dt=0x555557263ee0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x55555747dc30 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748cea0 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555726db00 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720cfc0 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x55555746fa40 <e54058#> {e100ac}  ila_ioanalog__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557496000 <e53976#> {e100ac}  i0 -> MODULE 0x5555574bc240 <e60320#> {i9ai}  la_ioanalog__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x55555747fe00 <e8874> {e100ah}  pad -> VAR 0x5555574baa80 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574922c0 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x55555748d7a0 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574963c0 <e53971#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x555557492370 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555748d9e0 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x55555747fef0 <e8879> {e101ah}  vdd -> VAR 0x5555574bac00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748db00 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498000 <e8883> {e102ah}  vss -> VAR 0x5555574bad80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748dc20 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574980f0 <e8887> {e103ah}  vddio -> VAR 0x5555574baf00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748dd40 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574981e0 <e8891> {e104ah}  vssio -> VAR 0x5555574bb080 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555748de60 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574982d0 <e8899> {e105ah}  a -> VAR 0x5555574bb380 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557492420 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x55555749a000 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557496500 <e53973#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x5555574924d0 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555749a240 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574983c0 <e8907> {e106ah}  z -> VAR 0x5555574bb500 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557492580 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x55555749a360 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x555557496640 <e53975#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh1
    1:2:1:1:1:4: ATTROF 0x555557492630 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555749a5a0 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574984b0 <e8931> {e107ah}  ioring -> VAR 0x5555574bb200 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574926e0 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x55555749a6c0 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557492790 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x55555749a7e0 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555748fe00 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557496140 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557492840 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555749a900 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d0a0 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: BEGIN 0x55555746fea0 <e54438#> {e119ac}  ila_ioxtal__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x55555749e640 <e54356#> {e119ac}  i0 -> MODULE 0x5555574bc480 <e60321#> {j9ai}  la_ioxtal__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557498870 <e9001> {e119ah}  pad -> VAR 0x5555574bbb00 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557492f20 <e9002> {e119as}
    1:2:1:1:1:1: VARREF 0x55555749b0e0 <e11894> {e119ap} @dt=0@  pad [LV] => VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555749ea00 <e54351#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x555557492fd0 <e14717> {e119as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555749b320 <e14716> {e119ap} @dt=0@  pad [RV] <- VAR 0x55555726c480 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498960 <e9006> {e120ah}  vdd -> VAR 0x5555574bbc80 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555749b440 <e11900> {e120ap} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498a50 <e9010> {e121ah}  vss -> VAR 0x5555574bbe00 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555749b560 <e11903> {e121ap} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498b40 <e9014> {e122ah}  vddio -> VAR 0x5555574c2000 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555749b680 <e11906> {e122ap} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498c30 <e9018> {e123ah}  vssio -> VAR 0x5555574c2180 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x55555749b7a0 <e11909> {e123ap} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498d20 <e9026> {e124ah}  a -> VAR 0x5555574c2480 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x555557493080 <e9025> {e124aq}
    1:2:1:1:1:1: VARREF 0x55555749b8c0 <e11912> {e124ap} @dt=0@  a [RV] <- VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555749eb40 <e54353#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x555557493130 <e14720> {e124aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555749bb00 <e14719> {e124ap} @dt=0@  a [RV] <- VAR 0x55555726cd80 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498e10 <e9034> {e125ah}  z -> VAR 0x5555574c2600 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574931e0 <e9033> {e125aq}
    1:2:1:1:1:1: VARREF 0x55555749bc20 <e11918> {e125ap} @dt=0@  z [LV] => VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x55555749ec80 <e54355#> {e114ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x555557493290 <e14723> {e125aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x55555749be60 <e14722> {e125ap} @dt=0@  z [RV] <- VAR 0x55555726cf00 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557498f00 <e9058> {e126ah}  ioring -> VAR 0x5555574c2300 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557493340 <e9057> {e126av}
    1:2:1:1:1:1: VARREF 0x5555574a0000 <e11924> {e126ap} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574933f0 <e9054> {e126bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574a0120 <e11927> {e126aw} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555749e500 <e9045> {e126bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555749e780 <e9055> {e126be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574934a0 <e14726> {e126av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574a0240 <e14725> {e126ap} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d180 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574a2380 <e54638#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x55555749fe00 <e54556#> {e139ac}  i0 -> MODULE 0x5555574bc6c0 <e60322#> {k10ai}  la_iovddio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574992c0 <e9117> {e139ah}  vdd -> VAR 0x5555574c2c00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a0a20 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574993b0 <e9122> {e140ah}  vss -> VAR 0x5555574c2d80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a0b40 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574994a0 <e9126> {e141ah}  vddio -> VAR 0x5555574c2f00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a0c60 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557499590 <e9130> {e142ah}  vssio -> VAR 0x5555574c3080 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a0d80 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557499680 <e9154> {e143ah}  ioring -> VAR 0x5555574c3200 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574938c0 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x5555574a0ea0 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557493970 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574a0fc0 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555749fcc0 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574a4000 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557493a20 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574a10e0 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d260 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574a27e0 <e54838#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574a52c0 <e54756#> {e151ac}  i0 -> MODULE 0x5555574bc900 <e60323#> {l10ai}  la_iovssio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557499a40 <e9213> {e151ah}  vdd -> VAR 0x5555574c3800 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a18c0 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557499b30 <e9218> {e152ah}  vss -> VAR 0x5555574c3980 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a19e0 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557499c20 <e9222> {e153ah}  vddio -> VAR 0x5555574c3b00 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a1b00 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557499d10 <e9226> {e154ah}  vssio -> VAR 0x5555574c3c80 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574a1c20 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557499e00 <e9250> {e155ah}  ioring -> VAR 0x5555574c3e00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557493e40 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555574a1d40 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557493ef0 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574a1e60 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574a5180 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574a5400 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574a8000 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574aa000 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d340 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574a2c40 <e55038#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574ae780 <e54956#> {e167ac}  i0 -> MODULE 0x5555574bcb40 <e60324#> {m10ai}  la_iovdd__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574ac1e0 <e9309> {e167ah}  vdd -> VAR 0x5555574ca480 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574aa7e0 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ac2d0 <e9314> {e168ah}  vss -> VAR 0x5555574ca600 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574aa900 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ac3c0 <e9318> {e169ah}  vddio -> VAR 0x5555574ca780 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574aaa20 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ac4b0 <e9322> {e170ah}  vssio -> VAR 0x5555574ca900 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574aab40 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ac5a0 <e9346> {e171ah}  ioring -> VAR 0x5555574caa80 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574a8420 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x5555574aac60 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574a84d0 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574aad80 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574ae640 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574ae8c0 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574a8580 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574aaea0 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d420 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574a30a0 <e55238#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574afb80 <e55156#> {e183ac}  i0 -> MODULE 0x5555574bcd80 <e60325#> {n10ai}  la_iovss__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574ac960 <e9405> {e183ah}  vdd -> VAR 0x5555574cb080 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574ab680 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574aca50 <e9410> {e184ah}  vss -> VAR 0x5555574cb200 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574ab7a0 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574acb40 <e9414> {e185ah}  vddio -> VAR 0x5555574cb380 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574ab8c0 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574acc30 <e9418> {e186ah}  vssio -> VAR 0x5555574cb500 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574ab9e0 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574acd20 <e9442> {e187ah}  ioring -> VAR 0x5555574cb680 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574a89a0 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x5555574abb00 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574a8a50 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574abc20 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574afa40 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574afcc0 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574a8b00 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574abd40 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d500 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574a3500 <e55438#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574b5040 <e55356#> {e199ac}  i0 -> MODULE 0x5555574bcfc0 <e60326#> {o9ai}  la_ioclamp__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574ad0e0 <e9501> {e199ah}  vdd -> VAR 0x5555574cbc80 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574b25a0 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ad1d0 <e9506> {e200ah}  vss -> VAR 0x5555574cbe00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574b26c0 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ad2c0 <e9510> {e201ah}  vddio -> VAR 0x5555574d0000 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574b27e0 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ad3b0 <e9514> {e202ah}  vssio -> VAR 0x5555574d0180 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574b2900 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ad4a0 <e9538> {e203ah}  ioring -> VAR 0x5555574d0300 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574a8f20 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x5555574b2a20 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574a8fd0 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574b2b40 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574b4f00 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574b5180 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574a9080 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574b2c60 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d5e0 <e55454#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x555557283900 <e9606> {e215ac}  i0 -> MODULE 0x5555574bd200 <e60327#> {p10ai}  la_iopoc__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557287680 <e9568> {e215ah}  vdd -> VAR 0x5555574d0900 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557289440 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x55555726c780 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557287770 <e9573> {e216ah}  vss -> VAR 0x5555574d0a80 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557289560 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x55555726c600 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557287860 <e9577> {e217ah}  vddio -> VAR 0x5555574d0c00 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557289680 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x55555726c900 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557287950 <e9581> {e218ah}  vssio -> VAR 0x5555574d0d80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572897a0 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x55555726ca80 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557287a40 <e9605> {e219ah}  ioring -> VAR 0x5555574d0f00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557281600 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x5555572898c0 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572816b0 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572899e0 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x55555725b500 <e53474#> {e25aw} @dt=0x555557268000@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557283a40 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557283b80 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557281760 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557289b00 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x55555726cc00 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x555557294000 <e60281#> {e14ai}  la_iosection__pi12  L4 [1ps]
    1:2: VAR 0x555557296000 <e55987#> {e15aw} @dt=0x555557290ea0@(w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572b5a40 <e35312#> {d138be} @dt=0x555556fda8f0@(w16)  16'h5745
    1:2: VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572b5b80 <e35316#> {d139an} @dt=0x55555721cea0@(w8)  8'h4
    1:2: VAR 0x555557296300 <e56003#> {e17aw} @dt=0x555557291040@(w8)  NGPIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572b5cc0 <e35320#> {d140aw} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557296480 <e56011#> {e18aw} @dt=0x555557291110@(w8)  NANALOG [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572b5e00 <e35324#> {d141ba} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557296600 <e56019#> {e19aw} @dt=0x5555572911e0@(w8)  NXTAL [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0000 <e35328#> {d142aw} @dt=0x555556cb09c0@(G/w8)  8'h0
    1:2: VAR 0x555557296780 <e56027#> {e20aw} @dt=0x5555572912b0@(w8)  NVDDIO [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0140 <e35332#> {d143ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557296900 <e56035#> {e21aw} @dt=0x555557291380@(w8)  NVDD [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0280 <e35336#> {d144au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557296a80 <e56043#> {e22aw} @dt=0x555557291450@(w8)  NGND [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c03c0 <e35340#> {d145au} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557296c00 <e56051#> {e23aw} @dt=0x555557291520@(w8)  NCLAMP [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0500 <e35344#> {d146ay} @dt=0x555556cb09c0@(G/w8)  8'h2
    1:2: VAR 0x555557296d80 <e56059#> {e24aw} @dt=0x5555572915f0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0640 <e35348#> {d147aq} @dt=0x555556fdab60@(w5)  5'h8
    1:2: VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0780 <e35352#> {d148ar} @dt=0x555556fdac30@(w5)  5'h8
    1:2: VAR 0x555557297080 <e56075#> {e26aw} @dt=0x555557291790@(w1)  ENPOC [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c08c0 <e35356#> {d149ar} @dt=0x555556fdaea0@(w1)  1'h1
    1:2: VAR 0x555557297200 <e56083#> {e28ap} @dt=0x555556c41450@(G/w56)  IOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0a00 <e35360#> {d150as} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297380 <e56091#> {e29ap} @dt=0x555556c41450@(G/w56)  XTALTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0c80 <e35368#> {d152au} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297500 <e56099#> {e30ap} @dt=0x555556c41450@(G/w56)  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0b40 <e35364#> {d151aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297680 <e56107#> {e31ap} @dt=0x555556c41450@(G/w56)  POCTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0dc0 <e35372#> {d153at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297800 <e56115#> {e32ap} @dt=0x555556c41450@(G/w56)  VDDTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c0f00 <e35376#> {d154at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297980 <e56123#> {e33ap} @dt=0x555556c41450@(G/w56)  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c1040 <e35380#> {d155av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297b00 <e56131#> {e34ap} @dt=0x555556c41450@(G/w56)  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c1180 <e35384#> {d156av} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297c80 <e56139#> {e35ap} @dt=0x555556c41450@(G/w56)  VSSTYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c12c0 <e35388#> {d157at} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557291ee0 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557298630 <e8137> {e38al}
    1:2:1:1:2: SUB 0x5555572986e0 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557294120 <e11663> {e38am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729c3c0 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729c500 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0000 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a00d0 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a01a0 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0270 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0340 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557298790 <e8202> {e44al}
    1:2:1:1:2: SUB 0x555557298840 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557294240 <e11666> {e44am} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729c640 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729c780 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0410 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572988f0 <e8240> {e46al}
    1:2:1:1:2: SUB 0x5555572989a0 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557294360 <e11669> {e46am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729c8c0 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729ca00 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a04e0 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557298a50 <e8278> {e47am}
    1:2:1:1:2: SUB 0x555557298b00 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557294480 <e11672> {e47an} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729cb40 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729cc80 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729ea80 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a05b0 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557298bb0 <e8316> {e48al}
    1:2:1:1:2: SUB 0x555557298c60 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572945a0 <e11675> {e48am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729cdc0 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729cf00 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729ec00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0680 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557298d10 <e8354> {e49al}
    1:2:1:1:2: SUB 0x555557298dc0 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572946c0 <e11678> {e49am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729d040 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729d180 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729ed80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0750 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557298e70 <e8392> {e50al}
    1:2:1:1:2: SUB 0x555557298f20 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572947e0 <e11681> {e50am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729d2c0 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729d400 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729ef00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0820 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557298fd0 <e8430> {e51al}
    1:2:1:1:2: SUB 0x555557299080 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557294900 <e11684> {e51am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729d540 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729d680 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729f080 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a08f0 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557299130 <e8468> {e52al}
    1:2:1:1:2: SUB 0x5555572991e0 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557294a20 <e11687> {e52am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729d7c0 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729d900 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729f200 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a09c0 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557299290 <e8506> {e53al}
    1:2:1:1:2: SUB 0x555557299340 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557294b40 <e11690> {e53am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555729da40 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555729db80 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729f380 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0a90 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572993f0 <e8553> {e54al}
    1:2:1:1:2: SUB 0x5555572994a0 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x555557299550 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555557294c60 <e11693> {e54am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x55555729dcc0 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x55555729de00 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572a2000 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729f500 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a0b60 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557299600 <e8597> {e55al}
    1:2:1:1:2: SUB 0x5555572996b0 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x555557299760 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555557294d80 <e11696> {e55am} @dt=0@  N [RV] <- VAR 0x555557296180 <e55995#> {e16aw} @dt=0x555557290f70@(w8)  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555557294ea0 <e11699> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x555557296d80 <e56059#> {e24aw} @dt=0x5555572915f0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572a2140 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572a2280 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555729f680 <e56142#> {e59at} @dt=0x5555572a0c30@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x55555720d6c0 <e8828> {e64ae}  ila_iobidir [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574a3960 <e56473#> {e70ac}  ila_iobidir__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574d32c0 <e56282#> {e70ac}  i0 -> MODULE 0x5555574b3320 <e60319#> {h17ai}  la_iobidir__Sz12_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574ad860 <e8667> {e71ah}  z -> VAR 0x55555743b800 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c4fd0 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x5555574bd560 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574d3900 <e56261#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c5080 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574bd7a0 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ad950 <e8676> {e73ah}  pad -> VAR 0x55555743af00 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c5130 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x5555574bd8c0 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574d3a40 <e56263#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c51e0 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574bdb00 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ada40 <e8680> {e74ah}  vdd -> VAR 0x55555743b080 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574bdc20 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574adb30 <e8684> {e75ah}  vss -> VAR 0x55555743b200 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574bdd40 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574adc20 <e8688> {e76ah}  vddio -> VAR 0x55555743b380 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574bde60 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574add10 <e8692> {e77ah}  vssio -> VAR 0x55555743b500 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574d6000 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ade00 <e8716> {e78ah}  ioring -> VAR 0x5555574ba480 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574c5290 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x5555574d6120 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574c5340 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574d6240 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574d3180 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574d3400 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c53f0 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d6360 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574adef0 <e8724> {e80ah}  a -> VAR 0x55555743b680 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c54a0 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x5555574d6480 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574d3b80 <e56265#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c5550 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d66c0 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d8000 <e8732> {e81ah}  ie -> VAR 0x55555743b980 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c5600 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x5555574d67e0 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x55555729ea80 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574d3cc0 <e56267#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c56b0 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d6a20 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x55555729ea80 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d80f0 <e8740> {e82ah}  oe -> VAR 0x55555743bb00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c5760 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x5555574d6b40 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x55555729ec00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574d3e00 <e56269#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c5810 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d6d80 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x55555729ec00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d81e0 <e8748> {e83ah}  pe -> VAR 0x55555743bc80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c58c0 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x5555574d6ea0 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x55555729ed80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574de000 <e56271#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c5970 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d70e0 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x55555729ed80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d82d0 <e8756> {e84ah}  ps -> VAR 0x55555743be00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c5a20 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x5555574d7200 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x55555729ef00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574de140 <e56273#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c5ad0 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d7440 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x55555729ef00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d83c0 <e8764> {e85ah}  sr -> VAR 0x5555574ba000 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c5b80 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x5555574d7560 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x55555729f080 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574de280 <e56275#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c5c30 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d77a0 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x55555729f080 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d84b0 <e8772> {e86ah}  st -> VAR 0x5555574ba180 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574c5ce0 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555574d78c0 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x55555729f200 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574de3c0 <e56277#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574c5d90 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d7b00 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x55555729f200 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d85a0 <e8796> {e87ah}  ds -> VAR 0x5555574ba300 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555574c5e40 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x5555574d7c20 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x55555729f380 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555574c5ef0 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555574de500 <e56279#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: CONST 0x5555574d3540 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x5555574d3680 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x5555574da000 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574d7e60 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x55555729f380 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d8690 <e8810> {e88ah}  cfg -> VAR 0x5555574ba600 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555574da0b0 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x5555574dc000 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555729f500 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555574da160 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555574de640 <e56281#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:2:2: VARREF 0x5555574dc240 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555557296d80 <e56059#> {e24aw} @dt=0x5555572915f0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555574dc360 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555557296d80 <e56059#> {e24aw} @dt=0x5555572915f0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555574da210 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574dc480 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555729f500 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555574a3ce0 <e56394#> {e70ac}  ila_iobidir__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555574df040 <e56390#> {e70ac}  i0 -> MODULE 0x5555574b3320 <e60319#> {h17ai}  la_iobidir__Sz12_Cz15_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574d8b40 <e8667> {e71ah}  z -> VAR 0x55555743b800 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574da420 <e8668> {e71al}
    1:2:1:1:1:1: VARREF 0x5555574dcc60 <e11711> {e71ak} @dt=0@  z [LV] => VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574df680 <e56369#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574da4d0 <e14669> {e71al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574dcea0 <e14668> {e71ak} @dt=0@  z [RV] <- VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d8c30 <e8676> {e73ah}  pad -> VAR 0x55555743af00 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574da580 <e8675> {e73ap}
    1:2:1:1:1:1: VARREF 0x5555574dcfc0 <e11717> {e73am} @dt=0@  pad [LV] => VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574df7c0 <e56371#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574da630 <e14672> {e73ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574dd200 <e14671> {e73am} @dt=0@  pad [RV] <- VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d8d20 <e8680> {e74ah}  vdd -> VAR 0x55555743b080 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574dd320 <e11723> {e74am} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d8e10 <e8684> {e75ah}  vss -> VAR 0x55555743b200 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574dd440 <e11726> {e75am} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d8f00 <e8688> {e76ah}  vddio -> VAR 0x55555743b380 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574dd560 <e11729> {e76ao} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d8ff0 <e8692> {e77ah}  vssio -> VAR 0x55555743b500 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574dd680 <e11732> {e77ao} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d90e0 <e8716> {e78ah}  ioring -> VAR 0x5555574ba480 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574da6e0 <e8715> {e78au}
    1:2:1:1:1:1: VARREF 0x5555574dd7a0 <e11735> {e78ao} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574da790 <e8712> {e78ba} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574dd8c0 <e11738> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574def00 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574df180 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574da840 <e14675> {e78au} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574dd9e0 <e14674> {e78ao} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d91d0 <e8724> {e80ah}  a -> VAR 0x55555743b680 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574da8f0 <e8723> {e80al}
    1:2:1:1:1:1: VARREF 0x5555574ddb00 <e11741> {e80ak} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574df900 <e56373#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574da9a0 <e14678> {e80al} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574ddd40 <e14677> {e80ak} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d92c0 <e8732> {e81ah}  ie -> VAR 0x55555743b980 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574daa50 <e8731> {e81an}
    1:2:1:1:1:1: VARREF 0x5555574dde60 <e11747> {e81al} @dt=0@  ie [RV] <- VAR 0x55555729ea80 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574dfa40 <e56375#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574dab00 <e14681> {e81an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e0120 <e14680> {e81al} @dt=0@  ie [RV] <- VAR 0x55555729ea80 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d93b0 <e8740> {e82ah}  oe -> VAR 0x55555743bb00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574dabb0 <e8739> {e82an}
    1:2:1:1:1:1: VARREF 0x5555574e0240 <e11753> {e82al} @dt=0@  oe [RV] <- VAR 0x55555729ec00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574dfb80 <e56377#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574dac60 <e14684> {e82an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e0480 <e14683> {e82al} @dt=0@  oe [RV] <- VAR 0x55555729ec00 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d94a0 <e8748> {e83ah}  pe -> VAR 0x55555743bc80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574dad10 <e8747> {e83an}
    1:2:1:1:1:1: VARREF 0x5555574e05a0 <e11759> {e83al} @dt=0@  pe [RV] <- VAR 0x55555729ed80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574dfcc0 <e56379#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574dadc0 <e14687> {e83an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e07e0 <e14686> {e83al} @dt=0@  pe [RV] <- VAR 0x55555729ed80 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d9590 <e8756> {e84ah}  ps -> VAR 0x55555743be00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574dae70 <e8755> {e84an}
    1:2:1:1:1:1: VARREF 0x5555574e0900 <e11765> {e84al} @dt=0@  ps [RV] <- VAR 0x55555729ef00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574dfe00 <e56381#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574daf20 <e14690> {e84an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e0b40 <e14689> {e84al} @dt=0@  ps [RV] <- VAR 0x55555729ef00 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d9680 <e8764> {e85ah}  sr -> VAR 0x5555574ba000 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574dafd0 <e8763> {e85an}
    1:2:1:1:1:1: VARREF 0x5555574e0c60 <e11771> {e85al} @dt=0@  sr [RV] <- VAR 0x55555729f080 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574e4000 <e56383#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574db080 <e14693> {e85an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e0ea0 <e14692> {e85al} @dt=0@  sr [RV] <- VAR 0x55555729f080 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d9770 <e8772> {e86ah}  st -> VAR 0x5555574ba180 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574db130 <e8771> {e86an}
    1:2:1:1:1:1: VARREF 0x5555574e0fc0 <e11777> {e86al} @dt=0@  st [RV] <- VAR 0x55555729f200 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574e4140 <e56385#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:4: ATTROF 0x5555574db1e0 <e14696> {e86an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e1200 <e14695> {e86al} @dt=0@  st [RV] <- VAR 0x55555729f200 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d9860 <e8796> {e87ah}  ds -> VAR 0x5555574ba300 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555574db290 <e8795> {e87an}
    1:2:1:1:1:1: VARREF 0x5555574e1320 <e11783> {e87al} @dt=0@  ds [RV] <- VAR 0x55555729f380 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555574db340 <e8792> {e87ap} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555574e4280 <e56387#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: CONST 0x5555574df2c0 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:3: CONST 0x5555574df400 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:1:4: ATTROF 0x5555574db3f0 <e14699> {e87an} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e1560 <e14698> {e87al} @dt=0@  ds [RV] <- VAR 0x55555729f380 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d9950 <e8810> {e88ah}  cfg -> VAR 0x5555574ba600 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELPLUS 0x5555574db4a0 <e8809> {e88ap}
    1:2:1:1:1:1: VARREF 0x5555574e1680 <e11789> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555729f500 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: MUL 0x5555574db550 <e8806> {e88ar} @dt=0@
    1:2:1:1:1:2:1: CONST 0x5555574e43c0 <e56389#> {e64ae} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:2:2: VARREF 0x5555574e18c0 <e11795> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555557296d80 <e56059#> {e24aw} @dt=0x5555572915f0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:3: VARREF 0x5555574e19e0 <e11798> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555557296d80 <e56059#> {e24aw} @dt=0x5555572915f0@(w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:1:4: ATTROF 0x5555574db600 <e14702> {e88ap} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e1b00 <e14701> {e88am} @dt=0@  cfg [RV] <- VAR 0x55555729f500 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d7a0 <e8947> {e95ae}  ila_ioanalog [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574e81c0 <e56853#> {e100ac}  ila_ioanalog__BRA__2__KET__ [GEN]
    1:2:1: CELL 0x5555574e5b80 <e56678#> {e100ac}  i0 -> MODULE 0x5555574bc240 <e60320#> {i9ai}  la_ioanalog__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574d9e00 <e8874> {e100ah}  pad -> VAR 0x5555574baa80 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574dbc30 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x5555574e2480 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574ee000 <e56673#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555574dbce0 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e26c0 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574d9ef0 <e8879> {e101ah}  vdd -> VAR 0x5555574bac00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574e27e0 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ea000 <e8883> {e102ah}  vss -> VAR 0x5555574bad80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574e2900 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ea0f0 <e8887> {e103ah}  vddio -> VAR 0x5555574baf00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574e2a20 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ea1e0 <e8891> {e104ah}  vssio -> VAR 0x5555574bb080 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574e2b40 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ea2d0 <e8899> {e105ah}  a -> VAR 0x5555574bb380 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574dbd90 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x5555574e2c60 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574ee140 <e56675#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555574dbe40 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e2ea0 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ea3c0 <e8907> {e106ah}  z -> VAR 0x5555574bb500 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574dbef0 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x5555574e2fc0 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574ee280 <e56677#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh2
    1:2:1:1:1:4: ATTROF 0x5555574ec000 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e3200 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ea4b0 <e8931> {e107ah}  ioring -> VAR 0x5555574bb200 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574ec0b0 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555574e3320 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574ec160 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574e3440 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574e5a40 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574e5cc0 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574ec210 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e3560 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555574e8540 <e56774#> {e100ac}  ila_ioanalog__BRA__3__KET__ [GEN]
    1:2:1: CELL 0x5555574eec80 <e56770#> {e100ac}  i0 -> MODULE 0x5555574bc240 <e60320#> {i9ai}  la_ioanalog__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574ea870 <e8874> {e100ah}  pad -> VAR 0x5555574baa80 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574ec420 <e8875> {e100as}
    1:2:1:1:1:1: VARREF 0x5555574e3c20 <e11828> {e100ap} @dt=0@  pad [LV] => VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574ef040 <e56765#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x5555574ec4d0 <e14705> {e100as} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574e3e60 <e14704> {e100ap} @dt=0@  pad [RV] <- VAR 0x555557297e00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ea960 <e8879> {e101ah}  vdd -> VAR 0x5555574bac00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f0000 <e11834> {e101ap} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eaa50 <e8883> {e102ah}  vss -> VAR 0x5555574bad80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f0120 <e11837> {e102ap} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eab40 <e8887> {e103ah}  vddio -> VAR 0x5555574baf00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f0240 <e11840> {e103ap} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eac30 <e8891> {e104ah}  vssio -> VAR 0x5555574bb080 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f0360 <e11843> {e104ap} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ead20 <e8899> {e105ah}  a -> VAR 0x5555574bb380 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574ec580 <e8898> {e105aq}
    1:2:1:1:1:1: VARREF 0x5555574f0480 <e11846> {e105ap} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574ef180 <e56767#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x5555574ec630 <e14708> {e105aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574f06c0 <e14707> {e105ap} @dt=0@  a [RV] <- VAR 0x55555729e780 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eae10 <e8907> {e106ah}  z -> VAR 0x5555574bb500 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1: SELBIT 0x5555574ec6e0 <e8906> {e106aq}
    1:2:1:1:1:1: VARREF 0x5555574f07e0 <e11852> {e106ap} @dt=0@  z [LV] => VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555574ef2c0 <e56769#> {e95ae} @dt=0x5555570128f0@(G/sw32)  32'sh3
    1:2:1:1:1:4: ATTROF 0x5555574ec790 <e14711> {e106aq} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574f0a20 <e14710> {e106ap} @dt=0@  z [RV] <- VAR 0x55555729e900 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eaf00 <e8931> {e107ah}  ioring -> VAR 0x5555574bb200 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574ec840 <e8930> {e107av}
    1:2:1:1:1:1: VARREF 0x5555574f0b40 <e11858> {e107ap} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574ec8f0 <e8927> {e107bb} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574f0c60 <e11861> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574eeb40 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574eedc0 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574ec9a0 <e14714> {e107av} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574f0d80 <e14713> {e107ap} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720d880 <e9074> {e114ae}  ila_ioxtal [GEN] [IMPLIED]
    1:2: ASSIGN 0x5555572a9970 <e57141#> {e114aj} @dt=0x5555572a0c30@(sw32)
    1:2:1: CONST 0x5555574f4140 <e56978#> {e114as} @dt=0x555557012820@(G/w32)  32'h4
    1:2:2: VARREF 0x5555572aca20 <e56854#> {e114ai} @dt=0x5555572a0c30@(sw32)  i [LV] => VAR 0x55555729f680 <e56142#> {e59at} @dt=0x5555572a0c30@(sw32)  i [LOOP] [VSTATIC]  GENVAR
    1:2: BEGIN 0x55555720d960 <e9170> {e133ae}  ila_iovddio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574e8a80 <e57428#> {e139ac}  ila_iovddio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574f5a40 <e57259#> {e139ac}  i0 -> MODULE 0x5555574bc6c0 <e60322#> {k10ai}  la_iovddio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574eb2c0 <e9117> {e139ah}  vdd -> VAR 0x5555574c2c00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f1680 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eb3b0 <e9122> {e140ah}  vss -> VAR 0x5555574c2d80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f17a0 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eb4a0 <e9126> {e141ah}  vddio -> VAR 0x5555574c2f00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f18c0 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eb590 <e9130> {e142ah}  vssio -> VAR 0x5555574c3080 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f19e0 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574eb680 <e9154> {e143ah}  ioring -> VAR 0x5555574c3200 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574ed290 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x5555574f1b00 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574ed340 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574f1c20 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574f5900 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574f5b80 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574ed3f0 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574f1d40 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555574e8e00 <e57349#> {e139ac}  ila_iovddio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555574f8780 <e57345#> {e139ac}  i0 -> MODULE 0x5555574bc6c0 <e60322#> {k10ai}  la_iovddio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574eba40 <e9117> {e139ah}  vdd -> VAR 0x5555574c2c00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f6480 <e11948> {e139aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ebb30 <e9122> {e140ah}  vss -> VAR 0x5555574c2d80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f65a0 <e11951> {e140aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ebc20 <e9126> {e141ah}  vddio -> VAR 0x5555574c2f00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f66c0 <e11954> {e141aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ebd10 <e9130> {e142ah}  vssio -> VAR 0x5555574c3080 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f67e0 <e11957> {e142aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574ebe00 <e9154> {e143ah}  ioring -> VAR 0x5555574c3200 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574ed600 <e9153> {e143aw}
    1:2:1:1:1:1: VARREF 0x5555574f6900 <e11960> {e143aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574ed6b0 <e9150> {e143bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574f6a20 <e11963> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574f8640 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574f88c0 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574ed760 <e14729> {e143aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574f6b40 <e14728> {e143aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720da40 <e9266> {e146ae}  ila_iovssio [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574e9260 <e57715#> {e151ac}  ila_iovssio__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574f9b80 <e57546#> {e151ac}  i0 -> MODULE 0x5555574bc900 <e60323#> {l10ai}  la_iovssio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574fc1e0 <e9213> {e151ah}  vdd -> VAR 0x5555574c3800 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f7320 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fc2d0 <e9218> {e152ah}  vss -> VAR 0x5555574c3980 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f7440 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fc3c0 <e9222> {e153ah}  vddio -> VAR 0x5555574c3b00 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f7560 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fc4b0 <e9226> {e154ah}  vssio -> VAR 0x5555574c3c80 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555574f7680 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fc5a0 <e9250> {e155ah}  ioring -> VAR 0x5555574c3e00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574edb80 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555574f77a0 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555574edc30 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555574f78c0 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574f9a40 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574f9cc0 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555574edce0 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555574f79e0 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555574e95e0 <e57636#> {e151ac}  ila_iovssio__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x5555574fe8c0 <e57632#> {e151ac}  i0 -> MODULE 0x5555574bc900 <e60323#> {l10ai}  la_iovssio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574fc960 <e9213> {e151ah}  vdd -> VAR 0x5555574c3800 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557500120 <e11984> {e151aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fca50 <e9218> {e152ah}  vss -> VAR 0x5555574c3980 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557500240 <e11987> {e152aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fcb40 <e9222> {e153ah}  vddio -> VAR 0x5555574c3b00 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557500360 <e11990> {e153aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fcc30 <e9226> {e154ah}  vssio -> VAR 0x5555574c3c80 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557500480 <e11993> {e154aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fcd20 <e9250> {e155ah}  ioring -> VAR 0x5555574c3e00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555574edef0 <e9249> {e155aw}
    1:2:1:1:1:1: VARREF 0x5555575005a0 <e11996> {e155aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557502000 <e9246> {e155bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555575006c0 <e11999> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574fe780 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574fea00 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555575020b0 <e14732> {e155aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555575007e0 <e14731> {e155aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720db20 <e9362> {e162ae}  ila_iovdd [GEN] [IMPLIED]
    1:2: BEGIN 0x5555574e9a40 <e58002#> {e167ac}  ila_iovdd__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x5555574ffcc0 <e57833#> {e167ac}  i0 -> MODULE 0x5555574bcb40 <e60324#> {m10ai}  la_iovdd__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574fd0e0 <e9309> {e167ah}  vdd -> VAR 0x5555574ca480 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557500fc0 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fd1d0 <e9314> {e168ah}  vss -> VAR 0x5555574ca600 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555575010e0 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fd2c0 <e9318> {e169ah}  vddio -> VAR 0x5555574ca780 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557501200 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fd3b0 <e9322> {e170ah}  vssio -> VAR 0x5555574ca900 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557501320 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fd4a0 <e9346> {e171ah}  ioring -> VAR 0x5555574caa80 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555575024d0 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x555557501440 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557502580 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557501560 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555574ffb80 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555574ffe00 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557502630 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557501680 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x5555574e9dc0 <e57923#> {e167ac}  ila_iovdd__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557506a00 <e57919#> {e167ac}  i0 -> MODULE 0x5555574bcb40 <e60324#> {m10ai}  la_iovdd__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555574fd860 <e9309> {e167ah}  vdd -> VAR 0x5555574ca480 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557501d40 <e12020> {e167aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fd950 <e9314> {e168ah}  vss -> VAR 0x5555574ca600 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557501e60 <e12023> {e168aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fda40 <e9318> {e169ah}  vddio -> VAR 0x5555574ca780 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557508000 <e12026> {e169aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fdb30 <e9322> {e170ah}  vssio -> VAR 0x5555574ca900 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557508120 <e12029> {e170aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555574fdc20 <e9346> {e171ah}  ioring -> VAR 0x5555574caa80 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557502840 <e9345> {e171aw}
    1:2:1:1:1:1: VARREF 0x555557508240 <e12032> {e171aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555575028f0 <e9342> {e171bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557508360 <e12035> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555575068c0 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557506b40 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555575029a0 <e14735> {e171aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557508480 <e14734> {e171aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720dc00 <e9458> {e178ae}  ila_iovss [GEN] [IMPLIED]
    1:2: BEGIN 0x55555750a2a0 <e58289#> {e183ac}  ila_iovss__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557507e00 <e58120#> {e183ac}  i0 -> MODULE 0x5555574bcd80 <e60325#> {n10ai}  la_iovss__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557510000 <e9405> {e183ah}  vdd -> VAR 0x5555574cb080 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557508c60 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555575100f0 <e9410> {e184ah}  vss -> VAR 0x5555574cb200 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557508d80 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555575101e0 <e9414> {e185ah}  vddio -> VAR 0x5555574cb380 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557508ea0 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555575102d0 <e9418> {e186ah}  vssio -> VAR 0x5555574cb500 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557508fc0 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555575103c0 <e9442> {e187ah}  ioring -> VAR 0x5555574cb680 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557502dc0 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x5555575090e0 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557502e70 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557509200 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557507cc0 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555750e000 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557502f20 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557509320 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555750a620 <e58210#> {e183ac}  ila_iovss__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x55555750eb40 <e58206#> {e183ac}  i0 -> MODULE 0x5555574bcd80 <e60325#> {n10ai}  la_iovss__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557510780 <e9405> {e183ah}  vdd -> VAR 0x5555574cb080 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555575099e0 <e12056> {e183aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557510870 <e9410> {e184ah}  vss -> VAR 0x5555574cb200 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557509b00 <e12059> {e184aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557510960 <e9414> {e185ah}  vddio -> VAR 0x5555574cb380 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557509c20 <e12062> {e185aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557510a50 <e9418> {e186ah}  vssio -> VAR 0x5555574cb500 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557509d40 <e12065> {e186aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557510b40 <e9442> {e187ah}  ioring -> VAR 0x5555574cb680 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557503130 <e9441> {e187aw}
    1:2:1:1:1:1: VARREF 0x555557509e60 <e12068> {e187aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555575031e0 <e9438> {e187bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557512000 <e12071> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555750ea00 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x55555750ec80 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557503290 <e14738> {e187aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557512120 <e14737> {e187aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720dce0 <e9554> {e194ae}  ila_ioclamp [GEN] [IMPLIED]
    1:2: BEGIN 0x55555750aa80 <e58576#> {e199ac}  ila_ioclamp__BRA__0__KET__ [GEN]
    1:2:1: CELL 0x555557514000 <e58407#> {e199ac}  i0 -> MODULE 0x5555574bcfc0 <e60326#> {o9ai}  la_ioclamp__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557510f00 <e9501> {e199ah}  vdd -> VAR 0x5555574cbc80 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557512900 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557510ff0 <e9506> {e200ah}  vss -> VAR 0x5555574cbe00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557512a20 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555575110e0 <e9510> {e201ah}  vddio -> VAR 0x5555574d0000 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557512b40 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555575111d0 <e9514> {e202ah}  vssio -> VAR 0x5555574d0180 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557512c60 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555575112c0 <e9538> {e203ah}  ioring -> VAR 0x5555574d0300 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555575036b0 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x555557512d80 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557503760 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557512ea0 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x55555750fe00 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557514140 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557503810 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557512fc0 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555750ae00 <e58497#> {e199ac}  ila_ioclamp__BRA__1__KET__ [GEN]
    1:2:1: CELL 0x555557514c80 <e58493#> {e199ac}  i0 -> MODULE 0x5555574bcfc0 <e60326#> {o9ai}  la_ioclamp__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x555557511680 <e9501> {e199ah}  vdd -> VAR 0x5555574cbc80 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x555557513680 <e12092> {e199aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557511770 <e9506> {e200ah}  vss -> VAR 0x5555574cbe00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555575137a0 <e12095> {e200aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557511860 <e9510> {e201ah}  vddio -> VAR 0x5555574d0000 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555575138c0 <e12098> {e201aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557511950 <e9514> {e202ah}  vssio -> VAR 0x5555574d0180 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555575139e0 <e12101> {e202aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x555557511a40 <e9538> {e203ah}  ioring -> VAR 0x5555574d0300 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x555557503a20 <e9537> {e203aw}
    1:2:1:1:1:1: VARREF 0x555557513b00 <e12104> {e203aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x555557503ad0 <e9534> {e203bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x555557513c20 <e12107> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x555557514b40 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x555557514dc0 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x555557503b80 <e14741> {e203aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x555557513d40 <e14740> {e203aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2: BEGIN 0x55555720ddc0 <e58592#> {e211an}  ila_iopoc [GEN]
    1:2:1: CELL 0x5555572b5680 <e9606> {e215ac}  i0 -> MODULE 0x5555574bd200 <e60327#> {p10ai}  la_iopoc__Sz12_Rz15  L5 [LIB] [1ps]
    1:2:1:1: PIN 0x5555572bab40 <e9568> {e215ah}  vdd -> VAR 0x5555574d0900 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572b9e60 <e12122> {e215aq} @dt=0@  vdd [LV] => VAR 0x55555729e180 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bac30 <e9573> {e216ah}  vss -> VAR 0x5555574d0a80 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572be000 <e12125> {e216aq} @dt=0@  vss [LV] => VAR 0x55555729e000 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bad20 <e9577> {e217ah}  vddio -> VAR 0x5555574d0c00 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572be120 <e12128> {e217aq} @dt=0@  vddio [LV] => VAR 0x55555729e300 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572bae10 <e9581> {e218ah}  vssio -> VAR 0x5555574d0d80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1:1: VARREF 0x5555572be240 <e12131> {e218aq} @dt=0@  vssio [LV] => VAR 0x55555729e480 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1:1: PIN 0x5555572baf00 <e9605> {e219ah}  ioring -> VAR 0x5555574d0f00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1: SELEXTRACT 0x5555572bc160 <e9604> {e219aw}
    1:2:1:1:1:1: VARREF 0x5555572be360 <e12134> {e219aq} @dt=0@  ioring [LV] => VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1:1:1:2: SUB 0x5555572bc210 <e9601> {e219bc} @dt=0@
    1:2:1:1:1:2:1: VARREF 0x5555572be480 <e12137> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x555557296f00 <e56067#> {e25aw} @dt=0x5555572916c0@(w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:1:2:2: CONST 0x5555572b57c0 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:1:3: CONST 0x5555572b5900 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:1:4: ATTROF 0x5555572bc2c0 <e14744#> {e219aw} [VAR_BASE]
    1:2:1:1:1:4:1: VARREF 0x5555572be5a0 <e14743> {e219aq} @dt=0@  ioring [RV] <- VAR 0x55555729e600 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1: MODULE 0x5555572bea20 <e60282#> {g10ai}  la_iocut__Sz12_Rz15  L4 [LIB] [1ps]
    1:2: VAR 0x55555729f980 <e59276#> {g12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c4280 <e35474#> {d189am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555729fb00 <e59284#> {g13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c4140 <e35470#> {d188at} @dt=0x555556fda8f0@(w16)  16'h5745
    1:2: VAR 0x55555729fc80 <e59292#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572c43c0 <e35478#> {d190an} @dt=0x555556fdac30@(w5)  5'h8
    1:2: VAR 0x55555729fe00 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a11e0 <e9764> {g18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c2000 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a12b0 <e9770> {g20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c2180 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a1380 <e9777> {g21as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c2300 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a1450 <e9784> {g22as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c2480 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a1520 <e9815> {g23al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572bc420 <e9813> {g23al}
    1:2:1:1:2: SUB 0x5555572bc4d0 <e9804> {g23ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572beb40 <e11654> {g23am} @dt=0@  RINGW [RV] <- VAR 0x55555729fc80 <e59292#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572c1b80 <e9796> {g23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572c1cc0 <e9805> {g23au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555572c2600 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a15f0 <e9829> {g25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c2780 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a16c0 <e9836> {g26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c2900 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a1790 <e9843> {g27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c2a80 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572a1860 <e9874> {g28al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572bc580 <e9872> {g28al}
    1:2:1:1:2: SUB 0x5555572bc630 <e9863> {g28ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572bec60 <e11657> {g28am} @dt=0@  RINGW [RV] <- VAR 0x55555729fc80 <e59292#> {g14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572c1e00 <e9855> {g28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572c4000 <e9864> {g28au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c000 <e60283#> {h17ai}  la_iobidir  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556c9e480 <e9895> {h19ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e421a0 <e9896> {h19ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e500 <e9897> {h19ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c9e600 <e9909> {h20ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e42340 <e9907> {h20ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e640 <e9908> {h20ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556c9e780 <e9920> {h21ap} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e424e0 <e9918> {h21ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e780 <e9919> {h21ay} @dt=0x555556e42410@(G/swu32/5)  ?32?sh10
    1:2: VAR 0x555556c9e900 <e9932> {h22ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e42680 <e9930> {h22ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e8c0 <e9931> {h22ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42820 <e9937> {h25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9ec00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e429c0 <e9943> {h26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9ed80 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42b60 <e9950> {h27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9ef00 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42d00 <e9957> {h28as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f080 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42ea0 <e9964> {h29as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f200 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43040 <e9971> {h31as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f380 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e431e0 <e9978> {h32at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f500 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43380 <e9985> {h33as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f680 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43520 <e9992> {h34as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e436c0 <e9999> {h35as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43860 <e10006> {h36as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9fb00 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43a00 <e10013> {h37as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9fc80 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43ba0 <e10020> {h38as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9fe00 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e500d0 <e10047> {h39al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40160 <e10045> {h39al}
    1:2:1:1:2: CONST 0x555556e3ec80 <e10036> {h39am} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2:1:1:3: CONST 0x555556e3edc0 <e10037> {h39ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e52000 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e50680 <e10083> {h40al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40370 <e10081> {h40al}
    1:2:1:1:2: SUB 0x555556e40420 <e10072> {h40ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d320 <e11618> {h40am} @dt=0@  RINGW [RV] <- VAR 0x555556c9e900 <e9932> {h22ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e3f180 <e10064> {h40as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e3f2c0 <e10073> {h40au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e52180 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e50d00 <e10121> {h41al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40630 <e10119> {h41al}
    1:2:1:1:2: SUB 0x555556e406e0 <e10110> {h41aq} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d440 <e11621> {h41am} @dt=0@  CFGW [RV] <- VAR 0x555556c9e780 <e9920> {h21ap} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e3f680 <e10102> {h41ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e3f7c0 <e10111> {h41at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: ASSIGNW 0x555556e40840 <e10200> {h45ap} @dt=0@
    1:2:1: COND 0x555556e40790 <e10145> {h45au} @dt=0@
    1:2:1:1: VARREF 0x555556e4d560 <e11624> {h45ar} @dt=0@  ie [RV] <- VAR 0x555556c9f500 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555556e4d680 <e11627> {h45aw} @dt=0@  pad [RV] <- VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:3: CONST 0x555556e3f900 <e10143> {h45bc} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:2: VARREF 0x555556e4d7a0 <e11630> {h45al} @dt=0@  z [LV] => VAR 0x555556c9f380 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x555556e40d10 <e10198> {h48ap} @dt=0@
    1:2:1: COND 0x555556e40c60 <e10196> {h48bc} @dt=0@
    1:2:1:1: VARREF 0x555556e4d8c0 <e11633> {h48ar} @dt=0@  oe [RV] <- VAR 0x555556c9f680 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555556e4d9e0 <e11636> {h48be} @dt=0@  a [RV] <- VAR 0x555556c9f200 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:3: COND 0x555556e40bb0 <e10194> {h49ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:1: AND 0x555556e408f0 <e10187> {h49ah} @dt=0@
    1:2:1:3:1:1: VARREF 0x555556e4db00 <e11639> {h49ae} @dt=0@  pe [RV] <- VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:1:2: VARREF 0x555556e4dc20 <e11642> {h49aj} @dt=0@  ps [RV] <- VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:2: CONST 0x555556e3fa40 <e10188> {h49aq} @dt=0x555556d944e0@(G/w1)  1'h1
    1:2:1:3:3: COND 0x555556e40b00 <e10189> {h50ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1: AND 0x555556e40a50 <e10182> {h50ah} @dt=0@
    1:2:1:3:3:1:1: VARREF 0x555556e4dd40 <e11645> {h50ae} @dt=0@  pe [RV] <- VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:3:1:2: LOGNOT 0x555556e409a0 <e10168> {h50aj} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1:2:1: VARREF 0x555556e4de60 <e11648> {h50ak} @dt=0@  ps [RV] <- VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:3:2: CONST 0x555556e3fb80 <e10183> {h50aq} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:1:3:3:3: CONST 0x555556e3fcc0 <e10184> {h51be} @dt=0x555556d944e0@(G/w1)  1'bz
    1:2:2: VARREF 0x555556f02000 <e11651> {h48al} @dt=0@  pad [LV] => VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1: MODULE 0x555556e4c120 <e60284#> {i9ai}  la_ioanalog  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e52300 <e10211> {i11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e51ad0 <e10212> {i11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3fe00 <e10213> {i11aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e52480 <e10225> {i12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e51c70 <e10223> {i12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a000 <e10224> {i12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e52600 <e10237> {i13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e51e10 <e10235> {i13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a140 <e10236> {i13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e52780 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c000 <e10242> {i16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52900 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c1a0 <e10248> {i17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52a80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c340 <e10255> {i18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52c00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c4e0 <e10262> {i19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52d80 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c680 <e10269> {i20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52f00 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5cc30 <e10300> {i21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40f20 <e10298> {i21al}
    1:2:1:1:2: SUB 0x555556e40fd0 <e10289> {i21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4ca20 <e11615> {i21am} @dt=0@  RINGW [RV] <- VAR 0x555556e52600 <e10237> {i13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e5a500 <e10281> {i21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e5a640 <e10290> {i21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e53080 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5cea0 <e10314> {i23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53200 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5d040 <e10321> {i24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x555556e4c240 <e60285#> {j9ai}  la_ioxtal  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e53380 <e10335> {j11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e5d1e0 <e10336> {j11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a780 <e10337> {j11aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e53500 <e10349> {j12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e5d380 <e10347> {j12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a8c0 <e10348> {j12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e53680 <e10361> {j13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e5d520 <e10359> {j13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5aa00 <e10360> {j13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e53800 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5d6c0 <e10366> {j16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53980 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5d860 <e10372> {j17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53b00 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5da00 <e10379> {j18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53c80 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5dba0 <e10386> {j19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53e00 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5dd40 <e10393> {j20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66000 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64340 <e10424> {j21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e411e0 <e10422> {j21al}
    1:2:1:1:2: SUB 0x555556e41290 <e10413> {j21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cb40 <e11612> {j21am} @dt=0@  RINGW [RV] <- VAR 0x555556e53680 <e10361> {j13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e5adc0 <e10405> {j21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e5af00 <e10414> {j21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e66180 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e645b0 <e10438> {j23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66300 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64750 <e10445> {j24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x555556e4c360 <e60286#> {k10ai}  la_iovddio  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e66480 <e10459> {k12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e648f0 <e10460> {k12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b040 <e10461> {k12ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e66600 <e10473> {k13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e64a90 <e10471> {k13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b180 <e10472> {k13ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e66780 <e10485> {k14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e64c30 <e10483> {k14ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b2c0 <e10484> {k14ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e66900 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64dd0 <e10490> {k17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66a80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64f70 <e10496> {k18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66c00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e65110 <e10503> {k19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66d80 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e652b0 <e10510> {k20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66f00 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e65860 <e10541> {k21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e414a0 <e10539> {k21al}
    1:2:1:1:2: SUB 0x555556e41550 <e10530> {k21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cc60 <e11609> {k21am} @dt=0@  RINGW [RV] <- VAR 0x555556e66780 <e10485> {k14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e5b680 <e10522> {k21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e5b7c0 <e10531> {k21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c480 <e60287#> {l10ai}  la_iovssio  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e67080 <e10562> {l12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e65ad0 <e10563> {l12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b900 <e10564> {l12ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e67200 <e10576> {l13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e65c70 <e10574> {l13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5ba40 <e10575> {l13ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e67380 <e10588> {l14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e65e10 <e10586> {l14ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5bb80 <e10587> {l14ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e67500 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c000 <e10593> {l17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67680 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c1a0 <e10599> {l18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67800 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c340 <e10606> {l19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67980 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c4e0 <e10613> {l20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67b00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6ca90 <e10644> {l21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41760 <e10642> {l21al}
    1:2:1:1:2: SUB 0x555556e41810 <e10633> {l21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cd80 <e11606> {l21am} @dt=0@  RINGW [RV] <- VAR 0x555556e67380 <e10588> {l14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e70000 <e10625> {l21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e70140 <e10634> {l21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c5a0 <e60288#> {m10ai}  la_iovdd  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e67c80 <e10665> {m11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6cd00 <e10666> {m11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70280 <e10667> {m11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e67e00 <e10679> {m12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6cea0 <e10677> {m12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e703c0 <e10678> {m12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e74000 <e10691> {m13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6d040 <e10689> {m13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70500 <e10690> {m13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e74180 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d1e0 <e10696> {m16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74300 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d380 <e10702> {m17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74480 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d520 <e10709> {m18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74600 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d6c0 <e10716> {m19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74780 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6dc70 <e10747> {m20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41a20 <e10745> {m20al}
    1:2:1:1:2: SUB 0x555556e41ad0 <e10736> {m20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d200 <e11603> {m20am} @dt=0@  RINGW [RV] <- VAR 0x555556e74000 <e10691> {m13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e708c0 <e10728> {m20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e70a00 <e10737> {m20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c6c0 <e60289#> {n10ai}  la_iovss  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e74900 <e10768> {n11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6dee0 <e10769> {n11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70b40 <e10770> {n11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e74a80 <e10782> {n12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e780d0 <e10780> {n12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70c80 <e10781> {n12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e74c00 <e10794> {n13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e78270 <e10792> {n13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70dc0 <e10793> {n13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e74d80 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e78410 <e10799> {n16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74f00 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e785b0 <e10805> {n17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75080 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e78750 <e10812> {n18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75200 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e788f0 <e10819> {n19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75380 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e78ea0 <e10850> {n20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41ce0 <e10848> {n20al}
    1:2:1:1:2: SUB 0x555556e41d90 <e10839> {n20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d0e0 <e11600> {n20am} @dt=0@  RINGW [RV] <- VAR 0x555556e74c00 <e10794> {n13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e71180 <e10831> {n20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e712c0 <e10840> {n20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c7e0 <e60290#> {o9ai}  la_ioclamp  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e75500 <e10871> {o11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e79110 <e10872> {o11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71400 <e10873> {o11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e75680 <e10885> {o12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e792b0 <e10883> {o12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71540 <e10884> {o12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e75800 <e10897> {o13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e79450 <e10895> {o13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71680 <e10896> {o13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e75980 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e795f0 <e10902> {o16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75b00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e79790 <e10908> {o17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75c80 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e79930 <e10915> {o18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75e00 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e79ad0 <e10922> {o19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80000 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7c0d0 <e10953> {o20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e7e000 <e10951> {o20al}
    1:2:1:1:2: SUB 0x555556e7e0b0 <e10942> {o20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cfc0 <e11597> {o20am} @dt=0@  RINGW [RV] <- VAR 0x555556e75800 <e10897> {o13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e71a40 <e10934> {o20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e71b80 <e10943> {o20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c900 <e60291#> {p10ai}  la_iopoc  L5 [LIB] [DEAD] [1ps]
    1:2: VAR 0x555556e80180 <e10974> {p11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e7c340 <e10975> {p11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71cc0 <e10976> {p11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e80300 <e10988> {p12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e7c4e0 <e10986> {p12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71e00 <e10987> {p12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e80480 <e11000> {p13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e7c680 <e10998> {p13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e84000 <e10999> {p13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e80600 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7c820 <e11005> {p16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80780 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7c9c0 <e11011> {p17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80900 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7cb60 <e11018> {p18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80a80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7cd00 <e11025> {p19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80c00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7d2b0 <e11056> {p20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e7e2c0 <e11054> {p20al}
    1:2:1:1:2: SUB 0x555556e7e370 <e11045> {p20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cea0 <e11594> {p20am} @dt=0@  RINGW [RV] <- VAR 0x555556e80480 <e11000> {p13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e843c0 <e11037> {p20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e84500 <e11046> {p20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555572f2240 <e60292#> {h17ai}  la_iobidir__Sz14_Cz15_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555572c2c00 <e59300#> {h19ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572f5680 <e37723#> {e67ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555572c2d80 <e59308#> {h20ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572f5540 <e37719#> {e66av} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x5555572c2f00 <e59316#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572f57c0 <e37727#> {e68ao} @dt=0x555557057520@(w5)  5'h8
    1:2: VAR 0x5555572c3080 <e59324#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572f5900 <e37731#> {e69ap} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x5555572c3200 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6410 <e9937> {h25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3380 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f64e0 <e9943> {h26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3500 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f65b0 <e9950> {h27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3680 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6680 <e9957> {h28as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3800 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6750 <e9964> {h29as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3980 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6820 <e9971> {h31as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3b00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f68f0 <e9978> {h32at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3c80 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f69c0 <e9985> {h33as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572c3e00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6a90 <e9992> {h34as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f8000 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6b60 <e9999> {h35as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f8180 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6c30 <e10006> {h36as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f8300 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6d00 <e10013> {h37as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f8480 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6dd0 <e10020> {h38as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f8600 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6ea0 <e10047> {h39al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572e71e0 <e10045> {h39al}
    1:2:1:1:2: CONST 0x5555572f48c0 <e10036> {h39am} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2:1:1:3: CONST 0x5555572f4a00 <e10037> {h39ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555572f8780 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f6f70 <e10083> {h40al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572e7290 <e10081> {h40al}
    1:2:1:1:2: SUB 0x5555572e7340 <e10072> {h40ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f2360 <e11618> {h40am} @dt=0@  RINGW [RV] <- VAR 0x5555572c3080 <e59324#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572f4b40 <e10064> {h40as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572f4c80 <e10073> {h40au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555572f8900 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f7040 <e10121> {h41al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572e73f0 <e10119> {h41al}
    1:2:1:1:2: SUB 0x5555572e74a0 <e10110> {h41aq} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f2480 <e11621> {h41am} @dt=0@  CFGW [RV] <- VAR 0x5555572c2f00 <e59316#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572f4dc0 <e10102> {h41ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572f4f00 <e10111> {h41at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: ASSIGNW 0x5555572e7550 <e10200> {h45ap} @dt=0@
    1:2:1: COND 0x5555572e7600 <e10145> {h45au} @dt=0@
    1:2:1:1: VARREF 0x5555572f25a0 <e11624> {h45ar} @dt=0@  ie [RV] <- VAR 0x5555572c3c80 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x5555572f26c0 <e11627> {h45aw} @dt=0@  pad [RV] <- VAR 0x5555572c3200 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:3: CONST 0x5555572f5040 <e10143> {h45bc} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:2: VARREF 0x5555572f27e0 <e11630> {h45al} @dt=0@  z [LV] => VAR 0x5555572c3b00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555572e76b0 <e10198> {h48ap} @dt=0@
    1:2:1: COND 0x5555572e7760 <e10196> {h48bc} @dt=0@
    1:2:1:1: VARREF 0x5555572f2900 <e11633> {h48ar} @dt=0@  oe [RV] <- VAR 0x5555572c3e00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x5555572f2a20 <e11636> {h48be} @dt=0@  a [RV] <- VAR 0x5555572c3980 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:3: COND 0x5555572e7810 <e10194> {h49ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:1: AND 0x5555572e78c0 <e10187> {h49ah} @dt=0@
    1:2:1:3:1:1: VARREF 0x5555572f2b40 <e11639> {h49ae} @dt=0@  pe [RV] <- VAR 0x5555572f8000 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:1:2: VARREF 0x5555572f2c60 <e11642> {h49aj} @dt=0@  ps [RV] <- VAR 0x5555572f8180 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:2: CONST 0x5555572f5180 <e10188> {h49aq} @dt=0x555556d944e0@(G/w1)  1'h1
    1:2:1:3:3: COND 0x5555572e7970 <e10189> {h50ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1: AND 0x5555572e7a20 <e10182> {h50ah} @dt=0@
    1:2:1:3:3:1:1: VARREF 0x5555572f2d80 <e11645> {h50ae} @dt=0@  pe [RV] <- VAR 0x5555572f8000 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:3:1:2: LOGNOT 0x5555572e7ad0 <e10168> {h50aj} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1:2:1: VARREF 0x5555572f2ea0 <e11648> {h50ak} @dt=0@  ps [RV] <- VAR 0x5555572f8180 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:3:2: CONST 0x5555572f52c0 <e10183> {h50aq} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:1:3:3:3: CONST 0x5555572f5400 <e10184> {h51be} @dt=0x555556d944e0@(G/w1)  1'bz
    1:2:2: VARREF 0x5555572f2fc0 <e11651> {h48al} @dt=0@  pad [LV] => VAR 0x5555572c3200 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1: MODULE 0x5555572f30e0 <e60293#> {i9ai}  la_ioanalog__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555572f8a80 <e59332#> {i11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572fa640 <e37785#> {e98ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555572f8c00 <e59340#> {i12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572fa500 <e37781#> {e97aw} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x5555572f8d80 <e59348#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572fa780 <e37789#> {e99aq} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x5555572f8f00 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f75f0 <e10242> {i16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f9080 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f76c0 <e10248> {i17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f9200 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f7790 <e10255> {i18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f9380 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f7860 <e10262> {i19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f9500 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f7930 <e10269> {i20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f9680 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f7a00 <e10300> {i21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572e7c30 <e10298> {i21al}
    1:2:1:1:2: SUB 0x5555572e7ce0 <e10289> {i21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f3200 <e11615> {i21am} @dt=0@  RINGW [RV] <- VAR 0x5555572f8d80 <e59348#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572fa280 <e10281> {i21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572fa3c0 <e10290> {i21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555572f9800 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f7ad0 <e10314> {i23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572f9980 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572f7ba0 <e10321> {i24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x5555572f3320 <e60294#> {j9ai}  la_ioxtal__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555572f9b00 <e59356#> {j11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572fb400 <e37841#> {e117an} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555572f9c80 <e59364#> {j12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572fb2c0 <e37837#> {e116au} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x5555572f9e00 <e59372#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555572fb540 <e37845#> {e118ao} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x5555572fe000 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc1a0 <e10366> {j16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572fe180 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc270 <e10372> {j17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572fe300 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc340 <e10379> {j18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572fe480 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc410 <e10386> {j19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572fe600 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc4e0 <e10393> {j20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572fe780 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc5b0 <e10424> {j21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555572e7e40 <e10422> {j21al}
    1:2:1:1:2: SUB 0x5555572e7ef0 <e10413> {j21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f3440 <e11612> {j21am} @dt=0@  RINGW [RV] <- VAR 0x5555572f9e00 <e59372#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572fb040 <e10405> {j21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555572fb180 <e10414> {j21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555572fe900 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc680 <e10438> {j23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572fea80 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fc750 <e10445> {j24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x5555572f3560 <e60295#> {k10ai}  la_iovddio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555572fec00 <e59380#> {k12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557302280 <e37897#> {e137ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555572fed80 <e59388#> {k13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557302140 <e37893#> {e136av} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x5555572fef00 <e59396#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573023c0 <e37901#> {e138ap} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x5555572ff080 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fcd00 <e10490> {k17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572ff200 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fcdd0 <e10496> {k18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572ff380 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fcea0 <e10503> {k19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572ff500 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fcf70 <e10510> {k20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555572ff680 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fd040 <e10541> {k21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573000b0 <e10539> {k21al}
    1:2:1:1:2: SUB 0x555557300160 <e10530> {k21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f3680 <e11609> {k21am} @dt=0@  RINGW [RV] <- VAR 0x5555572fef00 <e59396#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555572fbe00 <e10522> {k21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557302000 <e10531> {k21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555572f37a0 <e60296#> {l10ai}  la_iovssio__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555572ff980 <e59404#> {l12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557303040 <e37953#> {e149ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555572ffb00 <e59412#> {l13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557302f00 <e37949#> {e148av} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x5555572ffc80 <e59420#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557303180 <e37957#> {e150ap} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x5555572ffe00 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fd5f0 <e10593> {l17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557304000 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fd6c0 <e10599> {l18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557304180 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fd790 <e10606> {l19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557304300 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fd860 <e10613> {l20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557304480 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fd930 <e10644> {l21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573002c0 <e10642> {l21al}
    1:2:1:1:2: SUB 0x555557300370 <e10633> {l21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f38c0 <e11606> {l21am} @dt=0@  RINGW [RV] <- VAR 0x5555572ffc80 <e59420#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557302c80 <e10625> {l21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557302dc0 <e10634> {l21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555572f39e0 <e60297#> {m10ai}  la_iovdd__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557304600 <e59428#> {m11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557303e00 <e38009#> {e165am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557304780 <e59436#> {m12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557303cc0 <e38005#> {e164at} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x555557304900 <e59444#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557308000 <e38013#> {e166an} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x555557304a80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555572fdee0 <e10696> {m16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557304c00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557306000 <e10702> {m17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557304d80 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573060d0 <e10709> {m18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557304f00 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573061a0 <e10716> {m19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557305080 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557306270 <e10747> {m20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573004d0 <e10745> {m20al}
    1:2:1:1:2: SUB 0x555557300580 <e10736> {m20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f3b00 <e11603> {m20am} @dt=0@  RINGW [RV] <- VAR 0x555557304900 <e59444#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557303a40 <e10728> {m20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557303b80 <e10737> {m20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555572f3c20 <e60298#> {n10ai}  la_iovss__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557305200 <e59452#> {n11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557308c80 <e38065#> {e181am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557305380 <e59460#> {n12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557308b40 <e38061#> {e180at} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x555557305500 <e59468#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557308dc0 <e38069#> {e182an} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x555557305680 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557306820 <e10799> {n16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557305800 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573068f0 <e10805> {n17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557305980 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573069c0 <e10812> {n18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557305b00 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557306a90 <e10819> {n19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557305c80 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557306b60 <e10850> {n20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573006e0 <e10848> {n20al}
    1:2:1:1:2: SUB 0x555557300790 <e10839> {n20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555572f3d40 <e11600> {n20am} @dt=0@  RINGW [RV] <- VAR 0x555557305500 <e59468#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555573088c0 <e10831> {n20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557308a00 <e10840> {n20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555572f3e60 <e60299#> {o9ai}  la_ioclamp__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557305e00 <e59476#> {o11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557309a40 <e38121#> {e197ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555730a000 <e59484#> {o12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557309900 <e38117#> {e196av} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x55555730a180 <e59492#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557309b80 <e38125#> {e198ap} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x55555730a300 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307110 <e10902> {o16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730a480 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573071e0 <e10908> {o17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730a600 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573072b0 <e10915> {o18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730a780 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307380 <e10922> {o19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730a900 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307450 <e10953> {o20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573008f0 <e10951> {o20al}
    1:2:1:1:2: SUB 0x5555573009a0 <e10942> {o20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555730c000 <e11597> {o20am} @dt=0@  RINGW [RV] <- VAR 0x55555730a180 <e59492#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557309680 <e10934> {o20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555573097c0 <e10943> {o20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555730c120 <e60300#> {p10ai}  la_iopoc__Sz14_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555730aa80 <e59500#> {p11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555730e8c0 <e38177#> {e213am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555730ac00 <e59508#> {p12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555730e780 <e38173#> {e212at} @dt=0x555557056dd0@(w16)  16'h4e4f
    1:2: VAR 0x55555730ad80 <e59516#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555730ea00 <e38181#> {e214an} @dt=0x5555570575f0@(w5)  5'h8
    1:2: VAR 0x55555730af00 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307a00 <e11005> {p16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730b080 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307ad0 <e11011> {p17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730b200 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307ba0 <e11018> {p18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730b380 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307c70 <e11025> {p19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730b500 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557307d40 <e11056> {p20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557300b00 <e11054> {p20al}
    1:2:1:1:2: SUB 0x555557300bb0 <e11045> {p20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555730c240 <e11594> {p20am} @dt=0@  RINGW [RV] <- VAR 0x55555730ad80 <e59516#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555730e500 <e11037> {p20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555730e640 <e11046> {p20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555573867e0 <e60301#> {h17ai}  la_iobidir__Sz8_Cz15_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555730b680 <e59524#> {h19ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738e140 <e43653#> {e67ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555730b800 <e59532#> {h20ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738e000 <e43649#> {e66av} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x55555730b980 <e59540#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738e280 <e43657#> {e68ao} @dt=0x55555710add0@(w5)  5'h8
    1:2: VAR 0x55555730bb00 <e59548#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738e3c0 <e43661#> {e69ap} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x55555730bc80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557385ad0 <e9937> {h25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555730be00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557385ba0 <e9943> {h26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738a000 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557385c70 <e9950> {h27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738a180 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557385d40 <e9957> {h28as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738a300 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557385e10 <e9964> {h29as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738a480 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557385ee0 <e9971> {h31as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738a600 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c000 <e9978> {h32at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738a780 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c0d0 <e9985> {h33as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738a900 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c1a0 <e9992> {h34as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738aa80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c270 <e9999> {h35as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738ac00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c340 <e10006> {h36as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738ad80 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c410 <e10013> {h37as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738af00 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c4e0 <e10020> {h38as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738b080 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c5b0 <e10047> {h39al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557382790 <e10045> {h39al}
    1:2:1:1:2: CONST 0x5555573892c0 <e10036> {h39am} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2:1:1:3: CONST 0x555557389400 <e10037> {h39ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555738b200 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c680 <e10083> {h40al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557382840 <e10081> {h40al}
    1:2:1:1:2: SUB 0x5555573828f0 <e10072> {h40ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557386900 <e11618> {h40am} @dt=0@  RINGW [RV] <- VAR 0x55555730bb00 <e59548#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557389540 <e10064> {h40as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557389680 <e10073> {h40au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x55555738b380 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738c750 <e10121> {h41al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573829a0 <e10119> {h41al}
    1:2:1:1:2: SUB 0x555557382a50 <e10110> {h41aq} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557386a20 <e11621> {h41am} @dt=0@  CFGW [RV] <- VAR 0x55555730b980 <e59540#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555573897c0 <e10102> {h41ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557389900 <e10111> {h41at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: ASSIGNW 0x555557382b00 <e10200> {h45ap} @dt=0@
    1:2:1: COND 0x555557382bb0 <e10145> {h45au} @dt=0@
    1:2:1:1: VARREF 0x555557386b40 <e11624> {h45ar} @dt=0@  ie [RV] <- VAR 0x55555738a780 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555557386c60 <e11627> {h45aw} @dt=0@  pad [RV] <- VAR 0x55555730bc80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:3: CONST 0x555557389a40 <e10143> {h45bc} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:2: VARREF 0x555557386d80 <e11630> {h45al} @dt=0@  z [LV] => VAR 0x55555738a600 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x555557382c60 <e10198> {h48ap} @dt=0@
    1:2:1: COND 0x555557382d10 <e10196> {h48bc} @dt=0@
    1:2:1:1: VARREF 0x555557386ea0 <e11633> {h48ar} @dt=0@  oe [RV] <- VAR 0x55555738a900 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555557386fc0 <e11636> {h48be} @dt=0@  a [RV] <- VAR 0x55555738a480 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:3: COND 0x555557382dc0 <e10194> {h49ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:1: AND 0x555557382e70 <e10187> {h49ah} @dt=0@
    1:2:1:3:1:1: VARREF 0x5555573870e0 <e11639> {h49ae} @dt=0@  pe [RV] <- VAR 0x55555738aa80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:1:2: VARREF 0x555557387200 <e11642> {h49aj} @dt=0@  ps [RV] <- VAR 0x55555738ac00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:2: CONST 0x555557389b80 <e10188> {h49aq} @dt=0x555556d944e0@(G/w1)  1'h1
    1:2:1:3:3: COND 0x555557382f20 <e10189> {h50ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1: AND 0x555557382fd0 <e10182> {h50ah} @dt=0@
    1:2:1:3:3:1:1: VARREF 0x555557387320 <e11645> {h50ae} @dt=0@  pe [RV] <- VAR 0x55555738aa80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:3:1:2: LOGNOT 0x555557383080 <e10168> {h50aj} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1:2:1: VARREF 0x555557387440 <e11648> {h50ak} @dt=0@  ps [RV] <- VAR 0x55555738ac00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:3:2: CONST 0x555557389cc0 <e10183> {h50aq} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:1:3:3:3: CONST 0x555557389e00 <e10184> {h51be} @dt=0x555556d944e0@(G/w1)  1'bz
    1:2:2: VARREF 0x555557387560 <e11651> {h48al} @dt=0@  pad [LV] => VAR 0x55555730bc80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1: MODULE 0x555557387680 <e60302#> {i9ai}  la_ioanalog__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555738b500 <e59556#> {i11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738f040 <e43715#> {e98ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555738b680 <e59564#> {i12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738ef00 <e43711#> {e97aw} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x55555738b800 <e59572#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738f180 <e43719#> {e99aq} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x55555738b980 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738cd00 <e10242> {i16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738bb00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738cdd0 <e10248> {i17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738bc80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738cea0 <e10255> {i18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555738be00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738cf70 <e10262> {i19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557390000 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738d040 <e10269> {i20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557390180 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738d110 <e10300> {i21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573831e0 <e10298> {i21al}
    1:2:1:1:2: SUB 0x555557383290 <e10289> {i21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555573877a0 <e11615> {i21am} @dt=0@  RINGW [RV] <- VAR 0x55555738b800 <e59572#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555738ec80 <e10281> {i21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555738edc0 <e10290> {i21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557390300 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738d1e0 <e10314> {i23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557390480 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738d2b0 <e10321> {i24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x5555573878c0 <e60303#> {j9ai}  la_ioxtal__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557390600 <e59580#> {j11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738fe00 <e43771#> {e117an} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557390780 <e59588#> {j12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555738fcc0 <e43767#> {e116au} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x555557390900 <e59596#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557392000 <e43775#> {e118ao} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x555557390a80 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738d860 <e10366> {j16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557390c00 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738d930 <e10372> {j17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557390d80 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738da00 <e10379> {j18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557390f00 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738dad0 <e10386> {j19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557391080 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738dba0 <e10393> {j20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557391200 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738dc70 <e10424> {j21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573833f0 <e10422> {j21al}
    1:2:1:1:2: SUB 0x5555573834a0 <e10413> {j21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555573879e0 <e11612> {j21am} @dt=0@  RINGW [RV] <- VAR 0x555557390900 <e59596#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555738fa40 <e10405> {j21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555738fb80 <e10414> {j21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557391380 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738dd40 <e10438> {j23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557391500 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555738de10 <e10445> {j24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x555557387b00 <e60304#> {k10ai}  la_iovddio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557391680 <e59604#> {k12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557392c80 <e43827#> {e137ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557391800 <e59612#> {k13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557392b40 <e43823#> {e136av} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x555557391980 <e59620#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557392dc0 <e43831#> {e138ap} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x555557391b00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557394410 <e10490> {k17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557391c80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573944e0 <e10496> {k18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557391e00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573945b0 <e10503> {k19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557396000 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557394680 <e10510> {k20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557396180 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557394750 <e10541> {k21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557383600 <e10539> {k21al}
    1:2:1:1:2: SUB 0x5555573836b0 <e10530> {k21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557387c20 <e11609> {k21am} @dt=0@  RINGW [RV] <- VAR 0x555557391980 <e59620#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555573928c0 <e10522> {k21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557392a00 <e10531> {k21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555557387d40 <e60305#> {l10ai}  la_iovssio__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557396300 <e59628#> {l12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557393a40 <e43883#> {e149ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557396480 <e59636#> {l13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557393900 <e43879#> {e148av} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x555557396600 <e59644#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557393b80 <e43887#> {e150ap} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x555557396780 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557394d00 <e10593> {l17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557396900 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557394dd0 <e10599> {l18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557396a80 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557394ea0 <e10606> {l19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557396c00 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557394f70 <e10613> {l20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557396d80 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557395040 <e10644> {l21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557383810 <e10642> {l21al}
    1:2:1:1:2: SUB 0x5555573838c0 <e10633> {l21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555557387e60 <e11606> {l21am} @dt=0@  RINGW [RV] <- VAR 0x555557396600 <e59644#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557393680 <e10625> {l21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555573937c0 <e10634> {l21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555739a000 <e60306#> {m10ai}  la_iovdd__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557396f00 <e59652#> {m11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573988c0 <e43939#> {e165am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557397080 <e59660#> {m12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557398780 <e43935#> {e164at} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x555557397200 <e59668#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557398a00 <e43943#> {e166an} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x555557397380 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573955f0 <e10696> {m16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557397500 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555573956c0 <e10702> {m17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557397680 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557395790 <e10709> {m18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557397800 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557395860 <e10716> {m19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557397980 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557395930 <e10747> {m20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557383a20 <e10745> {m20al}
    1:2:1:1:2: SUB 0x555557383ad0 <e10736> {m20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555739a120 <e11603> {m20am} @dt=0@  RINGW [RV] <- VAR 0x555557397200 <e59668#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557398500 <e10728> {m20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557398640 <e10737> {m20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555739a240 <e60307#> {n10ai}  la_iovss__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557397b00 <e59676#> {n11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557399680 <e43995#> {e181am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557397c80 <e59684#> {n12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557399540 <e43991#> {e180at} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x555557397e00 <e59692#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573997c0 <e43999#> {e182an} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x55555739c000 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557395ee0 <e10799> {n16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739c180 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739e000 <e10805> {n17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739c300 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739e0d0 <e10812> {n18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739c480 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739e1a0 <e10819> {n19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739c600 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739e270 <e10850> {n20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557383c30 <e10848> {n20al}
    1:2:1:1:2: SUB 0x555557383ce0 <e10839> {n20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555739a360 <e11600> {n20am} @dt=0@  RINGW [RV] <- VAR 0x555557397e00 <e59692#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555573992c0 <e10831> {n20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557399400 <e10840> {n20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555739a480 <e60308#> {o9ai}  la_ioclamp__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555739c780 <e59700#> {o11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573a0500 <e44051#> {e197ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555739c900 <e59708#> {o12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573a03c0 <e44047#> {e196av} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x55555739ca80 <e59716#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573a0640 <e44055#> {e198ap} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x55555739cc00 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739e820 <e10902> {o16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739cd80 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739e8f0 <e10908> {o17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739cf00 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739e9c0 <e10915> {o18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739d080 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739ea90 <e10922> {o19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739d200 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739eb60 <e10953> {o20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557383e40 <e10951> {o20al}
    1:2:1:1:2: SUB 0x555557383ef0 <e10942> {o20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555739a5a0 <e11597> {o20am} @dt=0@  RINGW [RV] <- VAR 0x55555739ca80 <e59716#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555573a0140 <e10934> {o20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555573a0280 <e10943> {o20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555739a6c0 <e60309#> {p10ai}  la_iopoc__Sz8_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555739d380 <e59724#> {p11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573a12c0 <e44107#> {e213am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555739d500 <e59732#> {p12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573a1180 <e44103#> {e212at} @dt=0x55555710a680@(w16)  16'h4541
    1:2: VAR 0x55555739d680 <e59740#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555573a1400 <e44111#> {e214an} @dt=0x55555710aea0@(w5)  5'h8
    1:2: VAR 0x55555739d800 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739f110 <e11005> {p16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739d980 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739f1e0 <e11011> {p17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739db00 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739f2b0 <e11018> {p18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739dc80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739f380 <e11025> {p19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555739de00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555739f450 <e11056> {p20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555573a20b0 <e11054> {p20al}
    1:2:1:1:2: SUB 0x5555573a2160 <e11045> {p20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555739a7e0 <e11594> {p20am} @dt=0@  RINGW [RV] <- VAR 0x55555739d680 <e59740#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555573a0f00 <e11037> {p20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555573a1040 <e11046> {p20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555741cd80 <e60310#> {h17ai}  la_iobidir__Sz10_Cz15_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557420000 <e59748#> {h19ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557422b40 <e49583#> {e67ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557420180 <e59756#> {h20ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557422a00 <e49579#> {e66av} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x555557420300 <e59764#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557422c80 <e49587#> {e68ao} @dt=0x5555571b8680@(w5)  5'h8
    1:2: VAR 0x555557420480 <e59772#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557422dc0 <e49591#> {e69ap} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x555557420600 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b1e0 <e9937> {h25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557420780 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b2b0 <e9943> {h26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557420900 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b380 <e9950> {h27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557420a80 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b450 <e9957> {h28as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557420c00 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b520 <e9964> {h29as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557420d80 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b5f0 <e9971> {h31as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557420f00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b6c0 <e9978> {h32at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557421080 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b790 <e9985> {h33as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557421200 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b860 <e9992> {h34as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557421380 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741b930 <e9999> {h35as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557421500 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741ba00 <e10006> {h36as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557421680 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741bad0 <e10013> {h37as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557421800 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741bba0 <e10020> {h38as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557421980 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741bc70 <e10047> {h39al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555740bce0 <e10045> {h39al}
    1:2:1:1:2: CONST 0x555557419cc0 <e10036> {h39am} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2:1:1:3: CONST 0x555557419e00 <e10037> {h39ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557421b00 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741bd40 <e10083> {h40al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555740bd90 <e10081> {h40al}
    1:2:1:1:2: SUB 0x55555740be40 <e10072> {h40ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555741cea0 <e11618> {h40am} @dt=0@  RINGW [RV] <- VAR 0x555557420480 <e59772#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557422000 <e10064> {h40as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557422140 <e10073> {h40au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557421c80 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x55555741be10 <e10121> {h41al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x55555740bef0 <e10119> {h41al}
    1:2:1:1:2: SUB 0x555557424000 <e10110> {h41aq} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555741cfc0 <e11621> {h41am} @dt=0@  CFGW [RV] <- VAR 0x555557420300 <e59764#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557422280 <e10102> {h41ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574223c0 <e10111> {h41at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: ASSIGNW 0x5555574240b0 <e10200> {h45ap} @dt=0@
    1:2:1: COND 0x555557424160 <e10145> {h45au} @dt=0@
    1:2:1:1: VARREF 0x55555741d0e0 <e11624> {h45ar} @dt=0@  ie [RV] <- VAR 0x555557421080 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x55555741d200 <e11627> {h45aw} @dt=0@  pad [RV] <- VAR 0x555557420600 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:3: CONST 0x555557422500 <e10143> {h45bc} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:2: VARREF 0x55555741d320 <e11630> {h45al} @dt=0@  z [LV] => VAR 0x555557420f00 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x555557424210 <e10198> {h48ap} @dt=0@
    1:2:1: COND 0x5555574242c0 <e10196> {h48bc} @dt=0@
    1:2:1:1: VARREF 0x55555741d440 <e11633> {h48ar} @dt=0@  oe [RV] <- VAR 0x555557421200 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x55555741d560 <e11636> {h48be} @dt=0@  a [RV] <- VAR 0x555557420d80 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:3: COND 0x555557424370 <e10194> {h49ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:1: AND 0x555557424420 <e10187> {h49ah} @dt=0@
    1:2:1:3:1:1: VARREF 0x55555741d680 <e11639> {h49ae} @dt=0@  pe [RV] <- VAR 0x555557421380 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:1:2: VARREF 0x55555741d7a0 <e11642> {h49aj} @dt=0@  ps [RV] <- VAR 0x555557421500 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:2: CONST 0x555557422640 <e10188> {h49aq} @dt=0x555556d944e0@(G/w1)  1'h1
    1:2:1:3:3: COND 0x5555574244d0 <e10189> {h50ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1: AND 0x555557424580 <e10182> {h50ah} @dt=0@
    1:2:1:3:3:1:1: VARREF 0x55555741d8c0 <e11645> {h50ae} @dt=0@  pe [RV] <- VAR 0x555557421380 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:3:1:2: LOGNOT 0x555557424630 <e10168> {h50aj} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1:2:1: VARREF 0x55555741d9e0 <e11648> {h50ak} @dt=0@  ps [RV] <- VAR 0x555557421500 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:3:2: CONST 0x555557422780 <e10183> {h50aq} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:1:3:3:3: CONST 0x5555574228c0 <e10184> {h51be} @dt=0x555556d944e0@(G/w1)  1'bz
    1:2:2: VARREF 0x55555741db00 <e11651> {h48al} @dt=0@  pad [LV] => VAR 0x555557420600 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1: MODULE 0x55555741dc20 <e60311#> {i9ai}  la_ioanalog__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557421e00 <e59780#> {i11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557423a40 <e49645#> {e98ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557428000 <e59788#> {i12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557423900 <e49641#> {e97aw} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x555557428180 <e59796#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557423b80 <e49649#> {e99aq} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x555557428300 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557426410 <e10242> {i16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557428480 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574264e0 <e10248> {i17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557428600 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574265b0 <e10255> {i18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557428780 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557426680 <e10262> {i19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557428900 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557426750 <e10269> {i20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557428a80 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557426820 <e10300> {i21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557424790 <e10298> {i21al}
    1:2:1:1:2: SUB 0x555557424840 <e10289> {i21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555741dd40 <e11615> {i21am} @dt=0@  RINGW [RV] <- VAR 0x555557428180 <e59796#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557423680 <e10281> {i21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574237c0 <e10290> {i21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557428c00 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574268f0 <e10314> {i23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557428d80 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574269c0 <e10321> {i24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x55555741de60 <e60312#> {j9ai}  la_ioxtal__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557428f00 <e59804#> {j11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555742a8c0 <e49701#> {e117an} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557429080 <e59812#> {j12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555742a780 <e49697#> {e116au} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x555557429200 <e59820#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555742aa00 <e49705#> {e118ao} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x555557429380 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557426f70 <e10366> {j16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557429500 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427040 <e10372> {j17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557429680 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427110 <e10379> {j18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557429800 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574271e0 <e10386> {j19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557429980 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574272b0 <e10393> {j20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557429b00 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427380 <e10424> {j21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574249a0 <e10422> {j21al}
    1:2:1:1:2: SUB 0x555557424a50 <e10413> {j21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555742c000 <e11612> {j21am} @dt=0@  RINGW [RV] <- VAR 0x555557429200 <e59820#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555742a500 <e10405> {j21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555742a640 <e10414> {j21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555557429c80 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427450 <e10438> {j23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557429e00 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427520 <e10445> {j24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x55555742c120 <e60313#> {k10ai}  la_iovddio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555742e000 <e59828#> {k12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555742b680 <e49757#> {e137ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555742e180 <e59836#> {k13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555742b540 <e49753#> {e136av} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x55555742e300 <e59844#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x55555742b7c0 <e49761#> {e138ap} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x55555742e480 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427ad0 <e10490> {k17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742e600 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427ba0 <e10496> {k18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742e780 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427c70 <e10503> {k19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742e900 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427d40 <e10510> {k20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742ea80 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557427e10 <e10541> {k21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557424bb0 <e10539> {k21al}
    1:2:1:1:2: SUB 0x555557424c60 <e10530> {k21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555742c240 <e11609> {k21am} @dt=0@  RINGW [RV] <- VAR 0x55555742e300 <e59844#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x55555742b2c0 <e10522> {k21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x55555742b400 <e10531> {k21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555742c360 <e60314#> {l10ai}  la_iovssio__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555742ec00 <e59852#> {l12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557432500 <e49813#> {e149ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555742ed80 <e59860#> {l13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574323c0 <e49809#> {e148av} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x55555742ef00 <e59868#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557432640 <e49817#> {e150ap} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x55555742f080 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557430410 <e10593> {l17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742f200 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574304e0 <e10599> {l18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742f380 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574305b0 <e10606> {l19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742f500 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557430680 <e10613> {l20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742f680 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557430750 <e10644> {l21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557424dc0 <e10642> {l21al}
    1:2:1:1:2: SUB 0x555557424e70 <e10633> {l21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555742c480 <e11606> {l21am} @dt=0@  RINGW [RV] <- VAR 0x55555742ef00 <e59868#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557432140 <e10625> {l21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557432280 <e10634> {l21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555742c5a0 <e60315#> {m10ai}  la_iovdd__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555742f800 <e59876#> {m11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574332c0 <e49869#> {e165am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555742f980 <e59884#> {m12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557433180 <e49865#> {e164at} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x55555742fb00 <e59892#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557433400 <e49873#> {e166an} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x55555742fc80 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557430d00 <e10696> {m16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555742fe00 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557430dd0 <e10702> {m17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557434000 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557430ea0 <e10709> {m18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557434180 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557430f70 <e10716> {m19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557434300 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557431040 <e10747> {m20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557424fd0 <e10745> {m20al}
    1:2:1:1:2: SUB 0x555557425080 <e10736> {m20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555742c6c0 <e11603> {m20am} @dt=0@  RINGW [RV] <- VAR 0x55555742fb00 <e59892#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557432f00 <e10728> {m20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557433040 <e10737> {m20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555742c7e0 <e60316#> {n10ai}  la_iovss__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557434480 <e59900#> {n11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557436140 <e49925#> {e181am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557434600 <e59908#> {n12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557436000 <e49921#> {e180at} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x555557434780 <e59916#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557436280 <e49929#> {e182an} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x555557434900 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574315f0 <e10799> {n16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557434a80 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574316c0 <e10805> {n17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557434c00 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557431790 <e10812> {n18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557434d80 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557431860 <e10819> {n19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557434f00 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557431930 <e10850> {n20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574251e0 <e10848> {n20al}
    1:2:1:1:2: SUB 0x555557425290 <e10839> {n20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555742c900 <e11600> {n20am} @dt=0@  RINGW [RV] <- VAR 0x555557434780 <e59916#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557433cc0 <e10831> {n20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557433e00 <e10840> {n20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555742ca20 <e60317#> {o9ai}  la_ioclamp__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557435080 <e59924#> {o11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557436f00 <e49981#> {e197ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557435200 <e59932#> {o12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557436dc0 <e49977#> {e196av} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x555557435380 <e59940#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557437040 <e49985#> {e198ap} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x555557435500 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557431ee0 <e10902> {o16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557435680 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557438000 <e10908> {o17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557435800 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574380d0 <e10915> {o18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557435980 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574381a0 <e10922> {o19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555557435b00 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557438270 <e10953> {o20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574253f0 <e10951> {o20al}
    1:2:1:1:2: SUB 0x5555574254a0 <e10942> {o20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555742cb40 <e11597> {o20am} @dt=0@  RINGW [RV] <- VAR 0x555557435380 <e59940#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557436b40 <e10934> {o20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557436c80 <e10943> {o20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x55555742cc60 <e60318#> {p10ai}  la_iopoc__Sz10_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x555557435c80 <e59948#> {p11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557437cc0 <e50037#> {e213am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555557435e00 <e59956#> {p12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557437b80 <e50033#> {e212at} @dt=0x5555571b5ee0@(w16)  16'h534f
    1:2: VAR 0x55555743a000 <e59964#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x555557437e00 <e50041#> {e214an} @dt=0x5555571b8750@(w5)  5'h8
    1:2: VAR 0x55555743a180 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557438820 <e11005> {p16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743a300 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574388f0 <e11011> {p17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743a480 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574389c0 <e11018> {p18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743a600 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557438a90 <e11025> {p19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743a780 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555557438b60 <e11056> {p20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555557425600 <e11054> {p20al}
    1:2:1:1:2: SUB 0x5555574256b0 <e11045> {p20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x55555742cd80 <e11594> {p20am} @dt=0@  RINGW [RV] <- VAR 0x55555743a000 <e59964#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555557437900 <e11037> {p20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555557437a40 <e11046> {p20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555574b3320 <e60319#> {h17ai}  la_iobidir__Sz12_Cz15_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x55555743a900 <e59972#> {h19ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574b9540 <e55513#> {e67ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x55555743aa80 <e59980#> {h20ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574b9400 <e55509#> {e66av} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x55555743ac00 <e59988#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574b9680 <e55517#> {e68ao} @dt=0x555557263ee0@(w5)  5'h8
    1:2: VAR 0x55555743ad80 <e59996#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574b97c0 <e55521#> {e69ap} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x55555743af00 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b68f0 <e9937> {h25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743b080 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b69c0 <e9943> {h26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743b200 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b6a90 <e9950> {h27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743b380 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b6b60 <e9957> {h28as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743b500 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b6c30 <e9964> {h29as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743b680 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b6d00 <e9971> {h31as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743b800 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b6dd0 <e9978> {h32at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743b980 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b6ea0 <e9985> {h33as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743bb00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b6f70 <e9992> {h34as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743bc80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7040 <e9999> {h35as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x55555743be00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7110 <e10006> {h36as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574ba000 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b71e0 <e10013> {h37as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574ba180 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b72b0 <e10020> {h38as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574ba300 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7380 <e10047> {h39al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574a9290 <e10045> {h39al}
    1:2:1:1:2: CONST 0x5555574b8780 <e10036> {h39am} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2:1:1:3: CONST 0x5555574b88c0 <e10037> {h39ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555574ba480 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7450 <e10083> {h40al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574a9340 <e10081> {h40al}
    1:2:1:1:2: SUB 0x5555574a93f0 <e10072> {h40ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574b3440 <e11618> {h40am} @dt=0@  RINGW [RV] <- VAR 0x55555743ad80 <e59996#> {h22ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574b8a00 <e10064> {h40as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574b8b40 <e10073> {h40au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555574ba600 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7520 <e10121> {h41al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574a94a0 <e10119> {h41al}
    1:2:1:1:2: SUB 0x5555574a9550 <e10110> {h41aq} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574b3560 <e11621> {h41am} @dt=0@  CFGW [RV] <- VAR 0x55555743ac00 <e59988#> {h21ap} @dt=0x555556c88270@(G/w5)  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574b8c80 <e10102> {h41ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574b8dc0 <e10111> {h41at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: ASSIGNW 0x5555574a9600 <e10200> {h45ap} @dt=0@
    1:2:1: COND 0x5555574a96b0 <e10145> {h45au} @dt=0@
    1:2:1:1: VARREF 0x5555574b3680 <e11624> {h45ar} @dt=0@  ie [RV] <- VAR 0x55555743b980 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x5555574b37a0 <e11627> {h45aw} @dt=0@  pad [RV] <- VAR 0x55555743af00 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:3: CONST 0x5555574b8f00 <e10143> {h45bc} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:2: VARREF 0x5555574b38c0 <e11630> {h45al} @dt=0@  z [LV] => VAR 0x55555743b800 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555574a9760 <e10198> {h48ap} @dt=0@
    1:2:1: COND 0x5555574a9810 <e10196> {h48bc} @dt=0@
    1:2:1:1: VARREF 0x5555574b39e0 <e11633> {h48ar} @dt=0@  oe [RV] <- VAR 0x55555743bb00 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x5555574b3b00 <e11636> {h48be} @dt=0@  a [RV] <- VAR 0x55555743b680 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:3: COND 0x5555574a98c0 <e10194> {h49ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:1: AND 0x5555574a9970 <e10187> {h49ah} @dt=0@
    1:2:1:3:1:1: VARREF 0x5555574b3c20 <e11639> {h49ae} @dt=0@  pe [RV] <- VAR 0x55555743bc80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:1:2: VARREF 0x5555574b3d40 <e11642> {h49aj} @dt=0@  ps [RV] <- VAR 0x55555743be00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:2: CONST 0x5555574b9040 <e10188> {h49aq} @dt=0x555556d944e0@(G/w1)  1'h1
    1:2:1:3:3: COND 0x5555574a9a20 <e10189> {h50ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1: AND 0x5555574a9ad0 <e10182> {h50ah} @dt=0@
    1:2:1:3:3:1:1: VARREF 0x5555574b3e60 <e11645> {h50ae} @dt=0@  pe [RV] <- VAR 0x55555743bc80 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:3:1:2: LOGNOT 0x5555574a9b80 <e10168> {h50aj} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1:2:1: VARREF 0x5555574bc000 <e11648> {h50ak} @dt=0@  ps [RV] <- VAR 0x55555743be00 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:3:2: CONST 0x5555574b9180 <e10183> {h50aq} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:1:3:3:3: CONST 0x5555574b92c0 <e10184> {h51be} @dt=0x555556d944e0@(G/w1)  1'bz
    1:2:2: VARREF 0x5555574bc120 <e11651> {h48al} @dt=0@  pad [LV] => VAR 0x55555743af00 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1: MODULE 0x5555574bc240 <e60320#> {i9ai}  la_ioanalog__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555572ff800 <e60004#> {i11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574be500 <e55575#> {e98ap} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574ba780 <e60012#> {i12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574be3c0 <e55571#> {e97aw} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574ba900 <e60020#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574be640 <e55579#> {e99aq} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574baa80 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7ad0 <e10242> {i16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574bac00 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7ba0 <e10248> {i17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574bad80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7c70 <e10255> {i18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574baf00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7d40 <e10262> {i19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574bb080 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7e10 <e10269> {i20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574bb200 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574b7ee0 <e10300> {i21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574a9ce0 <e10298> {i21al}
    1:2:1:1:2: SUB 0x5555574a9d90 <e10289> {i21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bc360 <e11615> {i21am} @dt=0@  RINGW [RV] <- VAR 0x5555574ba900 <e60020#> {i13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574be140 <e10281> {i21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574be280 <e10290> {i21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555574bb380 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c0000 <e10314> {i23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574bb500 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c00d0 <e10321> {i24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x5555574bc480 <e60321#> {j9ai}  la_ioxtal__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555574bb680 <e60028#> {j11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574bf2c0 <e55631#> {e117an} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574bb800 <e60036#> {j12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574bf180 <e55627#> {e116au} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574bb980 <e60044#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574bf400 <e55635#> {e118ao} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574bbb00 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c0680 <e10366> {j16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574bbc80 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c0750 <e10372> {j17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574bbe00 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c0820 <e10379> {j18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c2000 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c08f0 <e10386> {j19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c2180 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c09c0 <e10393> {j20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c2300 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c0a90 <e10424> {j21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574a9ef0 <e10422> {j21al}
    1:2:1:1:2: SUB 0x5555574c4000 <e10413> {j21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bc5a0 <e11612> {j21am} @dt=0@  RINGW [RV] <- VAR 0x5555574bb980 <e60044#> {j13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574bef00 <e10405> {j21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574bf040 <e10414> {j21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x5555574c2480 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c0b60 <e10438> {j23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c2600 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c0c30 <e10445> {j24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x5555574bc6c0 <e60322#> {k10ai}  la_iovddio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555574c2780 <e60052#> {k12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c6140 <e55687#> {e137ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574c2900 <e60060#> {k13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c6000 <e55683#> {e136av} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574c2a80 <e60068#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c6280 <e55691#> {e138ap} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574c2c00 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c11e0 <e10490> {k17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c2d80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c12b0 <e10496> {k18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c2f00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1380 <e10503> {k19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c3080 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1450 <e10510> {k20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c3200 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1520 <e10541> {k21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574c4160 <e10539> {k21al}
    1:2:1:1:2: SUB 0x5555574c4210 <e10530> {k21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bc7e0 <e11609> {k21am} @dt=0@  RINGW [RV] <- VAR 0x5555574c2a80 <e60068#> {k14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574bfcc0 <e10522> {k21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574bfe00 <e10531> {k21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555574bc900 <e60323#> {l10ai}  la_iovssio__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555574c3380 <e60076#> {l12ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c6f00 <e55743#> {e149ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574c3500 <e60084#> {l13ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c6dc0 <e55739#> {e148av} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574c3680 <e60092#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c7040 <e55747#> {e150ap} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574c3800 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1ad0 <e10593> {l17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c3980 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1ba0 <e10599> {l18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c3b00 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1c70 <e10606> {l19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c3c80 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1d40 <e10613> {l20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574c3e00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c1e10 <e10644> {l21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574c4370 <e10642> {l21al}
    1:2:1:1:2: SUB 0x5555574c4420 <e10633> {l21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bca20 <e11606> {l21am} @dt=0@  RINGW [RV] <- VAR 0x5555574c3680 <e60092#> {l14ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574c6b40 <e10625> {l21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574c6c80 <e10634> {l21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555574bcb40 <e60324#> {m10ai}  la_iovdd__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555574ca000 <e60100#> {m11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c7cc0 <e55799#> {e165am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574ca180 <e60108#> {m12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c7b80 <e55795#> {e164at} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574ca300 <e60116#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574c7e00 <e55803#> {e166an} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574ca480 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c8410 <e10696> {m16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574ca600 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c84e0 <e10702> {m17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574ca780 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c85b0 <e10709> {m18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574ca900 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c8680 <e10716> {m19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574caa80 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c8750 <e10747> {m20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574c4580 <e10745> {m20al}
    1:2:1:1:2: SUB 0x5555574c4630 <e10736> {m20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bcc60 <e11603> {m20am} @dt=0@  RINGW [RV] <- VAR 0x5555574ca300 <e60116#> {m13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574c7900 <e10728> {m20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574c7a40 <e10737> {m20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555574bcd80 <e60325#> {n10ai}  la_iovss__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555574cac00 <e60124#> {n11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574ceb40 <e55855#> {e181am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574cad80 <e60132#> {n12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574cea00 <e55851#> {e180at} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574caf00 <e60140#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574cec80 <e55859#> {e182an} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574cb080 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c8d00 <e10799> {n16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574cb200 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c8dd0 <e10805> {n17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574cb380 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c8ea0 <e10812> {n18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574cb500 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c8f70 <e10819> {n19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574cb680 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c9040 <e10850> {n20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574c4790 <e10848> {n20al}
    1:2:1:1:2: SUB 0x5555574c4840 <e10839> {n20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bcea0 <e11600> {n20am} @dt=0@  RINGW [RV] <- VAR 0x5555574caf00 <e60140#> {n13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574ce780 <e10831> {n20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574ce8c0 <e10840> {n20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555574bcfc0 <e60326#> {o9ai}  la_ioclamp__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555574cb800 <e60148#> {o11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574cf900 <e55911#> {e197ao} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574cb980 <e60156#> {o12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574cf7c0 <e55907#> {e196av} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574cbb00 <e60164#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574cfa40 <e55915#> {e198ap} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574cbc80 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c95f0 <e10902> {o16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574cbe00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c96c0 <e10908> {o17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574d0000 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c9790 <e10915> {o18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574d0180 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c9860 <e10922> {o19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574d0300 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c9930 <e10953> {o20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574c49a0 <e10951> {o20al}
    1:2:1:1:2: SUB 0x5555574c4a50 <e10942> {o20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bd0e0 <e11597> {o20am} @dt=0@  RINGW [RV] <- VAR 0x5555574cbb00 <e60164#> {o13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574cf540 <e10934> {o20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574cf680 <e10943> {o20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x5555574bd200 <e60327#> {p10ai}  la_iopoc__Sz12_Rz15  L5 [LIB] [1ps]
    1:2: VAR 0x5555574d0480 <e60172#> {p11ap} @dt=0x555556c41450@(G/w56)  TYPE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574d2780 <e55967#> {e213am} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x5555574d0600 <e60180#> {p12ap} @dt=0x555556d23520@(G/w16)  SIDE [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574d2640 <e55963#> {e212at} @dt=0x555557263790@(w16)  16'h5745
    1:2: VAR 0x5555574d0780 <e60188#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:3: CONST 0x5555574d28c0 <e55971#> {e214an} @dt=0x555557268000@(w5)  5'h8
    1:2: VAR 0x5555574d0900 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574c9ee0 <e11005> {p16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574d0a80 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574d4000 <e11011> {p17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574d0c00 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574d40d0 <e11018> {p18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574d0d80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574d41a0 <e11025> {p19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x5555574d0f00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x5555574d4270 <e11056> {p20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x5555574c4bb0 <e11054> {p20al}
    1:2:1:1:2: SUB 0x5555574c4c60 <e11045> {p20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x5555574bd320 <e11594> {p20am} @dt=0@  RINGW [RV] <- VAR 0x5555574d0780 <e60188#> {p13ap} @dt=0x555556c88270@(G/w5)  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x5555574d23c0 <e11037> {p20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x5555574d2500 <e11046> {p20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    3: TYPETABLE 0x555556c36000 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x555556d944e0 <e6324> {d101ap} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556d944e0 <e6324> {d101ap} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556c88270 <e14915#> {c30bl} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555557027450 <e17577#> {d102bg} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5555570271e0 <e17557#> {d102bd} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x555556cb09c0 <e307> {c31bl} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x555556d23520 <e3988> {c169ap} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x555557012b60 <e17154#> {d126ak} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556c401a0 <e15> {c16as} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556cb04e0 <e271> {c30bl} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556c400d0 <e10> {c16aq} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556c40410 <e30> {c16bf} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555557047860 <e19236#> {d186aw} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e42410 <e9913> {h21ay} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556cb0b60 <e321> {c32aq} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e7d860 <e14755#> {c16aw} @dt=this@(G/swu32/8)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555557012820 <e17100#> {d126an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555570128f0 <e17112#> {d126ba} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556c41450 <e154> {c21bf} @dt=this@(G/w56)  logic [GENERIC] kwd=logic range=[55:0]
		detailed  ->  BASICDTYPE 0x555556cb0ea0 <e342> {c32bl} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556c400d0 <e10> {c16aq} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c401a0 <e15> {c16as} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c40410 <e30> {c16bf} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c41450 <e154> {c21bf} @dt=this@(G/w56)  logic [GENERIC] kwd=logic range=[55:0]
    3:1: BASICDTYPE 0x555556cb04e0 <e271> {c30bl} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556cb09c0 <e307> {c31bl} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556cb0b60 <e321> {c32aq} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556cb0ea0 <e342> {c32bl} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556d23520 <e3988> {c169ap} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555556d944e0 <e6324> {d101ap} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e42410 <e9913> {h21ay} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c404e0 <e14751#> {c16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556e7d860 <e14755#> {c16aw} @dt=this@(G/swu32/8)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c409c0 <e14773#> {c17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556c40ea0 <e14796#> {c18ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556c41380 <e14819#> {c19ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556c41520 <e14837#> {c21ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556c416c0 <e14845#> {c22ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556c41860 <e14853#> {c23ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556c41a00 <e14861#> {c24ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556c41ba0 <e14869#> {c25ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556c41d40 <e14877#> {c26ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556c41ee0 <e14885#> {c27ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556cb00d0 <e14893#> {c28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556cb05b0 <e14906#> {c30ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556c88270 <e14915#> {c30bl} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556cb0a90 <e14928#> {c31ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556cb0f70 <e14936#> {c32ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cb1450 <e14944#> {c33ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cb1930 <e14952#> {c34ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cb1e10 <e14960#> {c35ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cb4340 <e14968#> {c36ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cb4820 <e14976#> {c37ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cb4d00 <e14984#> {c38ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cb51e0 <e14992#> {c39ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556cb56c0 <e15015#> {c40ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556cb5ba0 <e15023#> {c41ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cba0d0 <e15031#> {c42ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cba5b0 <e15039#> {c43ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cbaa90 <e15047#> {c44ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cbaf70 <e15055#> {c45ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cbb450 <e15063#> {c46ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cbb930 <e15071#> {c47ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cbbe10 <e15079#> {c48ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556cc0340 <e15102#> {c49ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556cc0820 <e15110#> {c50ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc0d00 <e15118#> {c51ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc11e0 <e15126#> {c52ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc16c0 <e15134#> {c53ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc1ba0 <e15142#> {c54ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc60d0 <e15150#> {c55ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc65b0 <e15158#> {c56ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc6a90 <e15166#> {c57ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556cc6f70 <e15189#> {c58ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556cc7450 <e15197#> {c59ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc7930 <e15205#> {c60ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cc7e10 <e15213#> {c61ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556ccc340 <e15221#> {c62ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556ccc820 <e15229#> {c63ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556cccd00 <e15237#> {c64ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556ccd1e0 <e15245#> {c65ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556c89a00 <e16841#> {d24ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555556c89ad0 <e16849#> {d25ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556c89ba0 <e16857#> {d26ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556c89c70 <e16865#> {d27ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556c89d40 <e16888#> {d28ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556c89e10 <e16911#> {d29ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556c89ee0 <e16919#> {d30ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f2e000 <e16927#> {d31ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f2e0d0 <e16935#> {d32ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f2e1a0 <e16958#> {d34ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f2e270 <e16966#> {d35ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f2e340 <e16974#> {d36ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f2e410 <e16982#> {d37ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f2e4e0 <e16990#> {d38ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f2e5b0 <e16998#> {d39ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f2e680 <e17006#> {d40ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f2e750 <e17009#> {d42ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2e820 <e17017#> {d43ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2e8f0 <e17025#> {d44ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2e9c0 <e17033#> {d45ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2ea90 <e17041#> {d46ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2eb60 <e17049#> {d47ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2ec30 <e17057#> {d48ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2ed00 <e17065#> {d49ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f2fad0 <e17092#> {d72at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x555557012820 <e17100#> {d126an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555570128f0 <e17112#> {d126ba} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555557012b60 <e17154#> {d126ak} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555557013040 <e17452#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f3c340 <e17460#> {d95bd} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f3c410 <e17469#> {d96an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f3c4e0 <e17477#> {d97an} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f3c5b0 <e17480#> {d98ah} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x5555570271e0 <e17557#> {d102bd} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555557027450 <e17577#> {d102bg} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5555570135f0 <e18009#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557013ee0 <e18328#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555570264e0 <e18917#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557047860 <e19236#> {d186aw} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556f3dee0 <e21521#> {d24ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555556f68000 <e21529#> {d25ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f680d0 <e21537#> {d26ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556f681a0 <e21545#> {d27ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556f68270 <e21568#> {d28ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556f68340 <e21591#> {d29ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f68410 <e21599#> {d30ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f684e0 <e21607#> {d31ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f685b0 <e21615#> {d32ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f68680 <e21638#> {d34ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f68750 <e21646#> {d35ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f68820 <e21654#> {d36ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f688f0 <e21662#> {d37ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f689c0 <e21670#> {d38ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f68a90 <e21678#> {d39ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f68b60 <e21686#> {d40ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f68c30 <e21689#> {d42ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f68d00 <e21697#> {d43ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f68dd0 <e21705#> {d44ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f68ea0 <e21713#> {d45ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f68f70 <e21721#> {d46ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f69040 <e21729#> {d47ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f69110 <e21737#> {d48ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f691e0 <e21745#> {d49ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f76000 <e21772#> {d72at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x5555570c68f0 <e22135#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f76820 <e22143#> {d95bd} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f768f0 <e22152#> {d96an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f769c0 <e22160#> {d97an} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f76a90 <e22163#> {d98ah} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x5555570c6ea0 <e22694#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555570c7790 <e23013#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555570c7d40 <e23602#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f9e410 <e26207#> {d24ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555556f9e4e0 <e26215#> {d25ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556f9e5b0 <e26223#> {d26ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556f9e680 <e26231#> {d27ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556f9e750 <e26254#> {d28ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556f9e820 <e26277#> {d29ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f9e8f0 <e26285#> {d30ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f9e9c0 <e26293#> {d31ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f9ea90 <e26301#> {d32ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556f9eb60 <e26324#> {d34ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f9ec30 <e26332#> {d35ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f9ed00 <e26340#> {d36ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f9edd0 <e26348#> {d37ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f9eea0 <e26356#> {d38ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f9ef70 <e26364#> {d39ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f9f040 <e26372#> {d40ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556f9f110 <e26375#> {d42ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f9f1e0 <e26383#> {d43ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f9f2b0 <e26391#> {d44ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f9f380 <e26399#> {d45ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f9f450 <e26407#> {d46ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f9f520 <e26415#> {d47ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f9f5f0 <e26423#> {d48ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556f9f6c0 <e26431#> {d49ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fae4e0 <e26458#> {d72at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x5555571721a0 <e26821#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556faed00 <e26829#> {d95bd} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556faedd0 <e26838#> {d96an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556faeea0 <e26846#> {d97an} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556faef70 <e26849#> {d98ah} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x555557172750 <e27380#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557173040 <e27699#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571735f0 <e28288#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556fda8f0 <e30893#> {d24ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555556fda9c0 <e30901#> {d25ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556fdaa90 <e30909#> {d26ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556fdab60 <e30917#> {d27ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556fdac30 <e30940#> {d28ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556fdad00 <e30963#> {d29ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556fdadd0 <e30971#> {d30ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556fdaea0 <e30979#> {d31ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556fdaf70 <e30987#> {d32ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556fdb040 <e31010#> {d34ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fdb110 <e31018#> {d35ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fdb1e0 <e31026#> {d36ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fdb2b0 <e31034#> {d37ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fdb380 <e31042#> {d38ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fdb450 <e31050#> {d39ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fdb520 <e31058#> {d40ap} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fdb5f0 <e31061#> {d42ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fdb6c0 <e31069#> {d43ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fdb790 <e31077#> {d44ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fdb860 <e31085#> {d45ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fdb930 <e31093#> {d46ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fdba00 <e31101#> {d47ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fdbad0 <e31109#> {d48ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fdbba0 <e31117#> {d49ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556fe49c0 <e31144#> {d72at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x555557219a00 <e31507#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556fe51e0 <e31515#> {d95bd} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556fe52b0 <e31524#> {d96an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556fe5380 <e31532#> {d97an} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556fe5450 <e31535#> {d98ah} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x55555721c000 <e32066#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555721c8f0 <e32385#> {d129an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555721cea0 <e32974#> {d133an} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555704cea0 <e35574#> {f11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555704cf70 <e35582#> {f12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555704d040 <e35590#> {f13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557056dd0 <e35603#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555557056ea0 <e35611#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557056f70 <e35619#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557057040 <e35627#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557057110 <e35635#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555570571e0 <e35643#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555570572b0 <e35651#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557057380 <e35659#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557057450 <e35667#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557057520 <e35675#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555570575f0 <e35683#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555570576c0 <e35691#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555557057790 <e35694#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557057860 <e35702#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557057930 <e35710#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557057a00 <e35718#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557057ad0 <e35726#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557057ba0 <e35734#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557057c70 <e35742#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557057d40 <e35750#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557062b60 <e35758#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x55555708e4e0 <e38196#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55555708e5b0 <e38204#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708e680 <e38212#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708e750 <e38220#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708e820 <e38228#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708e8f0 <e38236#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708e9c0 <e38244#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708ea90 <e38252#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708eb60 <e38260#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555708ec30 <e38268#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55555708ed00 <e38276#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55555708edd0 <e38284#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x55555708eea0 <e38287#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555708ef70 <e38295#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555708f040 <e38303#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555708f110 <e38311#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555708f1e0 <e38319#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555708f2b0 <e38327#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555708f380 <e38335#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555708f450 <e38343#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555709a270 <e38351#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x55555709a5b0 <e41480#> {g12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555709a680 <e41488#> {g13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555709a750 <e41496#> {g14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557102750 <e41504#> {f11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557102820 <e41512#> {f12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571028f0 <e41520#> {f13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710a680 <e41533#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55555710a750 <e41541#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710a820 <e41549#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710a8f0 <e41557#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710a9c0 <e41565#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710aa90 <e41573#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710ab60 <e41581#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710ac30 <e41589#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710ad00 <e41597#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555710add0 <e41605#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55555710aea0 <e41613#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55555710af70 <e41621#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x55555710b040 <e41624#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710b110 <e41632#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710b1e0 <e41640#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710b2b0 <e41648#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710b380 <e41656#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710b450 <e41664#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710b520 <e41672#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555710b5f0 <e41680#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557116410 <e41688#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x55555713dd40 <e44126#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55555713de10 <e44134#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55555713dee0 <e44142#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557140000 <e44150#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571400d0 <e44158#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571401a0 <e44166#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557140270 <e44174#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557140340 <e44182#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557140410 <e44190#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571404e0 <e44198#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555571405b0 <e44206#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555557140680 <e44214#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555557140750 <e44217#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557140820 <e44225#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571408f0 <e44233#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571409c0 <e44241#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557140a90 <e44249#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557140b60 <e44257#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557140c30 <e44265#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557140d00 <e44273#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557141ad0 <e44281#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x555557141e10 <e47410#> {g12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557141ee0 <e47418#> {g13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555716e000 <e47426#> {g14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b0000 <e47434#> {f11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b00d0 <e47442#> {f12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b01a0 <e47450#> {f13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b5ee0 <e47463#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5555571b8000 <e47471#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b80d0 <e47479#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b81a0 <e47487#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b8270 <e47495#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b8340 <e47503#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b8410 <e47511#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b84e0 <e47519#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b85b0 <e47527#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571b8680 <e47535#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555571b8750 <e47543#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555571b8820 <e47551#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x5555571b88f0 <e47554#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b89c0 <e47562#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b8a90 <e47570#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b8b60 <e47578#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b8c30 <e47586#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b8d00 <e47594#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b8dd0 <e47602#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b8ea0 <e47610#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571b9c70 <e47618#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x5555571e95f0 <e50056#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5555571e96c0 <e50064#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9790 <e50072#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9860 <e50080#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9930 <e50088#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9a00 <e50096#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9ad0 <e50104#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9ba0 <e50112#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9c70 <e50120#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555571e9d40 <e50128#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555571e9e10 <e50136#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555571e9ee0 <e50144#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x5555571ee000 <e50147#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ee0d0 <e50155#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ee1a0 <e50163#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ee270 <e50171#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ee340 <e50179#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ee410 <e50187#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ee4e0 <e50195#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ee5b0 <e50203#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ef380 <e50211#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x5555571ef6c0 <e53340#> {g12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ef790 <e53348#> {g13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555571ef860 <e53356#> {g14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557251860 <e53364#> {f11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557251930 <e53372#> {f12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557251a00 <e53380#> {f13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557263790 <e53393#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555557263860 <e53401#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263930 <e53409#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263a00 <e53417#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263ad0 <e53425#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263ba0 <e53433#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263c70 <e53441#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263d40 <e53449#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263e10 <e53457#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557263ee0 <e53465#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555557268000 <e53473#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555572680d0 <e53481#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x5555572681a0 <e53484#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557268270 <e53492#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557268340 <e53500#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557268410 <e53508#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572684e0 <e53516#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572685b0 <e53524#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557268680 <e53532#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557268750 <e53540#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557269520 <e53548#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x555557290ea0 <e55986#> {e15ap} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555557290f70 <e55994#> {e16ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557291040 <e56002#> {e17ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557291110 <e56010#> {e18ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555572911e0 <e56018#> {e19ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555572912b0 <e56026#> {e20ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557291380 <e56034#> {e21ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557291450 <e56042#> {e22ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555557291520 <e56050#> {e23ap} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555572915f0 <e56058#> {e24ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555572916c0 <e56066#> {e25ap} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555557291790 <e56074#> {e26ap} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555557291860 <e56077#> {e28ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557291930 <e56085#> {e29ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557291a00 <e56093#> {e30ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557291ad0 <e56101#> {e31ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557291ba0 <e56109#> {e32ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557291c70 <e56117#> {e33ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557291d40 <e56125#> {e34ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557291e10 <e56133#> {e35ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572a0c30 <e56141#> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x5555572a0f70 <e59270#> {g12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572a1040 <e59278#> {g13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572a1110 <e59286#> {g14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f60d0 <e59294#> {h19ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f61a0 <e59302#> {h20ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f6270 <e59310#> {h21ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f6340 <e59318#> {h22ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f7380 <e59326#> {i11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f7450 <e59334#> {i12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f7520 <e59342#> {i13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572f7ee0 <e59350#> {j11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fc000 <e59358#> {j12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fc0d0 <e59366#> {j13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fca90 <e59374#> {k12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fcb60 <e59382#> {k13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fcc30 <e59390#> {k14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fd380 <e59398#> {l12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fd450 <e59406#> {l13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fd520 <e59414#> {l14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fdc70 <e59422#> {m11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fdd40 <e59430#> {m12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555572fde10 <e59438#> {m13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555573065b0 <e59446#> {n11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557306680 <e59454#> {n12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557306750 <e59462#> {n13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557306ea0 <e59470#> {o11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557306f70 <e59478#> {o12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557307040 <e59486#> {o13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557307790 <e59494#> {p11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557307860 <e59502#> {p12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557307930 <e59510#> {p13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557385790 <e59518#> {h19ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557385860 <e59526#> {h20ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557385930 <e59534#> {h21ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557385a00 <e59542#> {h22ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555738ca90 <e59550#> {i11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555738cb60 <e59558#> {i12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555738cc30 <e59566#> {i13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555738d5f0 <e59574#> {j11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555738d6c0 <e59582#> {j12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555738d790 <e59590#> {j13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555573941a0 <e59598#> {k12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557394270 <e59606#> {k13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557394340 <e59614#> {k14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557394a90 <e59622#> {l12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557394b60 <e59630#> {l13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557394c30 <e59638#> {l14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557395380 <e59646#> {m11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557395450 <e59654#> {m12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557395520 <e59662#> {m13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557395c70 <e59670#> {n11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557395d40 <e59678#> {n12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557395e10 <e59686#> {n13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555739e5b0 <e59694#> {o11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555739e680 <e59702#> {o12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555739e750 <e59710#> {o13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555739eea0 <e59718#> {p11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555739ef70 <e59726#> {p12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555739f040 <e59734#> {p13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555741aea0 <e59742#> {h19ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555741af70 <e59750#> {h20ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555741b040 <e59758#> {h21ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555741b110 <e59766#> {h22ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574261a0 <e59774#> {i11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557426270 <e59782#> {i12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557426340 <e59790#> {i13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557426d00 <e59798#> {j11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557426dd0 <e59806#> {j12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557426ea0 <e59814#> {j13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557427860 <e59822#> {k12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557427930 <e59830#> {k13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557427a00 <e59838#> {k14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574301a0 <e59846#> {l12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557430270 <e59854#> {l13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557430340 <e59862#> {l14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557430a90 <e59870#> {m11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557430b60 <e59878#> {m12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557430c30 <e59886#> {m13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557431380 <e59894#> {n11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557431450 <e59902#> {n12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557431520 <e59910#> {n13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557431c70 <e59918#> {o11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557431d40 <e59926#> {o12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557431e10 <e59934#> {o13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574385b0 <e59942#> {p11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557438680 <e59950#> {p12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555557438750 <e59958#> {p13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574b65b0 <e59966#> {h19ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574b6680 <e59974#> {h20ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574b6750 <e59982#> {h21ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574b6820 <e59990#> {h22ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574b7860 <e59998#> {i11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574b7930 <e60006#> {i12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574b7a00 <e60014#> {i13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c0410 <e60022#> {j11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c04e0 <e60030#> {j12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c05b0 <e60038#> {j13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c0f70 <e60046#> {k12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c1040 <e60054#> {k13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c1110 <e60062#> {k14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c1860 <e60070#> {l12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c1930 <e60078#> {l13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c1a00 <e60086#> {l14ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c81a0 <e60094#> {m11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c8270 <e60102#> {m12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c8340 <e60110#> {m13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c8a90 <e60118#> {n11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c8b60 <e60126#> {n12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c8c30 <e60134#> {n13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c9380 <e60142#> {o11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c9450 <e60150#> {o12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c9520 <e60158#> {o13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c9c70 <e60166#> {p11ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c9d40 <e60174#> {p12ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555574c9e10 <e60182#> {p13ap} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3: CONSTPOOL 0x555556c38000 <e6> {a0aa}
    3:1: MODULE 0x555556c3a000 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556c300f0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556c3a000]
