/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#define CTRL XPAR_VERILOG_BOY_V1_0_0_BASEADDR
#define ADDR XPAR_VERILOG_BOY_V1_0_0_BASEADDR+4
#define DATA XPAR_VERILOG_BOY_V1_0_0_BASEADDR+8

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xil_io.h"
#include "sleep.h"

void reset();
void writeVgaMem(u32,u32,u32);
void endWriteVgaMem();
void setSharedMemEnabled(u32);

int main()
{
    init_platform();

    print("Hello World\n\r");

    reset();

    print("Reset OK\n\r");

    setSharedMemEnabled(1);

    cleanup_platform();
    return 0;
}

void reset(){
	u32 tmp=Xil_In32(CTRL);
	Xil_Out32(CTRL,tmp|0x1);//reset<=1'b1
	sleep(1);
	Xil_Out32(CTRL,tmp&0xFFFFFFFE);//reset<=1'b0
}

void writeVgaMem(u32 x,u32 y,u32 color){
	u32 addr=(y*160+x)|0xFFFF0000;
	u32 tmp=Xil_In32(CTRL)|0x4;//we<=1'b1
	Xil_Out32(CTRL,tmp&0xFFFFFFFD);//clk<=1'b0
	Xil_Out32(ADDR,addr);
	Xil_Out32(DATA,color);
	Xil_Out32(CTRL,tmp|0x2);//clk<=1'b1
}

void endWriteVgaMem(){
	u32 tmp=Xil_In32(CTRL);
	Xil_Out32(CTRL,tmp&0xFFFFFFF9);//clk<=1'b0,we<=1'b0
}

void setSharedMemEnabled(u32 en){
	u32 tmp=Xil_In32(CTRL);
	tmp=(en==0)?(tmp&0xFFFFFFF7):(tmp|0x8);
	Xil_Out32(CTRL,tmp);
}
