<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Oscctrl Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Oscctrl Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_l21___o_s_c_c_t_r_l.html">Oscillators Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>OSCCTRL hardware registers.  
 <a href="struct_oscctrl.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afc6b7db1db816a6cf2fe864795419c92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___i_n_t_e_n_c_l_r___type.html">OSCCTRL_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#afc6b7db1db816a6cf2fe864795419c92">INTENCLR</a></td></tr>
<tr class="memdesc:afc6b7db1db816a6cf2fe864795419c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Interrupt Enable Clear.  <a href="#afc6b7db1db816a6cf2fe864795419c92">More...</a><br /></td></tr>
<tr class="separator:afc6b7db1db816a6cf2fe864795419c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf28eb1256fa57902627419f43b80dd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___i_n_t_e_n_s_e_t___type.html">OSCCTRL_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#aaf28eb1256fa57902627419f43b80dd9">INTENSET</a></td></tr>
<tr class="memdesc:aaf28eb1256fa57902627419f43b80dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Interrupt Enable Set.  <a href="#aaf28eb1256fa57902627419f43b80dd9">More...</a><br /></td></tr>
<tr class="separator:aaf28eb1256fa57902627419f43b80dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f2e1880df760d04182546109136fdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___i_n_t_f_l_a_g___type.html">OSCCTRL_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a77f2e1880df760d04182546109136fdb">INTFLAG</a></td></tr>
<tr class="memdesc:a77f2e1880df760d04182546109136fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear.  <a href="#a77f2e1880df760d04182546109136fdb">More...</a><br /></td></tr>
<tr class="separator:a77f2e1880df760d04182546109136fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ceb744170903847d45a4e90436e8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_o_s_c_c_t_r_l___s_t_a_t_u_s___type.html">OSCCTRL_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a54ceb744170903847d45a4e90436e8b3">STATUS</a></td></tr>
<tr class="memdesc:a54ceb744170903847d45a4e90436e8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/ 32) Power and Clocks Status.  <a href="#a54ceb744170903847d45a4e90436e8b3">More...</a><br /></td></tr>
<tr class="separator:a54ceb744170903847d45a4e90436e8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b257a2eb0df3240e02fb576e564ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___x_o_s_c_c_t_r_l___type.html">OSCCTRL_XOSCCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a67b257a2eb0df3240e02fb576e564ac4">XOSCCTRL</a></td></tr>
<tr class="memdesc:a67b257a2eb0df3240e02fb576e564ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control.  <a href="#a67b257a2eb0df3240e02fb576e564ac4">More...</a><br /></td></tr>
<tr class="separator:a67b257a2eb0df3240e02fb576e564ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a4e5d6a915ea4537cf07dee3bb8de31b3">Reserved1</a> [0x2]</td></tr>
<tr class="separator:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b505e674a28494ce97eb6f8df54c654"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___o_s_c16_m_c_t_r_l___type.html">OSCCTRL_OSC16MCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a2b505e674a28494ce97eb6f8df54c654">OSC16MCTRL</a></td></tr>
<tr class="memdesc:a2b505e674a28494ce97eb6f8df54c654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 8) 16MHz Internal Oscillator (OSC16M) Control.  <a href="#a2b505e674a28494ce97eb6f8df54c654">More...</a><br /></td></tr>
<tr class="separator:a2b505e674a28494ce97eb6f8df54c654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a512f5fb5ac6fa6a33d614ee5a018dfd3">Reserved2</a> [0x3]</td></tr>
<tr class="separator:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2585a707771de5fc4cfeb76bc716f88c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_c_t_r_l___type.html">OSCCTRL_DFLLCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a2585a707771de5fc4cfeb76bc716f88c">DFLLCTRL</a></td></tr>
<tr class="memdesc:a2585a707771de5fc4cfeb76bc716f88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 16) DFLL48M Control.  <a href="#a2585a707771de5fc4cfeb76bc716f88c">More...</a><br /></td></tr>
<tr class="separator:a2585a707771de5fc4cfeb76bc716f88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19120e3c32047cf7063f82b3c5168578"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a19120e3c32047cf7063f82b3c5168578">Reserved3</a> [0x2]</td></tr>
<tr class="separator:a19120e3c32047cf7063f82b3c5168578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0997fcb818af5ff22eb6778750dd4124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_v_a_l___type.html">OSCCTRL_DFLLVAL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a0997fcb818af5ff22eb6778750dd4124">DFLLVAL</a></td></tr>
<tr class="memdesc:a0997fcb818af5ff22eb6778750dd4124"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) DFLL48M Value.  <a href="#a0997fcb818af5ff22eb6778750dd4124">More...</a><br /></td></tr>
<tr class="separator:a0997fcb818af5ff22eb6778750dd4124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49875dfb378f84bdad962d7e6ec72610"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_m_u_l___type.html">OSCCTRL_DFLLMUL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a49875dfb378f84bdad962d7e6ec72610">DFLLMUL</a></td></tr>
<tr class="memdesc:a49875dfb378f84bdad962d7e6ec72610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) DFLL48M Multiplier.  <a href="#a49875dfb378f84bdad962d7e6ec72610">More...</a><br /></td></tr>
<tr class="separator:a49875dfb378f84bdad962d7e6ec72610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29893129071481f3f568252b5fa46da6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_s_y_n_c___type.html">OSCCTRL_DFLLSYNC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a29893129071481f3f568252b5fa46da6">DFLLSYNC</a></td></tr>
<tr class="memdesc:a29893129071481f3f568252b5fa46da6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 8) DFLL48M Synchronization.  <a href="#a29893129071481f3f568252b5fa46da6">More...</a><br /></td></tr>
<tr class="separator:a29893129071481f3f568252b5fa46da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fc4468905e3a15b2bd2938c20352fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#ab8fc4468905e3a15b2bd2938c20352fa">Reserved4</a> [0x3]</td></tr>
<tr class="separator:ab8fc4468905e3a15b2bd2938c20352fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041dfbfbfe48c4b33cd1de9c58608d33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_c_t_r_l_a___type.html">OSCCTRL_DPLLCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a041dfbfbfe48c4b33cd1de9c58608d33">DPLLCTRLA</a></td></tr>
<tr class="memdesc:a041dfbfbfe48c4b33cd1de9c58608d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 8) DPLL Control.  <a href="#a041dfbfbfe48c4b33cd1de9c58608d33">More...</a><br /></td></tr>
<tr class="separator:a041dfbfbfe48c4b33cd1de9c58608d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af394bf9b0d9734e8ff54edce637994a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#af394bf9b0d9734e8ff54edce637994a1">Reserved5</a> [0x3]</td></tr>
<tr class="separator:af394bf9b0d9734e8ff54edce637994a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0985c21ecf6b66ce8d2ce86ac2833bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_r_a_t_i_o___type.html">OSCCTRL_DPLLRATIO_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#ab0985c21ecf6b66ce8d2ce86ac2833bd">DPLLRATIO</a></td></tr>
<tr class="memdesc:ab0985c21ecf6b66ce8d2ce86ac2833bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) DPLL Ratio Control.  <a href="#ab0985c21ecf6b66ce8d2ce86ac2833bd">More...</a><br /></td></tr>
<tr class="separator:ab0985c21ecf6b66ce8d2ce86ac2833bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9aef20ce688ccee7021aa2a5de64120"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html">OSCCTRL_DPLLCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#ac9aef20ce688ccee7021aa2a5de64120">DPLLCTRLB</a></td></tr>
<tr class="memdesc:ac9aef20ce688ccee7021aa2a5de64120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 32) Digital Core Configuration.  <a href="#ac9aef20ce688ccee7021aa2a5de64120">More...</a><br /></td></tr>
<tr class="separator:ac9aef20ce688ccee7021aa2a5de64120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd50386d47fa01c97f0f8c6ead0d3eed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_p_r_e_s_c___type.html">OSCCTRL_DPLLPRESC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#acd50386d47fa01c97f0f8c6ead0d3eed">DPLLPRESC</a></td></tr>
<tr class="memdesc:acd50386d47fa01c97f0f8c6ead0d3eed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 8) DPLL Prescaler.  <a href="#acd50386d47fa01c97f0f8c6ead0d3eed">More...</a><br /></td></tr>
<tr class="separator:acd50386d47fa01c97f0f8c6ead0d3eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb8ab6965f80a4f7e5db5a796ab8a36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a3fb8ab6965f80a4f7e5db5a796ab8a36">Reserved6</a> [0x3]</td></tr>
<tr class="separator:a3fb8ab6965f80a4f7e5db5a796ab8a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e479faddc4e1c255f921b56d4d9b79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_s_y_n_c_b_u_s_y___type.html">OSCCTRL_DPLLSYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a46e479faddc4e1c255f921b56d4d9b79">DPLLSYNCBUSY</a></td></tr>
<tr class="memdesc:a46e479faddc4e1c255f921b56d4d9b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/ 8) DPLL Synchronization Busy.  <a href="#a46e479faddc4e1c255f921b56d4d9b79">More...</a><br /></td></tr>
<tr class="separator:a46e479faddc4e1c255f921b56d4d9b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a45d11013bb509c6d787f4e38e306a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a0a45d11013bb509c6d787f4e38e306a3">Reserved7</a> [0x3]</td></tr>
<tr class="separator:a0a45d11013bb509c6d787f4e38e306a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7590aefb52bcae84703bbdcb71e336ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type.html">OSCCTRL_DPLLSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_oscctrl.html#a7590aefb52bcae84703bbdcb71e336ec">DPLLSTATUS</a></td></tr>
<tr class="memdesc:a7590aefb52bcae84703bbdcb71e336ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/ 8) DPLL Status.  <a href="#a7590aefb52bcae84703bbdcb71e336ec">More...</a><br /></td></tr>
<tr class="separator:a7590aefb52bcae84703bbdcb71e336ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>OSCCTRL hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00620">620</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a2585a707771de5fc4cfeb76bc716f88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2585a707771de5fc4cfeb76bc716f88c">&#9670;&nbsp;</a></span>DFLLCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_c_t_r_l___type.html">OSCCTRL_DFLLCTRL_Type</a> DFLLCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 16) DFLL48M Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00629">629</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a49875dfb378f84bdad962d7e6ec72610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49875dfb378f84bdad962d7e6ec72610">&#9670;&nbsp;</a></span>DFLLMUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_m_u_l___type.html">OSCCTRL_DFLLMUL_Type</a> DFLLMUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 32) DFLL48M Multiplier. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00632">632</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a29893129071481f3f568252b5fa46da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29893129071481f3f568252b5fa46da6">&#9670;&nbsp;</a></span>DFLLSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_s_y_n_c___type.html">OSCCTRL_DFLLSYNC_Type</a> DFLLSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 8) DFLL48M Synchronization. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00633">633</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a0997fcb818af5ff22eb6778750dd4124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0997fcb818af5ff22eb6778750dd4124">&#9670;&nbsp;</a></span>DFLLVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_f_l_l_v_a_l___type.html">OSCCTRL_DFLLVAL_Type</a> DFLLVAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 32) DFLL48M Value. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00631">631</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a041dfbfbfe48c4b33cd1de9c58608d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041dfbfbfe48c4b33cd1de9c58608d33">&#9670;&nbsp;</a></span>DPLLCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_c_t_r_l_a___type.html">OSCCTRL_DPLLCTRLA_Type</a> DPLLCTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/W 8) DPLL Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00635">635</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="ac9aef20ce688ccee7021aa2a5de64120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9aef20ce688ccee7021aa2a5de64120">&#9670;&nbsp;</a></span>DPLLCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html">OSCCTRL_DPLLCTRLB_Type</a> DPLLCTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/W 32) Digital Core Configuration. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00638">638</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="acd50386d47fa01c97f0f8c6ead0d3eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd50386d47fa01c97f0f8c6ead0d3eed">&#9670;&nbsp;</a></span>DPLLPRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_p_r_e_s_c___type.html">OSCCTRL_DPLLPRESC_Type</a> DPLLPRESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/W 8) DPLL Prescaler. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00639">639</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="ab0985c21ecf6b66ce8d2ce86ac2833bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0985c21ecf6b66ce8d2ce86ac2833bd">&#9670;&nbsp;</a></span>DPLLRATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_r_a_t_i_o___type.html">OSCCTRL_DPLLRATIO_Type</a> DPLLRATIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2C (R/W 32) DPLL Ratio Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00637">637</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a7590aefb52bcae84703bbdcb71e336ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7590aefb52bcae84703bbdcb71e336ec">&#9670;&nbsp;</a></span>DPLLSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type.html">OSCCTRL_DPLLSTATUS_Type</a> DPLLSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x3C (R/ 8) DPLL Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00643">643</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a46e479faddc4e1c255f921b56d4d9b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e479faddc4e1c255f921b56d4d9b79">&#9670;&nbsp;</a></span>DPLLSYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_o_s_c_c_t_r_l___d_p_l_l_s_y_n_c_b_u_s_y___type.html">OSCCTRL_DPLLSYNCBUSY_Type</a> DPLLSYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x38 (R/ 8) DPLL Synchronization Busy. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00641">641</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="afc6b7db1db816a6cf2fe864795419c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6b7db1db816a6cf2fe864795419c92">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___i_n_t_e_n_c_l_r___type.html">OSCCTRL_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00621">621</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="aaf28eb1256fa57902627419f43b80dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf28eb1256fa57902627419f43b80dd9">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___i_n_t_e_n_s_e_t___type.html">OSCCTRL_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00622">622</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a77f2e1880df760d04182546109136fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f2e1880df760d04182546109136fdb">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___i_n_t_f_l_a_g___type.html">OSCCTRL_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00623">623</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a2b505e674a28494ce97eb6f8df54c654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b505e674a28494ce97eb6f8df54c654">&#9670;&nbsp;</a></span>OSC16MCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___o_s_c16_m_c_t_r_l___type.html">OSCCTRL_OSC16MCTRL_Type</a> OSC16MCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 8) 16MHz Internal Oscillator (OSC16M) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00627">627</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a4e5d6a915ea4537cf07dee3bb8de31b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5d6a915ea4537cf07dee3bb8de31b3">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00626">626</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a512f5fb5ac6fa6a33d614ee5a018dfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512f5fb5ac6fa6a33d614ee5a018dfd3">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00628">628</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a19120e3c32047cf7063f82b3c5168578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19120e3c32047cf7063f82b3c5168578">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00630">630</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="ab8fc4468905e3a15b2bd2938c20352fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fc4468905e3a15b2bd2938c20352fa">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00634">634</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="af394bf9b0d9734e8ff54edce637994a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af394bf9b0d9734e8ff54edce637994a1">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00636">636</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a3fb8ab6965f80a4f7e5db5a796ab8a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb8ab6965f80a4f7e5db5a796ab8a36">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00640">640</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a0a45d11013bb509c6d787f4e38e306a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a45d11013bb509c6d787f4e38e306a3">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00642">642</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a54ceb744170903847d45a4e90436e8b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ceb744170903847d45a4e90436e8b3">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_o_s_c_c_t_r_l___s_t_a_t_u_s___type.html">OSCCTRL_STATUS_Type</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/ 32) Power and Clocks Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00624">624</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<a id="a67b257a2eb0df3240e02fb576e564ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67b257a2eb0df3240e02fb576e564ac4">&#9670;&nbsp;</a></span>XOSCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_o_s_c_c_t_r_l___x_o_s_c_c_t_r_l___type.html">OSCCTRL_XOSCCTRL_Type</a> XOSCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2oscctrl_8h_source.html#l00625">625</a> of file <a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2oscctrl_8h_source.html">oscctrl.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:20 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
