<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegisterClassInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1RegisterClassInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RegisterClassInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aca57db822114896c26a7d8710ca23d96"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#aca57db822114896c26a7d8710ca23d96">RegisterClassInfo</a> ()</td></tr>
<tr class="separator:aca57db822114896c26a7d8710ca23d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac892fad5c3d0080c8cca7557659668d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="memdesc:ac892fad5c3d0080c8cca7557659668d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">runOnFunction - Prepare to answer questions about MF.  <a href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">More...</a><br /></td></tr>
<tr class="separator:ac892fad5c3d0080c8cca7557659668d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564b41bec163c7661e29ee3a0773ca6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">getNumAllocatableRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a564b41bec163c7661e29ee3a0773ca6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current function.  <a href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">More...</a><br /></td></tr>
<tr class="separator:a564b41bec163c7661e29ee3a0773ca6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86880bb0bf0b57461d28de03acd39823"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a86880bb0bf0b57461d28de03acd39823">getOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a86880bb0bf0b57461d28de03acd39823"><td class="mdescLeft">&#160;</td><td class="mdescRight">getOrder - Returns the preferred allocation order for RC.  <a href="classllvm_1_1RegisterClassInfo.html#a86880bb0bf0b57461d28de03acd39823">More...</a><br /></td></tr>
<tr class="separator:a86880bb0bf0b57461d28de03acd39823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487524266d471e85d7521baec0676f97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a487524266d471e85d7521baec0676f97">isProperSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a487524266d471e85d7521baec0676f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">isProperSubClass - Returns true if RC has a legal super-class with more allocatable registers.  <a href="classllvm_1_1RegisterClassInfo.html#a487524266d471e85d7521baec0676f97">More...</a><br /></td></tr>
<tr class="separator:a487524266d471e85d7521baec0676f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f0518df0fb33d5faee4df3d9decad7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a81f0518df0fb33d5faee4df3d9decad7">getLastCalleeSavedAlias</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a81f0518df0fb33d5faee4df3d9decad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLastCalleeSavedAlias - Returns the last callee saved register that overlaps PhysReg, or 0 if Reg doesn't overlap a CalleeSavedAliases.  <a href="classllvm_1_1RegisterClassInfo.html#a81f0518df0fb33d5faee4df3d9decad7">More...</a><br /></td></tr>
<tr class="separator:a81f0518df0fb33d5faee4df3d9decad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa697e8aadc93b1afd213306458149875"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#aa697e8aadc93b1afd213306458149875">getMinCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:aa697e8aadc93b1afd213306458149875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the minimum register cost in RC's allocation order.  <a href="classllvm_1_1RegisterClassInfo.html#aa697e8aadc93b1afd213306458149875">More...</a><br /></td></tr>
<tr class="separator:aa697e8aadc93b1afd213306458149875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6678b97fb0690ea929a5820ddf7775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a0e6678b97fb0690ea929a5820ddf7775">getLastCostChange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a0e6678b97fb0690ea929a5820ddf7775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the position of the last cost change in getOrder(RC).  <a href="classllvm_1_1RegisterClassInfo.html#a0e6678b97fb0690ea929a5820ddf7775">More...</a><br /></td></tr>
<tr class="separator:a0e6678b97fb0690ea929a5820ddf7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745944b38e5f66edd43f8759c05cb017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a745944b38e5f66edd43f8759c05cb017">getRegPressureSetLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a745944b38e5f66edd43f8759c05cb017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register unit limit for the given pressure set index.  <a href="classllvm_1_1RegisterClassInfo.html#a745944b38e5f66edd43f8759c05cb017">More...</a><br /></td></tr>
<tr class="separator:a745944b38e5f66edd43f8759c05cb017"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:afbb05388c505418c42219ea66ada4cc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#afbb05388c505418c42219ea66ada4cc5">computePSetLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afbb05388c505418c42219ea66ada4cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is not accurate because two overlapping register sets may have some nonoverlapping reserved registers.  <a href="classllvm_1_1RegisterClassInfo.html#afbb05388c505418c42219ea66ada4cc5">More...</a><br /></td></tr>
<tr class="separator:afbb05388c505418c42219ea66ada4cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00030">30</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aca57db822114896c26a7d8710ca23d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca57db822114896c26a7d8710ca23d96">&#9670;&nbsp;</a></span>RegisterClassInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RegisterClassInfo::RegisterClassInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="afbb05388c505418c42219ea66ada4cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb05388c505418c42219ea66ada4cc5">&#9670;&nbsp;</a></span>computePSetLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RegisterClassInfo::computePSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is not accurate because two overlapping register sets may have some nonoverlapping reserved registers. </p>
<p>However, computing the allocation order for all register classes would be too expensive. </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00169">169</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00089">getNumAllocatableRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00077">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">llvm::TargetRegisterInfo::getRegClassPressureSets()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">llvm::TargetRegisterInfo::getRegClassWeight()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">llvm::TargetRegisterInfo::getRegPressureSetLimit()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00691">llvm::TargetRegisterInfo::regclasses()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00219">llvm::RegClassWeight::RegWeight</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00220">llvm::RegClassWeight::WeightLimit</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8h_source.html#l00137">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a id="a81f0518df0fb33d5faee4df3d9decad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f0518df0fb33d5faee4df3d9decad7">&#9670;&nbsp;</a></span>getLastCalleeSavedAlias()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getLastCalleeSavedAlias </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getLastCalleeSavedAlias - Returns the last callee saved register that overlaps PhysReg, or 0 if Reg doesn't overlap a CalleeSavedAliases. </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00112">112</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, and <a class="el" href="SmallVector_8h_source.html#l00070">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

</div>
</div>
<a id="a0e6678b97fb0690ea929a5820ddf7775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e6678b97fb0690ea929a5820ddf7775">&#9670;&nbsp;</a></span>getLastCostChange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getLastCostChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the position of the last cost change in getOrder(RC). </p>
<p>All registers in getOrder(RC).slice(getLastCostChange(RC)) will have the same cost according to TRI-&gt;getCostPerUse(). </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00130">130</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a id="aa697e8aadc93b1afd213306458149875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa697e8aadc93b1afd213306458149875">&#9670;&nbsp;</a></span>getMinCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getMinCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the minimum register cost in RC's allocation order. </p>
<p>This is the smallest value returned by TRI-&gt;getCostPerUse(Reg) for all the registers in getOrder(RC). </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00122">122</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a id="a564b41bec163c7661e29ee3a0773ca6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564b41bec163c7661e29ee3a0773ca6a">&#9670;&nbsp;</a></span>getNumAllocatableRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getNumAllocatableRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current function. </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00089">89</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00169">computePSetLimit()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02053">getNumAllocatableRegsForConstraints()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00025">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>.</p>

</div>
</div>
<a id="a86880bb0bf0b57461d28de03acd39823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86880bb0bf0b57461d28de03acd39823">&#9670;&nbsp;</a></span>getOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&gt; llvm::RegisterClassInfo::getOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getOrder - Returns the preferred allocation order for RC. </p>
<p>The order contains no reserved registers, and registers that alias callee saved registers come last. </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00096">96</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::create()</a>.</p>

</div>
</div>
<a id="a745944b38e5f66edd43f8759c05cb017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a745944b38e5f66edd43f8759c05cb017">&#9670;&nbsp;</a></span>getRegPressureSetLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the register unit limit for the given pressure set index. </p>
<p><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> adjusts this limit for reserved registers. </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00137">137</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterClassInfo_8cpp_source.html#l00169">computePSetLimit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00960">computeExcessPressureDelta()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01163">llvm::RegPressureTracker::getUpwardPressureDelta()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00253">llvm::ConvergingVLIWScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">llvm::ScheduleDAGMILive::initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01087">llvm::ScheduleDAGMILive::updateScheduledPressure()</a>.</p>

</div>
</div>
<a id="a487524266d471e85d7521baec0676f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487524266d471e85d7521baec0676f97">&#9670;&nbsp;</a></span>isProperSubClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RegisterClassInfo::isProperSubClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isProperSubClass - Returns true if RC has a legal super-class with more allocatable registers. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> classes like GR32_NOSP are not proper sub-classes because esp is not allocatable. Similarly, tGPR is not a proper sub-class in Thumb mode because the GPR super-class is not legal. </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00106">106</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a id="ac892fad5c3d0080c8cca7557659668d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac892fad5c3d0080c8cca7557659668d5">&#9670;&nbsp;</a></span>runOnMachineFunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterClassInfo::runOnMachineFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>runOnFunction - Prepare to answer questions about MF. </p>
<p>This must be called before any other methods are used. </p>

<p class="definition">Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">43</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00669">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00623">llvm::MachineRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00695">llvm::TargetRegisterInfo::getNumRegClasses()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">llvm::TargetRegisterInfo::getNumRegPressureSets()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00484">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00889">llvm::MachineRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00798">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00170">llvm::BitVector::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, and <a class="el" href="BreakFalseDeps_8cpp_source.html#l00278">llvm::BreakFalseDeps::runOnMachineFunction()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:04:26 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
