
BootLoader_f103c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080036d0  080036d0  000136d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003714  08003714  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003714  08003714  00013714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800371c  0800371c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800371c  0800371c  0001371c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003720  08003720  00013720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003724  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  20000010  08003734  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  08003734  00020308  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   000085ba  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022ee  00000000  00000000  00028636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000910  00000000  00000000  0002a928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006ae  00000000  00000000  0002b238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017cd7  00000000  00000000  0002b8e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000af63  00000000  00000000  000435bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083a01  00000000  00000000  0004e520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002290  00000000  00000000  000d1f24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d41b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	080036b8 	.word	0x080036b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	080036b8 	.word	0x080036b8

0800014c <__aeabi_uldivmod>:
 800014c:	b953      	cbnz	r3, 8000164 <__aeabi_uldivmod+0x18>
 800014e:	b94a      	cbnz	r2, 8000164 <__aeabi_uldivmod+0x18>
 8000150:	2900      	cmp	r1, #0
 8000152:	bf08      	it	eq
 8000154:	2800      	cmpeq	r0, #0
 8000156:	bf1c      	itt	ne
 8000158:	f04f 31ff 	movne.w	r1, #4294967295
 800015c:	f04f 30ff 	movne.w	r0, #4294967295
 8000160:	f000 b972 	b.w	8000448 <__aeabi_idiv0>
 8000164:	f1ad 0c08 	sub.w	ip, sp, #8
 8000168:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800016c:	f000 f806 	bl	800017c <__udivmoddi4>
 8000170:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000174:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000178:	b004      	add	sp, #16
 800017a:	4770      	bx	lr

0800017c <__udivmoddi4>:
 800017c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000180:	9e08      	ldr	r6, [sp, #32]
 8000182:	460d      	mov	r5, r1
 8000184:	4604      	mov	r4, r0
 8000186:	468e      	mov	lr, r1
 8000188:	2b00      	cmp	r3, #0
 800018a:	d14c      	bne.n	8000226 <__udivmoddi4+0xaa>
 800018c:	428a      	cmp	r2, r1
 800018e:	4694      	mov	ip, r2
 8000190:	d967      	bls.n	8000262 <__udivmoddi4+0xe6>
 8000192:	fab2 f382 	clz	r3, r2
 8000196:	b153      	cbz	r3, 80001ae <__udivmoddi4+0x32>
 8000198:	fa02 fc03 	lsl.w	ip, r2, r3
 800019c:	f1c3 0220 	rsb	r2, r3, #32
 80001a0:	fa01 fe03 	lsl.w	lr, r1, r3
 80001a4:	fa20 f202 	lsr.w	r2, r0, r2
 80001a8:	ea42 0e0e 	orr.w	lr, r2, lr
 80001ac:	409c      	lsls	r4, r3
 80001ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001b2:	fbbe f1f7 	udiv	r1, lr, r7
 80001b6:	fa1f f58c 	uxth.w	r5, ip
 80001ba:	fb07 ee11 	mls	lr, r7, r1, lr
 80001be:	fb01 f005 	mul.w	r0, r1, r5
 80001c2:	0c22      	lsrs	r2, r4, #16
 80001c4:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001c8:	4290      	cmp	r0, r2
 80001ca:	d90a      	bls.n	80001e2 <__udivmoddi4+0x66>
 80001cc:	eb1c 0202 	adds.w	r2, ip, r2
 80001d0:	f101 3eff 	add.w	lr, r1, #4294967295
 80001d4:	f080 8119 	bcs.w	800040a <__udivmoddi4+0x28e>
 80001d8:	4290      	cmp	r0, r2
 80001da:	f240 8116 	bls.w	800040a <__udivmoddi4+0x28e>
 80001de:	3902      	subs	r1, #2
 80001e0:	4462      	add	r2, ip
 80001e2:	1a12      	subs	r2, r2, r0
 80001e4:	fbb2 f0f7 	udiv	r0, r2, r7
 80001e8:	fb07 2210 	mls	r2, r7, r0, r2
 80001ec:	fb00 f505 	mul.w	r5, r0, r5
 80001f0:	b2a4      	uxth	r4, r4
 80001f2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80001f6:	42a5      	cmp	r5, r4
 80001f8:	d90a      	bls.n	8000210 <__udivmoddi4+0x94>
 80001fa:	eb1c 0404 	adds.w	r4, ip, r4
 80001fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000202:	f080 8104 	bcs.w	800040e <__udivmoddi4+0x292>
 8000206:	42a5      	cmp	r5, r4
 8000208:	f240 8101 	bls.w	800040e <__udivmoddi4+0x292>
 800020c:	4464      	add	r4, ip
 800020e:	3802      	subs	r0, #2
 8000210:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000214:	2100      	movs	r1, #0
 8000216:	1b64      	subs	r4, r4, r5
 8000218:	b11e      	cbz	r6, 8000222 <__udivmoddi4+0xa6>
 800021a:	40dc      	lsrs	r4, r3
 800021c:	2300      	movs	r3, #0
 800021e:	e9c6 4300 	strd	r4, r3, [r6]
 8000222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000226:	428b      	cmp	r3, r1
 8000228:	d908      	bls.n	800023c <__udivmoddi4+0xc0>
 800022a:	2e00      	cmp	r6, #0
 800022c:	f000 80ea 	beq.w	8000404 <__udivmoddi4+0x288>
 8000230:	2100      	movs	r1, #0
 8000232:	e9c6 0500 	strd	r0, r5, [r6]
 8000236:	4608      	mov	r0, r1
 8000238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800023c:	fab3 f183 	clz	r1, r3
 8000240:	2900      	cmp	r1, #0
 8000242:	d148      	bne.n	80002d6 <__udivmoddi4+0x15a>
 8000244:	42ab      	cmp	r3, r5
 8000246:	d302      	bcc.n	800024e <__udivmoddi4+0xd2>
 8000248:	4282      	cmp	r2, r0
 800024a:	f200 80f8 	bhi.w	800043e <__udivmoddi4+0x2c2>
 800024e:	1a84      	subs	r4, r0, r2
 8000250:	eb65 0203 	sbc.w	r2, r5, r3
 8000254:	2001      	movs	r0, #1
 8000256:	4696      	mov	lr, r2
 8000258:	2e00      	cmp	r6, #0
 800025a:	d0e2      	beq.n	8000222 <__udivmoddi4+0xa6>
 800025c:	e9c6 4e00 	strd	r4, lr, [r6]
 8000260:	e7df      	b.n	8000222 <__udivmoddi4+0xa6>
 8000262:	b902      	cbnz	r2, 8000266 <__udivmoddi4+0xea>
 8000264:	deff      	udf	#255	; 0xff
 8000266:	fab2 f382 	clz	r3, r2
 800026a:	2b00      	cmp	r3, #0
 800026c:	f040 808e 	bne.w	800038c <__udivmoddi4+0x210>
 8000270:	1a88      	subs	r0, r1, r2
 8000272:	2101      	movs	r1, #1
 8000274:	0c17      	lsrs	r7, r2, #16
 8000276:	fa1f fe82 	uxth.w	lr, r2
 800027a:	fbb0 f5f7 	udiv	r5, r0, r7
 800027e:	fb07 0015 	mls	r0, r7, r5, r0
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000288:	fb0e f005 	mul.w	r0, lr, r5
 800028c:	4290      	cmp	r0, r2
 800028e:	d908      	bls.n	80002a2 <__udivmoddi4+0x126>
 8000290:	eb1c 0202 	adds.w	r2, ip, r2
 8000294:	f105 38ff 	add.w	r8, r5, #4294967295
 8000298:	d202      	bcs.n	80002a0 <__udivmoddi4+0x124>
 800029a:	4290      	cmp	r0, r2
 800029c:	f200 80cc 	bhi.w	8000438 <__udivmoddi4+0x2bc>
 80002a0:	4645      	mov	r5, r8
 80002a2:	1a12      	subs	r2, r2, r0
 80002a4:	fbb2 f0f7 	udiv	r0, r2, r7
 80002a8:	fb07 2210 	mls	r2, r7, r0, r2
 80002ac:	fb0e fe00 	mul.w	lr, lr, r0
 80002b0:	b2a4      	uxth	r4, r4
 80002b2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002b6:	45a6      	cmp	lr, r4
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0x150>
 80002ba:	eb1c 0404 	adds.w	r4, ip, r4
 80002be:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c2:	d202      	bcs.n	80002ca <__udivmoddi4+0x14e>
 80002c4:	45a6      	cmp	lr, r4
 80002c6:	f200 80b4 	bhi.w	8000432 <__udivmoddi4+0x2b6>
 80002ca:	4610      	mov	r0, r2
 80002cc:	eba4 040e 	sub.w	r4, r4, lr
 80002d0:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80002d4:	e7a0      	b.n	8000218 <__udivmoddi4+0x9c>
 80002d6:	f1c1 0720 	rsb	r7, r1, #32
 80002da:	408b      	lsls	r3, r1
 80002dc:	fa22 fc07 	lsr.w	ip, r2, r7
 80002e0:	ea4c 0c03 	orr.w	ip, ip, r3
 80002e4:	fa25 fa07 	lsr.w	sl, r5, r7
 80002e8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80002ec:	fbba f8f9 	udiv	r8, sl, r9
 80002f0:	408d      	lsls	r5, r1
 80002f2:	fa20 f307 	lsr.w	r3, r0, r7
 80002f6:	fb09 aa18 	mls	sl, r9, r8, sl
 80002fa:	fa1f fe8c 	uxth.w	lr, ip
 80002fe:	432b      	orrs	r3, r5
 8000300:	fa00 f501 	lsl.w	r5, r0, r1
 8000304:	fb08 f00e 	mul.w	r0, r8, lr
 8000308:	0c1c      	lsrs	r4, r3, #16
 800030a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800030e:	42a0      	cmp	r0, r4
 8000310:	fa02 f201 	lsl.w	r2, r2, r1
 8000314:	d90b      	bls.n	800032e <__udivmoddi4+0x1b2>
 8000316:	eb1c 0404 	adds.w	r4, ip, r4
 800031a:	f108 3aff 	add.w	sl, r8, #4294967295
 800031e:	f080 8086 	bcs.w	800042e <__udivmoddi4+0x2b2>
 8000322:	42a0      	cmp	r0, r4
 8000324:	f240 8083 	bls.w	800042e <__udivmoddi4+0x2b2>
 8000328:	f1a8 0802 	sub.w	r8, r8, #2
 800032c:	4464      	add	r4, ip
 800032e:	1a24      	subs	r4, r4, r0
 8000330:	b298      	uxth	r0, r3
 8000332:	fbb4 f3f9 	udiv	r3, r4, r9
 8000336:	fb09 4413 	mls	r4, r9, r3, r4
 800033a:	fb03 fe0e 	mul.w	lr, r3, lr
 800033e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000342:	45a6      	cmp	lr, r4
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x1dc>
 8000346:	eb1c 0404 	adds.w	r4, ip, r4
 800034a:	f103 30ff 	add.w	r0, r3, #4294967295
 800034e:	d26a      	bcs.n	8000426 <__udivmoddi4+0x2aa>
 8000350:	45a6      	cmp	lr, r4
 8000352:	d968      	bls.n	8000426 <__udivmoddi4+0x2aa>
 8000354:	3b02      	subs	r3, #2
 8000356:	4464      	add	r4, ip
 8000358:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800035c:	fba0 9302 	umull	r9, r3, r0, r2
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	429c      	cmp	r4, r3
 8000366:	46c8      	mov	r8, r9
 8000368:	469e      	mov	lr, r3
 800036a:	d354      	bcc.n	8000416 <__udivmoddi4+0x29a>
 800036c:	d051      	beq.n	8000412 <__udivmoddi4+0x296>
 800036e:	2e00      	cmp	r6, #0
 8000370:	d067      	beq.n	8000442 <__udivmoddi4+0x2c6>
 8000372:	ebb5 0308 	subs.w	r3, r5, r8
 8000376:	eb64 040e 	sbc.w	r4, r4, lr
 800037a:	40cb      	lsrs	r3, r1
 800037c:	fa04 f707 	lsl.w	r7, r4, r7
 8000380:	431f      	orrs	r7, r3
 8000382:	40cc      	lsrs	r4, r1
 8000384:	e9c6 7400 	strd	r7, r4, [r6]
 8000388:	2100      	movs	r1, #0
 800038a:	e74a      	b.n	8000222 <__udivmoddi4+0xa6>
 800038c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000390:	f1c3 0020 	rsb	r0, r3, #32
 8000394:	40c1      	lsrs	r1, r0
 8000396:	409d      	lsls	r5, r3
 8000398:	fa24 f000 	lsr.w	r0, r4, r0
 800039c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a0:	4328      	orrs	r0, r5
 80003a2:	fbb1 f5f7 	udiv	r5, r1, r7
 80003a6:	fb07 1115 	mls	r1, r7, r5, r1
 80003aa:	fa1f fe8c 	uxth.w	lr, ip
 80003ae:	0c02      	lsrs	r2, r0, #16
 80003b0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003b4:	fb05 f10e 	mul.w	r1, r5, lr
 80003b8:	4291      	cmp	r1, r2
 80003ba:	fa04 f403 	lsl.w	r4, r4, r3
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x256>
 80003c0:	eb1c 0202 	adds.w	r2, ip, r2
 80003c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80003c8:	d22f      	bcs.n	800042a <__udivmoddi4+0x2ae>
 80003ca:	4291      	cmp	r1, r2
 80003cc:	d92d      	bls.n	800042a <__udivmoddi4+0x2ae>
 80003ce:	3d02      	subs	r5, #2
 80003d0:	4462      	add	r2, ip
 80003d2:	1a52      	subs	r2, r2, r1
 80003d4:	fbb2 f1f7 	udiv	r1, r2, r7
 80003d8:	fb07 2211 	mls	r2, r7, r1, r2
 80003dc:	b280      	uxth	r0, r0
 80003de:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003e2:	fb01 f20e 	mul.w	r2, r1, lr
 80003e6:	4282      	cmp	r2, r0
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x280>
 80003ea:	eb1c 0000 	adds.w	r0, ip, r0
 80003ee:	f101 38ff 	add.w	r8, r1, #4294967295
 80003f2:	d216      	bcs.n	8000422 <__udivmoddi4+0x2a6>
 80003f4:	4282      	cmp	r2, r0
 80003f6:	d914      	bls.n	8000422 <__udivmoddi4+0x2a6>
 80003f8:	3902      	subs	r1, #2
 80003fa:	4460      	add	r0, ip
 80003fc:	1a80      	subs	r0, r0, r2
 80003fe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000402:	e73a      	b.n	800027a <__udivmoddi4+0xfe>
 8000404:	4631      	mov	r1, r6
 8000406:	4630      	mov	r0, r6
 8000408:	e70b      	b.n	8000222 <__udivmoddi4+0xa6>
 800040a:	4671      	mov	r1, lr
 800040c:	e6e9      	b.n	80001e2 <__udivmoddi4+0x66>
 800040e:	4610      	mov	r0, r2
 8000410:	e6fe      	b.n	8000210 <__udivmoddi4+0x94>
 8000412:	454d      	cmp	r5, r9
 8000414:	d2ab      	bcs.n	800036e <__udivmoddi4+0x1f2>
 8000416:	ebb9 0802 	subs.w	r8, r9, r2
 800041a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800041e:	3801      	subs	r0, #1
 8000420:	e7a5      	b.n	800036e <__udivmoddi4+0x1f2>
 8000422:	4641      	mov	r1, r8
 8000424:	e7ea      	b.n	80003fc <__udivmoddi4+0x280>
 8000426:	4603      	mov	r3, r0
 8000428:	e796      	b.n	8000358 <__udivmoddi4+0x1dc>
 800042a:	4645      	mov	r5, r8
 800042c:	e7d1      	b.n	80003d2 <__udivmoddi4+0x256>
 800042e:	46d0      	mov	r8, sl
 8000430:	e77d      	b.n	800032e <__udivmoddi4+0x1b2>
 8000432:	4464      	add	r4, ip
 8000434:	3802      	subs	r0, #2
 8000436:	e749      	b.n	80002cc <__udivmoddi4+0x150>
 8000438:	3d02      	subs	r5, #2
 800043a:	4462      	add	r2, ip
 800043c:	e731      	b.n	80002a2 <__udivmoddi4+0x126>
 800043e:	4608      	mov	r0, r1
 8000440:	e70a      	b.n	8000258 <__udivmoddi4+0xdc>
 8000442:	4631      	mov	r1, r6
 8000444:	e6ed      	b.n	8000222 <__udivmoddi4+0xa6>
 8000446:	bf00      	nop

08000448 <__aeabi_idiv0>:
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop

0800044c <BL_u32ReadAddressData>:
uint8_t buffer_req[8];
uint8_t buffer_flashing_data[128];
uint8_t buffer_packet[132];
uint8_t buffer_resp[8];
//**************************Include***************************//
uint32_t BL_u32ReadAddressData(uint32_t address){
 800044c:	b480      	push	{r7}
 800044e:	b085      	sub	sp, #20
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	uint32_t Local_u32AddressData = *((volatile uint32_t*)(address));
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	60fb      	str	r3, [r7, #12]
	return Local_u32AddressData;
 800045a:	68fb      	ldr	r3, [r7, #12]
}
 800045c:	4618      	mov	r0, r3
 800045e:	3714      	adds	r7, #20
 8000460:	46bd      	mov	sp, r7
 8000462:	bc80      	pop	{r7}
 8000464:	4770      	bx	lr
	...

08000468 <BL_voidBootLoader_Init>:
//**************************Function Define***************************//
void BL_voidBootLoader_Init(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
	// Read Branching Request Update Flag.
	uint32_t Local_u32Flag = BL_u32ReadAddressData(FLAG_STATUS_BOOTLOADER);
 800046e:	480a      	ldr	r0, [pc, #40]	; (8000498 <BL_voidBootLoader_Init+0x30>)
 8000470:	f7ff ffec 	bl	800044c <BL_u32ReadAddressData>
 8000474:	6078      	str	r0, [r7, #4]
	if(Local_u32Flag == BL_BRANCHING_FLAG_RESET)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800047c:	d102      	bne.n	8000484 <BL_voidBootLoader_Init+0x1c>
	{
		// Check images existence, status (and CRC).
		BL_voidCheckActiveRegion();
 800047e:	f000 f80d 	bl	800049c <BL_voidCheckActiveRegion>
	}
	else
	{
		// Do nothing
	}
}
 8000482:	e004      	b.n	800048e <BL_voidBootLoader_Init+0x26>
	else if(Local_u32Flag == BL_BRANCHING_FLAG_SET)
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2b00      	cmp	r3, #0
 8000488:	d101      	bne.n	800048e <BL_voidBootLoader_Init+0x26>
	    BL_voidJumpToBootloader();
 800048a:	f000 f887 	bl	800059c <BL_voidJumpToBootloader>
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	0801fc00 	.word	0x0801fc00

0800049c <BL_voidCheckActiveRegion>:

void BL_voidCheckActiveRegion(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
    // Read Images Status To Determine Which Image Will Be Excuted.
	uint32_t Local_u32ActiveImageStatus = BL_u32ReadAddressData(FLAG_STATUS_ACTIVE_REGION_ADDRESS);
 80004a2:	4818      	ldr	r0, [pc, #96]	; (8000504 <BL_voidCheckActiveRegion+0x68>)
 80004a4:	f7ff ffd2 	bl	800044c <BL_u32ReadAddressData>
 80004a8:	6078      	str	r0, [r7, #4]
	//uint32_t Local_u32ReceivedCRC       = BL_u32ReadAddressData(FLAG_STATUS_CRC_ACTIVE_REGION_ADDRESS);
	uint32_t Local_u32BackupStatus      = BL_INITIALIZE_EITH_CORRUPTED;
 80004aa:	f06f 030c 	mvn.w	r3, #12
 80004ae:	603b      	str	r3, [r7, #0]

    // if
    if(Local_u32ActiveImageStatus == BR_IMAGE_IS_ACTIVE)
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	f113 0f0f 	cmn.w	r3, #15
 80004b6:	d102      	bne.n	80004be <BL_voidCheckActiveRegion+0x22>
	{
		BL_voidJumpToActiveRegion();
 80004b8:	f000 f846 	bl	8000548 <BL_voidJumpToActiveRegion>
	}
    else
    {
        // Do nothing
    }
}
 80004bc:	e01d      	b.n	80004fa <BL_voidCheckActiveRegion+0x5e>
    else if(Local_u32ActiveImageStatus == BR_IMAGE_IS_CORRUPTED || Local_u32ActiveImageStatus == BR_IMAGE_IS_NOT_EXISTING)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	f113 0f0c 	cmn.w	r3, #12
 80004c4:	d003      	beq.n	80004ce <BL_voidCheckActiveRegion+0x32>
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004cc:	d115      	bne.n	80004fa <BL_voidCheckActiveRegion+0x5e>
    	Local_u32BackupStatus    = BL_32CheckBackupRegion();
 80004ce:	f000 f81b 	bl	8000508 <BL_32CheckBackupRegion>
 80004d2:	6038      	str	r0, [r7, #0]
		if(Local_u32BackupStatus == BR_IMAGE_IS_CORRECT)
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	f113 0f0e 	cmn.w	r3, #14
 80004da:	d104      	bne.n	80004e6 <BL_voidCheckActiveRegion+0x4a>
			BL_voidCopyImageToActiveRegion();
 80004dc:	f000 f866 	bl	80005ac <BL_voidCopyImageToActiveRegion>
			BL_voidJumpToActiveRegion();
 80004e0:	f000 f832 	bl	8000548 <BL_voidJumpToActiveRegion>
}
 80004e4:	e009      	b.n	80004fa <BL_voidCheckActiveRegion+0x5e>
		else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	f113 0f0c 	cmn.w	r3, #12
 80004ec:	d003      	beq.n	80004f6 <BL_voidCheckActiveRegion+0x5a>
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004f4:	d101      	bne.n	80004fa <BL_voidCheckActiveRegion+0x5e>
			BL_voidSetBranchingFlagAndMakeSWR();
 80004f6:	f000 f9c3 	bl	8000880 <BL_voidSetBranchingFlagAndMakeSWR>
}
 80004fa:	bf00      	nop
 80004fc:	3708      	adds	r7, #8
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	0801fc14 	.word	0x0801fc14

08000508 <BL_32CheckBackupRegion>:

uint32_t BL_32CheckBackupRegion(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
	uint32_t Local_u32BackupStatus =BL_u32ReadAddressData(FLAG_STATUS_BACKUP_REGION_ADDRESS);
 800050e:	480d      	ldr	r0, [pc, #52]	; (8000544 <BL_32CheckBackupRegion+0x3c>)
 8000510:	f7ff ff9c 	bl	800044c <BL_u32ReadAddressData>
 8000514:	6078      	str	r0, [r7, #4]
	// if exist Backup image
	if(Local_u32BackupStatus == BR_IMAGE_IS_BACKUP)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	f113 0f0d 	cmn.w	r3, #13
 800051c:	d102      	bne.n	8000524 <BL_32CheckBackupRegion+0x1c>
	{
		return BR_IMAGE_IS_CORRECT;
 800051e:	f06f 030d 	mvn.w	r3, #13
 8000522:	e00b      	b.n	800053c <BL_32CheckBackupRegion+0x34>
	}
	else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	f113 0f0c 	cmn.w	r3, #12
 800052a:	d003      	beq.n	8000534 <BL_32CheckBackupRegion+0x2c>
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000532:	d102      	bne.n	800053a <BL_32CheckBackupRegion+0x32>
	{
		return BR_IMAGE_IS_CORRUPTED;
 8000534:	f06f 030b 	mvn.w	r3, #11
 8000538:	e000      	b.n	800053c <BL_32CheckBackupRegion+0x34>
	}
	else
	{
		//Do nothing here
	}
	return Local_u32BackupStatus;
 800053a:	687b      	ldr	r3, [r7, #4]
}
 800053c:	4618      	mov	r0, r3
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	0801fc34 	.word	0x0801fc34

08000548 <BL_voidJumpToActiveRegion>:

void BL_voidJumpToActiveRegion(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
	//MX_GPIO_Deinit();
	SysTick->CTRL = 0x0; //Disables SysTick timer and its related interrupt
 800054e:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <BL_voidJumpToActiveRegion+0x40>)
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
	HAL_DeInit();
 8000554:	f001 fb06 	bl	8001b64 <HAL_DeInit>
	RCC->CIR = 0x00000000; //Disable all interrupts related to clock
 8000558:	4b0c      	ldr	r3, [pc, #48]	; (800058c <BL_voidJumpToActiveRegion+0x44>)
 800055a:	2200      	movs	r2, #0
 800055c:	609a      	str	r2, [r3, #8]

	Application_t AddressToCall = 0 ;
 800055e:	2300      	movs	r3, #0
 8000560:	607b      	str	r3, [r7, #4]
	AddressToCall = *(Application_t*)(ACTIVE_IMAGE + 4); // Point to Reset Handler
 8000562:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <BL_voidJumpToActiveRegion+0x48>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	607b      	str	r3, [r7, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000568:	f3bf 8f5f 	dmb	sy
}
 800056c:	bf00      	nop

	__DMB(); //ARM says to use a DMB instruction before relocating VTOR *
	SCB->VTOR = ACTIVE_IMAGE; //We relocate vector table to the sector 1
 800056e:	4b09      	ldr	r3, [pc, #36]	; (8000594 <BL_voidJumpToActiveRegion+0x4c>)
 8000570:	4a09      	ldr	r2, [pc, #36]	; (8000598 <BL_voidJumpToActiveRegion+0x50>)
 8000572:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000574:	f3bf 8f4f 	dsb	sy
}
 8000578:	bf00      	nop
	__DSB(); //ARM says to use a DSB instruction just after 	relocating VTOR */

	AddressToCall();
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4798      	blx	r3
}
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	e000e010 	.word	0xe000e010
 800058c:	40021000 	.word	0x40021000
 8000590:	08005004 	.word	0x08005004
 8000594:	e000ed00 	.word	0xe000ed00
 8000598:	08005000 	.word	0x08005000

0800059c <BL_voidJumpToBootloader>:

void BL_voidJumpToBootloader(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	//@TODO: In develop
	BL_voidUpdateHeaders();
 80005a0:	f000 f97a 	bl	8000898 <BL_voidUpdateHeaders>
	BL_voidReceiveUpdate();
 80005a4:	f000 f9be 	bl	8000924 <BL_voidReceiveUpdate>

}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}

080005ac <BL_voidCopyImageToActiveRegion>:

void BL_voidCopyImageToActiveRegion(void)
{
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b08a      	sub	sp, #40	; 0x28
 80005b0:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	uint32_t Local_u32BackupDataAddress = BL_INITIALIZE_WITH_ZERO;
 80005b2:	2300      	movs	r3, #0
 80005b4:	623b      	str	r3, [r7, #32]
	uint32_t Local_u32ActiveDataAddress = BL_INITIALIZE_WITH_ZERO;
 80005b6:	2300      	movs	r3, #0
 80005b8:	61fb      	str	r3, [r7, #28]
	uint32_t Local_u32BackUpDataWord 	= BL_INITIALIZE_WITH_ZERO;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61bb      	str	r3, [r7, #24]
	uint32_t Local_u32BackupSizeInWord 	= BL_u32ReadAddressData(FLAG_STATUS_SIZE_BACKUP_REGION_ADDRESS);
 80005be:	482b      	ldr	r0, [pc, #172]	; (800066c <BL_voidCopyImageToActiveRegion+0xc0>)
 80005c0:	f7ff ff44 	bl	800044c <BL_u32ReadAddressData>
 80005c4:	6178      	str	r0, [r7, #20]
	Local_u32BackupSizeInWord = Local_u32BackupSizeInWord / 4;
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	089b      	lsrs	r3, r3, #2
 80005ca:	617b      	str	r3, [r7, #20]
	// Erase the Active region.
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 80005cc:	2300      	movs	r3, #0
 80005ce:	607b      	str	r3, [r7, #4]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 80005d0:	2301      	movs	r3, #1
 80005d2:	60bb      	str	r3, [r7, #8]
	Local_eraseInfo.PageAddress = ACTIVE_IMAGE;
 80005d4:	4b26      	ldr	r3, [pc, #152]	; (8000670 <BL_voidCopyImageToActiveRegion+0xc4>)
 80005d6:	60fb      	str	r3, [r7, #12]
	Local_eraseInfo.NbPages =	FLASH_BANK_NUMOFPAGE;
 80005d8:	2316      	movs	r3, #22
 80005da:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80005dc:	f001 fca4 	bl	8001f28 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80005e0:	463a      	mov	r2, r7
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	4611      	mov	r1, r2
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 fd86 	bl	80020f8 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 80005ec:	f001 fcc2 	bl	8001f74 <HAL_FLASH_Lock>

	//Copy data from backup to active region.
	HAL_FLASH_Unlock();
 80005f0:	f001 fc9a 	bl	8001f28 <HAL_FLASH_Unlock>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32BackupSizeInWord ; Local_uint32Count++)
 80005f4:	2300      	movs	r3, #0
 80005f6:	627b      	str	r3, [r7, #36]	; 0x24
 80005f8:	e01d      	b.n	8000636 <BL_voidCopyImageToActiveRegion+0x8a>
	{
		Local_u32ActiveDataAddress = (ACTIVE_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 80005fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005fc:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8000600:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	61fb      	str	r3, [r7, #28]
		Local_u32BackupDataAddress = (BACKUP_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 8000608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800060a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800060e:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	623b      	str	r3, [r7, #32]
		Local_u32BackUpDataWord    = *((volatile uint32_t*)(Local_u32BackupDataAddress));
 8000616:	6a3b      	ldr	r3, [r7, #32]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	61bb      	str	r3, [r7, #24]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32ActiveDataAddress, Local_u32BackUpDataWord);
 800061c:	69bb      	ldr	r3, [r7, #24]
 800061e:	2200      	movs	r2, #0
 8000620:	461c      	mov	r4, r3
 8000622:	4615      	mov	r5, r2
 8000624:	4622      	mov	r2, r4
 8000626:	462b      	mov	r3, r5
 8000628:	69f9      	ldr	r1, [r7, #28]
 800062a:	2002      	movs	r0, #2
 800062c:	f001 fc0c 	bl	8001e48 <HAL_FLASH_Program>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32BackupSizeInWord ; Local_uint32Count++)
 8000630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000632:	3301      	adds	r3, #1
 8000634:	627b      	str	r3, [r7, #36]	; 0x24
 8000636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	429a      	cmp	r2, r3
 800063c:	d3dd      	bcc.n	80005fa <BL_voidCopyImageToActiveRegion+0x4e>
	}
	HAL_FLASH_Lock();
 800063e:	f001 fc99 	bl	8001f74 <HAL_FLASH_Lock>

	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS , Local_u32BackupSizeInWord*4);
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	4619      	mov	r1, r3
 8000648:	480a      	ldr	r0, [pc, #40]	; (8000674 <BL_voidCopyImageToActiveRegion+0xc8>)
 800064a:	f000 f883 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE );
 800064e:	f06f 010e 	mvn.w	r1, #14
 8000652:	4809      	ldr	r0, [pc, #36]	; (8000678 <BL_voidCopyImageToActiveRegion+0xcc>)
 8000654:	f000 f87e 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BACKUP_REGION_ADDRESS , BR_SET_IMAGE_BACKUP);
 8000658:	f06f 010c 	mvn.w	r1, #12
 800065c:	4807      	ldr	r0, [pc, #28]	; (800067c <BL_voidCopyImageToActiveRegion+0xd0>)
 800065e:	f000 f879 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
}
 8000662:	bf00      	nop
 8000664:	3728      	adds	r7, #40	; 0x28
 8000666:	46bd      	mov	sp, r7
 8000668:	bdb0      	pop	{r4, r5, r7, pc}
 800066a:	bf00      	nop
 800066c:	0801fc38 	.word	0x0801fc38
 8000670:	08005000 	.word	0x08005000
 8000674:	0801fc18 	.word	0x0801fc18
 8000678:	0801fc14 	.word	0x0801fc14
 800067c:	0801fc34 	.word	0x0801fc34

08000680 <BL_voidCopyImageToBackupRegion>:

void BL_voidCopyImageToBackupRegion(void)
{
 8000680:	b5b0      	push	{r4, r5, r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	uint32_t Local_u32BackupDataAddress 		= BL_INITIALIZE_WITH_ZERO;
 8000686:	2300      	movs	r3, #0
 8000688:	623b      	str	r3, [r7, #32]
	uint32_t Local_u32ActiveDataAddress 		= BL_INITIALIZE_WITH_ZERO;
 800068a:	2300      	movs	r3, #0
 800068c:	61fb      	str	r3, [r7, #28]
	uint32_t Local_u32ActiveDataWord 			= BL_INITIALIZE_WITH_ZERO;
 800068e:	2300      	movs	r3, #0
 8000690:	61bb      	str	r3, [r7, #24]
	uint32_t Local_u32ActiveSizeInWord 			= BL_u32ReadAddressData(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS);
 8000692:	482b      	ldr	r0, [pc, #172]	; (8000740 <BL_voidCopyImageToBackupRegion+0xc0>)
 8000694:	f7ff feda 	bl	800044c <BL_u32ReadAddressData>
 8000698:	6178      	str	r0, [r7, #20]
	Local_u32ActiveSizeInWord = Local_u32ActiveSizeInWord / 4;
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	089b      	lsrs	r3, r3, #2
 800069e:	617b      	str	r3, [r7, #20]

	// Erase the Backup region
	Local_eraseInfo.TypeErase 	= FLASH_TYPEERASE_PAGES;
 80006a0:	2300      	movs	r3, #0
 80006a2:	607b      	str	r3, [r7, #4]
	Local_eraseInfo.Banks 		= FLASH_BANK_1;
 80006a4:	2301      	movs	r3, #1
 80006a6:	60bb      	str	r3, [r7, #8]
	Local_eraseInfo.PageAddress = BACKUP_IMAGE;
 80006a8:	4b26      	ldr	r3, [pc, #152]	; (8000744 <BL_voidCopyImageToBackupRegion+0xc4>)
 80006aa:	60fb      	str	r3, [r7, #12]
	Local_eraseInfo.NbPages 	= FLASH_BANK_NUMOFPAGE;
 80006ac:	2316      	movs	r3, #22
 80006ae:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80006b0:	f001 fc3a 	bl	8001f28 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80006b4:	463a      	mov	r2, r7
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4611      	mov	r1, r2
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 fd1c 	bl	80020f8 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 80006c0:	f001 fc58 	bl	8001f74 <HAL_FLASH_Lock>

	//Copy data from active region to backup region
	HAL_FLASH_Unlock();
 80006c4:	f001 fc30 	bl	8001f28 <HAL_FLASH_Unlock>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32ActiveSizeInWord ; Local_uint32Count++)
 80006c8:	2300      	movs	r3, #0
 80006ca:	627b      	str	r3, [r7, #36]	; 0x24
 80006cc:	e01d      	b.n	800070a <BL_voidCopyImageToBackupRegion+0x8a>
	{
		Local_u32ActiveDataAddress = (ACTIVE_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 80006ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d0:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80006d4:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	61fb      	str	r3, [r7, #28]
		Local_u32BackupDataAddress = (BACKUP_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 80006dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006de:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80006e2:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	623b      	str	r3, [r7, #32]
		Local_u32ActiveDataWord    = *((volatile uint32_t*)(Local_u32ActiveDataAddress));
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	61bb      	str	r3, [r7, #24]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32BackupDataAddress, Local_u32ActiveDataWord);
 80006f0:	69bb      	ldr	r3, [r7, #24]
 80006f2:	2200      	movs	r2, #0
 80006f4:	461c      	mov	r4, r3
 80006f6:	4615      	mov	r5, r2
 80006f8:	4622      	mov	r2, r4
 80006fa:	462b      	mov	r3, r5
 80006fc:	6a39      	ldr	r1, [r7, #32]
 80006fe:	2002      	movs	r0, #2
 8000700:	f001 fba2 	bl	8001e48 <HAL_FLASH_Program>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32ActiveSizeInWord ; Local_uint32Count++)
 8000704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000706:	3301      	adds	r3, #1
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
 800070a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	429a      	cmp	r2, r3
 8000710:	d3dd      	bcc.n	80006ce <BL_voidCopyImageToBackupRegion+0x4e>
	}
	HAL_FLASH_Lock();
 8000712:	f001 fc2f 	bl	8001f74 <HAL_FLASH_Lock>

	// Set
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_BACKUP_REGION_ADDRESS , Local_u32ActiveSizeInWord*4 );
 8000716:	697b      	ldr	r3, [r7, #20]
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	4619      	mov	r1, r3
 800071c:	480a      	ldr	r0, [pc, #40]	; (8000748 <BL_voidCopyImageToBackupRegion+0xc8>)
 800071e:	f000 f819 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
 8000722:	f06f 010e 	mvn.w	r1, #14
 8000726:	4809      	ldr	r0, [pc, #36]	; (800074c <BL_voidCopyImageToBackupRegion+0xcc>)
 8000728:	f000 f814 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BACKUP_REGION_ADDRESS , BR_SET_IMAGE_BACKUP);
 800072c:	f06f 010c 	mvn.w	r1, #12
 8000730:	4807      	ldr	r0, [pc, #28]	; (8000750 <BL_voidCopyImageToBackupRegion+0xd0>)
 8000732:	f000 f80f 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
}
 8000736:	bf00      	nop
 8000738:	3728      	adds	r7, #40	; 0x28
 800073a:	46bd      	mov	sp, r7
 800073c:	bdb0      	pop	{r4, r5, r7, pc}
 800073e:	bf00      	nop
 8000740:	0801fc18 	.word	0x0801fc18
 8000744:	0800a800 	.word	0x0800a800
 8000748:	0801fc38 	.word	0x0801fc38
 800074c:	0801fc14 	.word	0x0801fc14
 8000750:	0801fc34 	.word	0x0801fc34

08000754 <BL_voidEraseRestoreHeaderPage>:

void BL_voidEraseRestoreHeaderPage(uint32_t Copy_u32Address, uint32_t Copy_u32NewData)
{
 8000754:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000758:	b0b2      	sub	sp, #200	; 0xc8
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
 800075e:	6039      	str	r1, [r7, #0]
	uint32_t Local_u32AddressArray	[NUMBER_OF_FLAGS];
	uint32_t Local_u32DataArray		[NUMBER_OF_FLAGS];
	uint16_t Local_u16DataIndex        = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
	uint16_t Local_u16DataCounter      = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
	uint32_t Local_u32AddressCounter   = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	//Copy all flag to array before erase
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 8000772:	4b41      	ldr	r3, [pc, #260]	; (8000878 <BL_voidEraseRestoreHeaderPage+0x124>)
 8000774:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000778:	e031      	b.n	80007de <BL_voidEraseRestoreHeaderPage+0x8a>
	{
		if( (Local_u32AddressCounter != Copy_u32Address) & (*((volatile uint32_t*)(Local_u32AddressCounter)) != ERASED_VALUE))
 800077a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	429a      	cmp	r2, r3
 8000782:	bf14      	ite	ne
 8000784:	2301      	movne	r3, #1
 8000786:	2300      	moveq	r3, #0
 8000788:	b2da      	uxtb	r2, r3
 800078a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000794:	bf14      	ite	ne
 8000796:	2301      	movne	r3, #1
 8000798:	2300      	moveq	r3, #0
 800079a:	b2db      	uxtb	r3, r3
 800079c:	4013      	ands	r3, r2
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d017      	beq.n	80007d4 <BL_voidEraseRestoreHeaderPage+0x80>
		{
			Local_u32AddressArray[Local_u16DataIndex] = Local_u32AddressCounter;
 80007a4:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80007a8:	009b      	lsls	r3, r3, #2
 80007aa:	33c8      	adds	r3, #200	; 0xc8
 80007ac:	443b      	add	r3, r7
 80007ae:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80007b2:	f843 2c58 	str.w	r2, [r3, #-88]
			Local_u32DataArray[Local_u16DataIndex] = *((volatile uint32_t*)(Local_u32AddressCounter));
 80007b6:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80007ba:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80007be:	6812      	ldr	r2, [r2, #0]
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	33c8      	adds	r3, #200	; 0xc8
 80007c4:	443b      	add	r3, r7
 80007c6:	f843 2ca8 	str.w	r2, [r3, #-168]
			Local_u16DataIndex++ ;
 80007ca:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80007ce:	3301      	adds	r3, #1
 80007d0:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
		}
		Local_u32AddressCounter = Local_u32AddressCounter + WORD_SIZE_IN_BYTE;
 80007d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80007d8:	3304      	adds	r3, #4
 80007da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 80007de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80007e2:	4a26      	ldr	r2, [pc, #152]	; (800087c <BL_voidEraseRestoreHeaderPage+0x128>)
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d9c8      	bls.n	800077a <BL_voidEraseRestoreHeaderPage+0x26>
	}

	// Erase the Flag region.
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 80007e8:	2300      	movs	r3, #0
 80007ea:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 80007ec:	2301      	movs	r3, #1
 80007ee:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.PageAddress = FLAG_IMAGE;
 80007f0:	4b21      	ldr	r3, [pc, #132]	; (8000878 <BL_voidEraseRestoreHeaderPage+0x124>)
 80007f2:	61bb      	str	r3, [r7, #24]
	Local_eraseInfo.NbPages = 1;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80007f8:	f001 fb96 	bl	8001f28 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80007fc:	f107 020c 	add.w	r2, r7, #12
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	4611      	mov	r1, r2
 8000806:	4618      	mov	r0, r3
 8000808:	f001 fc76 	bl	80020f8 <HAL_FLASHEx_Erase>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 800080c:	2300      	movs	r3, #0
 800080e:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8000812:	e01a      	b.n	800084a <BL_voidEraseRestoreHeaderPage+0xf6>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Local_u32AddressArray[Local_u16DataCounter], Local_u32DataArray[Local_u16DataCounter]);
 8000814:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	33c8      	adds	r3, #200	; 0xc8
 800081c:	443b      	add	r3, r7
 800081e:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8000822:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	33c8      	adds	r3, #200	; 0xc8
 800082a:	443b      	add	r3, r7
 800082c:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 8000830:	2200      	movs	r2, #0
 8000832:	4698      	mov	r8, r3
 8000834:	4691      	mov	r9, r2
 8000836:	4642      	mov	r2, r8
 8000838:	464b      	mov	r3, r9
 800083a:	2002      	movs	r0, #2
 800083c:	f001 fb04 	bl	8001e48 <HAL_FLASH_Program>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 8000840:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000844:	3301      	adds	r3, #1
 8000846:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 800084a:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	; 0xc4
 800084e:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8000852:	429a      	cmp	r2, r3
 8000854:	d3de      	bcc.n	8000814 <BL_voidEraseRestoreHeaderPage+0xc0>
	}
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Copy_u32Address, Copy_u32NewData); //Replace new data to flash
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	2200      	movs	r2, #0
 800085a:	461c      	mov	r4, r3
 800085c:	4615      	mov	r5, r2
 800085e:	4622      	mov	r2, r4
 8000860:	462b      	mov	r3, r5
 8000862:	6879      	ldr	r1, [r7, #4]
 8000864:	2002      	movs	r0, #2
 8000866:	f001 faef 	bl	8001e48 <HAL_FLASH_Program>
	HAL_FLASH_Lock();  //Locks again the flash memory
 800086a:	f001 fb83 	bl	8001f74 <HAL_FLASH_Lock>
}
 800086e:	bf00      	nop
 8000870:	37c8      	adds	r7, #200	; 0xc8
 8000872:	46bd      	mov	sp, r7
 8000874:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000878:	0801fc00 	.word	0x0801fc00
 800087c:	0801fc4f 	.word	0x0801fc4f

08000880 <BL_voidSetBranchingFlagAndMakeSWR>:

void BL_voidSetBranchingFlagAndMakeSWR(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
	// Set Branching Flag To Receive New Code.
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER, BL_SET_BRANCHING_FLAG);
 8000884:	2100      	movs	r1, #0
 8000886:	4803      	ldr	r0, [pc, #12]	; (8000894 <BL_voidSetBranchingFlagAndMakeSWR+0x14>)
 8000888:	f7ff ff64 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	// Make Software Reset.
	BL_voidMakeSoftWareReset();
 800088c:	f000 f9be 	bl	8000c0c <BL_voidMakeSoftWareReset>
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	0801fc00 	.word	0x0801fc00

08000898 <BL_voidUpdateHeaders>:

void BL_voidUpdateHeaders(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b086      	sub	sp, #24
 800089c:	af04      	add	r7, sp, #16
	uint32_t Local_u32ActiveRegionStatus       = BL_INITIALIZE_WITH_ZERO;
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
	uint32_t Local_u32ImageSizeInBytes         = BL_INITIALIZE_WITH_ZERO;
 80008a2:	2300      	movs	r3, #0
 80008a4:	603b      	str	r3, [r7, #0]

	Local_u32ActiveRegionStatus = BL_u32ReadAddressData(FLAG_STATUS_ACTIVE_REGION_ADDRESS);
 80008a6:	4819      	ldr	r0, [pc, #100]	; (800090c <BL_voidUpdateHeaders+0x74>)
 80008a8:	f7ff fdd0 	bl	800044c <BL_u32ReadAddressData>
 80008ac:	6078      	str	r0, [r7, #4]
	//Structure LoRa Transmit
	// Request LoRa stransmit to get size of code
	LORA_IF_Stransmit_Request(&SX1278,(uint8_t*)  buffer_req,(uint8_t*)  buffer_resp, ret, ADDR_NODE_1, MCU_ENTER_FLASHMODE, GW_PROVIDE_HEADER);
 80008ae:	4b18      	ldr	r3, [pc, #96]	; (8000910 <BL_voidUpdateHeaders+0x78>)
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	2230      	movs	r2, #48	; 0x30
 80008b4:	9202      	str	r2, [sp, #8]
 80008b6:	2202      	movs	r2, #2
 80008b8:	9201      	str	r2, [sp, #4]
 80008ba:	2201      	movs	r2, #1
 80008bc:	9200      	str	r2, [sp, #0]
 80008be:	4a15      	ldr	r2, [pc, #84]	; (8000914 <BL_voidUpdateHeaders+0x7c>)
 80008c0:	4915      	ldr	r1, [pc, #84]	; (8000918 <BL_voidUpdateHeaders+0x80>)
 80008c2:	4816      	ldr	r0, [pc, #88]	; (800091c <BL_voidUpdateHeaders+0x84>)
 80008c4:	f000 fe88 	bl	80015d8 <LORA_IF_Stransmit_Request>
	/*Response Goto Programming and Send Update Request */
	/*Get the size code */
	Local_u32ImageSizeInBytes = (buffer_resp[7] << SHIFT_24_BIT) | (buffer_resp[6] << SHIFT_16_BIT) | 		\
 80008c8:	4b12      	ldr	r3, [pc, #72]	; (8000914 <BL_voidUpdateHeaders+0x7c>)
 80008ca:	79db      	ldrb	r3, [r3, #7]
 80008cc:	061a      	lsls	r2, r3, #24
 80008ce:	4b11      	ldr	r3, [pc, #68]	; (8000914 <BL_voidUpdateHeaders+0x7c>)
 80008d0:	799b      	ldrb	r3, [r3, #6]
 80008d2:	041b      	lsls	r3, r3, #16
 80008d4:	431a      	orrs	r2, r3
								(buffer_resp[5] << SHIFT_8_BIT) | (buffer_resp[4] << SHIFT_0_BIT);
 80008d6:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <BL_voidUpdateHeaders+0x7c>)
 80008d8:	795b      	ldrb	r3, [r3, #5]
 80008da:	021b      	lsls	r3, r3, #8
	Local_u32ImageSizeInBytes = (buffer_resp[7] << SHIFT_24_BIT) | (buffer_resp[6] << SHIFT_16_BIT) | 		\
 80008dc:	4313      	orrs	r3, r2
								(buffer_resp[5] << SHIFT_8_BIT) | (buffer_resp[4] << SHIFT_0_BIT);
 80008de:	4a0d      	ldr	r2, [pc, #52]	; (8000914 <BL_voidUpdateHeaders+0x7c>)
 80008e0:	7912      	ldrb	r2, [r2, #4]
 80008e2:	4313      	orrs	r3, r2
	Local_u32ImageSizeInBytes = (buffer_resp[7] << SHIFT_24_BIT) | (buffer_resp[6] << SHIFT_16_BIT) | 		\
 80008e4:	603b      	str	r3, [r7, #0]

	if(Local_u32ActiveRegionStatus == BR_IMAGE_IS_ACTIVE )
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	f113 0f0f 	cmn.w	r3, #15
 80008ec:	d101      	bne.n	80008f2 <BL_voidUpdateHeaders+0x5a>
	{
		BL_voidCopyImageToBackupRegion();
 80008ee:	f7ff fec7 	bl	8000680 <BL_voidCopyImageToBackupRegion>
	}
	//set IMG Corrupted - if flashing success update img correct
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS,BR_SET_IMAGE_CORRUPTED);
 80008f2:	f06f 010b 	mvn.w	r1, #11
 80008f6:	4805      	ldr	r0, [pc, #20]	; (800090c <BL_voidUpdateHeaders+0x74>)
 80008f8:	f7ff ff2c 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS,Local_u32ImageSizeInBytes);
 80008fc:	6839      	ldr	r1, [r7, #0]
 80008fe:	4808      	ldr	r0, [pc, #32]	; (8000920 <BL_voidUpdateHeaders+0x88>)
 8000900:	f7ff ff28 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	0801fc14 	.word	0x0801fc14
 8000910:	200002e0 	.word	0x200002e0
 8000914:	20000138 	.word	0x20000138
 8000918:	2000002c 	.word	0x2000002c
 800091c:	200001c8 	.word	0x200001c8
 8000920:	0801fc18 	.word	0x0801fc18

08000924 <BL_voidReceiveUpdate>:

void BL_voidReceiveUpdate(void)
{
 8000924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000928:	b092      	sub	sp, #72	; 0x48
 800092a:	af04      	add	r7, sp, #16
	uint32_t Local_u32HighByteDataReceive  						  = BL_INITIALIZE_WITH_ZERO;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t Local_u32LowByteDataReceive  						  = BL_INITIALIZE_WITH_ZERO;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t Local_u32InactiveImageAddressCounter                 = ACTIVE_IMAGE_START_ADDRESS;
 8000934:	4ba2      	ldr	r3, [pc, #648]	; (8000bc0 <BL_voidReceiveUpdate+0x29c>)
 8000936:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Local_u32SizeOfCode 								  = BL_u32ReadAddressData(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS);
 8000938:	48a2      	ldr	r0, [pc, #648]	; (8000bc4 <BL_voidReceiveUpdate+0x2a0>)
 800093a:	f7ff fd87 	bl	800044c <BL_u32ReadAddressData>
 800093e:	6338      	str	r0, [r7, #48]	; 0x30
	uint8_t  Local_u8index_fragment							  	  = BL_INITIALIZE_WITH_ZERO;
 8000940:	2300      	movs	r3, #0
 8000942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t  Local_u8index_fragment_previous								  = BL_INITIALIZE_WITH_ZERO;
 8000946:	2300      	movs	r3, #0
 8000948:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	// Erase the Active region.
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 800094c:	2300      	movs	r3, #0
 800094e:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 8000950:	2301      	movs	r3, #1
 8000952:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.PageAddress = ACTIVE_IMAGE;
 8000954:	4b9a      	ldr	r3, [pc, #616]	; (8000bc0 <BL_voidReceiveUpdate+0x29c>)
 8000956:	61bb      	str	r3, [r7, #24]
	Local_eraseInfo.NbPages =	FLASH_BANK_NUMOFPAGE;
 8000958:	2316      	movs	r3, #22
 800095a:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 800095c:	f001 fae4 	bl	8001f28 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 8000960:	f107 020c 	add.w	r2, r7, #12
 8000964:	f107 0310 	add.w	r3, r7, #16
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f001 fbc4 	bl	80020f8 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 8000970:	f001 fb00 	bl	8001f74 <HAL_FLASH_Lock>
	//Structure CAN Transmit
	LORA_IF_Stransmit_Request(&SX1278,(uint8_t*)  buffer_req,(uint8_t*)  buffer_resp, ret, ADDR_NODE_1, MCU_RECEIVED_SIZE_CODE, GW_START_SEND_FW);
 8000974:	4b94      	ldr	r3, [pc, #592]	; (8000bc8 <BL_voidReceiveUpdate+0x2a4>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2233      	movs	r2, #51	; 0x33
 800097a:	9202      	str	r2, [sp, #8]
 800097c:	2231      	movs	r2, #49	; 0x31
 800097e:	9201      	str	r2, [sp, #4]
 8000980:	2201      	movs	r2, #1
 8000982:	9200      	str	r2, [sp, #0]
 8000984:	4a91      	ldr	r2, [pc, #580]	; (8000bcc <BL_voidReceiveUpdate+0x2a8>)
 8000986:	4992      	ldr	r1, [pc, #584]	; (8000bd0 <BL_voidReceiveUpdate+0x2ac>)
 8000988:	4892      	ldr	r0, [pc, #584]	; (8000bd4 <BL_voidReceiveUpdate+0x2b0>)
 800098a:	f000 fe25 	bl	80015d8 <LORA_IF_Stransmit_Request>
	//init flash get the first frame 0
	if(LORA_IF_GetFragment_Firmware(&SX1278,(uint8_t*) buffer_packet,(uint8_t*) buffer_flashing_data,(uint8_t*) buffer_resp,
 800098e:	2334      	movs	r3, #52	; 0x34
 8000990:	9302      	str	r3, [sp, #8]
 8000992:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000996:	9301      	str	r3, [sp, #4]
 8000998:	2301      	movs	r3, #1
 800099a:	9300      	str	r3, [sp, #0]
 800099c:	4b8b      	ldr	r3, [pc, #556]	; (8000bcc <BL_voidReceiveUpdate+0x2a8>)
 800099e:	4a8e      	ldr	r2, [pc, #568]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 80009a0:	498e      	ldr	r1, [pc, #568]	; (8000bdc <BL_voidReceiveUpdate+0x2b8>)
 80009a2:	488c      	ldr	r0, [pc, #560]	; (8000bd4 <BL_voidReceiveUpdate+0x2b0>)
 80009a4:	f000 fd9a 	bl	80014dc <LORA_IF_GetFragment_Firmware>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b03      	cmp	r3, #3
 80009ac:	f000 8102 	beq.w	8000bb4 <BL_voidReceiveUpdate+0x290>
			ADDR_NODE_1, Local_u8index_fragment, MCU_RECEIVE_SUCCESS)== LORA_TIMEOUT){
		return;
	}
	//Loop to receive code update
	while(Local_u32SizeOfCode)
 80009b0:	e0ec      	b.n	8000b8c <BL_voidReceiveUpdate+0x268>
	{
		//Receive code update Fragment firmware
		if (Local_u32SizeOfCode > 128){
 80009b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009b4:	2b80      	cmp	r3, #128	; 0x80
 80009b6:	d96b      	bls.n	8000a90 <BL_voidReceiveUpdate+0x16c>
			for(uint8_t i = 0 ; i < 16 ; i++){
 80009b8:	2300      	movs	r3, #0
 80009ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80009be:	e062      	b.n	8000a86 <BL_voidReceiveUpdate+0x162>
				uint8_t bit_shift = (7*i+1);
 80009c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009c4:	461a      	mov	r2, r3
 80009c6:	00d2      	lsls	r2, r2, #3
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	3301      	adds	r3, #1
 80009ce:	f887 3020 	strb.w	r3, [r7, #32]
				Local_u32HighByteDataReceive = (buffer_flashing_data[8+bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[7+bit_shift] << SHIFT_16_BIT)
 80009d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80009d6:	3308      	adds	r3, #8
 80009d8:	4a7f      	ldr	r2, [pc, #508]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 80009da:	5cd3      	ldrb	r3, [r2, r3]
 80009dc:	061a      	lsls	r2, r3, #24
 80009de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80009e2:	3307      	adds	r3, #7
 80009e4:	497c      	ldr	r1, [pc, #496]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 80009e6:	5ccb      	ldrb	r3, [r1, r3]
 80009e8:	041b      	lsls	r3, r3, #16
 80009ea:	431a      	orrs	r2, r3
											| (buffer_flashing_data[6+ bit_shift] << SHIFT_8_BIT) | (buffer_flashing_data[5+bit_shift] << SHIFT_0_BIT) ;
 80009ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80009f0:	3306      	adds	r3, #6
 80009f2:	4979      	ldr	r1, [pc, #484]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 80009f4:	5ccb      	ldrb	r3, [r1, r3]
 80009f6:	021b      	lsls	r3, r3, #8
 80009f8:	4313      	orrs	r3, r2
 80009fa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80009fe:	3205      	adds	r2, #5
 8000a00:	4975      	ldr	r1, [pc, #468]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000a02:	5c8a      	ldrb	r2, [r1, r2]
 8000a04:	4313      	orrs	r3, r2
				Local_u32HighByteDataReceive = (buffer_flashing_data[8+bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[7+bit_shift] << SHIFT_16_BIT)
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
			    Local_u32LowByteDataReceive  = (buffer_flashing_data[4 + bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[3 + bit_shift] << SHIFT_16_BIT)
 8000a08:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	4a72      	ldr	r2, [pc, #456]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000a10:	5cd3      	ldrb	r3, [r2, r3]
 8000a12:	061a      	lsls	r2, r3, #24
 8000a14:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a18:	3303      	adds	r3, #3
 8000a1a:	496f      	ldr	r1, [pc, #444]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000a1c:	5ccb      	ldrb	r3, [r1, r3]
 8000a1e:	041b      	lsls	r3, r3, #16
 8000a20:	431a      	orrs	r2, r3
											| (buffer_flashing_data[2 + bit_shift] << SHIFT_8_BIT) | (buffer_flashing_data[1+bit_shift] << SHIFT_0_BIT) ;
 8000a22:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a26:	3302      	adds	r3, #2
 8000a28:	496b      	ldr	r1, [pc, #428]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000a2a:	5ccb      	ldrb	r3, [r1, r3]
 8000a2c:	021b      	lsls	r3, r3, #8
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000a34:	3201      	adds	r2, #1
 8000a36:	4968      	ldr	r1, [pc, #416]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000a38:	5c8a      	ldrb	r2, [r1, r2]
 8000a3a:	4313      	orrs	r3, r2
			    Local_u32LowByteDataReceive  = (buffer_flashing_data[4 + bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[3 + bit_shift] << SHIFT_16_BIT)
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24

				HAL_FLASH_Unlock(); //Unlocks the flash memory
 8000a3e:	f001 fa73 	bl	8001f28 <HAL_FLASH_Unlock>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter, Local_u32LowByteDataReceive);
 8000a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a44:	2200      	movs	r2, #0
 8000a46:	461c      	mov	r4, r3
 8000a48:	4615      	mov	r5, r2
 8000a4a:	4622      	mov	r2, r4
 8000a4c:	462b      	mov	r3, r5
 8000a4e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000a50:	2002      	movs	r0, #2
 8000a52:	f001 f9f9 	bl	8001e48 <HAL_FLASH_Program>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter + 4, Local_u32HighByteDataReceive);
 8000a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a58:	1d19      	adds	r1, r3, #4
 8000a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	4698      	mov	r8, r3
 8000a60:	4691      	mov	r9, r2
 8000a62:	4642      	mov	r2, r8
 8000a64:	464b      	mov	r3, r9
 8000a66:	2002      	movs	r0, #2
 8000a68:	f001 f9ee 	bl	8001e48 <HAL_FLASH_Program>
				HAL_FLASH_Lock();  //Locks again the flash memory
 8000a6c:	f001 fa82 	bl	8001f74 <HAL_FLASH_Lock>
				Local_u32InactiveImageAddressCounter += 8;
 8000a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a72:	3308      	adds	r3, #8
 8000a74:	637b      	str	r3, [r7, #52]	; 0x34
				Local_u32SizeOfCode -= 8;
 8000a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a78:	3b08      	subs	r3, #8
 8000a7a:	633b      	str	r3, [r7, #48]	; 0x30
			for(uint8_t i = 0 ; i < 16 ; i++){
 8000a7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a80:	3301      	adds	r3, #1
 8000a82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000a86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a8a:	2b0f      	cmp	r3, #15
 8000a8c:	d998      	bls.n	80009c0 <BL_voidReceiveUpdate+0x9c>
 8000a8e:	e066      	b.n	8000b5e <BL_voidReceiveUpdate+0x23a>
			}
		}
		else{
			for(uint8_t i = 0 ; i < 16 ; i++){
 8000a90:	2300      	movs	r3, #0
 8000a92:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000a96:	e05a      	b.n	8000b4e <BL_voidReceiveUpdate+0x22a>
				uint8_t bit_shift = (7*i+1);
 8000a98:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	00d2      	lsls	r2, r2, #3
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				Local_u32HighByteDataReceive = (buffer_flashing_data[8+bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[6+bit_shift] << SHIFT_16_BIT)
 8000aaa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000aae:	3308      	adds	r3, #8
 8000ab0:	4a49      	ldr	r2, [pc, #292]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000ab2:	5cd3      	ldrb	r3, [r2, r3]
 8000ab4:	061a      	lsls	r2, r3, #24
 8000ab6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000aba:	3306      	adds	r3, #6
 8000abc:	4946      	ldr	r1, [pc, #280]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000abe:	5ccb      	ldrb	r3, [r1, r3]
 8000ac0:	041b      	lsls	r3, r3, #16
 8000ac2:	431a      	orrs	r2, r3
											| (buffer_flashing_data[6+bit_shift] << SHIFT_8_BIT) | (buffer_flashing_data[5+bit_shift] << SHIFT_0_BIT) ;
 8000ac4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000ac8:	3306      	adds	r3, #6
 8000aca:	4943      	ldr	r1, [pc, #268]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000acc:	5ccb      	ldrb	r3, [r1, r3]
 8000ace:	021b      	lsls	r3, r3, #8
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8000ad6:	3205      	adds	r2, #5
 8000ad8:	493f      	ldr	r1, [pc, #252]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000ada:	5c8a      	ldrb	r2, [r1, r2]
 8000adc:	4313      	orrs	r3, r2
				Local_u32HighByteDataReceive = (buffer_flashing_data[8+bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[6+bit_shift] << SHIFT_16_BIT)
 8000ade:	62bb      	str	r3, [r7, #40]	; 0x28
				Local_u32LowByteDataReceive  = (buffer_flashing_data[4+bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[3+bit_shift] << SHIFT_16_BIT)
 8000ae0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	4a3c      	ldr	r2, [pc, #240]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000ae8:	5cd3      	ldrb	r3, [r2, r3]
 8000aea:	061a      	lsls	r2, r3, #24
 8000aec:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000af0:	3303      	adds	r3, #3
 8000af2:	4939      	ldr	r1, [pc, #228]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000af4:	5ccb      	ldrb	r3, [r1, r3]
 8000af6:	041b      	lsls	r3, r3, #16
 8000af8:	431a      	orrs	r2, r3
											| (buffer_flashing_data[2+bit_shift] << SHIFT_8_BIT) | (buffer_flashing_data[1+bit_shift] << SHIFT_0_BIT) ;
 8000afa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000afe:	3302      	adds	r3, #2
 8000b00:	4935      	ldr	r1, [pc, #212]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000b02:	5ccb      	ldrb	r3, [r1, r3]
 8000b04:	021b      	lsls	r3, r3, #8
 8000b06:	4313      	orrs	r3, r2
 8000b08:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8000b0c:	3201      	adds	r2, #1
 8000b0e:	4932      	ldr	r1, [pc, #200]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000b10:	5c8a      	ldrb	r2, [r1, r2]
 8000b12:	4313      	orrs	r3, r2
				Local_u32LowByteDataReceive  = (buffer_flashing_data[4+bit_shift] << SHIFT_24_BIT) | (buffer_flashing_data[3+bit_shift] << SHIFT_16_BIT)
 8000b14:	627b      	str	r3, [r7, #36]	; 0x24

				HAL_FLASH_Unlock(); //Unlocks the flash memory
 8000b16:	f001 fa07 	bl	8001f28 <HAL_FLASH_Unlock>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter, Local_u32LowByteDataReceive);
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	469a      	mov	sl, r3
 8000b20:	4693      	mov	fp, r2
 8000b22:	4652      	mov	r2, sl
 8000b24:	465b      	mov	r3, fp
 8000b26:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000b28:	2002      	movs	r0, #2
 8000b2a:	f001 f98d 	bl	8001e48 <HAL_FLASH_Program>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter + 4, Local_u32HighByteDataReceive);
 8000b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b30:	1d19      	adds	r1, r3, #4
 8000b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b34:	2200      	movs	r2, #0
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	607a      	str	r2, [r7, #4]
 8000b3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000b3e:	2002      	movs	r0, #2
 8000b40:	f001 f982 	bl	8001e48 <HAL_FLASH_Program>
			for(uint8_t i = 0 ; i < 16 ; i++){
 8000b44:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000b48:	3301      	adds	r3, #1
 8000b4a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000b4e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000b52:	2b0f      	cmp	r3, #15
 8000b54:	d9a0      	bls.n	8000a98 <BL_voidReceiveUpdate+0x174>
			}
			HAL_FLASH_Lock();  //Locks again the flash memory
 8000b56:	f001 fa0d 	bl	8001f74 <HAL_FLASH_Lock>

			Local_u32SizeOfCode -= Local_u32SizeOfCode ;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	633b      	str	r3, [r7, #48]	; 0x30
		}
		/* Send To notify GW Send the next packet*/
		if (LORA_IF_GetFragment_Firmware(&SX1278,(uint8_t*) buffer_packet,(uint8_t*) buffer_flashing_data,(uint8_t*) buffer_resp,
 8000b5e:	2338      	movs	r3, #56	; 0x38
 8000b60:	9302      	str	r3, [sp, #8]
 8000b62:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000b66:	9301      	str	r3, [sp, #4]
 8000b68:	2301      	movs	r3, #1
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	4b17      	ldr	r3, [pc, #92]	; (8000bcc <BL_voidReceiveUpdate+0x2a8>)
 8000b6e:	4a1a      	ldr	r2, [pc, #104]	; (8000bd8 <BL_voidReceiveUpdate+0x2b4>)
 8000b70:	491a      	ldr	r1, [pc, #104]	; (8000bdc <BL_voidReceiveUpdate+0x2b8>)
 8000b72:	4818      	ldr	r0, [pc, #96]	; (8000bd4 <BL_voidReceiveUpdate+0x2b0>)
 8000b74:	f000 fcb2 	bl	80014dc <LORA_IF_GetFragment_Firmware>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b03      	cmp	r3, #3
 8000b7c:	d106      	bne.n	8000b8c <BL_voidReceiveUpdate+0x268>
				ADDR_NODE_1, Local_u8index_fragment_previous , MCU_WRITE_SUCCESS) == LORA_TIMEOUT){
			BL_voidEraseRestoreHeaderPage(FLAG_STATUS_POS_LOSECONNECTION , Local_u8index_fragment_previous);
 8000b7e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000b82:	4619      	mov	r1, r3
 8000b84:	4816      	ldr	r0, [pc, #88]	; (8000be0 <BL_voidReceiveUpdate+0x2bc>)
 8000b86:	f7ff fde5 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
			return;
 8000b8a:	e014      	b.n	8000bb6 <BL_voidReceiveUpdate+0x292>
	while(Local_u32SizeOfCode)
 8000b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f47f af0f 	bne.w	80009b2 <BL_voidReceiveUpdate+0x8e>
		}

	}
	// MCU send response when finish flashing
	LORA_IF_Stransmit_Response(&SX1278,(uint8_t*)  buffer_req,(uint8_t*)  buffer_resp, ret, ADDR_NODE_1, GW_ACKNOWLEDGE_FINISHING_SENDING_CODE, MCU_ACKNOWLEDGE_FINISHING);
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <BL_voidReceiveUpdate+0x2a4>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2277      	movs	r2, #119	; 0x77
 8000b9a:	9202      	str	r2, [sp, #8]
 8000b9c:	2239      	movs	r2, #57	; 0x39
 8000b9e:	9201      	str	r2, [sp, #4]
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	9200      	str	r2, [sp, #0]
 8000ba4:	4a09      	ldr	r2, [pc, #36]	; (8000bcc <BL_voidReceiveUpdate+0x2a8>)
 8000ba6:	490a      	ldr	r1, [pc, #40]	; (8000bd0 <BL_voidReceiveUpdate+0x2ac>)
 8000ba8:	480a      	ldr	r0, [pc, #40]	; (8000bd4 <BL_voidReceiveUpdate+0x2b0>)
 8000baa:	f000 fd57 	bl	800165c <LORA_IF_Stransmit_Response>
	BL_voidFinishBootLoader();
 8000bae:	f000 f819 	bl	8000be4 <BL_voidFinishBootLoader>
 8000bb2:	e000      	b.n	8000bb6 <BL_voidReceiveUpdate+0x292>
		return;
 8000bb4:	bf00      	nop
}
 8000bb6:	3738      	adds	r7, #56	; 0x38
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000bbe:	bf00      	nop
 8000bc0:	08005000 	.word	0x08005000
 8000bc4:	0801fc18 	.word	0x0801fc18
 8000bc8:	200002e0 	.word	0x200002e0
 8000bcc:	20000138 	.word	0x20000138
 8000bd0:	2000002c 	.word	0x2000002c
 8000bd4:	200001c8 	.word	0x200001c8
 8000bd8:	20000034 	.word	0x20000034
 8000bdc:	200000b4 	.word	0x200000b4
 8000be0:	0801fc44 	.word	0x0801fc44

08000be4 <BL_voidFinishBootLoader>:

void BL_voidFinishBootLoader(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
 8000be8:	f06f 010e 	mvn.w	r1, #14
 8000bec:	4805      	ldr	r0, [pc, #20]	; (8000c04 <BL_voidFinishBootLoader+0x20>)
 8000bee:	f7ff fdb1 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER , BL_RESET_BRANCHING_FLAG);
 8000bf2:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf6:	4804      	ldr	r0, [pc, #16]	; (8000c08 <BL_voidFinishBootLoader+0x24>)
 8000bf8:	f7ff fdac 	bl	8000754 <BL_voidEraseRestoreHeaderPage>
	BL_voidMakeSoftWareReset();
 8000bfc:	f000 f806 	bl	8000c0c <BL_voidMakeSoftWareReset>
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	0801fc14 	.word	0x0801fc14
 8000c08:	0801fc00 	.word	0x0801fc00

08000c0c <BL_voidMakeSoftWareReset>:

void BL_voidMakeSoftWareReset(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
	// make software reset after flashing success
#ifdef Debug
	__HAL_DBGMCU_FREEZE_IWDG();
 8000c10:	4b0c      	ldr	r3, [pc, #48]	; (8000c44 <BL_voidMakeSoftWareReset+0x38>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	4a0b      	ldr	r2, [pc, #44]	; (8000c44 <BL_voidMakeSoftWareReset+0x38>)
 8000c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c1a:	6053      	str	r3, [r2, #4]
#endif

	hiwdg.Instance = IWDG;
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <BL_voidMakeSoftWareReset+0x3c>)
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	; (8000c4c <BL_voidMakeSoftWareReset+0x40>)
 8000c20:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000c22:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <BL_voidMakeSoftWareReset+0x3c>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 9;
 8000c28:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <BL_voidMakeSoftWareReset+0x3c>)
 8000c2a:	2209      	movs	r2, #9
 8000c2c:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000c2e:	4806      	ldr	r0, [pc, #24]	; (8000c48 <BL_voidMakeSoftWareReset+0x3c>)
 8000c30:	f001 fcbd 	bl	80025ae <HAL_IWDG_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <BL_voidMakeSoftWareReset+0x32>
	{
		Error_Handler();
 8000c3a:	f000 fe99 	bl	8001970 <Error_Handler>
	}
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	e0042000 	.word	0xe0042000
 8000c48:	20000144 	.word	0x20000144
 8000c4c:	40003000 	.word	0x40003000

08000c50 <SX1278_SPIRead>:
 * https://github.com/realspinner/SX1278_LoRa
 */
#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	460b      	mov	r3, r1
 8000c5a:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	78fa      	ldrb	r2, [r7, #3]
 8000c62:	4611      	mov	r1, r2
 8000c64:	4618      	mov	r0, r3
 8000c66:	f000 fbd0 	bl	800140a <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f000 fbeb 	bl	800144a <SX1278_hw_SPIReadByte>
 8000c74:	4603      	mov	r3, r0
 8000c76:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f000 fb88 	bl	8001394 <SX1278_hw_SetNSS>
	return tmp;
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
 8000c96:	460b      	mov	r3, r1
 8000c98:	70fb      	strb	r3, [r7, #3]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 fb75 	bl	8001394 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	78fb      	ldrb	r3, [r7, #3]
 8000cb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4610      	mov	r0, r2
 8000cba:	f000 fba6 	bl	800140a <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	78ba      	ldrb	r2, [r7, #2]
 8000cc4:	4611      	mov	r1, r2
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 fb9f 	bl	800140a <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 fb5e 	bl	8001394 <SX1278_hw_SetNSS>
}
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b087      	sub	sp, #28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	607a      	str	r2, [r7, #4]
 8000cea:	461a      	mov	r2, r3
 8000cec:	460b      	mov	r3, r1
 8000cee:	72fb      	strb	r3, [r7, #11]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000cf4:	7abb      	ldrb	r3, [r7, #10]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d927      	bls.n	8000d4a <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f000 fb47 	bl	8001394 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	7afa      	ldrb	r2, [r7, #11]
 8000d0c:	4611      	mov	r1, r2
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 fb7b 	bl	800140a <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000d14:	2300      	movs	r3, #0
 8000d16:	75fb      	strb	r3, [r7, #23]
 8000d18:	e00c      	b.n	8000d34 <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	6819      	ldr	r1, [r3, #0]
 8000d1e:	7dfb      	ldrb	r3, [r7, #23]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	18d4      	adds	r4, r2, r3
 8000d24:	4608      	mov	r0, r1
 8000d26:	f000 fb90 	bl	800144a <SX1278_hw_SPIReadByte>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000d2e:	7dfb      	ldrb	r3, [r7, #23]
 8000d30:	3301      	adds	r3, #1
 8000d32:	75fb      	strb	r3, [r7, #23]
 8000d34:	7dfa      	ldrb	r2, [r7, #23]
 8000d36:	7abb      	ldrb	r3, [r7, #10]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d3ee      	bcc.n	8000d1a <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2101      	movs	r1, #1
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 fb26 	bl	8001394 <SX1278_hw_SetNSS>
 8000d48:	e000      	b.n	8000d4c <SX1278_SPIBurstRead+0x6c>
		return;
 8000d4a:	bf00      	nop
	}
}
 8000d4c:	371c      	adds	r7, #28
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd90      	pop	{r4, r7, pc}

08000d52 <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b086      	sub	sp, #24
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	60f8      	str	r0, [r7, #12]
 8000d5a:	607a      	str	r2, [r7, #4]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	460b      	mov	r3, r1
 8000d60:	72fb      	strb	r3, [r7, #11]
 8000d62:	4613      	mov	r3, r2
 8000d64:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000d66:	7abb      	ldrb	r3, [r7, #10]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d929      	bls.n	8000dc0 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 fb0e 	bl	8001394 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	7afb      	ldrb	r3, [r7, #11]
 8000d7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	4619      	mov	r1, r3
 8000d86:	4610      	mov	r0, r2
 8000d88:	f000 fb3f 	bl	800140a <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	75fb      	strb	r3, [r7, #23]
 8000d90:	e00b      	b.n	8000daa <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	6818      	ldr	r0, [r3, #0]
 8000d96:	7dfb      	ldrb	r3, [r7, #23]
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	4619      	mov	r1, r3
 8000da0:	f000 fb33 	bl	800140a <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000da4:	7dfb      	ldrb	r3, [r7, #23]
 8000da6:	3301      	adds	r3, #1
 8000da8:	75fb      	strb	r3, [r7, #23]
 8000daa:	7dfa      	ldrb	r2, [r7, #23]
 8000dac:	7abb      	ldrb	r3, [r7, #10]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d3ef      	bcc.n	8000d92 <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2101      	movs	r1, #1
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 faeb 	bl	8001394 <SX1278_hw_SetNSS>
 8000dbe:	e000      	b.n	8000dc2 <SX1278_SPIBurstWrite+0x70>
		return;
 8000dc0:	bf00      	nop
	}
}
 8000dc2:	3718      	adds	r7, #24
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f000 f90d 	bl	8000ff0 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8000dd6:	200f      	movs	r0, #15
 8000dd8:	f000 fb5d 	bl	8001496 <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f000 f917 	bl	8001010 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000de8:	f04f 0000 	mov.w	r0, #0
 8000dec:	f04f 0100 	mov.w	r1, #0
 8000df0:	04d9      	lsls	r1, r3, #19
 8000df2:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000df6:	04d0      	lsls	r0, r2, #19
 8000df8:	4a6f      	ldr	r2, [pc, #444]	; (8000fb8 <SX1278_config+0x1f0>)
 8000dfa:	f04f 0300 	mov.w	r3, #0
 8000dfe:	f7ff f9a5 	bl	800014c <__aeabi_uldivmod>
 8000e02:	4602      	mov	r2, r0
 8000e04:	460b      	mov	r3, r1
 8000e06:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000e0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000e0e:	f04f 0200 	mov.w	r2, #0
 8000e12:	f04f 0300 	mov.w	r3, #0
 8000e16:	0c02      	lsrs	r2, r0, #16
 8000e18:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e1c:	0c0b      	lsrs	r3, r1, #16
 8000e1e:	b2d3      	uxtb	r3, r2
 8000e20:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 8000e22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000e26:	f04f 0200 	mov.w	r2, #0
 8000e2a:	f04f 0300 	mov.w	r3, #0
 8000e2e:	0a02      	lsrs	r2, r0, #8
 8000e30:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000e34:	0a0b      	lsrs	r3, r1, #8
 8000e36:	b2d3      	uxtb	r3, r2
 8000e38:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000e3a:	7c3b      	ldrb	r3, [r7, #16]
 8000e3c:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000e3e:	f107 020c 	add.w	r2, r7, #12
 8000e42:	2303      	movs	r3, #3
 8000e44:	2106      	movs	r1, #6
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff ff83 	bl	8000d52 <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000e4c:	2234      	movs	r2, #52	; 0x34
 8000e4e:	2139      	movs	r1, #57	; 0x39
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f7ff ff1c 	bl	8000c8e <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	7c1b      	ldrb	r3, [r3, #16]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4b57      	ldr	r3, [pc, #348]	; (8000fbc <SX1278_config+0x1f4>)
 8000e5e:	5c9b      	ldrb	r3, [r3, r2]
 8000e60:	461a      	mov	r2, r3
 8000e62:	2109      	movs	r1, #9
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff ff12 	bl	8000c8e <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000e6a:	220b      	movs	r2, #11
 8000e6c:	210b      	movs	r1, #11
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff ff0d 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000e74:	2223      	movs	r2, #35	; 0x23
 8000e76:	210c      	movs	r1, #12
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff08 	bl	8000c8e <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	7c5b      	ldrb	r3, [r3, #17]
 8000e82:	461a      	mov	r2, r3
 8000e84:	4b4e      	ldr	r3, [pc, #312]	; (8000fc0 <SX1278_config+0x1f8>)
 8000e86:	5c9b      	ldrb	r3, [r3, r2]
 8000e88:	2b06      	cmp	r3, #6
 8000e8a:	d147      	bne.n	8000f1c <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	7c9b      	ldrb	r3, [r3, #18]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b4c      	ldr	r3, [pc, #304]	; (8000fc4 <SX1278_config+0x1fc>)
 8000e94:	5c9b      	ldrb	r3, [r3, r2]
 8000e96:	011b      	lsls	r3, r3, #4
 8000e98:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	7cdb      	ldrb	r3, [r3, #19]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4b49      	ldr	r3, [pc, #292]	; (8000fc8 <SX1278_config+0x200>)
 8000ea2:	5c5b      	ldrb	r3, [r3, r1]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	4413      	add	r3, r2
 8000eaa:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000eac:	3301      	adds	r3, #1
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	211d      	movs	r1, #29
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff feea 	bl	8000c8e <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7c5b      	ldrb	r3, [r3, #17]
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	4b3f      	ldr	r3, [pc, #252]	; (8000fc0 <SX1278_config+0x1f8>)
 8000ec2:	5c9b      	ldrb	r3, [r3, r2]
 8000ec4:	011b      	lsls	r3, r3, #4
 8000ec6:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	7d1b      	ldrb	r3, [r3, #20]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4b3f      	ldr	r3, [pc, #252]	; (8000fcc <SX1278_config+0x204>)
 8000ed0:	5c5b      	ldrb	r3, [r3, r1]
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	4413      	add	r3, r2
 8000ed8:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000eda:	3303      	adds	r3, #3
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	461a      	mov	r2, r3
 8000ee0:	211e      	movs	r1, #30
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff fed3 	bl	8000c8e <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 8000ee8:	2131      	movs	r1, #49	; 0x31
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff feb0 	bl	8000c50 <SX1278_SPIRead>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	f023 0307 	bic.w	r3, r3, #7
 8000efa:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	f043 0305 	orr.w	r3, r3, #5
 8000f02:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	461a      	mov	r2, r3
 8000f08:	2131      	movs	r1, #49	; 0x31
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff febf 	bl	8000c8e <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000f10:	220c      	movs	r2, #12
 8000f12:	2137      	movs	r1, #55	; 0x37
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff feba 	bl	8000c8e <SX1278_SPIWrite>
 8000f1a:	e029      	b.n	8000f70 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	7c9b      	ldrb	r3, [r3, #18]
 8000f20:	461a      	mov	r2, r3
 8000f22:	4b28      	ldr	r3, [pc, #160]	; (8000fc4 <SX1278_config+0x1fc>)
 8000f24:	5c9b      	ldrb	r3, [r3, r2]
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	7cdb      	ldrb	r3, [r3, #19]
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4b25      	ldr	r3, [pc, #148]	; (8000fc8 <SX1278_config+0x200>)
 8000f32:	5c5b      	ldrb	r3, [r3, r1]
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000f38:	4413      	add	r3, r2
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	211d      	movs	r1, #29
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff fea4 	bl	8000c8e <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7c5b      	ldrb	r3, [r3, #17]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4b1c      	ldr	r3, [pc, #112]	; (8000fc0 <SX1278_config+0x1f8>)
 8000f4e:	5c9b      	ldrb	r3, [r3, r2]
 8000f50:	011b      	lsls	r3, r3, #4
 8000f52:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	7d1b      	ldrb	r3, [r3, #20]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	; (8000fcc <SX1278_config+0x204>)
 8000f5c:	5c5b      	ldrb	r3, [r3, r1]
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000f62:	4413      	add	r3, r2
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	461a      	mov	r2, r3
 8000f68:	211e      	movs	r1, #30
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fe8f 	bl	8000c8e <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000f70:	2204      	movs	r2, #4
 8000f72:	2126      	movs	r1, #38	; 0x26
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff fe8a 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000f7a:	2208      	movs	r2, #8
 8000f7c:	211f      	movs	r1, #31
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff fe85 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000f84:	2200      	movs	r2, #0
 8000f86:	2120      	movs	r1, #32
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff fe80 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000f8e:	2208      	movs	r2, #8
 8000f90:	2121      	movs	r1, #33	; 0x21
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff fe7b 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2141      	movs	r1, #65	; 0x41
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff fe76 	bl	8000c8e <SX1278_SPIWrite>
	module->readBytes = 0;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f000 f810 	bl	8000fd0 <SX1278_standby>
}
 8000fb0:	bf00      	nop
 8000fb2:	3718      	adds	r7, #24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	01e84800 	.word	0x01e84800
 8000fbc:	080036d0 	.word	0x080036d0
 8000fc0:	080036d4 	.word	0x080036d4
 8000fc4:	080036dc 	.word	0x080036dc
 8000fc8:	080036e8 	.word	0x080036e8
 8000fcc:	080036ec 	.word	0x080036ec

08000fd0 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8000fd8:	2209      	movs	r2, #9
 8000fda:	2101      	movs	r1, #1
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff fe56 	bl	8000c8e <SX1278_SPIWrite>
	module->status = STANDBY;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	759a      	strb	r2, [r3, #22]
}
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8000ff8:	2208      	movs	r2, #8
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff fe46 	bl	8000c8e <SX1278_SPIWrite>
	module->status = SLEEP;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	759a      	strb	r2, [r3, #22]
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8001018:	2288      	movs	r2, #136	; 0x88
 800101a:	2101      	movs	r1, #1
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff fe36 	bl	8000c8e <SX1278_SPIWrite>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 800102a:	b580      	push	{r7, lr}
 800102c:	b082      	sub	sp, #8
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8001032:	22ff      	movs	r2, #255	; 0xff
 8001034:	2112      	movs	r1, #18
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff fe29 	bl	8000c8e <SX1278_SPIWrite>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	460b      	mov	r3, r1
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	7afa      	ldrb	r2, [r7, #11]
 8001056:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8001058:	68f8      	ldr	r0, [r7, #12]
 800105a:	f7ff feb5 	bl	8000dc8 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 800105e:	2284      	movs	r2, #132	; 0x84
 8001060:	214d      	movs	r1, #77	; 0x4d
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff fe13 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8001068:	22ff      	movs	r2, #255	; 0xff
 800106a:	2124      	movs	r1, #36	; 0x24
 800106c:	68f8      	ldr	r0, [r7, #12]
 800106e:	f7ff fe0e 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8001072:	2201      	movs	r2, #1
 8001074:	2140      	movs	r1, #64	; 0x40
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	f7ff fe09 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 800107c:	223f      	movs	r2, #63	; 0x3f
 800107e:	2111      	movs	r1, #17
 8001080:	68f8      	ldr	r0, [r7, #12]
 8001082:	f7ff fe04 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	f7ff ffcf 	bl	800102a <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 800108c:	7afb      	ldrb	r3, [r7, #11]
 800108e:	461a      	mov	r2, r3
 8001090:	2122      	movs	r1, #34	; 0x22
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	f7ff fdfb 	bl	8000c8e <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8001098:	210f      	movs	r1, #15
 800109a:	68f8      	ldr	r0, [r7, #12]
 800109c:	f7ff fdd8 	bl	8000c50 <SX1278_SPIRead>
 80010a0:	4603      	mov	r3, r0
 80010a2:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 80010a4:	7dfb      	ldrb	r3, [r7, #23]
 80010a6:	461a      	mov	r2, r3
 80010a8:	210d      	movs	r1, #13
 80010aa:	68f8      	ldr	r0, [r7, #12]
 80010ac:	f7ff fdef 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80010b0:	228d      	movs	r2, #141	; 0x8d
 80010b2:	2101      	movs	r1, #1
 80010b4:	68f8      	ldr	r0, [r7, #12]
 80010b6:	f7ff fdea 	bl	8000c8e <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80010c2:	2118      	movs	r1, #24
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f7ff fdc3 	bl	8000c50 <SX1278_SPIRead>
 80010ca:	4603      	mov	r3, r0
 80010cc:	f003 0304 	and.w	r3, r3, #4
 80010d0:	2b04      	cmp	r3, #4
 80010d2:	d104      	bne.n	80010de <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2203      	movs	r2, #3
 80010d8:	759a      	strb	r2, [r3, #22]
			return 1;
 80010da:	2301      	movs	r3, #1
 80010dc:	e013      	b.n	8001106 <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3b01      	subs	r3, #1
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d109      	bne.n	80010fe <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f967 	bl	80013c2 <SX1278_hw_Reset>
			SX1278_config(module);
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f7ff fe67 	bl	8000dc8 <SX1278_config>
			return 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	e003      	b.n	8001106 <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80010fe:	2001      	movs	r0, #1
 8001100:	f000 f9c9 	bl	8001496 <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8001104:	e7dd      	b.n	80010c2 <SX1278_LoRaEntryRx+0x7e>
	}
}
 8001106:	4618      	mov	r0, r3
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 800110e:	b580      	push	{r7, lr}
 8001110:	b084      	sub	sp, #16
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f9c6 	bl	80014ac <SX1278_hw_GetDIO0>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d030      	beq.n	8001188 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3317      	adds	r3, #23
 800112a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800112e:	2100      	movs	r1, #0
 8001130:	4618      	mov	r0, r3
 8001132:	f002 fa87 	bl	8003644 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8001136:	2110      	movs	r1, #16
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff fd89 	bl	8000c50 <SX1278_SPIRead>
 800113e:	4603      	mov	r3, r0
 8001140:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8001142:	7bbb      	ldrb	r3, [r7, #14]
 8001144:	461a      	mov	r2, r3
 8001146:	210d      	movs	r1, #13
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff fda0 	bl	8000c8e <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	7c5b      	ldrb	r3, [r3, #17]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d103      	bne.n	800115e <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	7d5b      	ldrb	r3, [r3, #21]
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	e005      	b.n	800116a <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 800115e:	2113      	movs	r1, #19
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff fd75 	bl	8000c50 <SX1278_SPIRead>
 8001166:	4603      	mov	r3, r0
 8001168:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f103 0217 	add.w	r2, r3, #23
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	2100      	movs	r1, #0
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff fdb3 	bl	8000ce0 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	7bfa      	ldrb	r2, [r7, #15]
 800117e:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff ff51 	bl	800102a <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8001196:	b580      	push	{r7, lr}
 8001198:	b086      	sub	sp, #24
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	460b      	mov	r3, r1
 80011a0:	607a      	str	r2, [r7, #4]
 80011a2:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	7afa      	ldrb	r2, [r7, #11]
 80011a8:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 80011aa:	68f8      	ldr	r0, [r7, #12]
 80011ac:	f7ff fe0c 	bl	8000dc8 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 80011b0:	2287      	movs	r2, #135	; 0x87
 80011b2:	214d      	movs	r1, #77	; 0x4d
 80011b4:	68f8      	ldr	r0, [r7, #12]
 80011b6:	f7ff fd6a 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 80011ba:	2200      	movs	r2, #0
 80011bc:	2124      	movs	r1, #36	; 0x24
 80011be:	68f8      	ldr	r0, [r7, #12]
 80011c0:	f7ff fd65 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 80011c4:	2241      	movs	r2, #65	; 0x41
 80011c6:	2140      	movs	r1, #64	; 0x40
 80011c8:	68f8      	ldr	r0, [r7, #12]
 80011ca:	f7ff fd60 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80011ce:	68f8      	ldr	r0, [r7, #12]
 80011d0:	f7ff ff2b 	bl	800102a <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 80011d4:	22f7      	movs	r2, #247	; 0xf7
 80011d6:	2111      	movs	r1, #17
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f7ff fd58 	bl	8000c8e <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 80011de:	7afb      	ldrb	r3, [r7, #11]
 80011e0:	461a      	mov	r2, r3
 80011e2:	2122      	movs	r1, #34	; 0x22
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	f7ff fd52 	bl	8000c8e <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 80011ea:	210e      	movs	r1, #14
 80011ec:	68f8      	ldr	r0, [r7, #12]
 80011ee:	f7ff fd2f 	bl	8000c50 <SX1278_SPIRead>
 80011f2:	4603      	mov	r3, r0
 80011f4:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 80011f6:	7dfb      	ldrb	r3, [r7, #23]
 80011f8:	461a      	mov	r2, r3
 80011fa:	210d      	movs	r1, #13
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f7ff fd46 	bl	8000c8e <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 8001202:	2122      	movs	r1, #34	; 0x22
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f7ff fd23 	bl	8000c50 <SX1278_SPIRead>
 800120a:	4603      	mov	r3, r0
 800120c:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 800120e:	7dba      	ldrb	r2, [r7, #22]
 8001210:	7afb      	ldrb	r3, [r7, #11]
 8001212:	429a      	cmp	r2, r3
 8001214:	d104      	bne.n	8001220 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2202      	movs	r2, #2
 800121a:	759a      	strb	r2, [r3, #22]
			return 1;
 800121c:	2301      	movs	r3, #1
 800121e:	e00e      	b.n	800123e <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3b01      	subs	r3, #1
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1ea      	bne.n	8001202 <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f000 f8c6 	bl	80013c2 <SX1278_hw_Reset>
			SX1278_config(module);
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f7ff fdc6 	bl	8000dc8 <SX1278_config>
			return 0;
 800123c:	2300      	movs	r3, #0
		}
	}
}
 800123e:	4618      	mov	r0, r3
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8001246:	b580      	push	{r7, lr}
 8001248:	b084      	sub	sp, #16
 800124a:	af00      	add	r7, sp, #0
 800124c:	60f8      	str	r0, [r7, #12]
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	603b      	str	r3, [r7, #0]
 8001252:	4613      	mov	r3, r2
 8001254:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	68ba      	ldr	r2, [r7, #8]
 800125a:	2100      	movs	r1, #0
 800125c:	68f8      	ldr	r0, [r7, #12]
 800125e:	f7ff fd78 	bl	8000d52 <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8001262:	228b      	movs	r2, #139	; 0x8b
 8001264:	2101      	movs	r1, #1
 8001266:	68f8      	ldr	r0, [r7, #12]
 8001268:	f7ff fd11 	bl	8000c8e <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f000 f91b 	bl	80014ac <SX1278_hw_GetDIO0>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00b      	beq.n	8001294 <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 800127c:	2112      	movs	r1, #18
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f7ff fce6 	bl	8000c50 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8001284:	68f8      	ldr	r0, [r7, #12]
 8001286:	f7ff fed0 	bl	800102a <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 800128a:	68f8      	ldr	r0, [r7, #12]
 800128c:	f7ff fea0 	bl	8000fd0 <SX1278_standby>
			return 1;
 8001290:	2301      	movs	r3, #1
 8001292:	e013      	b.n	80012bc <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	3b01      	subs	r3, #1
 8001298:	603b      	str	r3, [r7, #0]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d109      	bne.n	80012b4 <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 f88c 	bl	80013c2 <SX1278_hw_Reset>
			SX1278_config(module);
 80012aa:	68f8      	ldr	r0, [r7, #12]
 80012ac:	f7ff fd8c 	bl	8000dc8 <SX1278_config>
			return 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e003      	b.n	80012bc <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 80012b4:	2001      	movs	r0, #1
 80012b6:	f000 f8ee 	bl	8001496 <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80012ba:	e7d7      	b.n	800126c <SX1278_LoRaTxPacket+0x26>
	}
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 f848 	bl	800136a <SX1278_hw_init>
	module->frequency = frequency;
 80012da:	68f9      	ldr	r1, [r7, #12]
 80012dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012e0:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	7e3a      	ldrb	r2, [r7, #24]
 80012e8:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	7f3a      	ldrb	r2, [r7, #28]
 80012ee:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012f6:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80012fe:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001306:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800130e:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 8001310:	68f8      	ldr	r0, [r7, #12]
 8001312:	f7ff fd59 	bl	8000dc8 <SX1278_config>
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 800131e:	b580      	push	{r7, lr}
 8001320:	b084      	sub	sp, #16
 8001322:	af00      	add	r7, sp, #0
 8001324:	60f8      	str	r0, [r7, #12]
 8001326:	60b9      	str	r1, [r7, #8]
 8001328:	4613      	mov	r3, r2
 800132a:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8001332:	79fa      	ldrb	r2, [r7, #7]
 8001334:	429a      	cmp	r2, r3
 8001336:	d003      	beq.n	8001340 <SX1278_read+0x22>
		length = module->readBytes;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 800133e:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	3317      	adds	r3, #23
 8001344:	79fa      	ldrb	r2, [r7, #7]
 8001346:	4619      	mov	r1, r3
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f002 f9a7 	bl	800369c <memcpy>
	rxBuf[length] = '\0';
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	68ba      	ldr	r2, [r7, #8]
 8001352:	4413      	add	r3, r2
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2200      	movs	r2, #0
 800135c:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 8001360:	79fb      	ldrb	r3, [r7, #7]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <SX1278_hw_init>:
#include "SX1278_hw.h"
#include <string.h>
#include "main.h"


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8001372:	2101      	movs	r1, #1
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 f80d 	bl	8001394 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6858      	ldr	r0, [r3, #4]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	b29b      	uxth	r3, r3
 8001384:	2201      	movs	r2, #1
 8001386:	4619      	mov	r1, r3
 8001388:	f001 f8f9 	bl	800257e <HAL_GPIO_WritePin>
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6958      	ldr	r0, [r3, #20]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	691b      	ldr	r3, [r3, #16]
 80013a6:	b299      	uxth	r1, r3
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	bf0c      	ite	eq
 80013ae:	2301      	moveq	r3, #1
 80013b0:	2300      	movne	r3, #0
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	461a      	mov	r2, r3
 80013b6:	f001 f8e2 	bl	800257e <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 80013ca:	2101      	movs	r1, #1
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff ffe1 	bl	8001394 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6858      	ldr	r0, [r3, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	2200      	movs	r2, #0
 80013de:	4619      	mov	r1, r3
 80013e0:	f001 f8cd 	bl	800257e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 80013e4:	2001      	movs	r0, #1
 80013e6:	f000 f856 	bl	8001496 <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6858      	ldr	r0, [r3, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	2201      	movs	r2, #1
 80013f6:	4619      	mov	r1, r3
 80013f8:	f001 f8c1 	bl	800257e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 80013fc:	2064      	movs	r0, #100	; 0x64
 80013fe:	f000 f84a 	bl	8001496 <SX1278_hw_DelayMs>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
 8001412:	460b      	mov	r3, r1
 8001414:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8001416:	2100      	movs	r1, #0
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff ffbb 	bl	8001394 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6998      	ldr	r0, [r3, #24]
 8001422:	1cf9      	adds	r1, r7, #3
 8001424:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001428:	2201      	movs	r2, #1
 800142a:	f001 fd65 	bl	8002ef8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800142e:	bf00      	nop
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	4618      	mov	r0, r3
 8001436:	f002 f852 	bl	80034de <HAL_SPI_GetState>
 800143a:	4603      	mov	r3, r0
 800143c:	2b01      	cmp	r3, #1
 800143e:	d1f7      	bne.n	8001430 <SX1278_hw_SPICommand+0x26>
		;
}
 8001440:	bf00      	nop
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af02      	add	r7, sp, #8
 8001450:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8001452:	2300      	movs	r3, #0
 8001454:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8001456:	2300      	movs	r3, #0
 8001458:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 800145a:	2100      	movs	r1, #0
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ff99 	bl	8001394 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6998      	ldr	r0, [r3, #24]
 8001466:	f107 020e 	add.w	r2, r7, #14
 800146a:	f107 010f 	add.w	r1, r7, #15
 800146e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	2301      	movs	r3, #1
 8001476:	f001 fe82 	bl	800317e <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800147a:	bf00      	nop
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	4618      	mov	r0, r3
 8001482:	f002 f82c 	bl	80034de <HAL_SPI_GetState>
 8001486:	4603      	mov	r3, r0
 8001488:	2b01      	cmp	r3, #1
 800148a:	d1f7      	bne.n	800147c <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 800148c:	7bbb      	ldrb	r3, [r7, #14]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 fbca 	bl	8001c38 <HAL_Delay>
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68da      	ldr	r2, [r3, #12]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	b29b      	uxth	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	4610      	mov	r0, r2
 80014c2:	f001 f845 	bl	8002550 <HAL_GPIO_ReadPin>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	bf0c      	ite	eq
 80014cc:	2301      	moveq	r3, #1
 80014ce:	2300      	movne	r3, #0
 80014d0:	b2db      	uxtb	r3, r3
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <LORA_IF_GetFragment_Firmware>:
#include "SX1278.h"
#include "BL_Program.h"

uint8_t counter ;
LoRa_Return_t  LORA_IF_GetFragment_Firmware(SX1278_t *module , uint8_t* buffer_packet ,uint8_t* buffer_flashing_data ,
		uint8_t* buffer_resp ,uint8_t addr , uint8_t no ,uint8_t ACK_resp ){
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	603b      	str	r3, [r7, #0]
	counter = 0 ;
 80014ea:	4b25      	ldr	r3, [pc, #148]	; (8001580 <LORA_IF_GetFragment_Firmware+0xa4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	701a      	strb	r2, [r3, #0]
	//clear data buffer
	clearDataBuffer((uint8_t*) buffer_resp,8);
 80014f0:	2108      	movs	r1, #8
 80014f2:	6838      	ldr	r0, [r7, #0]
 80014f4:	f000 fa41 	bl	800197a <clearDataBuffer>
	buffer_resp[0] = ADDR_UNICAST;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	2211      	movs	r2, #17
 80014fc:	701a      	strb	r2, [r3, #0]
	buffer_resp[1] = addr;
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	3301      	adds	r3, #1
 8001502:	7e3a      	ldrb	r2, [r7, #24]
 8001504:	701a      	strb	r2, [r3, #0]
	buffer_resp[2] = no;
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	3302      	adds	r3, #2
 800150a:	7f3a      	ldrb	r2, [r7, #28]
 800150c:	701a      	strb	r2, [r3, #0]
	buffer_resp[3] = ACK_resp;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	3303      	adds	r3, #3
 8001512:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001516:	701a      	strb	r2, [r3, #0]
	while(1){
		/* Configuration LoRa to Receive firmware*/
		ret = SX1278_LoRaEntryRx(module, DATA_LENGTH_FW, MAX_TIME_OUT);
 8001518:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800151c:	2180      	movs	r1, #128	; 0x80
 800151e:	68f8      	ldr	r0, [r7, #12]
 8001520:	f7ff fd90 	bl	8001044 <SX1278_LoRaEntryRx>
 8001524:	4603      	mov	r3, r0
 8001526:	b2da      	uxtb	r2, r3
 8001528:	4b16      	ldr	r3, [pc, #88]	; (8001584 <LORA_IF_GetFragment_Firmware+0xa8>)
 800152a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(100);
 800152c:	2064      	movs	r0, #100	; 0x64
 800152e:	f000 fb83 	bl	8001c38 <HAL_Delay>
		ret = SX1278_LoRaRxPacket(module);
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	f7ff fdeb 	bl	800110e <SX1278_LoRaRxPacket>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	4b11      	ldr	r3, [pc, #68]	; (8001584 <LORA_IF_GetFragment_Firmware+0xa8>)
 800153e:	701a      	strb	r2, [r3, #0]
		if ( ret > 0 ) {
 8001540:	4b10      	ldr	r3, [pc, #64]	; (8001584 <LORA_IF_GetFragment_Firmware+0xa8>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00b      	beq.n	8001560 <LORA_IF_GetFragment_Firmware+0x84>
			ret = SX1278_read(module, (uint8_t*) buffer_packet, ret);
 8001548:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <LORA_IF_GetFragment_Firmware+0xa8>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	461a      	mov	r2, r3
 800154e:	68b9      	ldr	r1, [r7, #8]
 8001550:	68f8      	ldr	r0, [r7, #12]
 8001552:	f7ff fee4 	bl	800131e <SX1278_read>
 8001556:	4603      	mov	r3, r0
 8001558:	461a      	mov	r2, r3
 800155a:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <LORA_IF_GetFragment_Firmware+0xa8>)
 800155c:	701a      	strb	r2, [r3, #0]
 800155e:	e7db      	b.n	8001518 <LORA_IF_GetFragment_Firmware+0x3c>
				copy_Array_BL((uint8_t*) buffer_flashing_data ,(uint8_t*) buffer_packet, 128);
				return FL_FRAGMENT_FIRMWARE ;
			}
		}
		else{
			counter++;
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <LORA_IF_GetFragment_Firmware+0xa4>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	b2da      	uxtb	r2, r3
 8001568:	4b05      	ldr	r3, [pc, #20]	; (8001580 <LORA_IF_GetFragment_Firmware+0xa4>)
 800156a:	701a      	strb	r2, [r3, #0]
			/* counter to retry connect until get resp signal */
			if(counter == 100){
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <LORA_IF_GetFragment_Firmware+0xa4>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b64      	cmp	r3, #100	; 0x64
 8001572:	d1d1      	bne.n	8001518 <LORA_IF_GetFragment_Firmware+0x3c>
					return LORA_TIMEOUT;
 8001574:	2303      	movs	r3, #3
			}
		}
	}
	return 0;
}
 8001576:	4618      	mov	r0, r3
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000140 	.word	0x20000140
 8001584:	200002e0 	.word	0x200002e0

08001588 <LORA_IF_GetData_Frame>:


uint8_t LORA_IF_GetData_Frame(SX1278_t *module , uint8_t* buffer , uint8_t ret , uint32_t timeout , uint8_t length ){
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	4613      	mov	r3, r2
 8001596:	71fb      	strb	r3, [r7, #7]
    ret = SX1278_LoRaEntryRx(module, length, timeout);
 8001598:	7e3b      	ldrb	r3, [r7, #24]
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	4619      	mov	r1, r3
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f7ff fd50 	bl	8001044 <SX1278_LoRaEntryRx>
 80015a4:	4603      	mov	r3, r0
 80015a6:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(100);
 80015a8:	2064      	movs	r0, #100	; 0x64
 80015aa:	f000 fb45 	bl	8001c38 <HAL_Delay>
	ret = SX1278_LoRaRxPacket(module);
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	f7ff fdad 	bl	800110e <SX1278_LoRaRxPacket>
 80015b4:	4603      	mov	r3, r0
 80015b6:	71fb      	strb	r3, [r7, #7]
	if ( ret > 0 ) {
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d007      	beq.n	80015ce <LORA_IF_GetData_Frame+0x46>
		ret = SX1278_read(module, (uint8_t*) buffer, ret);
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	461a      	mov	r2, r3
 80015c2:	68b9      	ldr	r1, [r7, #8]
 80015c4:	68f8      	ldr	r0, [r7, #12]
 80015c6:	f7ff feaa 	bl	800131e <SX1278_read>
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
		if(buffer[0] == ADDR_MASTER)
			return buffer[1];
	}
    return 0;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <LORA_IF_Stransmit_Request>:
//    ret = SX1278_LoRaEntryTx(module, length , timeout);
//	ret = SX1278_LoRaTxPacket(module, (uint8_t*) buffer, length, timeout);
//	return LORA_OKE;
//}
LoRa_Return_t LORA_IF_Stransmit_Request(SX1278_t *module , uint8_t *buffer_req , uint8_t* buffer_resp ,
		uint8_t ret, uint8_t addr ,uint8_t ACK_req , uint8_t ACK_resp){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af02      	add	r7, sp, #8
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
 80015e4:	70fb      	strb	r3, [r7, #3]
	uint8_t counter = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	75fb      	strb	r3, [r7, #23]
	buffer_req[0] = addr;
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	f897 2020 	ldrb.w	r2, [r7, #32]
 80015f0:	701a      	strb	r2, [r3, #0]
	buffer_req[1] = ACK_req;
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	3301      	adds	r3, #1
 80015f6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80015fa:	701a      	strb	r2, [r3, #0]
	while(1){
	 ret = SX1278_LoRaEntryTx(module, 16  , MAX_TIME_OUT);
 80015fc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001600:	2110      	movs	r1, #16
 8001602:	68f8      	ldr	r0, [r7, #12]
 8001604:	f7ff fdc7 	bl	8001196 <SX1278_LoRaEntryTx>
 8001608:	4603      	mov	r3, r0
 800160a:	70fb      	strb	r3, [r7, #3]
	 ret = SX1278_LoRaTxPacket(module, (uint8_t*) buffer_req, 16, MAX_TIME_OUT);
 800160c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001610:	2210      	movs	r2, #16
 8001612:	68b9      	ldr	r1, [r7, #8]
 8001614:	68f8      	ldr	r0, [r7, #12]
 8001616:	f7ff fe16 	bl	8001246 <SX1278_LoRaTxPacket>
 800161a:	4603      	mov	r3, r0
 800161c:	70fb      	strb	r3, [r7, #3]
	 if(ret){
 800161e:	78fb      	ldrb	r3, [r7, #3]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d013      	beq.n	800164c <LORA_IF_Stransmit_Request+0x74>
		/*Read the first Frame
		 *counter to retry connect until get resp signal
		 */
		if(LORA_IF_GetData_Frame(module ,(uint8_t*) buffer_resp , ret , MAX_TIME_OUT , 16 ) == ACK_resp){
 8001624:	78fa      	ldrb	r2, [r7, #3]
 8001626:	2310      	movs	r3, #16
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	68f8      	ldr	r0, [r7, #12]
 8001632:	f7ff ffa9 	bl	8001588 <LORA_IF_GetData_Frame>
 8001636:	4603      	mov	r3, r0
 8001638:	461a      	mov	r2, r3
 800163a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800163e:	4293      	cmp	r3, r2
 8001640:	d101      	bne.n	8001646 <LORA_IF_Stransmit_Request+0x6e>
			return LORA_OKE ;
 8001642:	2300      	movs	r3, #0
 8001644:	e006      	b.n	8001654 <LORA_IF_Stransmit_Request+0x7c>
		}
		else counter++;
 8001646:	7dfb      	ldrb	r3, [r7, #23]
 8001648:	3301      	adds	r3, #1
 800164a:	75fb      	strb	r3, [r7, #23]
	 }
	 if(counter == MAX_TRY_REQ){
 800164c:	7dfb      	ldrb	r3, [r7, #23]
 800164e:	2b0a      	cmp	r3, #10
 8001650:	d1d4      	bne.n	80015fc <LORA_IF_Stransmit_Request+0x24>
		 return LORA_TIMEOUT;
 8001652:	2303      	movs	r3, #3
	 }
	}

}
 8001654:	4618      	mov	r0, r3
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <LORA_IF_Stransmit_Response>:

LoRa_Return_t LORA_IF_Stransmit_Response(SX1278_t *module , uint8_t *buffer_req , uint8_t* buffer_resp ,
		uint8_t ret, uint8_t addr ,uint8_t ACK_req , uint8_t ACK_resp){
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	; 0x28
 8001660:	af04      	add	r7, sp, #16
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	70fb      	strb	r3, [r7, #3]
	uint8_t counter = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	75fb      	strb	r3, [r7, #23]
	while(1){
		if((LORA_IF_GetData_Frame(module ,(uint8_t*) buffer_resp , ret , MAX_TIME_OUT , 16 ) == ACK_resp)){
 800166e:	78fa      	ldrb	r2, [r7, #3]
 8001670:	2310      	movs	r3, #16
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	f7ff ff84 	bl	8001588 <LORA_IF_GetData_Frame>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001688:	4293      	cmp	r3, r2
 800168a:	d101      	bne.n	8001690 <LORA_IF_Stransmit_Response+0x34>
			return LORA_OKE;
 800168c:	2300      	movs	r3, #0
 800168e:	e019      	b.n	80016c4 <LORA_IF_Stransmit_Response+0x68>
		}
		else {
			counter++;
 8001690:	7dfb      	ldrb	r3, [r7, #23]
 8001692:	3301      	adds	r3, #1
 8001694:	75fb      	strb	r3, [r7, #23]
			/* counter to retry connect until get resp signal */
			if(counter == MAX_TRY_REQ){
 8001696:	7dfb      	ldrb	r3, [r7, #23]
 8001698:	2b0a      	cmp	r3, #10
 800169a:	d1e8      	bne.n	800166e <LORA_IF_Stransmit_Response+0x12>
				if(LORA_IF_Stransmit_Request(module,(uint8_t* ) buffer_req,(uint8_t* ) buffer_resp, ret, addr, ACK_req, ACK_resp) == LORA_TIMEOUT){
 800169c:	78fa      	ldrb	r2, [r7, #3]
 800169e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016a2:	9302      	str	r3, [sp, #8]
 80016a4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	4613      	mov	r3, r2
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	68b9      	ldr	r1, [r7, #8]
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f7ff ff8e 	bl	80015d8 <LORA_IF_Stransmit_Request>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b03      	cmp	r3, #3
 80016c0:	d1d5      	bne.n	800166e <LORA_IF_Stransmit_Response+0x12>
					return LORA_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
				}
			}

		}
	}
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3718      	adds	r7, #24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016cc:	b5b0      	push	{r4, r5, r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d2:	f000 fa31 	bl	8001b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d6:	f000 f84b 	bl	8001770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016da:	f000 f8c7 	bl	800186c <MX_GPIO_Init>
  //MX_IWDG_Init();
  MX_SPI1_Init();
 80016de:	f000 f88f 	bl	8001800 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  //initialize LoRa module
  SX1278_hw.dio0.port = DIO0_GPIO_Port;
 80016e2:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <main+0x84>)
 80016e4:	4a1b      	ldr	r2, [pc, #108]	; (8001754 <main+0x88>)
 80016e6:	60da      	str	r2, [r3, #12]
  SX1278_hw.dio0.pin = DIO0_Pin;
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <main+0x84>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	609a      	str	r2, [r3, #8]
  SX1278_hw.nss.port = NSS_GPIO_Port;
 80016ee:	4b18      	ldr	r3, [pc, #96]	; (8001750 <main+0x84>)
 80016f0:	4a19      	ldr	r2, [pc, #100]	; (8001758 <main+0x8c>)
 80016f2:	615a      	str	r2, [r3, #20]
  SX1278_hw.nss.pin = NSS_Pin;
 80016f4:	4b16      	ldr	r3, [pc, #88]	; (8001750 <main+0x84>)
 80016f6:	2210      	movs	r2, #16
 80016f8:	611a      	str	r2, [r3, #16]
  SX1278_hw.reset.port = RESET_GPIO_Port;
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <main+0x84>)
 80016fc:	4a15      	ldr	r2, [pc, #84]	; (8001754 <main+0x88>)
 80016fe:	605a      	str	r2, [r3, #4]
  SX1278_hw.reset.pin = RESET_Pin;
 8001700:	4b13      	ldr	r3, [pc, #76]	; (8001750 <main+0x84>)
 8001702:	2202      	movs	r2, #2
 8001704:	601a      	str	r2, [r3, #0]
  SX1278_hw.spi = &hspi1;
 8001706:	4b12      	ldr	r3, [pc, #72]	; (8001750 <main+0x84>)
 8001708:	4a14      	ldr	r2, [pc, #80]	; (800175c <main+0x90>)
 800170a:	619a      	str	r2, [r3, #24]
  SX1278.hw = &SX1278_hw;
 800170c:	4b14      	ldr	r3, [pc, #80]	; (8001760 <main+0x94>)
 800170e:	4a10      	ldr	r2, [pc, #64]	; (8001750 <main+0x84>)
 8001710:	601a      	str	r2, [r3, #0]
  SX1278_init(&SX1278, SX1278_BASE_FREQUENCY_410MHZ+ chanel*FREQUENCY_1MHZ, SX1278_POWER_17DBM, SX1278_LORA_SF_7,
 8001712:	4b14      	ldr	r3, [pc, #80]	; (8001764 <main+0x98>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	461a      	mov	r2, r3
 8001718:	4b13      	ldr	r3, [pc, #76]	; (8001768 <main+0x9c>)
 800171a:	fb03 f202 	mul.w	r2, r3, r2
 800171e:	4b13      	ldr	r3, [pc, #76]	; (800176c <main+0xa0>)
 8001720:	4413      	add	r3, r2
 8001722:	17da      	asrs	r2, r3, #31
 8001724:	461c      	mov	r4, r3
 8001726:	4615      	mov	r5, r2
 8001728:	2380      	movs	r3, #128	; 0x80
 800172a:	9305      	str	r3, [sp, #20]
 800172c:	2300      	movs	r3, #0
 800172e:	9304      	str	r3, [sp, #16]
 8001730:	2303      	movs	r3, #3
 8001732:	9303      	str	r3, [sp, #12]
 8001734:	2309      	movs	r3, #9
 8001736:	9302      	str	r3, [sp, #8]
 8001738:	2301      	movs	r3, #1
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	2301      	movs	r3, #1
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	4622      	mov	r2, r4
 8001742:	462b      	mov	r3, r5
 8001744:	4806      	ldr	r0, [pc, #24]	; (8001760 <main+0x94>)
 8001746:	f7ff fdbd 	bl	80012c4 <SX1278_init>
  SX1278_LORA_BW_500KHZ, SX1278_LORA_CR_4_8, SX1278_LORA_CRC_EN, 128);

  BL_voidBootLoader_Init();
 800174a:	f7fe fe8d 	bl	8000468 <BL_voidBootLoader_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800174e:	e7fe      	b.n	800174e <main+0x82>
 8001750:	200001a8 	.word	0x200001a8
 8001754:	40010c00 	.word	0x40010c00
 8001758:	40010800 	.word	0x40010800
 800175c:	20000150 	.word	0x20000150
 8001760:	200001c8 	.word	0x200001c8
 8001764:	20000000 	.word	0x20000000
 8001768:	000f4240 	.word	0x000f4240
 800176c:	18701a80 	.word	0x18701a80

08001770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	; 0x40
 8001774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001776:	f107 0318 	add.w	r3, r7, #24
 800177a:	2228      	movs	r2, #40	; 0x28
 800177c:	2100      	movs	r1, #0
 800177e:	4618      	mov	r0, r3
 8001780:	f001 ff60 	bl	8003644 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]
 8001790:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001792:	2309      	movs	r3, #9
 8001794:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800179a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a0:	2301      	movs	r3, #1
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80017a4:	2301      	movs	r3, #1
 80017a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017a8:	2302      	movs	r3, #2
 80017aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017b2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b8:	f107 0318 	add.w	r3, r7, #24
 80017bc:	4618      	mov	r0, r3
 80017be:	f000 ff39 	bl	8002634 <HAL_RCC_OscConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80017c8:	f000 f8d2 	bl	8001970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017cc:	230f      	movs	r3, #15
 80017ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d0:	2302      	movs	r3, #2
 80017d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017e2:	1d3b      	adds	r3, r7, #4
 80017e4:	2102      	movs	r1, #2
 80017e6:	4618      	mov	r0, r3
 80017e8:	f001 f9a6 	bl	8002b38 <HAL_RCC_ClockConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80017f2:	f000 f8bd 	bl	8001970 <Error_Handler>
  }
}
 80017f6:	bf00      	nop
 80017f8:	3740      	adds	r7, #64	; 0x40
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001804:	4b17      	ldr	r3, [pc, #92]	; (8001864 <MX_SPI1_Init+0x64>)
 8001806:	4a18      	ldr	r2, [pc, #96]	; (8001868 <MX_SPI1_Init+0x68>)
 8001808:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800180a:	4b16      	ldr	r3, [pc, #88]	; (8001864 <MX_SPI1_Init+0x64>)
 800180c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001810:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001812:	4b14      	ldr	r3, [pc, #80]	; (8001864 <MX_SPI1_Init+0x64>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001818:	4b12      	ldr	r3, [pc, #72]	; (8001864 <MX_SPI1_Init+0x64>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800181e:	4b11      	ldr	r3, [pc, #68]	; (8001864 <MX_SPI1_Init+0x64>)
 8001820:	2200      	movs	r2, #0
 8001822:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001824:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <MX_SPI1_Init+0x64>)
 8001826:	2200      	movs	r2, #0
 8001828:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800182a:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <MX_SPI1_Init+0x64>)
 800182c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001830:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001832:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <MX_SPI1_Init+0x64>)
 8001834:	2210      	movs	r2, #16
 8001836:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001838:	4b0a      	ldr	r3, [pc, #40]	; (8001864 <MX_SPI1_Init+0x64>)
 800183a:	2200      	movs	r2, #0
 800183c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <MX_SPI1_Init+0x64>)
 8001840:	2200      	movs	r2, #0
 8001842:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001844:	4b07      	ldr	r3, [pc, #28]	; (8001864 <MX_SPI1_Init+0x64>)
 8001846:	2200      	movs	r2, #0
 8001848:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <MX_SPI1_Init+0x64>)
 800184c:	220a      	movs	r2, #10
 800184e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001850:	4804      	ldr	r0, [pc, #16]	; (8001864 <MX_SPI1_Init+0x64>)
 8001852:	f001 facd 	bl	8002df0 <HAL_SPI_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800185c:	f000 f888 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000150 	.word	0x20000150
 8001868:	40013000 	.word	0x40013000

0800186c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	f107 0310 	add.w	r3, r7, #16
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001880:	4b37      	ldr	r3, [pc, #220]	; (8001960 <MX_GPIO_Init+0xf4>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	4a36      	ldr	r2, [pc, #216]	; (8001960 <MX_GPIO_Init+0xf4>)
 8001886:	f043 0310 	orr.w	r3, r3, #16
 800188a:	6193      	str	r3, [r2, #24]
 800188c:	4b34      	ldr	r3, [pc, #208]	; (8001960 <MX_GPIO_Init+0xf4>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	f003 0310 	and.w	r3, r3, #16
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001898:	4b31      	ldr	r3, [pc, #196]	; (8001960 <MX_GPIO_Init+0xf4>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	4a30      	ldr	r2, [pc, #192]	; (8001960 <MX_GPIO_Init+0xf4>)
 800189e:	f043 0320 	orr.w	r3, r3, #32
 80018a2:	6193      	str	r3, [r2, #24]
 80018a4:	4b2e      	ldr	r3, [pc, #184]	; (8001960 <MX_GPIO_Init+0xf4>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	f003 0320 	and.w	r3, r3, #32
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b0:	4b2b      	ldr	r3, [pc, #172]	; (8001960 <MX_GPIO_Init+0xf4>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4a2a      	ldr	r2, [pc, #168]	; (8001960 <MX_GPIO_Init+0xf4>)
 80018b6:	f043 0304 	orr.w	r3, r3, #4
 80018ba:	6193      	str	r3, [r2, #24]
 80018bc:	4b28      	ldr	r3, [pc, #160]	; (8001960 <MX_GPIO_Init+0xf4>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c8:	4b25      	ldr	r3, [pc, #148]	; (8001960 <MX_GPIO_Init+0xf4>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	4a24      	ldr	r2, [pc, #144]	; (8001960 <MX_GPIO_Init+0xf4>)
 80018ce:	f043 0308 	orr.w	r3, r3, #8
 80018d2:	6193      	str	r3, [r2, #24]
 80018d4:	4b22      	ldr	r3, [pc, #136]	; (8001960 <MX_GPIO_Init+0xf4>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	603b      	str	r3, [r7, #0]
 80018de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018e6:	481f      	ldr	r0, [pc, #124]	; (8001964 <MX_GPIO_Init+0xf8>)
 80018e8:	f000 fe49 	bl	800257e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2110      	movs	r1, #16
 80018f0:	481d      	ldr	r0, [pc, #116]	; (8001968 <MX_GPIO_Init+0xfc>)
 80018f2:	f000 fe44 	bl	800257e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIO0_Pin|RESET_Pin|MODE_Pin, GPIO_PIN_RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2107      	movs	r1, #7
 80018fa:	481c      	ldr	r0, [pc, #112]	; (800196c <MX_GPIO_Init+0x100>)
 80018fc:	f000 fe3f 	bl	800257e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001900:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001904:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001906:	2301      	movs	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	2302      	movs	r3, #2
 8001910:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001912:	f107 0310 	add.w	r3, r7, #16
 8001916:	4619      	mov	r1, r3
 8001918:	4812      	ldr	r0, [pc, #72]	; (8001964 <MX_GPIO_Init+0xf8>)
 800191a:	f000 fc95 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 800191e:	2310      	movs	r3, #16
 8001920:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001922:	2301      	movs	r3, #1
 8001924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2302      	movs	r3, #2
 800192c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 800192e:	f107 0310 	add.w	r3, r7, #16
 8001932:	4619      	mov	r1, r3
 8001934:	480c      	ldr	r0, [pc, #48]	; (8001968 <MX_GPIO_Init+0xfc>)
 8001936:	f000 fc87 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin RESET_Pin MODE_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|RESET_Pin|MODE_Pin;
 800193a:	2307      	movs	r3, #7
 800193c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	2301      	movs	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2302      	movs	r3, #2
 8001948:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194a:	f107 0310 	add.w	r3, r7, #16
 800194e:	4619      	mov	r1, r3
 8001950:	4806      	ldr	r0, [pc, #24]	; (800196c <MX_GPIO_Init+0x100>)
 8001952:	f000 fc79 	bl	8002248 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001956:	bf00      	nop
 8001958:	3720      	adds	r7, #32
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	40011000 	.word	0x40011000
 8001968:	40010800 	.word	0x40010800
 800196c:	40010c00 	.word	0x40010c00

08001970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001978:	e7fe      	b.n	8001978 <Error_Handler+0x8>

0800197a <clearDataBuffer>:
	for(uint8 i = 0 ; i < size ; i++){
		*(a++) = *(prtB++);
	}
}

Return_Operation_t clearDataBuffer(uint8 *buffer , uint32 buffer_size){
 800197a:	b580      	push	{r7, lr}
 800197c:	b082      	sub	sp, #8
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
 8001982:	6039      	str	r1, [r7, #0]
	// Clear buffer size
	memset(buffer, 0xFF, buffer_size);
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	21ff      	movs	r1, #255	; 0xff
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f001 fe5b 	bl	8003644 <memset>
	return DONE;
 800198e:	2301      	movs	r3, #1
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800199e:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <HAL_MspInit+0x5c>)
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	4a14      	ldr	r2, [pc, #80]	; (80019f4 <HAL_MspInit+0x5c>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6193      	str	r3, [r2, #24]
 80019aa:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <HAL_MspInit+0x5c>)
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <HAL_MspInit+0x5c>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	4a0e      	ldr	r2, [pc, #56]	; (80019f4 <HAL_MspInit+0x5c>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c0:	61d3      	str	r3, [r2, #28]
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <HAL_MspInit+0x5c>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019ce:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <HAL_MspInit+0x60>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <HAL_MspInit+0x60>)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40010000 	.word	0x40010000

080019fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0310 	add.w	r3, r7, #16
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a1b      	ldr	r2, [pc, #108]	; (8001a84 <HAL_SPI_MspInit+0x88>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d12f      	bne.n	8001a7c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <HAL_SPI_MspInit+0x8c>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	4a19      	ldr	r2, [pc, #100]	; (8001a88 <HAL_SPI_MspInit+0x8c>)
 8001a22:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a26:	6193      	str	r3, [r2, #24]
 8001a28:	4b17      	ldr	r3, [pc, #92]	; (8001a88 <HAL_SPI_MspInit+0x8c>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a34:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <HAL_SPI_MspInit+0x8c>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	4a13      	ldr	r2, [pc, #76]	; (8001a88 <HAL_SPI_MspInit+0x8c>)
 8001a3a:	f043 0304 	orr.w	r3, r3, #4
 8001a3e:	6193      	str	r3, [r2, #24]
 8001a40:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <HAL_SPI_MspInit+0x8c>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a4c:	23a0      	movs	r3, #160	; 0xa0
 8001a4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a50:	2302      	movs	r3, #2
 8001a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a54:	2303      	movs	r3, #3
 8001a56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	480b      	ldr	r0, [pc, #44]	; (8001a8c <HAL_SPI_MspInit+0x90>)
 8001a60:	f000 fbf2 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a64:	2340      	movs	r3, #64	; 0x40
 8001a66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0310 	add.w	r3, r7, #16
 8001a74:	4619      	mov	r1, r3
 8001a76:	4805      	ldr	r0, [pc, #20]	; (8001a8c <HAL_SPI_MspInit+0x90>)
 8001a78:	f000 fbe6 	bl	8002248 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001a7c:	bf00      	nop
 8001a7e:	3720      	adds	r7, #32
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40013000 	.word	0x40013000
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40010800 	.word	0x40010800

08001a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a94:	e7fe      	b.n	8001a94 <NMI_Handler+0x4>

08001a96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a9a:	e7fe      	b.n	8001a9a <HardFault_Handler+0x4>

08001a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa0:	e7fe      	b.n	8001aa0 <MemManage_Handler+0x4>

08001aa2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aa6:	e7fe      	b.n	8001aa6 <BusFault_Handler+0x4>

08001aa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aac:	e7fe      	b.n	8001aac <UsageFault_Handler+0x4>

08001aae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bc80      	pop	{r7}
 8001ab8:	4770      	bx	lr

08001aba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr

08001ac6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr

08001ad2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad6:	f000 f893 	bl	8001c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}

08001ade <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
	...

08001aec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aec:	f7ff fff7 	bl	8001ade <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001af0:	480b      	ldr	r0, [pc, #44]	; (8001b20 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001af2:	490c      	ldr	r1, [pc, #48]	; (8001b24 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001af4:	4a0c      	ldr	r2, [pc, #48]	; (8001b28 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001af8:	e002      	b.n	8001b00 <LoopCopyDataInit>

08001afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001afe:	3304      	adds	r3, #4

08001b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b04:	d3f9      	bcc.n	8001afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b06:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b08:	4c09      	ldr	r4, [pc, #36]	; (8001b30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b0c:	e001      	b.n	8001b12 <LoopFillZerobss>

08001b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b10:	3204      	adds	r2, #4

08001b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b14:	d3fb      	bcc.n	8001b0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b16:	f001 fd9d 	bl	8003654 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b1a:	f7ff fdd7 	bl	80016cc <main>
  bx lr
 8001b1e:	4770      	bx	lr
  ldr r0, =_sdata
 8001b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b24:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001b28:	08003724 	.word	0x08003724
  ldr r2, =_sbss
 8001b2c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001b30:	20000308 	.word	0x20000308

08001b34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b34:	e7fe      	b.n	8001b34 <ADC1_2_IRQHandler>
	...

08001b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b3c:	4b08      	ldr	r3, [pc, #32]	; (8001b60 <HAL_Init+0x28>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a07      	ldr	r2, [pc, #28]	; (8001b60 <HAL_Init+0x28>)
 8001b42:	f043 0310 	orr.w	r3, r3, #16
 8001b46:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b48:	2003      	movs	r0, #3
 8001b4a:	f000 f949 	bl	8001de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b4e:	200f      	movs	r0, #15
 8001b50:	f000 f826 	bl	8001ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b54:	f7ff ff20 	bl	8001998 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40022000 	.word	0x40022000

08001b64 <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001b68:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <HAL_DeInit+0x2c>)
 8001b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b6e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001b70:	4b07      	ldr	r3, [pc, #28]	; (8001b90 <HAL_DeInit+0x2c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <HAL_DeInit+0x2c>)
 8001b78:	f04f 32ff 	mov.w	r2, #4294967295
 8001b7c:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8001b7e:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <HAL_DeInit+0x2c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001b84:	f000 f806 	bl	8001b94 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40021000 	.word	0x40021000

08001b94 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <HAL_InitTick+0x54>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <HAL_InitTick+0x58>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 f935 	bl	8001e2e <HAL_SYSTICK_Config>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e00e      	b.n	8001bec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b0f      	cmp	r3, #15
 8001bd2:	d80a      	bhi.n	8001bea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bdc:	f000 f90b 	bl	8001df6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be0:	4a06      	ldr	r2, [pc, #24]	; (8001bfc <HAL_InitTick+0x5c>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e000      	b.n	8001bec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000004 	.word	0x20000004
 8001bf8:	2000000c 	.word	0x2000000c
 8001bfc:	20000008 	.word	0x20000008

08001c00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c04:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <HAL_IncTick+0x1c>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <HAL_IncTick+0x20>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	4a03      	ldr	r2, [pc, #12]	; (8001c20 <HAL_IncTick+0x20>)
 8001c12:	6013      	str	r3, [r2, #0]
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr
 8001c1c:	2000000c 	.word	0x2000000c
 8001c20:	200002e4 	.word	0x200002e4

08001c24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b02      	ldr	r3, [pc, #8]	; (8001c34 <HAL_GetTick+0x10>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	200002e4 	.word	0x200002e4

08001c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c40:	f7ff fff0 	bl	8001c24 <HAL_GetTick>
 8001c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c50:	d005      	beq.n	8001c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c52:	4b0a      	ldr	r3, [pc, #40]	; (8001c7c <HAL_Delay+0x44>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c5e:	bf00      	nop
 8001c60:	f7ff ffe0 	bl	8001c24 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d8f7      	bhi.n	8001c60 <HAL_Delay+0x28>
  {
  }
}
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	2000000c 	.word	0x2000000c

08001c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c90:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c96:	68ba      	ldr	r2, [r7, #8]
 8001c98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb2:	4a04      	ldr	r2, [pc, #16]	; (8001cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	60d3      	str	r3, [r2, #12]
}
 8001cb8:	bf00      	nop
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ccc:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	0a1b      	lsrs	r3, r3, #8
 8001cd2:	f003 0307 	and.w	r3, r3, #7
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	6039      	str	r1, [r7, #0]
 8001cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	db0a      	blt.n	8001d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	490c      	ldr	r1, [pc, #48]	; (8001d30 <__NVIC_SetPriority+0x4c>)
 8001cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d02:	0112      	lsls	r2, r2, #4
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	440b      	add	r3, r1
 8001d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d0c:	e00a      	b.n	8001d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	b2da      	uxtb	r2, r3
 8001d12:	4908      	ldr	r1, [pc, #32]	; (8001d34 <__NVIC_SetPriority+0x50>)
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	3b04      	subs	r3, #4
 8001d1c:	0112      	lsls	r2, r2, #4
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	440b      	add	r3, r1
 8001d22:	761a      	strb	r2, [r3, #24]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000e100 	.word	0xe000e100
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b089      	sub	sp, #36	; 0x24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f1c3 0307 	rsb	r3, r3, #7
 8001d52:	2b04      	cmp	r3, #4
 8001d54:	bf28      	it	cs
 8001d56:	2304      	movcs	r3, #4
 8001d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	2b06      	cmp	r3, #6
 8001d60:	d902      	bls.n	8001d68 <NVIC_EncodePriority+0x30>
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3b03      	subs	r3, #3
 8001d66:	e000      	b.n	8001d6a <NVIC_EncodePriority+0x32>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43da      	mvns	r2, r3
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d80:	f04f 31ff 	mov.w	r1, #4294967295
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8a:	43d9      	mvns	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d90:	4313      	orrs	r3, r2
         );
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3724      	adds	r7, #36	; 0x24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dac:	d301      	bcc.n	8001db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00f      	b.n	8001dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db2:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <SysTick_Config+0x40>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dba:	210f      	movs	r1, #15
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f7ff ff90 	bl	8001ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <SysTick_Config+0x40>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dca:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <SysTick_Config+0x40>)
 8001dcc:	2207      	movs	r2, #7
 8001dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	e000e010 	.word	0xe000e010

08001de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff49 	bl	8001c80 <__NVIC_SetPriorityGrouping>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	60b9      	str	r1, [r7, #8]
 8001e00:	607a      	str	r2, [r7, #4]
 8001e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e08:	f7ff ff5e 	bl	8001cc8 <__NVIC_GetPriorityGrouping>
 8001e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68b9      	ldr	r1, [r7, #8]
 8001e12:	6978      	ldr	r0, [r7, #20]
 8001e14:	f7ff ff90 	bl	8001d38 <NVIC_EncodePriority>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff5f 	bl	8001ce4 <__NVIC_SetPriority>
}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7ff ffb0 	bl	8001d9c <SysTick_Config>
 8001e3c:	4603      	mov	r3, r0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
	...

08001e48 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4a:	b087      	sub	sp, #28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001e62:	4b2f      	ldr	r3, [pc, #188]	; (8001f20 <HAL_FLASH_Program+0xd8>)
 8001e64:	7e1b      	ldrb	r3, [r3, #24]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d101      	bne.n	8001e6e <HAL_FLASH_Program+0x26>
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	e054      	b.n	8001f18 <HAL_FLASH_Program+0xd0>
 8001e6e:	4b2c      	ldr	r3, [pc, #176]	; (8001f20 <HAL_FLASH_Program+0xd8>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001e74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e78:	f000 f8a8 	bl	8001fcc <FLASH_WaitForLastOperation>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001e80:	7dfb      	ldrb	r3, [r7, #23]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d144      	bne.n	8001f10 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d102      	bne.n	8001e92 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	757b      	strb	r3, [r7, #21]
 8001e90:	e007      	b.n	8001ea2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d102      	bne.n	8001e9e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	757b      	strb	r3, [r7, #21]
 8001e9c:	e001      	b.n	8001ea2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001e9e:	2304      	movs	r3, #4
 8001ea0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	75bb      	strb	r3, [r7, #22]
 8001ea6:	e02d      	b.n	8001f04 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001ea8:	7dbb      	ldrb	r3, [r7, #22]
 8001eaa:	005a      	lsls	r2, r3, #1
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	eb02 0c03 	add.w	ip, r2, r3
 8001eb2:	7dbb      	ldrb	r3, [r7, #22]
 8001eb4:	0119      	lsls	r1, r3, #4
 8001eb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001eba:	f1c1 0620 	rsb	r6, r1, #32
 8001ebe:	f1a1 0020 	sub.w	r0, r1, #32
 8001ec2:	fa22 f401 	lsr.w	r4, r2, r1
 8001ec6:	fa03 f606 	lsl.w	r6, r3, r6
 8001eca:	4334      	orrs	r4, r6
 8001ecc:	fa23 f000 	lsr.w	r0, r3, r0
 8001ed0:	4304      	orrs	r4, r0
 8001ed2:	fa23 f501 	lsr.w	r5, r3, r1
 8001ed6:	b2a3      	uxth	r3, r4
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4660      	mov	r0, ip
 8001edc:	f000 f85a 	bl	8001f94 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001ee0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ee4:	f000 f872 	bl	8001fcc <FLASH_WaitForLastOperation>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001eec:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <HAL_FLASH_Program+0xdc>)
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	4a0c      	ldr	r2, [pc, #48]	; (8001f24 <HAL_FLASH_Program+0xdc>)
 8001ef2:	f023 0301 	bic.w	r3, r3, #1
 8001ef6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001ef8:	7dfb      	ldrb	r3, [r7, #23]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d107      	bne.n	8001f0e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001efe:	7dbb      	ldrb	r3, [r7, #22]
 8001f00:	3301      	adds	r3, #1
 8001f02:	75bb      	strb	r3, [r7, #22]
 8001f04:	7dba      	ldrb	r2, [r7, #22]
 8001f06:	7d7b      	ldrb	r3, [r7, #21]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d3cd      	bcc.n	8001ea8 <HAL_FLASH_Program+0x60>
 8001f0c:	e000      	b.n	8001f10 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001f0e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <HAL_FLASH_Program+0xd8>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	761a      	strb	r2, [r3, #24]

  return status;
 8001f16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	371c      	adds	r7, #28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f20:	200002e8 	.word	0x200002e8
 8001f24:	40022000 	.word	0x40022000

08001f28 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f32:	4b0d      	ldr	r3, [pc, #52]	; (8001f68 <HAL_FLASH_Unlock+0x40>)
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00d      	beq.n	8001f5a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <HAL_FLASH_Unlock+0x40>)
 8001f40:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <HAL_FLASH_Unlock+0x44>)
 8001f42:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001f44:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <HAL_FLASH_Unlock+0x40>)
 8001f46:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <HAL_FLASH_Unlock+0x48>)
 8001f48:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f4a:	4b07      	ldr	r3, [pc, #28]	; (8001f68 <HAL_FLASH_Unlock+0x40>)
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bc80      	pop	{r7}
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	40022000 	.word	0x40022000
 8001f6c:	45670123 	.word	0x45670123
 8001f70:	cdef89ab 	.word	0xcdef89ab

08001f74 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_FLASH_Lock+0x1c>)
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	4a04      	ldr	r2, [pc, #16]	; (8001f90 <HAL_FLASH_Lock+0x1c>)
 8001f7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f82:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40022000 	.word	0x40022000

08001f94 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001fa0:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <FLASH_Program_HalfWord+0x30>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <FLASH_Program_HalfWord+0x34>)
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	4a07      	ldr	r2, [pc, #28]	; (8001fc8 <FLASH_Program_HalfWord+0x34>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	887a      	ldrh	r2, [r7, #2]
 8001fb6:	801a      	strh	r2, [r3, #0]
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	200002e8 	.word	0x200002e8
 8001fc8:	40022000 	.word	0x40022000

08001fcc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001fd4:	f7ff fe26 	bl	8001c24 <HAL_GetTick>
 8001fd8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001fda:	e010      	b.n	8001ffe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe2:	d00c      	beq.n	8001ffe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d007      	beq.n	8001ffa <FLASH_WaitForLastOperation+0x2e>
 8001fea:	f7ff fe1b 	bl	8001c24 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d201      	bcs.n	8001ffe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e025      	b.n	800204a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <FLASH_WaitForLastOperation+0x88>)
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1e8      	bne.n	8001fdc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800200a:	4b12      	ldr	r3, [pc, #72]	; (8002054 <FLASH_WaitForLastOperation+0x88>)
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	f003 0320 	and.w	r3, r3, #32
 8002012:	2b00      	cmp	r3, #0
 8002014:	d002      	beq.n	800201c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002016:	4b0f      	ldr	r3, [pc, #60]	; (8002054 <FLASH_WaitForLastOperation+0x88>)
 8002018:	2220      	movs	r2, #32
 800201a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800201c:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <FLASH_WaitForLastOperation+0x88>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	f003 0310 	and.w	r3, r3, #16
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10b      	bne.n	8002040 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002028:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <FLASH_WaitForLastOperation+0x88>)
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002030:	2b00      	cmp	r3, #0
 8002032:	d105      	bne.n	8002040 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002034:	4b07      	ldr	r3, [pc, #28]	; (8002054 <FLASH_WaitForLastOperation+0x88>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002040:	f000 f80a 	bl	8002058 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e000      	b.n	800204a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40022000 	.word	0x40022000

08002058 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800205e:	2300      	movs	r3, #0
 8002060:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002062:	4b23      	ldr	r3, [pc, #140]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f003 0310 	and.w	r3, r3, #16
 800206a:	2b00      	cmp	r3, #0
 800206c:	d009      	beq.n	8002082 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800206e:	4b21      	ldr	r3, [pc, #132]	; (80020f4 <FLASH_SetErrorCode+0x9c>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	f043 0302 	orr.w	r3, r3, #2
 8002076:	4a1f      	ldr	r2, [pc, #124]	; (80020f4 <FLASH_SetErrorCode+0x9c>)
 8002078:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f043 0310 	orr.w	r3, r3, #16
 8002080:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002082:	4b1b      	ldr	r3, [pc, #108]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	2b00      	cmp	r3, #0
 800208c:	d009      	beq.n	80020a2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800208e:	4b19      	ldr	r3, [pc, #100]	; (80020f4 <FLASH_SetErrorCode+0x9c>)
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	f043 0301 	orr.w	r3, r3, #1
 8002096:	4a17      	ldr	r2, [pc, #92]	; (80020f4 <FLASH_SetErrorCode+0x9c>)
 8002098:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f043 0304 	orr.w	r3, r3, #4
 80020a0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80020a2:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00b      	beq.n	80020c6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80020ae:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <FLASH_SetErrorCode+0x9c>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f043 0304 	orr.w	r3, r3, #4
 80020b6:	4a0f      	ldr	r2, [pc, #60]	; (80020f4 <FLASH_SetErrorCode+0x9c>)
 80020b8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80020ba:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	4a0c      	ldr	r2, [pc, #48]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 80020c0:	f023 0301 	bic.w	r3, r3, #1
 80020c4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f240 1201 	movw	r2, #257	; 0x101
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d106      	bne.n	80020de <FLASH_SetErrorCode+0x86>
 80020d0:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	4a06      	ldr	r2, [pc, #24]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 80020d6:	f023 0301 	bic.w	r3, r3, #1
 80020da:	61d3      	str	r3, [r2, #28]
}  
 80020dc:	e002      	b.n	80020e4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80020de:	4a04      	ldr	r2, [pc, #16]	; (80020f0 <FLASH_SetErrorCode+0x98>)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	60d3      	str	r3, [r2, #12]
}  
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	40022000 	.word	0x40022000
 80020f4:	200002e8 	.word	0x200002e8

080020f8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800210a:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <HAL_FLASHEx_Erase+0xd0>)
 800210c:	7e1b      	ldrb	r3, [r3, #24]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d101      	bne.n	8002116 <HAL_FLASHEx_Erase+0x1e>
 8002112:	2302      	movs	r3, #2
 8002114:	e053      	b.n	80021be <HAL_FLASHEx_Erase+0xc6>
 8002116:	4b2c      	ldr	r3, [pc, #176]	; (80021c8 <HAL_FLASHEx_Erase+0xd0>)
 8002118:	2201      	movs	r2, #1
 800211a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b02      	cmp	r3, #2
 8002122:	d116      	bne.n	8002152 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002124:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002128:	f7ff ff50 	bl	8001fcc <FLASH_WaitForLastOperation>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d141      	bne.n	80021b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002132:	2001      	movs	r0, #1
 8002134:	f000 f84c 	bl	80021d0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002138:	f24c 3050 	movw	r0, #50000	; 0xc350
 800213c:	f7ff ff46 	bl	8001fcc <FLASH_WaitForLastOperation>
 8002140:	4603      	mov	r3, r0
 8002142:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002144:	4b21      	ldr	r3, [pc, #132]	; (80021cc <HAL_FLASHEx_Erase+0xd4>)
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	4a20      	ldr	r2, [pc, #128]	; (80021cc <HAL_FLASHEx_Erase+0xd4>)
 800214a:	f023 0304 	bic.w	r3, r3, #4
 800214e:	6113      	str	r3, [r2, #16]
 8002150:	e031      	b.n	80021b6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002152:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002156:	f7ff ff39 	bl	8001fcc <FLASH_WaitForLastOperation>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d12a      	bne.n	80021b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	f04f 32ff 	mov.w	r2, #4294967295
 8002166:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	e019      	b.n	80021a4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002170:	68b8      	ldr	r0, [r7, #8]
 8002172:	f000 f849 	bl	8002208 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002176:	f24c 3050 	movw	r0, #50000	; 0xc350
 800217a:	f7ff ff27 	bl	8001fcc <FLASH_WaitForLastOperation>
 800217e:	4603      	mov	r3, r0
 8002180:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002182:	4b12      	ldr	r3, [pc, #72]	; (80021cc <HAL_FLASHEx_Erase+0xd4>)
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	4a11      	ldr	r2, [pc, #68]	; (80021cc <HAL_FLASHEx_Erase+0xd4>)
 8002188:	f023 0302 	bic.w	r3, r3, #2
 800218c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	601a      	str	r2, [r3, #0]
            break;
 800219a:	e00c      	b.n	80021b6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021a2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	029a      	lsls	r2, r3, #10
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	4413      	add	r3, r2
 80021b0:	68ba      	ldr	r2, [r7, #8]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d3dc      	bcc.n	8002170 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021b6:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <HAL_FLASHEx_Erase+0xd0>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	761a      	strb	r2, [r3, #24]

  return status;
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200002e8 	.word	0x200002e8
 80021cc:	40022000 	.word	0x40022000

080021d0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80021d8:	4b09      	ldr	r3, [pc, #36]	; (8002200 <FLASH_MassErase+0x30>)
 80021da:	2200      	movs	r2, #0
 80021dc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80021de:	4b09      	ldr	r3, [pc, #36]	; (8002204 <FLASH_MassErase+0x34>)
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	4a08      	ldr	r2, [pc, #32]	; (8002204 <FLASH_MassErase+0x34>)
 80021e4:	f043 0304 	orr.w	r3, r3, #4
 80021e8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80021ea:	4b06      	ldr	r3, [pc, #24]	; (8002204 <FLASH_MassErase+0x34>)
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	4a05      	ldr	r2, [pc, #20]	; (8002204 <FLASH_MassErase+0x34>)
 80021f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021f4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	200002e8 	.word	0x200002e8
 8002204:	40022000 	.word	0x40022000

08002208 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002210:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <FLASH_PageErase+0x38>)
 8002212:	2200      	movs	r2, #0
 8002214:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002216:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <FLASH_PageErase+0x3c>)
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <FLASH_PageErase+0x3c>)
 800221c:	f043 0302 	orr.w	r3, r3, #2
 8002220:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002222:	4a08      	ldr	r2, [pc, #32]	; (8002244 <FLASH_PageErase+0x3c>)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002228:	4b06      	ldr	r3, [pc, #24]	; (8002244 <FLASH_PageErase+0x3c>)
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	4a05      	ldr	r2, [pc, #20]	; (8002244 <FLASH_PageErase+0x3c>)
 800222e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002232:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	200002e8 	.word	0x200002e8
 8002244:	40022000 	.word	0x40022000

08002248 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002248:	b480      	push	{r7}
 800224a:	b08b      	sub	sp, #44	; 0x2c
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002252:	2300      	movs	r3, #0
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002256:	2300      	movs	r3, #0
 8002258:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800225a:	e169      	b.n	8002530 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800225c:	2201      	movs	r2, #1
 800225e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	69fa      	ldr	r2, [r7, #28]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	429a      	cmp	r2, r3
 8002276:	f040 8158 	bne.w	800252a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4a9a      	ldr	r2, [pc, #616]	; (80024e8 <HAL_GPIO_Init+0x2a0>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d05e      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 8002284:	4a98      	ldr	r2, [pc, #608]	; (80024e8 <HAL_GPIO_Init+0x2a0>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d875      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 800228a:	4a98      	ldr	r2, [pc, #608]	; (80024ec <HAL_GPIO_Init+0x2a4>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d058      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 8002290:	4a96      	ldr	r2, [pc, #600]	; (80024ec <HAL_GPIO_Init+0x2a4>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d86f      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 8002296:	4a96      	ldr	r2, [pc, #600]	; (80024f0 <HAL_GPIO_Init+0x2a8>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d052      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 800229c:	4a94      	ldr	r2, [pc, #592]	; (80024f0 <HAL_GPIO_Init+0x2a8>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d869      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022a2:	4a94      	ldr	r2, [pc, #592]	; (80024f4 <HAL_GPIO_Init+0x2ac>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d04c      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 80022a8:	4a92      	ldr	r2, [pc, #584]	; (80024f4 <HAL_GPIO_Init+0x2ac>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d863      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022ae:	4a92      	ldr	r2, [pc, #584]	; (80024f8 <HAL_GPIO_Init+0x2b0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d046      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 80022b4:	4a90      	ldr	r2, [pc, #576]	; (80024f8 <HAL_GPIO_Init+0x2b0>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d85d      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022ba:	2b12      	cmp	r3, #18
 80022bc:	d82a      	bhi.n	8002314 <HAL_GPIO_Init+0xcc>
 80022be:	2b12      	cmp	r3, #18
 80022c0:	d859      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022c2:	a201      	add	r2, pc, #4	; (adr r2, 80022c8 <HAL_GPIO_Init+0x80>)
 80022c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c8:	08002343 	.word	0x08002343
 80022cc:	0800231d 	.word	0x0800231d
 80022d0:	0800232f 	.word	0x0800232f
 80022d4:	08002371 	.word	0x08002371
 80022d8:	08002377 	.word	0x08002377
 80022dc:	08002377 	.word	0x08002377
 80022e0:	08002377 	.word	0x08002377
 80022e4:	08002377 	.word	0x08002377
 80022e8:	08002377 	.word	0x08002377
 80022ec:	08002377 	.word	0x08002377
 80022f0:	08002377 	.word	0x08002377
 80022f4:	08002377 	.word	0x08002377
 80022f8:	08002377 	.word	0x08002377
 80022fc:	08002377 	.word	0x08002377
 8002300:	08002377 	.word	0x08002377
 8002304:	08002377 	.word	0x08002377
 8002308:	08002377 	.word	0x08002377
 800230c:	08002325 	.word	0x08002325
 8002310:	08002339 	.word	0x08002339
 8002314:	4a79      	ldr	r2, [pc, #484]	; (80024fc <HAL_GPIO_Init+0x2b4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d013      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800231a:	e02c      	b.n	8002376 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	623b      	str	r3, [r7, #32]
          break;
 8002322:	e029      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	3304      	adds	r3, #4
 800232a:	623b      	str	r3, [r7, #32]
          break;
 800232c:	e024      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	3308      	adds	r3, #8
 8002334:	623b      	str	r3, [r7, #32]
          break;
 8002336:	e01f      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	330c      	adds	r3, #12
 800233e:	623b      	str	r3, [r7, #32]
          break;
 8002340:	e01a      	b.n	8002378 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d102      	bne.n	8002350 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800234a:	2304      	movs	r3, #4
 800234c:	623b      	str	r3, [r7, #32]
          break;
 800234e:	e013      	b.n	8002378 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d105      	bne.n	8002364 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002358:	2308      	movs	r3, #8
 800235a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69fa      	ldr	r2, [r7, #28]
 8002360:	611a      	str	r2, [r3, #16]
          break;
 8002362:	e009      	b.n	8002378 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002364:	2308      	movs	r3, #8
 8002366:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69fa      	ldr	r2, [r7, #28]
 800236c:	615a      	str	r2, [r3, #20]
          break;
 800236e:	e003      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
          break;
 8002374:	e000      	b.n	8002378 <HAL_GPIO_Init+0x130>
          break;
 8002376:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	2bff      	cmp	r3, #255	; 0xff
 800237c:	d801      	bhi.n	8002382 <HAL_GPIO_Init+0x13a>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	e001      	b.n	8002386 <HAL_GPIO_Init+0x13e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3304      	adds	r3, #4
 8002386:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	2bff      	cmp	r3, #255	; 0xff
 800238c:	d802      	bhi.n	8002394 <HAL_GPIO_Init+0x14c>
 800238e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	e002      	b.n	800239a <HAL_GPIO_Init+0x152>
 8002394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002396:	3b08      	subs	r3, #8
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	210f      	movs	r1, #15
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	fa01 f303 	lsl.w	r3, r1, r3
 80023a8:	43db      	mvns	r3, r3
 80023aa:	401a      	ands	r2, r3
 80023ac:	6a39      	ldr	r1, [r7, #32]
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	fa01 f303 	lsl.w	r3, r1, r3
 80023b4:	431a      	orrs	r2, r3
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f000 80b1 	beq.w	800252a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023c8:	4b4d      	ldr	r3, [pc, #308]	; (8002500 <HAL_GPIO_Init+0x2b8>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	4a4c      	ldr	r2, [pc, #304]	; (8002500 <HAL_GPIO_Init+0x2b8>)
 80023ce:	f043 0301 	orr.w	r3, r3, #1
 80023d2:	6193      	str	r3, [r2, #24]
 80023d4:	4b4a      	ldr	r3, [pc, #296]	; (8002500 <HAL_GPIO_Init+0x2b8>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023e0:	4a48      	ldr	r2, [pc, #288]	; (8002504 <HAL_GPIO_Init+0x2bc>)
 80023e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e4:	089b      	lsrs	r3, r3, #2
 80023e6:	3302      	adds	r3, #2
 80023e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	f003 0303 	and.w	r3, r3, #3
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	220f      	movs	r2, #15
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	43db      	mvns	r3, r3
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	4013      	ands	r3, r2
 8002402:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a40      	ldr	r2, [pc, #256]	; (8002508 <HAL_GPIO_Init+0x2c0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d013      	beq.n	8002434 <HAL_GPIO_Init+0x1ec>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a3f      	ldr	r2, [pc, #252]	; (800250c <HAL_GPIO_Init+0x2c4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d00d      	beq.n	8002430 <HAL_GPIO_Init+0x1e8>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a3e      	ldr	r2, [pc, #248]	; (8002510 <HAL_GPIO_Init+0x2c8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d007      	beq.n	800242c <HAL_GPIO_Init+0x1e4>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a3d      	ldr	r2, [pc, #244]	; (8002514 <HAL_GPIO_Init+0x2cc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d101      	bne.n	8002428 <HAL_GPIO_Init+0x1e0>
 8002424:	2303      	movs	r3, #3
 8002426:	e006      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 8002428:	2304      	movs	r3, #4
 800242a:	e004      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 800242c:	2302      	movs	r3, #2
 800242e:	e002      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 8002434:	2300      	movs	r3, #0
 8002436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002438:	f002 0203 	and.w	r2, r2, #3
 800243c:	0092      	lsls	r2, r2, #2
 800243e:	4093      	lsls	r3, r2
 8002440:	68fa      	ldr	r2, [r7, #12]
 8002442:	4313      	orrs	r3, r2
 8002444:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002446:	492f      	ldr	r1, [pc, #188]	; (8002504 <HAL_GPIO_Init+0x2bc>)
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	089b      	lsrs	r3, r3, #2
 800244c:	3302      	adds	r3, #2
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d006      	beq.n	800246e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002460:	4b2d      	ldr	r3, [pc, #180]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	492c      	ldr	r1, [pc, #176]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	4313      	orrs	r3, r2
 800246a:	608b      	str	r3, [r1, #8]
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800246e:	4b2a      	ldr	r3, [pc, #168]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	43db      	mvns	r3, r3
 8002476:	4928      	ldr	r1, [pc, #160]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 8002478:	4013      	ands	r3, r2
 800247a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d006      	beq.n	8002496 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002488:	4b23      	ldr	r3, [pc, #140]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	4922      	ldr	r1, [pc, #136]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	60cb      	str	r3, [r1, #12]
 8002494:	e006      	b.n	80024a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002496:	4b20      	ldr	r3, [pc, #128]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 8002498:	68da      	ldr	r2, [r3, #12]
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	43db      	mvns	r3, r3
 800249e:	491e      	ldr	r1, [pc, #120]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d006      	beq.n	80024be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024b0:	4b19      	ldr	r3, [pc, #100]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	4918      	ldr	r1, [pc, #96]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	604b      	str	r3, [r1, #4]
 80024bc:	e006      	b.n	80024cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024be:	4b16      	ldr	r3, [pc, #88]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	43db      	mvns	r3, r3
 80024c6:	4914      	ldr	r1, [pc, #80]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d021      	beq.n	800251c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024d8:	4b0f      	ldr	r3, [pc, #60]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	490e      	ldr	r1, [pc, #56]	; (8002518 <HAL_GPIO_Init+0x2d0>)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	600b      	str	r3, [r1, #0]
 80024e4:	e021      	b.n	800252a <HAL_GPIO_Init+0x2e2>
 80024e6:	bf00      	nop
 80024e8:	10320000 	.word	0x10320000
 80024ec:	10310000 	.word	0x10310000
 80024f0:	10220000 	.word	0x10220000
 80024f4:	10210000 	.word	0x10210000
 80024f8:	10120000 	.word	0x10120000
 80024fc:	10110000 	.word	0x10110000
 8002500:	40021000 	.word	0x40021000
 8002504:	40010000 	.word	0x40010000
 8002508:	40010800 	.word	0x40010800
 800250c:	40010c00 	.word	0x40010c00
 8002510:	40011000 	.word	0x40011000
 8002514:	40011400 	.word	0x40011400
 8002518:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800251c:	4b0b      	ldr	r3, [pc, #44]	; (800254c <HAL_GPIO_Init+0x304>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	43db      	mvns	r3, r3
 8002524:	4909      	ldr	r1, [pc, #36]	; (800254c <HAL_GPIO_Init+0x304>)
 8002526:	4013      	ands	r3, r2
 8002528:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	3301      	adds	r3, #1
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002536:	fa22 f303 	lsr.w	r3, r2, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	f47f ae8e 	bne.w	800225c <HAL_GPIO_Init+0x14>
  }
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	372c      	adds	r7, #44	; 0x2c
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr
 800254c:	40010400 	.word	0x40010400

08002550 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	460b      	mov	r3, r1
 800255a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	887b      	ldrh	r3, [r7, #2]
 8002562:	4013      	ands	r3, r2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d002      	beq.n	800256e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002568:	2301      	movs	r3, #1
 800256a:	73fb      	strb	r3, [r7, #15]
 800256c:	e001      	b.n	8002572 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800256e:	2300      	movs	r3, #0
 8002570:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002572:	7bfb      	ldrb	r3, [r7, #15]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr

0800257e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	460b      	mov	r3, r1
 8002588:	807b      	strh	r3, [r7, #2]
 800258a:	4613      	mov	r3, r2
 800258c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800258e:	787b      	ldrb	r3, [r7, #1]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002594:	887a      	ldrh	r2, [r7, #2]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800259a:	e003      	b.n	80025a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800259c:	887b      	ldrh	r3, [r7, #2]
 800259e:	041a      	lsls	r2, r3, #16
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	611a      	str	r2, [r3, #16]
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b084      	sub	sp, #16
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e034      	b.n	800262a <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80025c8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f245 5255 	movw	r2, #21845	; 0x5555
 80025d2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6852      	ldr	r2, [r2, #4]
 80025dc:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	6892      	ldr	r2, [r2, #8]
 80025e6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80025e8:	f7ff fb1c 	bl	8001c24 <HAL_GetTick>
 80025ec:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80025ee:	e00f      	b.n	8002610 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80025f0:	f7ff fb18 	bl	8001c24 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b27      	cmp	r3, #39	; 0x27
 80025fc:	d908      	bls.n	8002610 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	f003 0303 	and.w	r3, r3, #3
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e00c      	b.n	800262a <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	f003 0303 	and.w	r3, r3, #3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1e8      	bne.n	80025f0 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002626:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e272      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0301 	and.w	r3, r3, #1
 800264e:	2b00      	cmp	r3, #0
 8002650:	f000 8087 	beq.w	8002762 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002654:	4b92      	ldr	r3, [pc, #584]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f003 030c 	and.w	r3, r3, #12
 800265c:	2b04      	cmp	r3, #4
 800265e:	d00c      	beq.n	800267a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002660:	4b8f      	ldr	r3, [pc, #572]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 030c 	and.w	r3, r3, #12
 8002668:	2b08      	cmp	r3, #8
 800266a:	d112      	bne.n	8002692 <HAL_RCC_OscConfig+0x5e>
 800266c:	4b8c      	ldr	r3, [pc, #560]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002674:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002678:	d10b      	bne.n	8002692 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800267a:	4b89      	ldr	r3, [pc, #548]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d06c      	beq.n	8002760 <HAL_RCC_OscConfig+0x12c>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d168      	bne.n	8002760 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e24c      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800269a:	d106      	bne.n	80026aa <HAL_RCC_OscConfig+0x76>
 800269c:	4b80      	ldr	r3, [pc, #512]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a7f      	ldr	r2, [pc, #508]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a6:	6013      	str	r3, [r2, #0]
 80026a8:	e02e      	b.n	8002708 <HAL_RCC_OscConfig+0xd4>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10c      	bne.n	80026cc <HAL_RCC_OscConfig+0x98>
 80026b2:	4b7b      	ldr	r3, [pc, #492]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a7a      	ldr	r2, [pc, #488]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	4b78      	ldr	r3, [pc, #480]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a77      	ldr	r2, [pc, #476]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	e01d      	b.n	8002708 <HAL_RCC_OscConfig+0xd4>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026d4:	d10c      	bne.n	80026f0 <HAL_RCC_OscConfig+0xbc>
 80026d6:	4b72      	ldr	r3, [pc, #456]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a71      	ldr	r2, [pc, #452]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	4b6f      	ldr	r3, [pc, #444]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a6e      	ldr	r2, [pc, #440]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	e00b      	b.n	8002708 <HAL_RCC_OscConfig+0xd4>
 80026f0:	4b6b      	ldr	r3, [pc, #428]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a6a      	ldr	r2, [pc, #424]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	4b68      	ldr	r3, [pc, #416]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a67      	ldr	r2, [pc, #412]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002702:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002706:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d013      	beq.n	8002738 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002710:	f7ff fa88 	bl	8001c24 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002718:	f7ff fa84 	bl	8001c24 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b64      	cmp	r3, #100	; 0x64
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e200      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272a:	4b5d      	ldr	r3, [pc, #372]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0f0      	beq.n	8002718 <HAL_RCC_OscConfig+0xe4>
 8002736:	e014      	b.n	8002762 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002738:	f7ff fa74 	bl	8001c24 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002740:	f7ff fa70 	bl	8001c24 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b64      	cmp	r3, #100	; 0x64
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e1ec      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002752:	4b53      	ldr	r3, [pc, #332]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0x10c>
 800275e:	e000      	b.n	8002762 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d063      	beq.n	8002836 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800276e:	4b4c      	ldr	r3, [pc, #304]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 030c 	and.w	r3, r3, #12
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00b      	beq.n	8002792 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800277a:	4b49      	ldr	r3, [pc, #292]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 030c 	and.w	r3, r3, #12
 8002782:	2b08      	cmp	r3, #8
 8002784:	d11c      	bne.n	80027c0 <HAL_RCC_OscConfig+0x18c>
 8002786:	4b46      	ldr	r3, [pc, #280]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d116      	bne.n	80027c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002792:	4b43      	ldr	r3, [pc, #268]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d005      	beq.n	80027aa <HAL_RCC_OscConfig+0x176>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d001      	beq.n	80027aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e1c0      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027aa:	4b3d      	ldr	r3, [pc, #244]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	4939      	ldr	r1, [pc, #228]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027be:	e03a      	b.n	8002836 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d020      	beq.n	800280a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027c8:	4b36      	ldr	r3, [pc, #216]	; (80028a4 <HAL_RCC_OscConfig+0x270>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ce:	f7ff fa29 	bl	8001c24 <HAL_GetTick>
 80027d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d6:	f7ff fa25 	bl	8001c24 <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e1a1      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e8:	4b2d      	ldr	r3, [pc, #180]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0f0      	beq.n	80027d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f4:	4b2a      	ldr	r3, [pc, #168]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4927      	ldr	r1, [pc, #156]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 8002804:	4313      	orrs	r3, r2
 8002806:	600b      	str	r3, [r1, #0]
 8002808:	e015      	b.n	8002836 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800280a:	4b26      	ldr	r3, [pc, #152]	; (80028a4 <HAL_RCC_OscConfig+0x270>)
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002810:	f7ff fa08 	bl	8001c24 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002818:	f7ff fa04 	bl	8001c24 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e180      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800282a:	4b1d      	ldr	r3, [pc, #116]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f0      	bne.n	8002818 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0308 	and.w	r3, r3, #8
 800283e:	2b00      	cmp	r3, #0
 8002840:	d03a      	beq.n	80028b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d019      	beq.n	800287e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800284a:	4b17      	ldr	r3, [pc, #92]	; (80028a8 <HAL_RCC_OscConfig+0x274>)
 800284c:	2201      	movs	r2, #1
 800284e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002850:	f7ff f9e8 	bl	8001c24 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002858:	f7ff f9e4 	bl	8001c24 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e160      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800286a:	4b0d      	ldr	r3, [pc, #52]	; (80028a0 <HAL_RCC_OscConfig+0x26c>)
 800286c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0f0      	beq.n	8002858 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002876:	2001      	movs	r0, #1
 8002878:	f000 fa9c 	bl	8002db4 <RCC_Delay>
 800287c:	e01c      	b.n	80028b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800287e:	4b0a      	ldr	r3, [pc, #40]	; (80028a8 <HAL_RCC_OscConfig+0x274>)
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002884:	f7ff f9ce 	bl	8001c24 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800288a:	e00f      	b.n	80028ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800288c:	f7ff f9ca 	bl	8001c24 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d908      	bls.n	80028ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e146      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
 800289e:	bf00      	nop
 80028a0:	40021000 	.word	0x40021000
 80028a4:	42420000 	.word	0x42420000
 80028a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ac:	4b92      	ldr	r3, [pc, #584]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 80028ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1e9      	bne.n	800288c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 80a6 	beq.w	8002a12 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028c6:	2300      	movs	r3, #0
 80028c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ca:	4b8b      	ldr	r3, [pc, #556]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10d      	bne.n	80028f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d6:	4b88      	ldr	r3, [pc, #544]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	4a87      	ldr	r2, [pc, #540]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 80028dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028e0:	61d3      	str	r3, [r2, #28]
 80028e2:	4b85      	ldr	r3, [pc, #532]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ee:	2301      	movs	r3, #1
 80028f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f2:	4b82      	ldr	r3, [pc, #520]	; (8002afc <HAL_RCC_OscConfig+0x4c8>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d118      	bne.n	8002930 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028fe:	4b7f      	ldr	r3, [pc, #508]	; (8002afc <HAL_RCC_OscConfig+0x4c8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a7e      	ldr	r2, [pc, #504]	; (8002afc <HAL_RCC_OscConfig+0x4c8>)
 8002904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002908:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290a:	f7ff f98b 	bl	8001c24 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002912:	f7ff f987 	bl	8001c24 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b64      	cmp	r3, #100	; 0x64
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e103      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002924:	4b75      	ldr	r3, [pc, #468]	; (8002afc <HAL_RCC_OscConfig+0x4c8>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0f0      	beq.n	8002912 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d106      	bne.n	8002946 <HAL_RCC_OscConfig+0x312>
 8002938:	4b6f      	ldr	r3, [pc, #444]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	4a6e      	ldr	r2, [pc, #440]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6213      	str	r3, [r2, #32]
 8002944:	e02d      	b.n	80029a2 <HAL_RCC_OscConfig+0x36e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10c      	bne.n	8002968 <HAL_RCC_OscConfig+0x334>
 800294e:	4b6a      	ldr	r3, [pc, #424]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	4a69      	ldr	r2, [pc, #420]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002954:	f023 0301 	bic.w	r3, r3, #1
 8002958:	6213      	str	r3, [r2, #32]
 800295a:	4b67      	ldr	r3, [pc, #412]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	4a66      	ldr	r2, [pc, #408]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002960:	f023 0304 	bic.w	r3, r3, #4
 8002964:	6213      	str	r3, [r2, #32]
 8002966:	e01c      	b.n	80029a2 <HAL_RCC_OscConfig+0x36e>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	2b05      	cmp	r3, #5
 800296e:	d10c      	bne.n	800298a <HAL_RCC_OscConfig+0x356>
 8002970:	4b61      	ldr	r3, [pc, #388]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	4a60      	ldr	r2, [pc, #384]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002976:	f043 0304 	orr.w	r3, r3, #4
 800297a:	6213      	str	r3, [r2, #32]
 800297c:	4b5e      	ldr	r3, [pc, #376]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4a5d      	ldr	r2, [pc, #372]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6213      	str	r3, [r2, #32]
 8002988:	e00b      	b.n	80029a2 <HAL_RCC_OscConfig+0x36e>
 800298a:	4b5b      	ldr	r3, [pc, #364]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	4a5a      	ldr	r2, [pc, #360]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002990:	f023 0301 	bic.w	r3, r3, #1
 8002994:	6213      	str	r3, [r2, #32]
 8002996:	4b58      	ldr	r3, [pc, #352]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	4a57      	ldr	r2, [pc, #348]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 800299c:	f023 0304 	bic.w	r3, r3, #4
 80029a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d015      	beq.n	80029d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029aa:	f7ff f93b 	bl	8001c24 <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b0:	e00a      	b.n	80029c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b2:	f7ff f937 	bl	8001c24 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e0b1      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c8:	4b4b      	ldr	r3, [pc, #300]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0ee      	beq.n	80029b2 <HAL_RCC_OscConfig+0x37e>
 80029d4:	e014      	b.n	8002a00 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d6:	f7ff f925 	bl	8001c24 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029dc:	e00a      	b.n	80029f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029de:	f7ff f921 	bl	8001c24 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e09b      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f4:	4b40      	ldr	r3, [pc, #256]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1ee      	bne.n	80029de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a00:	7dfb      	ldrb	r3, [r7, #23]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d105      	bne.n	8002a12 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a06:	4b3c      	ldr	r3, [pc, #240]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	4a3b      	ldr	r2, [pc, #236]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a10:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 8087 	beq.w	8002b2a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a1c:	4b36      	ldr	r3, [pc, #216]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 030c 	and.w	r3, r3, #12
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d061      	beq.n	8002aec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d146      	bne.n	8002abe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a30:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <HAL_RCC_OscConfig+0x4cc>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a36:	f7ff f8f5 	bl	8001c24 <HAL_GetTick>
 8002a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a3e:	f7ff f8f1 	bl	8001c24 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e06d      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a50:	4b29      	ldr	r3, [pc, #164]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1f0      	bne.n	8002a3e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a64:	d108      	bne.n	8002a78 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a66:	4b24      	ldr	r3, [pc, #144]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	4921      	ldr	r1, [pc, #132]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a78:	4b1f      	ldr	r3, [pc, #124]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a19      	ldr	r1, [r3, #32]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	430b      	orrs	r3, r1
 8002a8a:	491b      	ldr	r1, [pc, #108]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a90:	4b1b      	ldr	r3, [pc, #108]	; (8002b00 <HAL_RCC_OscConfig+0x4cc>)
 8002a92:	2201      	movs	r2, #1
 8002a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a96:	f7ff f8c5 	bl	8001c24 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9e:	f7ff f8c1 	bl	8001c24 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e03d      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ab0:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d0f0      	beq.n	8002a9e <HAL_RCC_OscConfig+0x46a>
 8002abc:	e035      	b.n	8002b2a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002abe:	4b10      	ldr	r3, [pc, #64]	; (8002b00 <HAL_RCC_OscConfig+0x4cc>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7ff f8ae 	bl	8001c24 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002acc:	f7ff f8aa 	bl	8001c24 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e026      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ade:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <HAL_RCC_OscConfig+0x4c4>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x498>
 8002aea:	e01e      	b.n	8002b2a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d107      	bne.n	8002b04 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e019      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
 8002af8:	40021000 	.word	0x40021000
 8002afc:	40007000 	.word	0x40007000
 8002b00:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <HAL_RCC_OscConfig+0x500>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d106      	bne.n	8002b26 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d001      	beq.n	8002b2a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40021000 	.word	0x40021000

08002b38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0d0      	b.n	8002cee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b4c:	4b6a      	ldr	r3, [pc, #424]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0307 	and.w	r3, r3, #7
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d910      	bls.n	8002b7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5a:	4b67      	ldr	r3, [pc, #412]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 0207 	bic.w	r2, r3, #7
 8002b62:	4965      	ldr	r1, [pc, #404]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6a:	4b63      	ldr	r3, [pc, #396]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d001      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e0b8      	b.n	8002cee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d020      	beq.n	8002bca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d005      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b94:	4b59      	ldr	r3, [pc, #356]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a58      	ldr	r2, [pc, #352]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002b9a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b9e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0308 	and.w	r3, r3, #8
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d005      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bac:	4b53      	ldr	r3, [pc, #332]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	4a52      	ldr	r2, [pc, #328]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002bb2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002bb6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb8:	4b50      	ldr	r3, [pc, #320]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	494d      	ldr	r1, [pc, #308]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d040      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d107      	bne.n	8002bee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bde:	4b47      	ldr	r3, [pc, #284]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d115      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e07f      	b.n	8002cee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d107      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bf6:	4b41      	ldr	r3, [pc, #260]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d109      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e073      	b.n	8002cee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c06:	4b3d      	ldr	r3, [pc, #244]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e06b      	b.n	8002cee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c16:	4b39      	ldr	r3, [pc, #228]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f023 0203 	bic.w	r2, r3, #3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	4936      	ldr	r1, [pc, #216]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c28:	f7fe fffc 	bl	8001c24 <HAL_GetTick>
 8002c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c2e:	e00a      	b.n	8002c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c30:	f7fe fff8 	bl	8001c24 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e053      	b.n	8002cee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c46:	4b2d      	ldr	r3, [pc, #180]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f003 020c 	and.w	r2, r3, #12
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d1eb      	bne.n	8002c30 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c58:	4b27      	ldr	r3, [pc, #156]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0307 	and.w	r3, r3, #7
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d210      	bcs.n	8002c88 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c66:	4b24      	ldr	r3, [pc, #144]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f023 0207 	bic.w	r2, r3, #7
 8002c6e:	4922      	ldr	r1, [pc, #136]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c76:	4b20      	ldr	r3, [pc, #128]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0307 	and.w	r3, r3, #7
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d001      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e032      	b.n	8002cee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d008      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c94:	4b19      	ldr	r3, [pc, #100]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	4916      	ldr	r1, [pc, #88]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0308 	and.w	r3, r3, #8
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d009      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cb2:	4b12      	ldr	r3, [pc, #72]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	490e      	ldr	r1, [pc, #56]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cc6:	f000 f821 	bl	8002d0c <HAL_RCC_GetSysClockFreq>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <HAL_RCC_ClockConfig+0x1c4>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	490a      	ldr	r1, [pc, #40]	; (8002d00 <HAL_RCC_ClockConfig+0x1c8>)
 8002cd8:	5ccb      	ldrb	r3, [r1, r3]
 8002cda:	fa22 f303 	lsr.w	r3, r2, r3
 8002cde:	4a09      	ldr	r2, [pc, #36]	; (8002d04 <HAL_RCC_ClockConfig+0x1cc>)
 8002ce0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ce2:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <HAL_RCC_ClockConfig+0x1d0>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7fe ff5a 	bl	8001ba0 <HAL_InitTick>

  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40022000 	.word	0x40022000
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	080036f0 	.word	0x080036f0
 8002d04:	20000004 	.word	0x20000004
 8002d08:	20000008 	.word	0x20000008

08002d0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b087      	sub	sp, #28
 8002d10:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	2300      	movs	r3, #0
 8002d18:	60bb      	str	r3, [r7, #8]
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	617b      	str	r3, [r7, #20]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d26:	4b1e      	ldr	r3, [pc, #120]	; (8002da0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f003 030c 	and.w	r3, r3, #12
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	d002      	beq.n	8002d3c <HAL_RCC_GetSysClockFreq+0x30>
 8002d36:	2b08      	cmp	r3, #8
 8002d38:	d003      	beq.n	8002d42 <HAL_RCC_GetSysClockFreq+0x36>
 8002d3a:	e027      	b.n	8002d8c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d3c:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d3e:	613b      	str	r3, [r7, #16]
      break;
 8002d40:	e027      	b.n	8002d92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	0c9b      	lsrs	r3, r3, #18
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	4a17      	ldr	r2, [pc, #92]	; (8002da8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d4c:	5cd3      	ldrb	r3, [r2, r3]
 8002d4e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d010      	beq.n	8002d7c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d5a:	4b11      	ldr	r3, [pc, #68]	; (8002da0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	0c5b      	lsrs	r3, r3, #17
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	4a11      	ldr	r2, [pc, #68]	; (8002dac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d66:	5cd3      	ldrb	r3, [r2, r3]
 8002d68:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a0d      	ldr	r2, [pc, #52]	; (8002da4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d6e:	fb03 f202 	mul.w	r2, r3, r2
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d78:	617b      	str	r3, [r7, #20]
 8002d7a:	e004      	b.n	8002d86 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a0c      	ldr	r2, [pc, #48]	; (8002db0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d80:	fb02 f303 	mul.w	r3, r2, r3
 8002d84:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	613b      	str	r3, [r7, #16]
      break;
 8002d8a:	e002      	b.n	8002d92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d8c:	4b05      	ldr	r3, [pc, #20]	; (8002da4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d8e:	613b      	str	r3, [r7, #16]
      break;
 8002d90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d92:	693b      	ldr	r3, [r7, #16]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	371c      	adds	r7, #28
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bc80      	pop	{r7}
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	40021000 	.word	0x40021000
 8002da4:	007a1200 	.word	0x007a1200
 8002da8:	08003700 	.word	0x08003700
 8002dac:	08003710 	.word	0x08003710
 8002db0:	003d0900 	.word	0x003d0900

08002db4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002dbc:	4b0a      	ldr	r3, [pc, #40]	; (8002de8 <RCC_Delay+0x34>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0a      	ldr	r2, [pc, #40]	; (8002dec <RCC_Delay+0x38>)
 8002dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc6:	0a5b      	lsrs	r3, r3, #9
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	fb02 f303 	mul.w	r3, r2, r3
 8002dce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dd0:	bf00      	nop
  }
  while (Delay --);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	1e5a      	subs	r2, r3, #1
 8002dd6:	60fa      	str	r2, [r7, #12]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1f9      	bne.n	8002dd0 <RCC_Delay+0x1c>
}
 8002ddc:	bf00      	nop
 8002dde:	bf00      	nop
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	20000004 	.word	0x20000004
 8002dec:	10624dd3 	.word	0x10624dd3

08002df0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e076      	b.n	8002ef0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d108      	bne.n	8002e1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e12:	d009      	beq.n	8002e28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	61da      	str	r2, [r3, #28]
 8002e1a:	e005      	b.n	8002e28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7fe fdda 	bl	80019fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002e70:	431a      	orrs	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	431a      	orrs	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eac:	ea42 0103 	orr.w	r1, r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	0c1a      	lsrs	r2, r3, #16
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f002 0204 	and.w	r2, r2, #4
 8002ece:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	69da      	ldr	r2, [r3, #28]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ede:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b088      	sub	sp, #32
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	603b      	str	r3, [r7, #0]
 8002f04:	4613      	mov	r3, r2
 8002f06:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_SPI_Transmit+0x22>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e12d      	b.n	8003176 <HAL_SPI_Transmit+0x27e>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f22:	f7fe fe7f 	bl	8001c24 <HAL_GetTick>
 8002f26:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002f28:	88fb      	ldrh	r3, [r7, #6]
 8002f2a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d002      	beq.n	8002f3e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f3c:	e116      	b.n	800316c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <HAL_SPI_Transmit+0x52>
 8002f44:	88fb      	ldrh	r3, [r7, #6]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d102      	bne.n	8002f50 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f4e:	e10d      	b.n	800316c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2203      	movs	r2, #3
 8002f54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	88fa      	ldrh	r2, [r7, #6]
 8002f68:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	88fa      	ldrh	r2, [r7, #6]
 8002f6e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f96:	d10f      	bne.n	8002fb8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fa6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002fb6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fc2:	2b40      	cmp	r3, #64	; 0x40
 8002fc4:	d007      	beq.n	8002fd6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fde:	d14f      	bne.n	8003080 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <HAL_SPI_Transmit+0xf6>
 8002fe8:	8afb      	ldrh	r3, [r7, #22]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d142      	bne.n	8003074 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff2:	881a      	ldrh	r2, [r3, #0]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffe:	1c9a      	adds	r2, r3, #2
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003008:	b29b      	uxth	r3, r3
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003012:	e02f      	b.n	8003074 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b02      	cmp	r3, #2
 8003020:	d112      	bne.n	8003048 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	881a      	ldrh	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	1c9a      	adds	r2, r3, #2
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800303c:	b29b      	uxth	r3, r3
 800303e:	3b01      	subs	r3, #1
 8003040:	b29a      	uxth	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	86da      	strh	r2, [r3, #54]	; 0x36
 8003046:	e015      	b.n	8003074 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003048:	f7fe fdec 	bl	8001c24 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	429a      	cmp	r2, r3
 8003056:	d803      	bhi.n	8003060 <HAL_SPI_Transmit+0x168>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800305e:	d102      	bne.n	8003066 <HAL_SPI_Transmit+0x16e>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d106      	bne.n	8003074 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003072:	e07b      	b.n	800316c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003078:	b29b      	uxth	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1ca      	bne.n	8003014 <HAL_SPI_Transmit+0x11c>
 800307e:	e050      	b.n	8003122 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d002      	beq.n	800308e <HAL_SPI_Transmit+0x196>
 8003088:	8afb      	ldrh	r3, [r7, #22]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d144      	bne.n	8003118 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	330c      	adds	r3, #12
 8003098:	7812      	ldrb	r2, [r2, #0]
 800309a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	3b01      	subs	r3, #1
 80030ae:	b29a      	uxth	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80030b4:	e030      	b.n	8003118 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d113      	bne.n	80030ec <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	330c      	adds	r3, #12
 80030ce:	7812      	ldrb	r2, [r2, #0]
 80030d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	1c5a      	adds	r2, r3, #1
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	86da      	strh	r2, [r3, #54]	; 0x36
 80030ea:	e015      	b.n	8003118 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030ec:	f7fe fd9a 	bl	8001c24 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d803      	bhi.n	8003104 <HAL_SPI_Transmit+0x20c>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003102:	d102      	bne.n	800310a <HAL_SPI_Transmit+0x212>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d106      	bne.n	8003118 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003116:	e029      	b.n	800316c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800311c:	b29b      	uxth	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1c9      	bne.n	80030b6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	6839      	ldr	r1, [r7, #0]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 fa6e 	bl	8003608 <SPI_EndRxTxTransaction>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2220      	movs	r2, #32
 8003136:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10a      	bne.n	8003156 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003140:	2300      	movs	r3, #0
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	613b      	str	r3, [r7, #16]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	613b      	str	r3, [r7, #16]
 8003154:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	77fb      	strb	r3, [r7, #31]
 8003162:	e003      	b.n	800316c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003174:	7ffb      	ldrb	r3, [r7, #31]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3720      	adds	r7, #32
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b08c      	sub	sp, #48	; 0x30
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
 800318a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800318c:	2301      	movs	r3, #1
 800318e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <HAL_SPI_TransmitReceive+0x26>
 80031a0:	2302      	movs	r3, #2
 80031a2:	e198      	b.n	80034d6 <HAL_SPI_TransmitReceive+0x358>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031ac:	f7fe fd3a 	bl	8001c24 <HAL_GetTick>
 80031b0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80031c2:	887b      	ldrh	r3, [r7, #2]
 80031c4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d00f      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x70>
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031d4:	d107      	bne.n	80031e6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d103      	bne.n	80031e6 <HAL_SPI_TransmitReceive+0x68>
 80031de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d003      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80031e6:	2302      	movs	r3, #2
 80031e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80031ec:	e16d      	b.n	80034ca <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <HAL_SPI_TransmitReceive+0x82>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d002      	beq.n	8003200 <HAL_SPI_TransmitReceive+0x82>
 80031fa:	887b      	ldrh	r3, [r7, #2]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d103      	bne.n	8003208 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003206:	e160      	b.n	80034ca <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b04      	cmp	r3, #4
 8003212:	d003      	beq.n	800321c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2205      	movs	r2, #5
 8003218:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	887a      	ldrh	r2, [r7, #2]
 800322c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	887a      	ldrh	r2, [r7, #2]
 8003232:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	68ba      	ldr	r2, [r7, #8]
 8003238:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	887a      	ldrh	r2, [r7, #2]
 800323e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	887a      	ldrh	r2, [r7, #2]
 8003244:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800325c:	2b40      	cmp	r3, #64	; 0x40
 800325e:	d007      	beq.n	8003270 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800326e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003278:	d17c      	bne.n	8003374 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d002      	beq.n	8003288 <HAL_SPI_TransmitReceive+0x10a>
 8003282:	8b7b      	ldrh	r3, [r7, #26]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d16a      	bne.n	800335e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328c:	881a      	ldrh	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003298:	1c9a      	adds	r2, r3, #2
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	3b01      	subs	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ac:	e057      	b.n	800335e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d11b      	bne.n	80032f4 <HAL_SPI_TransmitReceive+0x176>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d016      	beq.n	80032f4 <HAL_SPI_TransmitReceive+0x176>
 80032c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d113      	bne.n	80032f4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d0:	881a      	ldrh	r2, [r3, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	1c9a      	adds	r2, r3, #2
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	3b01      	subs	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d119      	bne.n	8003336 <HAL_SPI_TransmitReceive+0x1b8>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003306:	b29b      	uxth	r3, r3
 8003308:	2b00      	cmp	r3, #0
 800330a:	d014      	beq.n	8003336 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	68da      	ldr	r2, [r3, #12]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003316:	b292      	uxth	r2, r2
 8003318:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331e:	1c9a      	adds	r2, r3, #2
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003328:	b29b      	uxth	r3, r3
 800332a:	3b01      	subs	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003332:	2301      	movs	r3, #1
 8003334:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003336:	f7fe fc75 	bl	8001c24 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003342:	429a      	cmp	r2, r3
 8003344:	d80b      	bhi.n	800335e <HAL_SPI_TransmitReceive+0x1e0>
 8003346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334c:	d007      	beq.n	800335e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800335c:	e0b5      	b.n	80034ca <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1a2      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x130>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800336c:	b29b      	uxth	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d19d      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x130>
 8003372:	e080      	b.n	8003476 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <HAL_SPI_TransmitReceive+0x204>
 800337c:	8b7b      	ldrh	r3, [r7, #26]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d16f      	bne.n	8003462 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	330c      	adds	r3, #12
 800338c:	7812      	ldrb	r2, [r2, #0]
 800338e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003394:	1c5a      	adds	r2, r3, #1
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033a8:	e05b      	b.n	8003462 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d11c      	bne.n	80033f2 <HAL_SPI_TransmitReceive+0x274>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d017      	beq.n	80033f2 <HAL_SPI_TransmitReceive+0x274>
 80033c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d114      	bne.n	80033f2 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	330c      	adds	r3, #12
 80033d2:	7812      	ldrb	r2, [r2, #0]
 80033d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	3b01      	subs	r3, #1
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d119      	bne.n	8003434 <HAL_SPI_TransmitReceive+0x2b6>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d014      	beq.n	8003434 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68da      	ldr	r2, [r3, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003414:	b2d2      	uxtb	r2, r2
 8003416:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003426:	b29b      	uxth	r3, r3
 8003428:	3b01      	subs	r3, #1
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003430:	2301      	movs	r3, #1
 8003432:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003434:	f7fe fbf6 	bl	8001c24 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003440:	429a      	cmp	r2, r3
 8003442:	d803      	bhi.n	800344c <HAL_SPI_TransmitReceive+0x2ce>
 8003444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344a:	d102      	bne.n	8003452 <HAL_SPI_TransmitReceive+0x2d4>
 800344c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800344e:	2b00      	cmp	r3, #0
 8003450:	d107      	bne.n	8003462 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003460:	e033      	b.n	80034ca <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d19e      	bne.n	80033aa <HAL_SPI_TransmitReceive+0x22c>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003470:	b29b      	uxth	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d199      	bne.n	80033aa <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003478:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f8c4 	bl	8003608 <SPI_EndRxTxTransaction>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d006      	beq.n	8003494 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003492:	e01a      	b.n	80034ca <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10a      	bne.n	80034b2 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800349c:	2300      	movs	r3, #0
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	617b      	str	r3, [r7, #20]
 80034b0:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034c0:	e003      	b.n	80034ca <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3730      	adds	r7, #48	; 0x30
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034ec:	b2db      	uxtb	r3, r3
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b088      	sub	sp, #32
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	603b      	str	r3, [r7, #0]
 8003504:	4613      	mov	r3, r2
 8003506:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003508:	f7fe fb8c 	bl	8001c24 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003510:	1a9b      	subs	r3, r3, r2
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	4413      	add	r3, r2
 8003516:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003518:	f7fe fb84 	bl	8001c24 <HAL_GetTick>
 800351c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800351e:	4b39      	ldr	r3, [pc, #228]	; (8003604 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	015b      	lsls	r3, r3, #5
 8003524:	0d1b      	lsrs	r3, r3, #20
 8003526:	69fa      	ldr	r2, [r7, #28]
 8003528:	fb02 f303 	mul.w	r3, r2, r3
 800352c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800352e:	e054      	b.n	80035da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003536:	d050      	beq.n	80035da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003538:	f7fe fb74 	bl	8001c24 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	69fa      	ldr	r2, [r7, #28]
 8003544:	429a      	cmp	r2, r3
 8003546:	d902      	bls.n	800354e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d13d      	bne.n	80035ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800355c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003566:	d111      	bne.n	800358c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003570:	d004      	beq.n	800357c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800357a:	d107      	bne.n	800358c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800358a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003594:	d10f      	bne.n	80035b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e017      	b.n	80035fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	4013      	ands	r3, r2
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	bf0c      	ite	eq
 80035ea:	2301      	moveq	r3, #1
 80035ec:	2300      	movne	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	461a      	mov	r2, r3
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d19b      	bne.n	8003530 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3720      	adds	r7, #32
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	20000004 	.word	0x20000004

08003608 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af02      	add	r7, sp, #8
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2200      	movs	r2, #0
 800361c:	2180      	movs	r1, #128	; 0x80
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f7ff ff6a 	bl	80034f8 <SPI_WaitFlagStateUntilTimeout>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d007      	beq.n	800363a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800362e:	f043 0220 	orr.w	r2, r3, #32
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e000      	b.n	800363c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <memset>:
 8003644:	4603      	mov	r3, r0
 8003646:	4402      	add	r2, r0
 8003648:	4293      	cmp	r3, r2
 800364a:	d100      	bne.n	800364e <memset+0xa>
 800364c:	4770      	bx	lr
 800364e:	f803 1b01 	strb.w	r1, [r3], #1
 8003652:	e7f9      	b.n	8003648 <memset+0x4>

08003654 <__libc_init_array>:
 8003654:	b570      	push	{r4, r5, r6, lr}
 8003656:	2600      	movs	r6, #0
 8003658:	4d0c      	ldr	r5, [pc, #48]	; (800368c <__libc_init_array+0x38>)
 800365a:	4c0d      	ldr	r4, [pc, #52]	; (8003690 <__libc_init_array+0x3c>)
 800365c:	1b64      	subs	r4, r4, r5
 800365e:	10a4      	asrs	r4, r4, #2
 8003660:	42a6      	cmp	r6, r4
 8003662:	d109      	bne.n	8003678 <__libc_init_array+0x24>
 8003664:	f000 f828 	bl	80036b8 <_init>
 8003668:	2600      	movs	r6, #0
 800366a:	4d0a      	ldr	r5, [pc, #40]	; (8003694 <__libc_init_array+0x40>)
 800366c:	4c0a      	ldr	r4, [pc, #40]	; (8003698 <__libc_init_array+0x44>)
 800366e:	1b64      	subs	r4, r4, r5
 8003670:	10a4      	asrs	r4, r4, #2
 8003672:	42a6      	cmp	r6, r4
 8003674:	d105      	bne.n	8003682 <__libc_init_array+0x2e>
 8003676:	bd70      	pop	{r4, r5, r6, pc}
 8003678:	f855 3b04 	ldr.w	r3, [r5], #4
 800367c:	4798      	blx	r3
 800367e:	3601      	adds	r6, #1
 8003680:	e7ee      	b.n	8003660 <__libc_init_array+0xc>
 8003682:	f855 3b04 	ldr.w	r3, [r5], #4
 8003686:	4798      	blx	r3
 8003688:	3601      	adds	r6, #1
 800368a:	e7f2      	b.n	8003672 <__libc_init_array+0x1e>
 800368c:	0800371c 	.word	0x0800371c
 8003690:	0800371c 	.word	0x0800371c
 8003694:	0800371c 	.word	0x0800371c
 8003698:	08003720 	.word	0x08003720

0800369c <memcpy>:
 800369c:	440a      	add	r2, r1
 800369e:	4291      	cmp	r1, r2
 80036a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80036a4:	d100      	bne.n	80036a8 <memcpy+0xc>
 80036a6:	4770      	bx	lr
 80036a8:	b510      	push	{r4, lr}
 80036aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036ae:	4291      	cmp	r1, r2
 80036b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036b4:	d1f9      	bne.n	80036aa <memcpy+0xe>
 80036b6:	bd10      	pop	{r4, pc}

080036b8 <_init>:
 80036b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ba:	bf00      	nop
 80036bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036be:	bc08      	pop	{r3}
 80036c0:	469e      	mov	lr, r3
 80036c2:	4770      	bx	lr

080036c4 <_fini>:
 80036c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036c6:	bf00      	nop
 80036c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ca:	bc08      	pop	{r3}
 80036cc:	469e      	mov	lr, r3
 80036ce:	4770      	bx	lr
