
*** Running vivado
    with args -log robot.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source robot.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source robot.tcl -notrace
Command: synth_design -top robot -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 301.805 ; gain = 82.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'robot' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/robot.vhd:13]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/pwm.vhd:5' bound to instance 'pwm1' of component 'pwm' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/robot.vhd:44]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/pwm.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/pwm.vhd:11]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/pwm.vhd:5' bound to instance 'pwm2' of component 'pwm' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/robot.vhd:49]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/new/clock_div_115200.vhd:5' bound to instance 'cd115200' of component 'clock_div' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/robot.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/new/clock_div_115200.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (2#1) [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/new/clock_div_115200.vhd:12]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/uart.vhd:4' bound to instance 'uart_dut' of component 'uart' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/robot.vhd:58]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/uart.vhd:12]
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/rx.vhd:5' bound to instance 'r_x' of component 'uart_rx' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/uart.vhd:31]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/rx.vhd:13]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/rx.vhd:55]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/rx.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/rx.vhd:13]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/tx.vhd:5' bound to instance 't_x' of component 'uart_tx' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/uart.vhd:39]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/tx.vhd:12]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/tx.vhd:20]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/tx.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (4#1) [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/tx.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'uart' (5#1) [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/uart.vhd:12]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/robot.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'robot' (6#1) [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/new/robot.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 351.926 ; gain = 132.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 351.926 ; gain = 132.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 's1a'. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1b'. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2a'. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2b'. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rts'. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cts'. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/robot_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/robot_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 681.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 681.871 ; gain = 462.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 681.871 ; gain = 462.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 681.871 ; gain = 462.730
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "curr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 681.871 ; gain = 462.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module robot 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart_dut/t_x/ready_reg was removed.  [C:/CodingProjects/EmbeddedFinal/Final/Final.srcs/sources_1/imports/sources_1/tx.vhd:24]
INFO: [Synth 8-5546] ROM "cd115200/div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'uart_dut/t_x/sendChar_reg[7]' (FDE) to 'uart_dut/t_x/sendChar_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_dut/t_x/sendChar_reg[6]' (FDE) to 'uart_dut/t_x/sendChar_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart_dut/t_x/sendChar_reg[5]' (FDE) to 'uart_dut/t_x/sendChar_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart_dut/t_x/sendChar_reg[4]' (FDE) to 'uart_dut/t_x/sendChar_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_dut/t_x/sendChar_reg[3]' (FDE) to 'uart_dut/t_x/sendChar_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_dut/t_x/sendChar_reg[2]' (FDE) to 'uart_dut/t_x/sendChar_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_dut/t_x/sendChar_reg[1]' (FDE) to 'uart_dut/t_x/sendChar_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_dut/t_x/sendChar_reg[0] )
INFO: [Synth 8-3886] merging instance 'sp2_reg[0]' (FDE) to 'sp2_reg[1]'
INFO: [Synth 8-3886] merging instance 'sp2_reg[1]' (FDE) to 'sp2_reg[2]'
INFO: [Synth 8-3886] merging instance 'sp2_reg[2]' (FDE) to 'sp2_reg[4]'
INFO: [Synth 8-3886] merging instance 'sp2_reg[3]' (FDE) to 'sp2_reg[6]'
INFO: [Synth 8-3886] merging instance 'sp2_reg[4]' (FDE) to 'sp2_reg[5]'
INFO: [Synth 8-3886] merging instance 'sp2_reg[5]' (FDE) to 'sp1_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp2_reg[6]' (FDE) to 'sp2_reg[7]'
INFO: [Synth 8-3886] merging instance 'sp1_reg[0]' (FDE) to 'sp1_reg[1]'
INFO: [Synth 8-3886] merging instance 'sp1_reg[1]' (FDE) to 'sp1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sp1_reg[2]' (FDE) to 'sp1_reg[4]'
INFO: [Synth 8-3886] merging instance 'sp1_reg[3]' (FDE) to 'sp1_reg[6]'
INFO: [Synth 8-3886] merging instance 'sp1_reg[4]' (FDE) to 'sp1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sp1_reg[5] )
INFO: [Synth 8-3886] merging instance 'sp1_reg[6]' (FDE) to 'sp1_reg[7]'
WARNING: [Synth 8-3332] Sequential element (uart_dut/t_x/sendChar_reg[0]) is unused and will be removed from module robot.
WARNING: [Synth 8-3332] Sequential element (sp1_reg[5]) is unused and will be removed from module robot.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 681.871 ; gain = 462.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 681.871 ; gain = 462.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 688.523 ; gain = 469.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |    16|
|6     |LUT4   |     9|
|7     |LUT5   |    19|
|8     |LUT6   |    23|
|9     |FDCE   |    23|
|10    |FDPE   |     1|
|11    |FDRE   |    43|
|12    |IBUF   |     3|
|13    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   155|
|2     |  cd115200 |clock_div |    26|
|3     |  pwm1     |pwm       |    25|
|4     |  pwm2     |pwm_0     |    25|
|5     |  uart_dut |uart      |    56|
|6     |    r_x    |uart_rx   |    42|
|7     |    t_x    |uart_tx   |    14|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 697.555 ; gain = 148.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 697.555 ; gain = 478.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

55 Infos, 14 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 697.555 ; gain = 486.078
INFO: [Common 17-1381] The checkpoint 'C:/CodingProjects/EmbeddedFinal/Final/Final.runs/synth_1/robot.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 697.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 20:15:17 2017...
