{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import magma as m\n",
    "from functools import reduce\n",
    "m.set_mantle_target(\"coreir\")\n",
    "import mantle\n",
    "\n",
    "def one_hot_mux(conds, inputs):\n",
    "    outputs = []\n",
    "    for cond, inp in zip(conds, inputs):\n",
    "        outputs.append(inp & m.bits([cond for _ in range(len(inp))]))\n",
    "    return reduce(lambda x, y: x | y, outputs)\n",
    "\n",
    "\n",
    "class SimpleALU(m.Circuit):\n",
    "    name = \"SimpleALU\"\n",
    "    IO = [\"a\", m.In(m.UInt(4)), \"b\", m.In(m.UInt(4)), \n",
    "          \"opcode\", m.In(m.UInt(2)), \"out\", m.Out(m.UInt(4))]\n",
    "    \n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        is_op0 = io.opcode == m.uint(0, n=2)\n",
    "        is_op1 = io.opcode == m.uint(1, n=2)\n",
    "        is_op2 = io.opcode == m.uint(2, n=2)\n",
    "        is_op3 = io.opcode == m.uint(3, n=2)\n",
    "        op0_out = io.a + io.b\n",
    "        op1_out = io.a - io.b\n",
    "        op2_out = io.a\n",
    "        op3_out = io.b\n",
    "        m.wire(io.out, one_hot_mux([is_op0, is_op1, is_op2, is_op3], [op0_out, op1_out, op2_out, op3_out]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.SimpleALU\",\r\n",
      "\"namespaces\":{\r\n",
      "  \"global\":{\r\n",
      "    \"modules\":{\r\n",
      "      \"Add4_cin\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",[\"Array\",4,\"BitIn\"]],\r\n",
      "          [\"I1\",[\"Array\",4,\"BitIn\"]],\r\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]],\r\n",
      "          [\"CIN\",\"BitIn\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"bit_const_0_None\":{\r\n",
      "            \"modref\":\"corebit.const\",\r\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\r\n",
      "          },\r\n",
      "          \"inst0\":{\r\n",
      "            \"genref\":\"coreir.add\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst1\":{\r\n",
      "            \"genref\":\"coreir.add\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst1.in0.1\",\"bit_const_0_None.out\"],\r\n",
      "          [\"inst1.in0.2\",\"bit_const_0_None.out\"],\r\n",
      "          [\"inst1.in0.3\",\"bit_const_0_None.out\"],\r\n",
      "          [\"inst1.out\",\"inst0.in0\"],\r\n",
      "          [\"self.I1\",\"inst0.in1\"],\r\n",
      "          [\"self.O\",\"inst0.out\"],\r\n",
      "          [\"self.CIN\",\"inst1.in0.0\"],\r\n",
      "          [\"self.I0\",\"inst1.in1\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"SimpleALU\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"a\",[\"Array\",4,\"BitIn\"]],\r\n",
      "          [\"b\",[\"Array\",4,\"BitIn\"]],\r\n",
      "          [\"opcode\",[\"Array\",2,\"BitIn\"]],\r\n",
      "          [\"out\",[\"Array\",4,\"Bit\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"const_0_2\":{\r\n",
      "            \"genref\":\"coreir.const\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]},\r\n",
      "            \"modargs\":{\"value\":[[\"BitVector\",2],\"2'h0\"]}\r\n",
      "          },\r\n",
      "          \"const_1_2\":{\r\n",
      "            \"genref\":\"coreir.const\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]},\r\n",
      "            \"modargs\":{\"value\":[[\"BitVector\",2],\"2'h1\"]}\r\n",
      "          },\r\n",
      "          \"const_2_2\":{\r\n",
      "            \"genref\":\"coreir.const\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]},\r\n",
      "            \"modargs\":{\"value\":[[\"BitVector\",2],\"2'h2\"]}\r\n",
      "          },\r\n",
      "          \"const_3_2\":{\r\n",
      "            \"genref\":\"coreir.const\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]},\r\n",
      "            \"modargs\":{\"value\":[[\"BitVector\",2],\"2'h3\"]}\r\n",
      "          },\r\n",
      "          \"inst0\":{\r\n",
      "            \"genref\":\"coreir.eq\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]}\r\n",
      "          },\r\n",
      "          \"inst1\":{\r\n",
      "            \"genref\":\"coreir.eq\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]}\r\n",
      "          },\r\n",
      "          \"inst10\":{\r\n",
      "            \"genref\":\"coreir.or\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst11\":{\r\n",
      "            \"genref\":\"coreir.or\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst12\":{\r\n",
      "            \"genref\":\"coreir.or\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst2\":{\r\n",
      "            \"genref\":\"coreir.eq\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]}\r\n",
      "          },\r\n",
      "          \"inst3\":{\r\n",
      "            \"genref\":\"coreir.eq\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",2]}\r\n",
      "          },\r\n",
      "          \"inst4\":{\r\n",
      "            \"genref\":\"coreir.add\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst5\":{\r\n",
      "            \"modref\":\"global.Sub4\"\r\n",
      "          },\r\n",
      "          \"inst6\":{\r\n",
      "            \"genref\":\"coreir.and\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst7\":{\r\n",
      "            \"genref\":\"coreir.and\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst8\":{\r\n",
      "            \"genref\":\"coreir.and\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst9\":{\r\n",
      "            \"genref\":\"coreir.and\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst0.in1\",\"const_0_2.out\"],\r\n",
      "          [\"inst1.in1\",\"const_1_2.out\"],\r\n",
      "          [\"inst2.in1\",\"const_2_2.out\"],\r\n",
      "          [\"inst3.in1\",\"const_3_2.out\"],\r\n",
      "          [\"self.opcode\",\"inst0.in0\"],\r\n",
      "          [\"inst6.in1.0\",\"inst0.out\"],\r\n",
      "          [\"inst6.in1.1\",\"inst0.out\"],\r\n",
      "          [\"inst6.in1.2\",\"inst0.out\"],\r\n",
      "          [\"inst6.in1.3\",\"inst0.out\"],\r\n",
      "          [\"self.opcode\",\"inst1.in0\"],\r\n",
      "          [\"inst7.in1.0\",\"inst1.out\"],\r\n",
      "          [\"inst7.in1.1\",\"inst1.out\"],\r\n",
      "          [\"inst7.in1.2\",\"inst1.out\"],\r\n",
      "          [\"inst7.in1.3\",\"inst1.out\"],\r\n",
      "          [\"inst6.out\",\"inst10.in0\"],\r\n",
      "          [\"inst7.out\",\"inst10.in1\"],\r\n",
      "          [\"inst11.in0\",\"inst10.out\"],\r\n",
      "          [\"inst8.out\",\"inst11.in1\"],\r\n",
      "          [\"inst12.in0\",\"inst11.out\"],\r\n",
      "          [\"inst9.out\",\"inst12.in1\"],\r\n",
      "          [\"self.out\",\"inst12.out\"],\r\n",
      "          [\"self.opcode\",\"inst2.in0\"],\r\n",
      "          [\"inst8.in1.0\",\"inst2.out\"],\r\n",
      "          [\"inst8.in1.1\",\"inst2.out\"],\r\n",
      "          [\"inst8.in1.2\",\"inst2.out\"],\r\n",
      "          [\"inst8.in1.3\",\"inst2.out\"],\r\n",
      "          [\"self.opcode\",\"inst3.in0\"],\r\n",
      "          [\"inst9.in1.0\",\"inst3.out\"],\r\n",
      "          [\"inst9.in1.1\",\"inst3.out\"],\r\n",
      "          [\"inst9.in1.2\",\"inst3.out\"],\r\n",
      "          [\"inst9.in1.3\",\"inst3.out\"],\r\n",
      "          [\"self.a\",\"inst4.in0\"],\r\n",
      "          [\"self.b\",\"inst4.in1\"],\r\n",
      "          [\"inst6.in0\",\"inst4.out\"],\r\n",
      "          [\"self.a\",\"inst5.I0\"],\r\n",
      "          [\"self.b\",\"inst5.I1\"],\r\n",
      "          [\"inst7.in0\",\"inst5.O\"],\r\n",
      "          [\"self.a\",\"inst8.in0\"],\r\n",
      "          [\"self.b\",\"inst9.in0\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"Sub4\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",[\"Array\",4,\"BitIn\"]],\r\n",
      "          [\"I1\",[\"Array\",4,\"BitIn\"]],\r\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"bit_const_1_None\":{\r\n",
      "            \"modref\":\"corebit.const\",\r\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\r\n",
      "          },\r\n",
      "          \"inst0\":{\r\n",
      "            \"genref\":\"coreir.not\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\r\n",
      "          },\r\n",
      "          \"inst1\":{\r\n",
      "            \"modref\":\"global.Add4_cin\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst1.CIN\",\"bit_const_1_None.out\"],\r\n",
      "          [\"self.I1\",\"inst0.in\"],\r\n",
      "          [\"inst1.I1\",\"inst0.out\"],\r\n",
      "          [\"self.I0\",\"inst1.I0\"],\r\n",
      "          [\"self.O\",\"inst1.O\"]\r\n",
      "        ]\r\n",
      "      }\r\n",
      "    }\r\n",
      "  }\r\n",
      "}\r\n",
      "}"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/SimpleALU\", SimpleALU, output=\"coreir\")\n",
    "%cat build/SimpleALU.json"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success!\n"
     ]
    }
   ],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "simulator = PythonSimulator(SimpleALU)\n",
    "simulator.set_value(SimpleALU.a, 3)\n",
    "simulator.set_value(SimpleALU.b, 2)\n",
    "\n",
    "simulator.set_value(SimpleALU.opcode, 0)\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == 3 + 2, simulator.get_value(SimpleALU.out)\n",
    "\n",
    "simulator.set_value(SimpleALU.opcode, 1)\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == 3 - 2\n",
    "\n",
    "simulator.set_value(SimpleALU.opcode, 2)\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == 3\n",
    "\n",
    "simulator.set_value(SimpleALU.opcode, 3)\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == 2\n",
    "print(\"Success!\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
