Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,152
design__inferred_latch__count,0
design__instance__count,46016
design__instance__area,779867
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,566
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,184
design__max_cap_violation__count__corner:nom_tt_025C_3v30,82
power__internal__total,0.025169173255562782
power__switching__total,0.008210686035454273
power__leakage__total,0.000002636752469697967
power__total,0.03338249772787094
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.40293922117186487
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.36960321960245357
timing__hold__ws__corner:nom_tt_025C_3v30,0.5571900876176934
timing__setup__ws__corner:nom_tt_025C_3v30,3.532434889025989
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.557190
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,3.532435
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,6889
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,184
design__max_cap_violation__count__corner:nom_ss_125C_3v00,84
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.5452372041519233
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.48036642689919473
timing__hold__ws__corner:nom_ss_125C_3v00,1.4212675882924315
timing__setup__ws__corner:nom_ss_125C_3v00,-32.75007735479143
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-12963.002885136655
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-32.75007735479143
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.421268
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,652
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-32.750076
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,639
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,50
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,184
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,82
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.35031453729400225
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.3255009409695511
timing__hold__ws__corner:nom_ff_n40C_3v60,0.19346480520747905
timing__setup__ws__corner:nom_ff_n40C_3v60,5.813630630343573
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.193465
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,10.872727
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,7629
design__max_fanout_violation__count,184
design__max_cap_violation__count,111
clock__skew__worst_hold,-0.3379938369297714
clock__skew__worst_setup,0.3156661410500645
timing__hold__ws,0.19321411684142872
timing__setup__ws,-35.5087382881182
timing__hold__tns,0.0
timing__setup__tns,-14316.646634319948
timing__hold__wns,0
timing__setup__wns,-35.5087382881182
timing__hold_vio__count,0
timing__hold_r2r__ws,0.193214
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1957
timing__setup_r2r__ws,-35.508739
timing__setup_r2r_vio__count,1919
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.96 733.04
design__io,45
design__die__area,792792
design__core__area,779867
design__instance__count__stdcell,25553
design__instance__area__stdcell,616886
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.791015
design__instance__utilization__stdcell,0.791015
design__rows,186
design__rows:GF018hv5v_mcu_sc7,186
design__sites,355260
design__sites:GF018hv5v_mcu_sc7,355260
design__instance__count__class:tie_cell,8
design__instance__area__class:tie_cell,70.2464
design__instance__count__class:buffer,149
design__instance__area__class:buffer,2972.3
design__instance__count__class:inverter,1250
design__instance__area__class:inverter,13408.3
design__instance__count__class:sequential_cell,3026
design__instance__area__class:sequential_cell,218361
design__instance__count__class:multi_input_combinational_cell,13830
design__instance__area__class:multi_input_combinational_cell,293858
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__area__class:endcap_cell,1633.23
design__instance__count__class:tap_cell,5080
design__instance__area__class:tap_cell,22303.2
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1463
design__instance__area__class:timing_repair_buffer,48325.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,962802
design__violations,0
design__instance__count__class:clock_buffer,271
design__instance__area__class:clock_buffer,14216.1
design__instance__count__class:clock_inverter,95
design__instance__area__class:clock_inverter,1699.08
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,15
global_route__wirelength,1696842
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,9
design__instance__area__class:antenna_cell,39.5136
route__net,19945
route__net__special,2
route__drc_errors__iter:0,21
route__wirelength__iter:0,1144586
route__drc_errors__iter:1,7
route__wirelength__iter:1,1144584
route__drc_errors__iter:2,1
route__wirelength__iter:2,1144583
route__drc_errors__iter:3,0
route__wirelength__iter:3,1144581
route__drc_errors__iter:4,0
route__wirelength__iter:4,1145335
route__drc_errors,0
route__wirelength,1144581
route__vias,147015
route__vias__singlecut,147015
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1811.94
design__instance__count__class:fill_cell,20463
design__instance__area__class:fill_cell,162980
timing__unannotated_net__count__corner:nom_tt_025C_3v30,171
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,171
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,171
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,384
design__max_fanout_violation__count__corner:min_tt_025C_3v30,184
design__max_cap_violation__count__corner:min_tt_025C_3v30,67
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.3816597979016562
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.3546531779746401
timing__hold__ws__corner:min_tt_025C_3v30,0.5570373209251844
timing__setup__ws__corner:min_tt_025C_3v30,3.84228304492884
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.557037
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,4.731287
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,171
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,6210
design__max_fanout_violation__count__corner:min_ss_125C_3v00,184
design__max_cap_violation__count__corner:min_ss_125C_3v00,68
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.5054574679653464
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.44866464591267496
timing__hold__ws__corner:min_ss_125C_3v00,1.4213044476978913
timing__setup__ws__corner:min_ss_125C_3v00,-30.416470203445044
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-11842.633619619151
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-30.416470203445044
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.421304
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,632
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-30.416470
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,620
timing__unannotated_net__count__corner:min_ss_125C_3v00,171
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,38
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,184
design__max_cap_violation__count__corner:min_ff_n40C_3v60,68
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.3379938369297714
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.3156661410500645
timing__hold__ws__corner:min_ff_n40C_3v60,0.19321411684142872
timing__setup__ws__corner:min_ff_n40C_3v60,5.888829146552663
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.193214
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,11.095146
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,171
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,811
design__max_fanout_violation__count__corner:max_tt_025C_3v30,184
design__max_cap_violation__count__corner:max_tt_025C_3v30,110
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.4229645364779883
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.388554505124179
timing__hold__ws__corner:max_tt_025C_3v30,0.5574048047567285
timing__setup__ws__corner:max_tt_025C_3v30,2.1082798326094494
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.557405
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,2.108280
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,171
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,7629
design__max_fanout_violation__count__corner:max_ss_125C_3v00,184
design__max_cap_violation__count__corner:max_ss_125C_3v00,111
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.5843130589209808
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.5104765643570215
timing__hold__ws__corner:max_ss_125C_3v00,1.4212627033109848
timing__setup__ws__corner:max_ss_125C_3v00,-35.5087382881182
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-14316.646634319948
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-35.5087382881182
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.421263
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,673
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-35.508739
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,660
timing__unannotated_net__count__corner:max_ss_125C_3v00,171
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,77
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,184
design__max_cap_violation__count__corner:max_ff_n40C_3v60,110
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.3619637747539496
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.338513088253074
timing__hold__ws__corner:max_ff_n40C_3v60,0.1937816628676684
timing__setup__ws__corner:max_ff_n40C_3v60,5.723221170088504
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.193782
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,10.605514
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,171
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,171
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29967
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000327422
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000276255
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000633451
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000276255
design_powergrid__voltage__worst,0.000276255
design_powergrid__voltage__worst__net:VPWR,3.29967
design_powergrid__drop__worst,0.000327422
design_powergrid__drop__worst__net:VPWR,0.000327422
design_powergrid__voltage__worst__net:VGND,0.000276255
design_powergrid__drop__worst__net:VGND,0.000276255
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000065199999999999999167159259183534913972835056483745574951171875
ir__drop__worst,0.0003269999999999999794851601730982793014845810830593109130859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
