// $Id: $
// File name:   tb_tx_fifo.sv
// Created:     2/21/2017
// Author:      Kunwar Digraj Singh Jain
// Lab Section: 5
// Version:     1.0  Initial Design Entry
// Description: Testbench for TX FIFO

`timescale 1ns / 10ps

module tb_tx_fifo () ;

	// Define parameters
	// basic test bench parameters
	localparam	CLK_PERIOD	= 2.5;
	localparam	CHECK_DELAY = 1; // Check 1ns after the rising edge to allow for propagation delay

	// Shared Test Variables
	reg tb_clk;
	
	always
	begin
		tb_clk = 1'b0;
		#(CLK_PERIOD/0.5);
		tb_clk = 1'b1;
		#(CLK_PERIOD/0.5);
	end	

	tb_tx_fifo_DUT testbench(.tb_clk);
	
endmodule

module tb_tx_fifo_DUT (input wire tb_clk) ;

	reg		tb_n_rst;
	reg		tb_read_enable;
	reg		tb_write_enable;
	reg		[7:0] tb_write_data;
	reg		[7:0] tb_read_data;
	reg		tb_fifo_empty;
	reg		tb_fifo_full;

	tx_fifo DUT
		(
			.clk(tb_clk),
			.n_rst(tb_n_rst),
			.read_enable(tb_read_enable),
			.write_enable(tb_write_enable),
			.write_data(tb_write_data),
			.read_data(tb_read_data),
			.fifo_empty(tb_fifo_empty),
			.fifo_full(tb_fifo_full)
		);	
	int i ;
	initial 
	begin
		$display ("-----Test Case 1-----") ;
		tb_n_rst = 1'b1 ;
		tb_read_enable = 0 ;
		tb_write_enable = 0 ;
		tb_write_data = 8'b10101010 ;
		#10

		@(negedge tb_clk)
		tb_n_rst = 1'b0 ;
		
		@(negedge tb_clk)
		tb_n_rst = 1'b1 ;

		@(negedge tb_clk)
		tb_write_enable = 1 ;
		
		@(negedge tb_clk)
		tb_write_enable = 0 ;

		@(negedge tb_clk)
		tb_write_enable = 1 ;
		
		@(negedge tb_clk)
		tb_write_enable = 0 ;

		@(negedge tb_clk)
		tb_write_enable = 1 ;
		
		@(negedge tb_clk)
		tb_write_enable = 0 ;

		@(negedge tb_clk)
		tb_read_enable = 1 ;

		@(negedge tb_clk)
		tb_write_data = 8'b10110101 ;
		tb_read_enable = 0 ;			

		@(negedge tb_clk)
		tb_read_enable = 1 ;

		@(negedge tb_clk)
		tb_write_data = 8'b01010100 ;
		tb_read_enable = 0 ;

		@(negedge tb_clk)
		tb_read_enable = 1 ;

		@(negedge tb_clk)
		tb_write_data = 8'b11110000 ;
		tb_read_enable = 0 ;


		for (i = 0; i < 8; i++) begin
			tb_write_data = tb_write_data + 8'b1010101010 ;
			@(negedge tb_clk)
			tb_write_enable = 1 ;
			@(negedge tb_clk)
			tb_write_enable = 0 ;
		end

		for (i = 0; i < 8; i++) begin
			@(negedge tb_clk)
			tb_read_enable = 1 ;
			@(negedge tb_clk)
			tb_read_enable = 0 ;
		end

	end
endmodule












