Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sat May 11 21:11:43 2019
| Host         : Lenny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file state_machine_timing_summary_routed.rpt -pb state_machine_timing_summary_routed.pb -rpx state_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : state_machine
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_divider/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_divider/count_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock_divider/ms_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.862        0.000                      0                  148        0.129        0.000                      0                  148        4.020        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.862        0.000                      0                  148        0.129        0.000                      0                  148        4.020        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.014ns (32.131%)  route 2.142ns (67.869%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.629     5.231    clock_divider/clk_IBUF_BUFG
    SLICE_X14Y107        FDRE                                         r  clock_divider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clock_divider/count_reg[12]/Q
                         net (fo=1, routed)           0.640     6.390    clock_divider/count[12]
    SLICE_X13Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.514 r  clock_divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.549     7.063    clock_divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X15Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.187 r  clock_divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.626     7.813    clock_divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.937 r  clock_divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.326     8.263    clock_divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.124     8.387 r  clock_divider/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.387    clock_divider/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X12Y105        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.508    14.930    clock_divider/clk_IBUF_BUFG
    SLICE_X12Y105        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.077    15.249    clock_divider/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.014ns (32.162%)  route 2.139ns (67.838%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.629     5.231    clock_divider/clk_IBUF_BUFG
    SLICE_X14Y107        FDRE                                         r  clock_divider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  clock_divider/count_reg[12]/Q
                         net (fo=1, routed)           0.640     6.390    clock_divider/count[12]
    SLICE_X13Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.514 f  clock_divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.549     7.063    clock_divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X15Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.187 f  clock_divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.626     7.813    clock_divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  clock_divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.323     8.260    clock_divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X12Y105        LUT4 (Prop_lut4_I2_O)        0.124     8.384 r  clock_divider/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.384    clock_divider/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X12Y105        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.508    14.930    clock_divider/clk_IBUF_BUFG
    SLICE_X12Y105        FDCE                                         r  clock_divider/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.081    15.253    clock_divider/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.692ns (69.439%)  route 0.745ns (30.561%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  disp_unit/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  disp_unit/q_reg_reg[5]/Q
                         net (fo=1, routed)           0.745     6.512    disp_unit/q_reg_reg_n_0_[5]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  disp_unit/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    disp_unit/q_reg_reg[12]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.748 r  disp_unit/q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.748    disp_unit/q_reg_reg[16]_i_1_n_6
    SLICE_X0Y109         FDCE                                         r  disp_unit/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.587    15.009    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  disp_unit/q_reg_reg[17]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    disp_unit/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 fibonacci/state_reg[151]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.580ns (24.972%)  route 1.743ns (75.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.706     5.308    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  fibonacci/state_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  fibonacci/state_reg[151]/Q
                         net (fo=3, routed)           1.271     7.035    fibonacci/next_state[152]
    SLICE_X7Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.159 r  fibonacci/polynomial/O
                         net (fo=1, routed)           0.472     7.631    fibonacci/r
    SLICE_X6Y112         SRLC32E                                      r  fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.583    15.005    fibonacci/clk_IBUF_BUFG
    SLICE_X6Y112         SRLC32E                                      r  fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y112         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.216    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.581ns (67.981%)  route 0.745ns (32.019%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  disp_unit/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  disp_unit/q_reg_reg[5]/Q
                         net (fo=1, routed)           0.745     6.512    disp_unit/q_reg_reg_n_0_[5]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  disp_unit/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    disp_unit/q_reg_reg[12]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.637 r  disp_unit/q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.637    disp_unit/q_reg_reg[16]_i_1_n_7
    SLICE_X0Y109         FDCE                                         r  disp_unit/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.587    15.009    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  disp_unit/q_reg_reg[16]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    disp_unit/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.578ns (67.939%)  route 0.745ns (32.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  disp_unit/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  disp_unit/q_reg_reg[5]/Q
                         net (fo=1, routed)           0.745     6.512    disp_unit/q_reg_reg_n_0_[5]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.634 r  disp_unit/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.634    disp_unit/q_reg_reg[12]_i_1_n_6
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[13]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    disp_unit/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.557ns (67.647%)  route 0.745ns (32.353%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  disp_unit/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  disp_unit/q_reg_reg[5]/Q
                         net (fo=1, routed)           0.745     6.512    disp_unit/q_reg_reg_n_0_[5]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.613 r  disp_unit/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.613    disp_unit/q_reg_reg[12]_i_1_n_4
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[15]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    disp_unit/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.483ns (66.572%)  route 0.745ns (33.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  disp_unit/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  disp_unit/q_reg_reg[5]/Q
                         net (fo=1, routed)           0.745     6.512    disp_unit/q_reg_reg_n_0_[5]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.539 r  disp_unit/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.539    disp_unit/q_reg_reg[12]_i_1_n_5
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[14]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    disp_unit/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.467ns (66.330%)  route 0.745ns (33.670%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  disp_unit/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  disp_unit/q_reg_reg[5]/Q
                         net (fo=1, routed)           0.745     6.512    disp_unit/q_reg_reg_n_0_[5]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  disp_unit/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    disp_unit/q_reg_reg[8]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.523 r  disp_unit/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.523    disp_unit/q_reg_reg[12]_i_1_n_7
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  disp_unit/q_reg_reg[12]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    disp_unit/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 disp_unit/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.464ns (66.284%)  route 0.745ns (33.716%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  disp_unit/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  disp_unit/q_reg_reg[5]/Q
                         net (fo=1, routed)           0.745     6.512    disp_unit/q_reg_reg_n_0_[5]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  disp_unit/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    disp_unit/q_reg_reg[4]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  disp_unit/q_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    disp_unit/q_reg_reg[8]_i_1_n_6
    SLICE_X0Y107         FDCE                                         r  disp_unit/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    disp_unit/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  disp_unit/q_reg_reg[9]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    disp_unit/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fibonacci/state_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.594     1.513    fibonacci/clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  fibonacci/state_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  fibonacci/state_reg[111]/Q
                         net (fo=1, routed)           0.110     1.764    fibonacci/next_state[112]
    SLICE_X2Y113         SRLC32E                                      r  fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.031    fibonacci/clk_IBUF_BUFG
    SLICE_X2Y113         SRLC32E                                      r  fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/CLK
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y113         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.635    fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fibonacci/state_reg[139]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.443%)  route 0.156ns (52.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.595     1.514    fibonacci/clk_IBUF_BUFG
    SLICE_X3Y112         FDPE                                         r  fibonacci/state_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  fibonacci/state_reg[139]/Q
                         net (fo=1, routed)           0.156     1.812    fibonacci/next_state[140]
    SLICE_X6Y110         SRL16E                                       r  fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.031    fibonacci/clk_IBUF_BUFG
    SLICE_X6Y110         SRL16E                                       r  fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X6Y110         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.668    fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fibonacci/state_reg[55]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.080%)  route 0.179ns (55.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.594     1.513    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y112         FDPE                                         r  fibonacci/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  fibonacci/state_reg[55]/Q
                         net (fo=1, routed)           0.179     1.833    fibonacci/next_state[56]
    SLICE_X2Y113         SRLC32E                                      r  fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.031    fibonacci/clk_IBUF_BUFG
    SLICE_X2Y113         SRLC32E                                      r  fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y113         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.666    fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_104/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_105/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.594     1.513    fibonacci/clk_IBUF_BUFG
    SLICE_X5Y112         FDPE                                         r  fibonacci/state_reg_p_104/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  fibonacci/state_reg_p_104/Q
                         net (fo=1, routed)           0.118     1.772    fibonacci/state_reg_p_104_n_0
    SLICE_X4Y112         FDPE                                         r  fibonacci/state_reg_p_105/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.863     2.029    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y112         FDPE                                         r  fibonacci/state_reg_p_105/C
                         clock pessimism             -0.502     1.526    
    SLICE_X4Y112         FDPE (Hold_fdpe_C_D)         0.075     1.601    fibonacci/state_reg_p_105
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_c_42/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_c_43/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.593     1.512    fibonacci/clk_IBUF_BUFG
    SLICE_X7Y113         FDCE                                         r  fibonacci/state_reg_c_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  fibonacci/state_reg_c_42/Q
                         net (fo=1, routed)           0.112     1.765    fibonacci/state_reg_c_42_n_0
    SLICE_X6Y113         FDCE                                         r  fibonacci/state_reg_c_43/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.862     2.028    fibonacci/clk_IBUF_BUFG
    SLICE_X6Y113         FDCE                                         r  fibonacci/state_reg_c_43/C
                         clock pessimism             -0.502     1.525    
    SLICE_X6Y113         FDCE (Hold_fdce_C_D)         0.059     1.584    fibonacci/state_reg_c_43
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_91/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_92/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.596     1.515    fibonacci/clk_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  fibonacci/state_reg_p_91/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  fibonacci/state_reg_p_91/Q
                         net (fo=1, routed)           0.112     1.768    fibonacci/state_reg_p_91_n_0
    SLICE_X2Y111         FDPE                                         r  fibonacci/state_reg_p_92/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.869     2.034    fibonacci/clk_IBUF_BUFG
    SLICE_X2Y111         FDPE                                         r  fibonacci/state_reg_p_92/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         FDPE (Hold_fdpe_C_D)         0.059     1.587    fibonacci/state_reg_p_92
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_59/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_60/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.593     1.512    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y113         FDPE                                         r  fibonacci/state_reg_p_59/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDPE (Prop_fdpe_C_Q)         0.141     1.653 r  fibonacci/state_reg_p_59/Q
                         net (fo=1, routed)           0.121     1.774    fibonacci/state_reg_p_59_n_0
    SLICE_X4Y113         FDPE                                         r  fibonacci/state_reg_p_60/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.862     2.028    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y113         FDPE                                         r  fibonacci/state_reg_p_60/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y113         FDPE (Hold_fdpe_C_D)         0.075     1.587    fibonacci/state_reg_p_60
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fibonacci/state_reg[110]_fibonacci_state_reg_c_53/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.594     1.513    fibonacci/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  fibonacci/state_reg[110]_fibonacci_state_reg_c_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  fibonacci/state_reg[110]_fibonacci_state_reg_c_53/Q
                         net (fo=1, routed)           0.082     1.760    fibonacci/state_reg[110]_fibonacci_state_reg_c_53_n_0
    SLICE_X3Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  fibonacci/state_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.805    fibonacci/state_reg_gate__1_n_0
    SLICE_X3Y113         FDCE                                         r  fibonacci/state_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     2.031    fibonacci/clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  fibonacci/state_reg[111]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.091     1.617    fibonacci/state_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_63/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_64/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.363%)  route 0.121ns (48.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.593     1.512    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y113         FDPE                                         r  fibonacci/state_reg_p_63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDPE (Prop_fdpe_C_Q)         0.128     1.640 r  fibonacci/state_reg_p_63/Q
                         net (fo=1, routed)           0.121     1.762    fibonacci/state_reg_p_63_n_0
    SLICE_X2Y112         FDPE                                         r  fibonacci/state_reg_p_64/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     2.032    fibonacci/clk_IBUF_BUFG
    SLICE_X2Y112         FDPE                                         r  fibonacci/state_reg_p_64/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         FDPE (Hold_fdpe_C_D)         0.022     1.574    fibonacci/state_reg_p_64
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fibonacci/state_reg_p_55/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibonacci/state_reg_p_56/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.991%)  route 0.115ns (45.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.593     1.512    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y114         FDPE                                         r  fibonacci/state_reg_p_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.653 r  fibonacci/state_reg_p_55/Q
                         net (fo=1, routed)           0.115     1.769    fibonacci/state_reg_p_55_n_0
    SLICE_X4Y113         FDPE                                         r  fibonacci/state_reg_p_56/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.862     2.028    fibonacci/clk_IBUF_BUFG
    SLICE_X4Y113         FDPE                                         r  fibonacci/state_reg_p_56/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y113         FDPE (Hold_fdpe_C_D)         0.046     1.573    fibonacci/state_reg_p_56
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y105   clock_divider/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y105   clock_divider/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y106   clock_divider/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y106   clock_divider/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y107   clock_divider/count_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y108   clock_divider/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y108   clock_divider/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y108   clock_divider/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y106   clock_divider/count_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[137]_srl26__fibonacci_state_reg_p_78/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[163]_srl11_fibonacci_state_reg_c_9/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y112    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y112    fibonacci/state_reg[53]_srl22__fibonacci_state_reg_p_106/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[87]_srl32_fibonacci_state_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y112    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y112    fibonacci/state_reg[53]_srl22__fibonacci_state_reg_p_106/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[149]_srl10_fibonacci_state_reg_c_8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[163]_srl11_fibonacci_state_reg_c_9/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y110    fibonacci/state_reg[163]_srl11_fibonacci_state_reg_c_9/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y112    fibonacci/state_reg[31]_srl32__fibonacci_state_reg_p_84/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y112    fibonacci/state_reg[53]_srl22__fibonacci_state_reg_p_106/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    fibonacci/state_reg[109]_srl22_fibonacci_state_reg_c_52/CLK



