pm_runtime_put_sync	,	F_14
aqsfrc	,	V_113
ENOMEM	,	V_93
pwmchip_add	,	F_35
parent	,	V_101
ehrpwm_pwm_ops	,	V_95
ehrpwm_modify	,	F_7
of_pwm_n_cells	,	V_98
dev_get_drvdata	,	F_47
AQCSFRC_CSFA_MASK	,	V_71
"failed to get clock rate\n"	,	L_9
AQCSFRC_CSFB_FRCLOW	,	V_79
"Failed to get tbclk\n"	,	L_11
AQSFRC_RLDCSF_IMDT	,	V_81
ehrpwm_pwm_config	,	F_10
dev	,	V_52
CLKDIV_MAX	,	V_14
TBCTL_FREE_RUN	,	V_78
pwmss_clk_failure	,	V_104
rqst_prescaler	,	V_9
val	,	V_6
TBCTL_CLKDIV_MASK	,	V_56
PERIOD_MAX	,	V_54
clk	,	V_89
ehrpwm_pwm_set_polarity	,	F_15
"failed to allocate memory\n"	,	L_6
hwpwm	,	V_51
TBCTL_RUN_MASK	,	V_77
ctx	,	V_106
AQCTL_CAU_MASK	,	V_30
clk_enable	,	F_17
npwm	,	V_99
aqctl_reg	,	V_20
"failed to get clock\n"	,	L_8
do_div	,	F_11
ehrpwm_pwm_resume	,	F_48
NSEC_PER_SEC	,	V_47
AQSFRC_RLDCSF_ZRO	,	V_74
pr_err	,	F_18
aqctlb	,	V_112
TBCTL_CLKDIV_SHIFT	,	V_16
GFP_KERNEL	,	V_92
aqctla	,	V_111
clkdiv	,	V_12
device	,	V_115
status	,	V_90
pwmss_submodule_state_change	,	F_37
set_prescale_div	,	F_8
regval	,	V_8
prescale_div	,	V_10
pwm	,	V_37
flags	,	V_84
"tbclk"	,	L_10
test_bit	,	F_23
NUM_PWM_CHANNEL	,	V_50
tb_clk_div	,	V_11
ehrpwm_pwm_save_context	,	F_44
PWMSS_EPWMCLK_STOP_REQ	,	V_105
AQCTLA	,	V_29
pwm_chip	,	V_2
AQCTLB	,	V_23
duty_cycles	,	V_42
pm_runtime_disable	,	F_39
"unable to select pin group\n"	,	L_5
u16	,	T_1
ehrpwm_pwm_enable	,	F_16
chip	,	V_3
ehrpwm_write	,	F_5
devm_ioremap_resource	,	F_33
c	,	V_40
tbclk	,	V_76
of_pwm_xlate_with_flags	,	V_97
AQCSFRC_CSFB_MASK	,	V_69
ehrpwm_pwm_suspend	,	F_46
PWM_POLARITY_INVERSED	,	V_26
i	,	V_45
pwm_polarity	,	V_64
pm_runtime_get_sync	,	F_13
EINVAL	,	V_53
"Removing PWM device without disabling\n"	,	L_4
r	,	V_88
TBCTL	,	V_55
AQSFRC	,	V_72
clk_prepare	,	F_34
TBCTL_PRDLD_SHDW	,	V_58
AQCTL_PRD_MASK	,	V_33
cmp_reg	,	V_46
chan	,	V_19
platform_device	,	V_85
tbctl	,	V_107
devm_pinctrl_get_select_default	,	F_26
ehrpwm_pwm_chip	,	V_1
TBCTL_CTRMODE_UP	,	V_61
__iomem	,	T_2
ps_divval	,	V_43
PWMSS_EPWMCLK_EN	,	V_102
pdev	,	V_86
HSPCLKDIV_MAX	,	V_15
ERANGE	,	V_48
configure_polarity	,	F_9
AQCTL_CBU_MASK	,	V_24
ehrpwm_read	,	F_3
polarity	,	V_25
AQCTL_ZRO_MASK	,	V_34
"clk_prepare() failed: %d\n"	,	L_12
ret	,	V_67
aqctl_val	,	V_21
pinctrl	,	V_91
offset	,	V_5
resource	,	V_87
PWMSS_EPWMCLK_EN_ACK	,	V_103
"Failed to enable TBCLK for %s\n"	,	L_3
tb_divval	,	V_44
PTR_ERR	,	F_30
clk_get_rate	,	F_31
period_cycles	,	V_41
ehrpwm_pwm_disable	,	F_20
ops	,	V_94
"pwmchip_add() failed: %d\n"	,	L_13
aqcsfrc_mask	,	V_66
PWMF_ENABLED	,	V_83
AQCTL_CHANA_POLNORMAL	,	V_32
"fck"	,	L_7
"Period value conflicts with channel %d\n"	,	L_1
platform_get_resource	,	F_32
AQCSFRC_CSFA_FRCDIS	,	V_70
platform_set_drvdata	,	F_38
devm_kzalloc	,	F_28
AQCSFRC_CSFB_FRCDIS	,	V_68
pwm_device	,	V_36
CMPB	,	V_62
AQSFRC_RLDCSF_MASK	,	V_73
platform_get_drvdata	,	F_43
CMPA	,	V_63
period_ns	,	V_39
TBCTL_PRDLD_MASK	,	V_57
aqcsfrc_val	,	V_65
"PWMSS config space clock enable failed\n"	,	L_14
dev_err	,	F_12
aqcsfrc	,	V_114
AQCSFRC	,	V_75
readw	,	F_4
pwms	,	V_116
IORESOURCE_MEM	,	V_100
AQCTL_CHANB_POLNORMAL	,	V_28
mask	,	V_7
pm_runtime_enable	,	F_36
ehrpwm_pwm_remove	,	F_42
dev_name	,	F_19
to_ehrpwm_pwm_chip	,	F_1
ehrpwm_pwm_restore_context	,	F_45
AQCTL_CHANB_POLINVERSED	,	V_27
devm_clk_get	,	F_29
ehrpwm_pwm_free	,	F_22
tbprd	,	V_108
clk_rate	,	V_49
AQCTL_CHANA_POLINVERSED	,	V_31
aqctl_mask	,	V_22
dev_warn	,	F_24
TBPRD	,	V_59
TBCTL_CTRMODE_MASK	,	V_60
mmio_base	,	V_35
writew	,	F_6
container_of	,	F_2
clk_unprepare	,	F_41
cmpb	,	V_110
pc	,	V_18
TBCTL_HSPCLKDIV_SHIFT	,	V_17
ehrpwm_pwm_probe	,	F_25
cmpa	,	V_109
hspclkdiv	,	V_13
AQCSFRC_CSFA_FRCLOW	,	V_80
TBCTL_STOP_NEXT	,	V_82
"Unsupported values\n"	,	L_2
pwmchip_remove	,	F_40
clk_disable	,	F_21
of_xlate	,	V_96
base	,	V_4
duty_ns	,	V_38
IS_ERR	,	F_27
