# https-github.com-Subhashree0604-PIPELINE-PROCESSOR-DESIGN
DESIGN AND SIMULATION OF A DIGITAL  FIR (FINITE IMPULSE RESPONSE)  FILTER USING VERILOG OR MATLAB.
