// Seed: 1460864987
module module_0 (
    output tri1 id_0,
    input supply0 id_1
);
  wire id_3;
  reg  id_4;
  always @(1 or negedge id_1) id_4 <= 1;
  assign id_0 = id_1;
endmodule
macromodule module_1 (
    input supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    output tri id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8,
    output uwire id_9,
    output wor id_10
);
  wire id_12, id_13;
  wire id_14;
  module_0(
      id_3, id_8
  );
  initial
  fork
  join
endmodule
