============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 09:14:50 2023

   Run on =     BR007
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(40)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(68)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(85)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(95)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(99)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  4.741181s wall, 4.390625s user + 0.125000s system = 4.515625s CPU (95.2%)

RUN-1004 : used memory is 487 MB, reserved memory is 449 MB, peak memory is 519 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
GUI-1001 : User opens ChipWatcher ...
HDL-1007 : analyze verilog file ../Src/type_choice.v
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.243050s wall, 1.109375s user + 0.093750s system = 1.203125s CPU (96.8%)

RUN-1004 : used memory is 524 MB, reserved memory is 491 MB, peak memory is 551 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.123374s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (23.6%)

RUN-1004 : used memory is 529 MB, reserved memory is 496 MB, peak memory is 551 MB
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.241087s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (99.5%)

RUN-1004 : used memory is 536 MB, reserved memory is 500 MB, peak memory is 562 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../Core/fifo.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(40)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(68)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(85)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(95)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(99)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(156)
HDL-1007 : analyze verilog file ../Src/anjian.v
RUN-1002 : start command "import_device ef2_s4.db -package EF2M45VG81C"
RUN-1001 : reset_run syn_1 phy_1.
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :       jtagen       |      F6       |    gpio    
ARC-1001 :   tdi/tms/tck/tdo  |  C6/D7/D8/C9  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 4 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../Core/fifo.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(40)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(68)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(85)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(95)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(99)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(156)
HDL-1007 : analyze verilog file ../Src/anjian.v
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
RUN-1001 : reset_run syn_1 phy_1.
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(40)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(68)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(85)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(95)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(99)
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  4.740021s wall, 4.578125s user + 0.109375s system = 4.687500s CPU (98.9%)

RUN-1004 : used memory is 537 MB, reserved memory is 506 MB, peak memory is 562 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.499977s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 601 MB, reserved memory is 544 MB, peak memory is 618 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.733861s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 601 MB, reserved memory is 544 MB, peak memory is 618 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.497462s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 602 MB, reserved memory is 544 MB, peak memory is 620 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.730264s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 602 MB, reserved memory is 544 MB, peak memory is 620 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
PRG-1001 : SPI Flash ID is:  c8
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m program_spi -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_QFN88 -m program_spi -freq 4 -bit adc_Runs/phy_1/adc.bit" in  1.944612s wall, 1.765625s user + 0.156250s system = 1.921875s CPU (98.8%)

RUN-1004 : used memory is 935 MB, reserved memory is 891 MB, peak memory is 945 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  89.886867s wall, 0.625000s user + 0.250000s system = 0.875000s CPU (1.0%)

RUN-1004 : used memory is 907 MB, reserved memory is 893 MB, peak memory is 945 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m verify_spi -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.351444s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (0.7%)

RUN-1004 : used memory is 707 MB, reserved memory is 683 MB, peak memory is 945 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  121.444341s wall, 4.187500s user + 0.546875s system = 4.734375s CPU (3.9%)

RUN-1004 : used memory is 707 MB, reserved memory is 683 MB, peak memory is 945 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-8007 ERROR: syntax error near 'else' in ../Src/type_choice.v(92)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../Src/type_choice.v(92)
HDL-8007 ERROR: default case should appear only once in ../Src/type_choice.v(144)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/type_choice.v(10)
HDL-1007 : Verilog file '../Src/type_choice.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-8007 ERROR: syntax error near '=' in ../Src/top.v(44)
HDL-8007 ERROR: syntax error near ')' in ../Src/top.v(44)
HDL-8007 ERROR: syntax error near 'else' in ../Src/top.v(48)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../Src/top.v(48)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(120)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/top.v(11)
HDL-1007 : Verilog file '../Src/top.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(120)
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(73)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(83)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(90)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(107)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(117)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(121)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db" in  1.127719s wall, 0.671875s user + 0.234375s system = 0.906250s CPU (80.4%)

RUN-1004 : used memory is 216 MB, reserved memory is 487 MB, peak memory is 945 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  2.088722s wall, 1.390625s user + 0.171875s system = 1.562500s CPU (74.8%)

RUN-1004 : used memory is 544 MB, reserved memory is 714 MB, peak memory is 945 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(73)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(83)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(90)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(107)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(117)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(121)
GUI-1001 : User opens ChipWatcher ...
HDL-1007 : analyze verilog file ../Src/uart_rx.v
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  2.736495s wall, 1.359375s user + 0.609375s system = 1.968750s CPU (71.9%)

RUN-1004 : used memory is 527 MB, reserved memory is 723 MB, peak memory is 945 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-8007 ERROR: syntax error near 'end' in ../Src/type_choice.v(163)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in ../Src/type_choice.v(163)
HDL-5007 WARNING: literal value 'd10 truncated to fit in 2 bits in ../Src/type_choice.v(165)
HDL-5007 WARNING: literal value 'd11 truncated to fit in 2 bits in ../Src/type_choice.v(168)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/type_choice.v(10)
HDL-1007 : Verilog file '../Src/type_choice.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-8007 ERROR: syntax error near 'end' in ../Src/type_choice.v(163)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in ../Src/type_choice.v(163)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/type_choice.v(10)
HDL-1007 : Verilog file '../Src/type_choice.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-8007 ERROR: syntax error near 'end' in ../Src/type_choice.v(163)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in ../Src/type_choice.v(163)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/type_choice.v(10)
HDL-1007 : Verilog file '../Src/type_choice.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-8007 ERROR: syntax error near 'end' in ../Src/type_choice.v(163)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in ../Src/type_choice.v(163)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/type_choice.v(10)
HDL-1007 : Verilog file '../Src/type_choice.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-8007 ERROR: syntax error near 'end' in ../Src/type_choice.v(163)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in ../Src/type_choice.v(163)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/type_choice.v(10)
HDL-1007 : Verilog file '../Src/type_choice.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(73)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(83)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(90)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(107)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(117)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(121)
HDL-8007 ERROR: cannot find port 'depth_data' on this module in ../Src/top.v(103)
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(156)
HDL-5007 WARNING: 'depth' is not declared in ../Src/fifo_ctrl.v(120)
HDL-5007 WARNING: 'depth' is not declared in ../Src/fifo_ctrl.v(120)
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.547756s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 755 MB, peak memory is 945 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.944613s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (4.0%)

RUN-1004 : used memory is 583 MB, reserved memory is 755 MB, peak memory is 945 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in ../Src/fifo_ctrl.v(26)
HDL-5007 WARNING: empty statement in always construct in ../Src/fifo_ctrl.v(26)
HDL-8007 ERROR: syntax error near '<=' in ../Src/fifo_ctrl.v(35)
HDL-8007 ERROR: syntax error near '<=' in ../Src/fifo_ctrl.v(38)
HDL-8007 ERROR: syntax error near '<=' in ../Src/fifo_ctrl.v(41)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(176)
HDL-7007 CRITICAL-WARNING: potential always loop found in ../Src/fifo_ctrl.v(26)
HDL-8007 ERROR: 'clk' is not a type in ../Src/fifo_ctrl.v(26)
HDL-8007 ERROR: 'depth_data' is not a constant in ../Src/fifo_ctrl.v(33)
HDL-8007 ERROR: 'depth' is not a type in ../Src/fifo_ctrl.v(35)
HDL-8007 ERROR: 'depth' is not a type in ../Src/fifo_ctrl.v(38)
HDL-8007 ERROR: 'depth' is not a type in ../Src/fifo_ctrl.v(41)
HDL-8007 ERROR: ignore module module due to previous errors in ../Src/fifo_ctrl.v(1)
HDL-1007 : Verilog file '../Src/fifo_ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(176)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
