<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/thread_context.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">thread_context.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2thread__context_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2012, 2016-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef __CPU_THREAD_CONTEXT_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define __CPU_THREAD_CONTEXT_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;arch/registers.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;arch/types.hh&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pc__event_8hh.html">cpu/pc_event.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// @todo: Figure out a more architecture independent way to obtain the ITB and</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// DTB pointers.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceTheISA.html">TheISA</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keyword">class </span>ISA;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keyword">class </span>Decoder;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseTLB.html">BaseTLB</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">class </span><a class="code" href="classCheckerCPU.html">CheckerCPU</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">class </span>Checkpoint;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">class </span><a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">class </span><a class="code" href="classPortProxy.html">PortProxy</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">class </span><a class="code" href="classProcess.html">Process</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">class </span><a class="code" href="classSystem.html">System</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceKernel.html">Kernel</a> {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keyword">class </span>Statistics;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classThreadContext.html">   92</a></span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a> : <span class="keyword">public</span> <a class="code" href="classPCEventScope.html">PCEventScope</a></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classThreadContext.html#ae10eb3584ea126600575cc85a73a6d74">   95</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> <a class="code" href="classThreadContext.html#ae10eb3584ea126600575cc85a73a6d74">MachInst</a>;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">   96</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">   97</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> = <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">   98</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">  102</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    {</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">  106</a></span>&#160;        <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">Active</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">  110</a></span>&#160;        <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">Suspended</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a819d74ca4684f7108ea7f6812b854066">  114</a></span>&#160;        <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a819d74ca4684f7108ea7f6812b854066">Halting</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">  119</a></span>&#160;        Halted</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    };</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classThreadContext.html#af8e2d18247441ef01d7fd684b94f6948">  122</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classThreadContext.html#af8e2d18247441ef01d7fd684b94f6948">~ThreadContext</a>() { };</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classBaseCPU.html">BaseCPU</a> *getCpuPtr() = 0;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> cpuId() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keyword">virtual</span> uint32_t socketId() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> threadId() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setThreadId(<span class="keywordtype">int</span> <span class="keywordtype">id</span>) = 0;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> contextId() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setContextId(<a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> <span class="keywordtype">id</span>) = 0;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">getITBPtr</a>() = 0;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a>() = 0;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classCheckerCPU.html">CheckerCPU</a> *getCheckerCpuPtr() = 0;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keyword">virtual</span> TheISA::ISA *getIsaPtr() = 0;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keyword">virtual</span> TheISA::Decoder *getDecoderPtr() = 0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classSystem.html">System</a> *getSystemPtr() = 0;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    virtual ::Kernel::Statistics *getKernelStats() = 0;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classPortProxy.html">PortProxy</a> &amp;getPhysProxy() = 0;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classPortProxy.html">PortProxy</a> &amp;getVirtProxy() = 0;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> initMemProxies(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) = 0;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classProcess.html">Process</a> *getProcessPtr() = 0;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setProcessPtr(<a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>) = 0;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setStatus(<a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> new_status) = 0;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> activate() = 0;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> suspend() = 0;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a4d7714431bc73992e0ee62849135389d">halt</a>() = 0;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a5642bf39df854033ff9b51006ce9f928">quiesce</a>();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordtype">void</span> quiesceTick(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> resume);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> dumpFuncProfile() = 0;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8hh.html#a5f8808341daf3a8e3d0deb3852b1855f">takeOverFrom</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *old_context) = 0;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> regStats(<span class="keyword">const</span> std::string &amp;<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>) = 0;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *getQuiesceEvent() = 0;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> scheduleInstCountEvent(<a class="code" href="classEvent.html">Event</a> *<a class="code" href="namespaceMipsISA.html#a1bee0cb39cfa9e82b8bd806fc42b6ef0">event</a>, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">count</a>) = 0;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> descheduleInstCountEvent(<a class="code" href="classEvent.html">Event</a> *event) = 0;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> getCurrentInstCount() = 0;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">// Not necessarily the best location for these...</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">// Having an extra function just to read these is obnoxious</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> readLastActivate() = 0;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> readLastSuspend() = 0;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> profileClear() = 0;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> profileSample() = 0;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> copyArchRegs(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) = 0;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> clearArchRegs() = 0;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// New accessors for new decoder.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readIntReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readFloatReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; readVecReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; getWritableVecReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg) = 0;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane8</a></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    readVec8BitLaneReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane16</a></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    readVec16BitLaneReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane32</a></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    readVec32BitLaneReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane64</a></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    readVec64BitLaneReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecLane(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::Byte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecLane(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::TwoByte&gt;</a>&amp; val) = 0;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecLane(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::FourByte&gt;</a>&amp; val) = 0;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecLane(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::EightByte&gt;</a>&amp; val) = 0;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a>&amp; <a class="code" href="namespaceArmISA.html#aac5e33d403e152b3b7c22d359c8d3bf4">readVecElem</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; readVecPredReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; getWritableVecPredReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg) = 0;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readCCReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setIntReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setFloatReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; val) = 0;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecElem(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg, <span class="keyword">const</span> <a class="code" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a>&amp; val) = 0;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecPredReg(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; reg,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; val) = 0;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setCCReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> pcState() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> pcState(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;val) = 0;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classThreadContext.html#a1a1735c485b09ee390ec60dae17447ef">  276</a></span>&#160;    <a class="code" href="classThreadContext.html#a1a1735c485b09ee390ec60dae17447ef">setNPC</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> pc_state = pcState();</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        pc_state.setNPC(val);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        pcState(pc_state);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> pcStateNoRecord(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;val) = 0;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> instAddr() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> nextInstAddr() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> microPC() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readMiscRegNoEffect(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readMiscReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg) = 0;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setMiscRegNoEffect(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setMiscReg(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classRegId.html">RegId</a> flattenRegId(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; regId) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">// Also not necessarily the best location for these two.  Hopefully will go</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">// away once we decide upon where st cond failures goes.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> readStCondFailures() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setStCondFailures(<span class="keywordtype">unsigned</span> sc_failures) = 0;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// Same with st cond failures.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> readFuncExeInst() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> syscall(int64_t callnum, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault) = 0;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">// This function exits the thread context in the CPU and returns</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">// 1 if the CPU has no more active threads (meaning it&#39;s OK to exit);</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">// Used in syscall-emulation mode when a  thread calls the exit syscall.</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classThreadContext.html#ad3e2ceccdadfe0a5a74834c3fb64d009">  315</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classThreadContext.html#ad3e2ceccdadfe0a5a74834c3fb64d009">exit</a>() { <span class="keywordflow">return</span> 1; };</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="namespaceHsailISA.html#a67d4700c65c57fa4ae58af3e07bad2fa">compare</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespacePs2.html#ac3c4cf27aa3f8a138dbddd19696647fd">one</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *two);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readIntRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setIntRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readFloatRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setFloatRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; readVecRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; getWritableVecRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) = 0;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; val) = 0;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a>&amp; readVecElemFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&amp; elemIdx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecElemFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&amp; elemIdx,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a>&amp; val) = 0;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> &amp;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        readVecPredRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; getWritableVecPredRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) = 0;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setVecPredRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; val) = 0;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readCCRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setCCRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) = 0;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;};</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8hh.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a>(<span class="keyword">const</span> <a class="code" href="classThreadContext.html">ThreadContext</a> &amp;tc, <a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8hh.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> &amp;tc, <a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8hh.html#a5f8808341daf3a8e3d0deb3852b1855f">takeOverFrom</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> &amp;new_tc, <a class="code" href="classThreadContext.html">ThreadContext</a> &amp;old_tc);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceX86ISA_html_a749793fafee6c9c40af6247a89e054ac"><div class="ttname"><a href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">X86ISA::count</a></div><div class="ttdeci">count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00705">misc.hh:705</a></div></div>
<div class="ttc" id="classThreadContext_html_a4661354855deb2a97d7ef488abb2f6f1"><div class="ttname"><a href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">ThreadContext::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00097">thread_context.hh:97</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="classCheckerCPU_html"><div class="ttname"><a href="classCheckerCPU.html">CheckerCPU</a></div><div class="ttdoc">CheckerCPU class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00087">cpu.hh:87</a></div></div>
<div class="ttc" id="namespaceTheISA_html"><div class="ttname"><a href="namespaceTheISA.html">TheISA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2decode__cache_8hh_source.html#l00039">decode_cache.hh:39</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7a819d74ca4684f7108ea7f6812b854066"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a819d74ca4684f7108ea7f6812b854066">ThreadContext::Halting</a></div><div class="ttdoc">Trying to exit and waiting for an event to completely exit. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00114">thread_context.hh:114</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html_ab10299a575f9a9cd4e1d8e88cb12376f"><div class="ttname"><a href="cpu_2thread__context_8hh.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a></div><div class="ttdeci">void serialize(const ThreadContext &amp;tc, CheckpointOut &amp;cp)</div><div class="ttdoc">Thread context serialization helpers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00166">thread_context.cc:166</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2399ac3ee9880dd67c3f23d55fccf4f6"><div class="ttname"><a href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">AlphaISA::getDTBPtr</a></div><div class="ttdeci">TLB * getDTBPtr(T *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00057">ev5.cc:57</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classEndQuiesceEvent_html"><div class="ttname"><a href="classEndQuiesceEvent.html">EndQuiesceEvent</a></div><div class="ttdoc">Event for timing out quiesce instruction. </div><div class="ttdef"><b>Definition:</b> <a href="quiesce__event_8hh_source.html#l00039">quiesce_event.hh:39</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html_a75b6add5a3eb4dbc9d77da3d534958bb"><div class="ttname"><a href="cpu_2thread__context_8hh.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a></div><div class="ttdeci">void unserialize(ThreadContext &amp;tc, CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00207">thread_context.cc:207</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a63693d656cc2bf4bdd0de3e493eabe66"><div class="ttname"><a href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="classLaneData_html"><div class="ttname"><a href="classLaneData.html">LaneData</a></div><div class="ttdoc">LaneSize is an abstraction of a LS byte value for the execution and thread contexts to handle values ...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00456">vec_reg.hh:456</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a5642bf39df854033ff9b51006ce9f928"><div class="ttname"><a href="namespacePseudoInst.html#a5642bf39df854033ff9b51006ce9f928">PseudoInst::quiesce</a></div><div class="ttdeci">void quiesce(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00242">pseudo_inst.cc:242</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a66c9d1b51caf181143ec0dcf77bd145f"><div class="ttname"><a href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a></div><div class="ttdeci">::DummyVecPredRegContainer VecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classThreadContext_html_a1a1735c485b09ee390ec60dae17447ef"><div class="ttname"><a href="classThreadContext.html#a1a1735c485b09ee390ec60dae17447ef">ThreadContext::setNPC</a></div><div class="ttdeci">void setNPC(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00276">thread_context.hh:276</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae1475755791765b8e6f6a8bb091e273e"><div class="ttname"><a href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="ttdeci">int64_t Counter</div><div class="ttdoc">Statistics counter type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1bee0cb39cfa9e82b8bd806fc42b6ef0"><div class="ttname"><a href="namespaceMipsISA.html#a1bee0cb39cfa9e82b8bd806fc42b6ef0">MipsISA::event</a></div><div class="ttdeci">Bitfield&lt; 10, 5 &gt; event</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00299">pra_constants.hh:299</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html_a5f8808341daf3a8e3d0deb3852b1855f"><div class="ttname"><a href="cpu_2thread__context_8hh.html#a5f8808341daf3a8e3d0deb3852b1855f">takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(ThreadContext &amp;new_tc, ThreadContext &amp;old_tc)</div><div class="ttdoc">Copy state between thread contexts in preparation for CPU handover. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00250">thread_context.cc:250</a></div></div>
<div class="ttc" id="namespacePs2_html_ac3c4cf27aa3f8a138dbddd19696647fd"><div class="ttname"><a href="namespacePs2.html#ac3c4cf27aa3f8a138dbddd19696647fd">Ps2::one</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; one</div><div class="ttdef"><b>Definition:</b> <a href="dev_2ps2_2types_8hh_source.html#l00112">types.hh:112</a></div></div>
<div class="ttc" id="classPortProxy_html"><div class="ttname"><a href="classPortProxy.html">PortProxy</a></div><div class="ttdoc">This object is a proxy for a port or other object which implements the functional response protocol...</div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00082">port_proxy.hh:82</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classPCEventScope_html"><div class="ttname"><a href="classPCEventScope.html">PCEventScope</a></div><div class="ttdef"><b>Definition:</b> <a href="pc__event_8hh_source.html#l00067">pc_event.hh:67</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a></div><div class="ttdoc">Running. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00106">thread_context.hh:106</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa99c38a80a5fc5237ee777c46bf35afb"><div class="ttname"><a href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">AlphaISA::getITBPtr</a></div><div class="ttdeci">TLB * getITBPtr(T *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00048">ev5.cc:48</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_aaa1a1a9639697fa452e491a57ced71ba"><div class="ttname"><a href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a></div><div class="ttdeci">uint16_t ElemIndex</div><div class="ttdoc">Logical vector register elem index type. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00045">types.hh:45</a></div></div>
<div class="ttc" id="classEvent_html"><div class="ttname"><a href="classEvent.html">Event</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00189">eventq.hh:189</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aac5e33d403e152b3b7c22d359c8d3bf4"><div class="ttname"><a href="namespaceArmISA.html#aac5e33d403e152b3b7c22d359c8d3bf4">ArmISA::readVecElem</a></div><div class="ttdeci">XReg readVecElem(VReg src, int index, int eSize)</div><div class="ttdoc">Read a single NEON vector element. </div><div class="ttdef"><b>Definition:</b> <a href="neon64__mem_8hh_source.html#l00094">neon64_mem.hh:94</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceKernel_html"><div class="ttname"><a href="namespaceKernel.html">Kernel</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2thread__context_8hh_source.html#l00055">thread_context.hh:55</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a67d4700c65c57fa4ae58af3e07bad2fa"><div class="ttname"><a href="namespaceHsailISA.html#a67d4700c65c57fa4ae58af3e07bad2fa">HsailISA::compare</a></div><div class="ttdeci">bool compare(T src0, T src1, Brig::BrigCompareOperation cmpOp)</div><div class="ttdef"><b>Definition:</b> <a href="decl_8hh_source.html#l00592">decl.hh:592</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">ThreadContext::Status</a></div><div class="ttdeci">Status</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00102">thread_context.hh:102</a></div></div>
<div class="ttc" id="classThreadContext_html_ad3e2ceccdadfe0a5a74834c3fb64d009"><div class="ttname"><a href="classThreadContext.html#ad3e2ceccdadfe0a5a74834c3fb64d009">ThreadContext::exit</a></div><div class="ttdeci">virtual int exit()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00315">thread_context.hh:315</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a></div><div class="ttdoc">Temporarily inactive. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00110">thread_context.hh:110</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="classThreadContext_html_ae10eb3584ea126600575cc85a73a6d74"><div class="ttname"><a href="classThreadContext.html#ae10eb3584ea126600575cc85a73a6d74">ThreadContext::MachInst</a></div><div class="ttdeci">TheISA::MachInst MachInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00095">thread_context.hh:95</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classThreadContext_html_af8e2d18247441ef01d7fd684b94f6948"><div class="ttname"><a href="classThreadContext.html#af8e2d18247441ef01d7fd684b94f6948">ThreadContext::~ThreadContext</a></div><div class="ttdeci">virtual ~ThreadContext()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00122">thread_context.hh:122</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5ba9705b85fbf1a2720bce8914fa4a18"><div class="ttname"><a href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a></div><div class="ttdeci">int ContextID</div><div class="ttdoc">Globally unique thread context ID. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00231">types.hh:231</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4d7714431bc73992e0ee62849135389d"><div class="ttname"><a href="namespaceMipsISA.html#a4d7714431bc73992e0ee62849135389d">MipsISA::halt</a></div><div class="ttdeci">Bitfield&lt; 26 &gt; halt</div><div class="ttdef"><b>Definition:</b> <a href="dt__constants_8hh_source.html#l00046">dt_constants.hh:46</a></div></div>
<div class="ttc" id="pc__event_8hh_html"><div class="ttname"><a href="pc__event_8hh.html">pc_event.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
