Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Aug  4 11:02:49 2020
| Host             : DESKTOP-AUBSA4O running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.055        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.922        |
| Device Static (W)        | 0.133        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.3         |
| Junction Temperature (C) | 48.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.036 |        7 |       --- |             --- |
| Slice Logic              |     0.010 |     9828 |       --- |             --- |
|   LUT as Logic           |     0.008 |     3164 |     17600 |           17.98 |
|   Register               |    <0.001 |     4857 |     35200 |           13.80 |
|   CARRY4                 |    <0.001 |      131 |      4400 |            2.98 |
|   LUT as Distributed RAM |    <0.001 |      104 |      6000 |            1.73 |
|   LUT as Shift Register  |    <0.001 |      148 |      6000 |            2.47 |
|   F7/F8 Muxes            |    <0.001 |        5 |     17600 |            0.03 |
|   Others                 |     0.000 |      531 |       --- |             --- |
| Signals                  |     0.012 |     7136 |       --- |             --- |
| Block RAM                |     0.019 |     10.5 |        60 |           17.50 |
| MMCM                     |     0.108 |        1 |         2 |           50.00 |
| DSPs                     |     0.002 |        2 |        80 |            2.50 |
| I/O                      |     0.449 |       57 |       100 |           57.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.283 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     2.055 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.095 |       0.086 |      0.009 |
| Vccaux    |       1.800 |     0.075 |       0.066 |      0.009 |
| Vcco33    |       3.300 |     0.132 |       0.131 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.706 |       0.672 |      0.035 |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| adc_clk_p_i                   | adc_clk_p_i                                             |             8.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             8.0 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |             5.0 |
| clk_out3_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0 |             4.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             8.0 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| design_1_wrapper               |     1.922 |
|   design_1_i                   |     1.475 |
|     DACs_wrapper_0             |     0.004 |
|       U0                       |     0.004 |
|     DMA                        |     0.045 |
|       Acquisition_top_0        |     0.003 |
|       axi_datamover_0          |     0.021 |
|       axi_gpio_0               |     0.001 |
|       axi_gpio_2               |     0.001 |
|       axi_smc                  |     0.015 |
|       axis_data_fifo_0         |     0.004 |
|     SinWave_Output             |     0.018 |
|       axi_gpio_3               |     0.001 |
|       dds_compiler_0           |     0.007 |
|       dds_compiler_1           |     0.007 |
|     clk_wiz_0                  |     0.109 |
|       inst                     |     0.109 |
|     firmware_version           |     0.002 |
|       axi_gpio_firmwareVersion |     0.002 |
|     processing_system7_0       |     1.284 |
|       inst                     |     1.284 |
|     ps7_0_axi_periph           |     0.008 |
|       s00_couplers             |     0.006 |
|       xbar                     |     0.002 |
|     xadc_wiz_0                 |     0.004 |
|       U0                       |     0.004 |
+--------------------------------+-----------+


