// Seed: 3838439370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  supply0 id_8 = 1;
  assign id_6 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1'b0) begin : LABEL_0
    if (id_6) begin : LABEL_0
      id_20 <= id_9++;
    end
  end
  and primCall (
      id_3,
      id_19,
      id_18,
      id_16,
      id_9,
      id_15,
      id_4,
      id_1,
      id_2,
      id_13,
      id_11,
      id_17,
      id_10,
      id_5,
      id_14,
      id_6
  );
  module_0 modCall_1 (
      id_21,
      id_16,
      id_15,
      id_9,
      id_3,
      id_3
  );
endmodule
