Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs_in_SATA/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 99be66bde3ff42638a23dcd0d08d845b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_main_program_behav xil_defaultlib.test_main_program xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'pro_ip' [D:/Karthik/MS_CS/Spring_19/CA/Projects/Project1/project_8/backup/mainp.v:64]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'jump_in' [D:/Karthik/MS_CS/Spring_19/CA/Projects/Project1/project_8/backup/mainp.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Karthik/MS_CS/Spring_19/CA/Projects/Project1/project_8/backup/sign_extend.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.adder_pc
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_alu
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mux2to1_data_memory
Compiling module xil_defaultlib.jump_alu
Compiling module xil_defaultlib.jump_mux
Compiling module xil_defaultlib.mainp
Compiling module xil_defaultlib.test_main_program
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_main_program_behav
