

================================================================
== Synthesis Summary Report of 'pll'
================================================================
+ General Information: 
    * Date:           Tue Apr 26 22:06:24 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        pll
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |                           Modules                          | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |        |           |           |     |
    |                           & Loops                          | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ pll                                                       |     -|  0.14|       72|  720.000|         -|       73|     -|        no|  8 (2%)|  8 (3%)|  718 (~0%)|  2238 (4%)|    -|
    | + grp_generic_atan2_16_2_s_fu_213                          |     -|  0.14|       31|  310.000|         -|       31|     -|        no|  4 (1%)|       -|  299 (~0%)|  1031 (1%)|    -|
    |  + grp_generic_atan2_16_2_Pipeline_VITIS_LOOP_87_1_fu_101  |     -|  0.14|       26|  260.000|         -|       26|     -|        no|  4 (1%)|       -|  149 (~0%)|  480 (~0%)|    -|
    |   o VITIS_LOOP_87_1                                        |     -|  7.30|       24|  240.000|         3|        1|    23|       yes|       -|       -|          -|          -|    -|
    | o VITIS_LOOP_87_1                                          |     -|  7.30|       19|  190.000|         3|        1|    18|       yes|       -|       -|          -|          -|    -|
    +------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| IN_I      | ap_none | 16       |
| IN_R      | ap_none | 16       |
| OUT_I     | ap_none | 16       |
| OUT_R     | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| IN_R     | in        | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>  |
| IN_I     | in        | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>  |
| OUT_R    | out       | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>* |
| OUT_I    | out       | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Name      | HW Type |
+----------+--------------+---------+
| IN_R     | IN_R         | port    |
| IN_I     | IN_I         | port    |
| OUT_R    | OUT_R        | port    |
| OUT_R    | OUT_R_ap_vld | port    |
| OUT_I    | OUT_I        | port    |
| OUT_I    | OUT_I_ap_vld | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================

