'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\cymetadata.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_SPI_UART_INT.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_PM.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_UART.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_BOOT.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_UART_BOOT.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_SCBCLK.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_tx.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\UART_rx.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\Cm0Start.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\CyFlash.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\CyLib.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\cyPm.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\cyutils.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\CyLFClk.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\RTC.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\SwSPI_Master.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIInPort.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIInPort_PM.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIOutPort.c' 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIOutPort_PM.c' -o .o -T ARM_C_FILE -I 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn' -I 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\Generated_Source\PSoC4' -f 'D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\CortexM0\ARM_GCC_493\Debug\.deps\ARM_C_FILE.d'