1652783862 /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v
1652783862 /dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v
1737020803 /lab/sck17/Pulpit/SCKproj1/SCK_PROJ_SYNT1/WORK/gates_optimized.v
1737020970 /lab/sck17/Pulpit/SCKproj1/SCK_PROJ_SYNT1/TESTBENCH/testbench.v
1737021899 /lab/sck17/Pulpit/SCKproj1/SCK_PROJ_SYNT2/WORK/gates_optimized.v
1737023033 /lab/sck17/Pulpit/SCKproj1/SCK_PROJ_SYNT2/TESTBENCH/testbench.v
