{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603168474751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603168474755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 23:34:34 2020 " "Processing started: Mon Oct 19 23:34:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603168474755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168474755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168474755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603168475327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603168475327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/testbench2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482024 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482024 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "slc3_testtop.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603168482032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603168482032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_cc.sv 3 3 " "Found 3 design units, including 3 entities, in source file set_cc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CC " "Found entity 1: CC" {  } { { "set_CC.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/set_CC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482046 ""} { "Info" "ISGN_ENTITY_NAME" "2 nzp_logic " "Found entity 2: nzp_logic" {  } { { "set_CC.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/set_CC.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482046 ""} { "Info" "ISGN_ENTITY_NAME" "3 set_CC " "Found entity 3: set_CC" {  } { { "set_CC.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/set_CC.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 9 9 " "Found 9 design units, including 9 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "2 R1 " "Found entity 2: R1" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "3 R2 " "Found entity 3: R2" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "4 R3 " "Found entity 4: R3" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "5 R4 " "Found entity 5: R4" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "6 R5 " "Found entity 6: R5" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "7 R6 " "Found entity 7: R6" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "8 R7 " "Found entity 8: R7" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""} { "Info" "ISGN_ENTITY_NAME" "9 eight_registers " "Found entity 9: eight_registers" {  } { { "register.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.sv(30) " "Verilog HDL information at PC.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "PC.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/PC.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603168482059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.sv 6 6 " "Found 6 design units, including 6 entities, in source file muxs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR1MUX " "Found entity 1: SR1MUX" {  } { { "MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482068 ""} { "Info" "ISGN_ENTITY_NAME" "2 SR2MUX " "Found entity 2: SR2MUX" {  } { { "MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482068 ""} { "Info" "ISGN_ENTITY_NAME" "3 DRMUX " "Found entity 3: DRMUX" {  } { { "MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482068 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDR1MUX " "Found entity 4: ADDR1MUX" {  } { { "MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482068 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDR2MUX " "Found entity 5: ADDR2MUX" {  } { { "MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482068 ""} { "Info" "ISGN_ENTITY_NAME" "6 MUXs " "Found entity 6: MUXs" {  } { { "MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MAR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Instantiateram.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(26) " "Verilog HDL warning at HexDriver.sv(26): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/HexDriver.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603168482100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/HexDriver.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603168482104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603168482105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603168482105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603168482105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482106 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_MUXs.sv(23) " "Verilog HDL warning at bus_MUXs.sv(23): extended using \"x\" or \"z\"" {  } { { "bus_MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/bus_MUXs.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603168482109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_muxs.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus_muxs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_MUXs " "Found entity 1: bus_MUXs" {  } { { "bus_MUXs.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/bus_MUXs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN " "Found entity 1: BEN" {  } { { "BEN.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603168482123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168482123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603168482206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "slc3_testtop.sv" "slc" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3_testtop.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXs slc3:slc\|datapath:d0\|MUXs:_MUXs " "Elaborating entity \"MUXs\" for hierarchy \"slc3:slc\|datapath:d0\|MUXs:_MUXs\"" {  } { { "datapath.sv" "_MUXs" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX slc3:slc\|datapath:d0\|MUXs:_MUXs\|SR1MUX:_SR1MUX " "Elaborating entity \"SR1MUX\" for hierarchy \"slc3:slc\|datapath:d0\|MUXs:_MUXs\|SR1MUX:_SR1MUX\"" {  } { { "MUXs.sv" "_SR1MUX" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR2MUX slc3:slc\|datapath:d0\|MUXs:_MUXs\|SR2MUX:_SR2MUX " "Elaborating entity \"SR2MUX\" for hierarchy \"slc3:slc\|datapath:d0\|MUXs:_MUXs\|SR2MUX:_SR2MUX\"" {  } { { "MUXs.sv" "_SR2MUX" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX slc3:slc\|datapath:d0\|MUXs:_MUXs\|DRMUX:_DRMUX " "Elaborating entity \"DRMUX\" for hierarchy \"slc3:slc\|datapath:d0\|MUXs:_MUXs\|DRMUX:_DRMUX\"" {  } { { "MUXs.sv" "_DRMUX" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR1MUX slc3:slc\|datapath:d0\|MUXs:_MUXs\|ADDR1MUX:_ADDR1MUX " "Elaborating entity \"ADDR1MUX\" for hierarchy \"slc3:slc\|datapath:d0\|MUXs:_MUXs\|ADDR1MUX:_ADDR1MUX\"" {  } { { "MUXs.sv" "_ADDR1MUX" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR2MUX slc3:slc\|datapath:d0\|MUXs:_MUXs\|ADDR2MUX:_ADDR2MUX " "Elaborating entity \"ADDR2MUX\" for hierarchy \"slc3:slc\|datapath:d0\|MUXs:_MUXs\|ADDR2MUX:_ADDR2MUX\"" {  } { { "MUXs.sv" "_ADDR2MUX" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/MUXs.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_registers slc3:slc\|datapath:d0\|eight_registers:_eight_registers " "Elaborating entity \"eight_registers\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\"" {  } { { "datapath.sv" "_eight_registers" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R0:r0 " "Elaborating entity \"R0\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R0:r0\"" {  } { { "register.sv" "r0" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R1 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R1:r1 " "Elaborating entity \"R1\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R1:r1\"" {  } { { "register.sv" "r1" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R2:r2 " "Elaborating entity \"R2\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R2:r2\"" {  } { { "register.sv" "r2" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R3 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R3:r3 " "Elaborating entity \"R3\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R3:r3\"" {  } { { "register.sv" "r3" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R4 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R4:r4 " "Elaborating entity \"R4\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R4:r4\"" {  } { { "register.sv" "r4" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R5 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R5:r5 " "Elaborating entity \"R5\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R5:r5\"" {  } { { "register.sv" "r5" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R6 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R6:r6 " "Elaborating entity \"R6\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R6:r6\"" {  } { { "register.sv" "r6" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R7 slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R7:r7 " "Elaborating entity \"R7\" for hierarchy \"slc3:slc\|datapath:d0\|eight_registers:_eight_registers\|R7:r7\"" {  } { { "register.sv" "r7" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/register.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|datapath:d0\|ALU:_ALU " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|datapath:d0\|ALU:_ALU\"" {  } { { "datapath.sv" "_ALU" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_CC slc3:slc\|datapath:d0\|set_CC:_set_CC " "Elaborating entity \"set_CC\" for hierarchy \"slc3:slc\|datapath:d0\|set_CC:_set_CC\"" {  } { { "datapath.sv" "_set_CC" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC slc3:slc\|datapath:d0\|set_CC:_set_CC\|CC:_CC " "Elaborating entity \"CC\" for hierarchy \"slc3:slc\|datapath:d0\|set_CC:_set_CC\|CC:_CC\"" {  } { { "set_CC.sv" "_CC" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/set_CC.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nzp_logic slc3:slc\|datapath:d0\|set_CC:_set_CC\|nzp_logic:_nzp_logic " "Elaborating entity \"nzp_logic\" for hierarchy \"slc3:slc\|datapath:d0\|set_CC:_set_CC\|nzp_logic:_nzp_logic\"" {  } { { "set_CC.sv" "_nzp_logic" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/set_CC.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN slc3:slc\|datapath:d0\|BEN:_BEN " "Elaborating entity \"BEN\" for hierarchy \"slc3:slc\|datapath:d0\|BEN:_BEN\"" {  } { { "datapath.sv" "_BEN" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_MUXs slc3:slc\|datapath:d0\|bus_MUXs:bmux " "Elaborating entity \"bus_MUXs\" for hierarchy \"slc3:slc\|datapath:d0\|bus_MUXs:bmux\"" {  } { { "datapath.sv" "bmux" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC slc3:slc\|datapath:d0\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"slc3:slc\|datapath:d0\|PC:pc\"" {  } { { "datapath.sv" "pc" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.sv(17) " "Verilog HDL assignment warning at PC.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "PC.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/PC.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603168482274 "|slc3_testtop|slc3:slc|datapath:d0|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR slc3:slc\|datapath:d0\|MAR:mar " "Elaborating entity \"MAR\" for hierarchy \"slc3:slc\|datapath:d0\|MAR:mar\"" {  } { { "datapath.sv" "mar" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR slc3:slc\|datapath:d0\|IR:ir " "Elaborating entity \"IR\" for hierarchy \"slc3:slc\|datapath:d0\|IR:ir\"" {  } { { "datapath.sv" "ir" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR slc3:slc\|datapath:d0\|MDR:mdr " "Elaborating entity \"MDR\" for hierarchy \"slc3:slc\|datapath:d0\|MDR:mdr\"" {  } { { "datapath.sv" "mdr" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/datapath.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482286 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(239) " "Verilog HDL Case Statement information at ISDU.sv(239): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/ISDU.sv" 239 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603168482288 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "slc3_testtop.sv" "mem" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/slc3_testtop.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482290 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "test_memory.sv" "" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603168482291 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/cozyn/Desktop/lab6v2/lab6/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168482292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603168483058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603168483816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cozyn/Desktop/lab6v2/lab6/output_files/lab6.map.smsg " "Generated suppressed messages file C:/Users/cozyn/Desktop/lab6v2/lab6/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168483869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603168483990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603168483990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "722 " "Implemented 722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603168484072 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603168484072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "671 " "Implemented 671 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603168484072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603168484072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603168484086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 23:34:44 2020 " "Processing ended: Mon Oct 19 23:34:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603168484086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603168484086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603168484086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603168484086 ""}
