[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InsideOp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 279
LIB: work
FILE: ${SURELOG_DIR}/tests/InsideOp/dut.sv
n<> u<278> t<Top_level_rule> c<1> l<1:1> el<39:1>
  n<> u<1> t<Null_rule> p<278> s<277> l<1:1>
  n<> u<277> t<Source_text> p<278> c<50> l<1:1> el<38:10>
    n<> u<50> t<Description> p<277> c<49> s<57> l<1:1> el<12:11>
      n<> u<49> t<Package_declaration> p<50> c<2> l<1:1> el<12:11>
        n<> u<2> t<PACKAGE> p<49> s<3> l<1:1> el<1:8>
        n<my_pkg> u<3> t<STRING_CONST> p<49> s<47> l<1:9> el<1:15>
        n<> u<47> t<Package_item> p<49> c<46> s<48> l<3:3> el<10:11>
          n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<3:3> el<10:11>
            n<> u<45> t<Data_declaration> p<46> c<44> l<3:3> el<10:11>
              n<> u<44> t<Type_declaration> p<45> c<42> l<3:3> el<10:11>
                n<> u<42> t<Data_type> p<44> c<5> s<43> l<3:11> el<10:4>
                  n<> u<5> t<Enum_base_type> p<42> c<4> s<11> l<3:16> el<3:19>
                    n<> u<4> t<IntegerAtomType_Int> p<5> l<3:16> el<3:19>
                  n<> u<11> t<Enum_name_declaration> p<42> c<6> s<17> l<4:5> el<4:13>
                    n<Get0> u<6> t<STRING_CONST> p<11> s<10> l<4:5> el<4:9>
                    n<> u<10> t<Constant_expression> p<11> c<9> l<4:12> el<4:13>
                      n<> u<9> t<Constant_primary> p<10> c<8> l<4:12> el<4:13>
                        n<> u<8> t<Primary_literal> p<9> c<7> l<4:12> el<4:13>
                          n<0> u<7> t<INT_CONST> p<8> l<4:12> el<4:13>
                  n<> u<17> t<Enum_name_declaration> p<42> c<12> s<23> l<5:5> el<5:13>
                    n<Get1> u<12> t<STRING_CONST> p<17> s<16> l<5:5> el<5:9>
                    n<> u<16> t<Constant_expression> p<17> c<15> l<5:12> el<5:13>
                      n<> u<15> t<Constant_primary> p<16> c<14> l<5:12> el<5:13>
                        n<> u<14> t<Primary_literal> p<15> c<13> l<5:12> el<5:13>
                          n<1> u<13> t<INT_CONST> p<14> l<5:12> el<5:13>
                  n<> u<23> t<Enum_name_declaration> p<42> c<18> s<29> l<6:5> el<6:13>
                    n<Get2> u<18> t<STRING_CONST> p<23> s<22> l<6:5> el<6:9>
                    n<> u<22> t<Constant_expression> p<23> c<21> l<6:12> el<6:13>
                      n<> u<21> t<Constant_primary> p<22> c<20> l<6:12> el<6:13>
                        n<> u<20> t<Primary_literal> p<21> c<19> l<6:12> el<6:13>
                          n<2> u<19> t<INT_CONST> p<20> l<6:12> el<6:13>
                  n<> u<29> t<Enum_name_declaration> p<42> c<24> s<35> l<7:5> el<7:13>
                    n<Get3> u<24> t<STRING_CONST> p<29> s<28> l<7:5> el<7:9>
                    n<> u<28> t<Constant_expression> p<29> c<27> l<7:12> el<7:13>
                      n<> u<27> t<Constant_primary> p<28> c<26> l<7:12> el<7:13>
                        n<> u<26> t<Primary_literal> p<27> c<25> l<7:12> el<7:13>
                          n<3> u<25> t<INT_CONST> p<26> l<7:12> el<7:13>
                  n<> u<35> t<Enum_name_declaration> p<42> c<30> s<41> l<8:5> el<8:13>
                    n<Get4> u<30> t<STRING_CONST> p<35> s<34> l<8:5> el<8:9>
                    n<> u<34> t<Constant_expression> p<35> c<33> l<8:12> el<8:13>
                      n<> u<33> t<Constant_primary> p<34> c<32> l<8:12> el<8:13>
                        n<> u<32> t<Primary_literal> p<33> c<31> l<8:12> el<8:13>
                          n<4> u<31> t<INT_CONST> p<32> l<8:12> el<8:13>
                  n<> u<41> t<Enum_name_declaration> p<42> c<36> l<9:5> el<9:21>
                    n<GetDefault> u<36> t<STRING_CONST> p<41> s<40> l<9:5> el<9:15>
                    n<> u<40> t<Constant_expression> p<41> c<39> l<9:18> el<9:21>
                      n<> u<39> t<Constant_primary> p<40> c<38> l<9:18> el<9:21>
                        n<> u<38> t<Primary_literal> p<39> c<37> l<9:18> el<9:21>
                          n<100> u<37> t<INT_CONST> p<38> l<9:18> el<9:21>
                n<get_e> u<43> t<STRING_CONST> p<44> l<10:5> el<10:10>
        n<> u<48> t<ENDPACKAGE> p<49> l<12:1> el<12:11>
    n<> u<57> t<Description> p<277> c<56> s<276> l<14:1> el<15:10>
      n<> u<56> t<Module_declaration> p<57> c<54> l<14:1> el<15:10>
        n<> u<54> t<Module_nonansi_header> p<56> c<51> s<55> l<14:1> el<14:15>
          n<module> u<51> t<Module_keyword> p<54> s<52> l<14:1> el<14:7>
          n<GOOD> u<52> t<STRING_CONST> p<54> s<53> l<14:8> el<14:12>
          n<> u<53> t<List_of_ports> p<54> l<14:12> el<14:14>
        n<> u<55> t<ENDMODULE> p<56> l<15:1> el<15:10>
    n<> u<276> t<Description> p<277> c<275> l<17:1> el<38:10>
      n<> u<275> t<Module_declaration> p<276> c<87> l<17:1> el<38:10>
        n<> u<87> t<Module_ansi_header> p<275> c<58> s<273> l<17:1> el<23:3>
          n<module> u<58> t<Module_keyword> p<87> s<59> l<17:1> el<17:7>
          n<top> u<59> t<STRING_CONST> p<87> s<62> l<17:8> el<17:11>
          n<> u<62> t<Package_import_declaration> p<87> c<61> s<77> l<18:1> el<18:18>
            n<> u<61> t<Package_import_item> p<62> c<60> l<18:8> el<18:17>
              n<my_pkg> u<60> t<STRING_CONST> p<61> l<18:8> el<18:14>
          n<> u<77> t<Parameter_port_list> p<87> c<76> s<86> l<19:1> el<21:2>
            n<> u<76> t<Parameter_port_declaration> p<77> c<75> l<20:5> el<20:35>
              n<> u<75> t<Parameter_declaration> p<76> c<65> l<20:5> el<20:35>
                n<> u<65> t<Data_type_or_implicit> p<75> c<64> s<74> l<20:15> el<20:20>
                  n<get_e> u<64> t<Data_type> p<65> c<63> l<20:15> el<20:20>
                    n<get_e> u<63> t<STRING_CONST> p<64> l<20:15> el<20:20>
                n<> u<74> t<List_of_param_assignments> p<75> c<73> l<20:21> el<20:35>
                  n<> u<73> t<Param_assignment> p<74> c<66> l<20:21> el<20:35>
                    n<GetWhat> u<66> t<STRING_CONST> p<73> s<72> l<20:21> el<20:28>
                    n<> u<72> t<Constant_param_expression> p<73> c<71> l<20:31> el<20:35>
                      n<> u<71> t<Constant_mintypmax_expression> p<72> c<70> l<20:31> el<20:35>
                        n<> u<70> t<Constant_expression> p<71> c<69> l<20:31> el<20:35>
                          n<> u<69> t<Constant_primary> p<70> c<68> l<20:31> el<20:35>
                            n<> u<68> t<Primary_literal> p<69> c<67> l<20:31> el<20:35>
                              n<Get3> u<67> t<STRING_CONST> p<68> l<20:31> el<20:35>
          n<> u<86> t<List_of_port_declarations> p<87> c<85> l<21:3> el<23:2>
            n<> u<85> t<Ansi_port_declaration> p<86> c<83> l<22:5> el<22:19>
              n<> u<83> t<Net_port_header> p<85> c<78> s<84> l<22:5> el<22:15>
                n<> u<78> t<PortDir_Out> p<83> s<82> l<22:5> el<22:11>
                n<> u<82> t<Net_port_type> p<83> c<81> l<22:12> el<22:15>
                  n<> u<81> t<Data_type_or_implicit> p<82> c<80> l<22:12> el<22:15>
                    n<> u<80> t<Data_type> p<81> c<79> l<22:12> el<22:15>
                      n<> u<79> t<IntegerAtomType_Int> p<80> l<22:12> el<22:15>
              n<out> u<84> t<STRING_CONST> p<85> l<22:16> el<22:19>
        n<> u<273> t<Non_port_module_item> p<275> c<272> s<274> l<25:3> el<36:6>
          n<> u<272> t<Module_or_generate_item> p<273> c<271> l<25:3> el<36:6>
            n<> u<271> t<Module_common_item> p<272> c<270> l<25:3> el<36:6>
              n<> u<270> t<Conditional_generate_construct> p<271> c<269> l<25:3> el<36:6>
                n<> u<269> t<If_generate_construct> p<270> c<267> l<25:3> el<36:6>
                  n<> u<267> t<IF> p<269> s<104> l<25:3> el<25:5>
                  n<> u<104> t<Constant_expression> p<269> c<91> s<123> l<25:7> el<25:40>
                    n<> u<91> t<Constant_expression> p<104> c<90> s<103> l<25:7> el<25:14>
                      n<> u<90> t<Constant_primary> p<91> c<89> l<25:7> el<25:14>
                        n<> u<89> t<Primary_literal> p<90> c<88> l<25:7> el<25:14>
                          n<GetWhat> u<88> t<STRING_CONST> p<89> l<25:7> el<25:14>
                    n<> u<103> t<INSIDE> p<104> s<102> l<25:15> el<25:21>
                    n<> u<102> t<Constant_expression> p<104> c<101> l<25:22> el<25:40>
                      n<> u<101> t<Constant_primary> p<102> c<100> l<25:22> el<25:40>
                        n<> u<100> t<Constant_concatenation> p<101> c<95> l<25:22> el<25:40>
                          n<> u<95> t<Constant_expression> p<100> c<94> s<99> l<25:23> el<25:27>
                            n<> u<94> t<Constant_primary> p<95> c<93> l<25:23> el<25:27>
                              n<> u<93> t<Primary_literal> p<94> c<92> l<25:23> el<25:27>
                                n<Get0> u<92> t<STRING_CONST> p<93> l<25:23> el<25:27>
                          n<> u<99> t<Constant_expression> p<100> c<98> l<25:29> el<25:39>
                            n<> u<98> t<Constant_primary> p<99> c<97> l<25:29> el<25:39>
                              n<> u<97> t<Primary_literal> p<98> c<96> l<25:29> el<25:39>
                                n<GetDefault> u<96> t<STRING_CONST> p<97> l<25:29> el<25:39>
                  n<> u<123> t<Generate_item> p<269> c<122> s<268> l<25:42> el<27:6>
                    n<> u<122> t<Generate_begin_end_block> p<123> c<105> l<25:42> el<27:6>
                      n<gen_zero> u<105> t<STRING_CONST> p<122> s<120> l<25:50> el<25:58>
                      n<> u<120> t<Generate_item> p<122> c<119> s<121> l<26:5> el<26:20>
                        n<> u<119> t<Module_or_generate_item> p<120> c<118> l<26:5> el<26:20>
                          n<> u<118> t<Module_common_item> p<119> c<117> l<26:5> el<26:20>
                            n<> u<117> t<Continuous_assign> p<118> c<116> l<26:5> el<26:20>
                              n<> u<116> t<List_of_net_assignments> p<117> c<115> l<26:12> el<26:19>
                                n<> u<115> t<Net_assignment> p<116> c<110> l<26:12> el<26:19>
                                  n<> u<110> t<Net_lvalue> p<115> c<107> s<114> l<26:12> el<26:15>
                                    n<> u<107> t<Ps_or_hierarchical_identifier> p<110> c<106> s<109> l<26:12> el<26:15>
                                      n<out> u<106> t<STRING_CONST> p<107> l<26:12> el<26:15>
                                    n<> u<109> t<Constant_select> p<110> c<108> l<26:16> el<26:16>
                                      n<> u<108> t<Constant_bit_select> p<109> l<26:16> el<26:16>
                                  n<> u<114> t<Expression> p<115> c<113> l<26:18> el<26:19>
                                    n<> u<113> t<Primary> p<114> c<112> l<26:18> el<26:19>
                                      n<> u<112> t<Primary_literal> p<113> c<111> l<26:18> el<26:19>
                                        n<0> u<111> t<INT_CONST> p<112> l<26:18> el<26:19>
                      n<> u<121> t<END> p<122> l<27:3> el<27:6>
                  n<> u<268> t<ELSE> p<269> s<266> l<27:7> el<27:11>
                  n<> u<266> t<Generate_item> p<269> c<265> l<27:12> el<36:6>
                    n<> u<265> t<Module_or_generate_item> p<266> c<264> l<27:12> el<36:6>
                      n<> u<264> t<Module_common_item> p<265> c<263> l<27:12> el<36:6>
                        n<> u<263> t<Conditional_generate_construct> p<264> c<262> l<27:12> el<36:6>
                          n<> u<262> t<If_generate_construct> p<263> c<260> l<27:12> el<36:6>
                            n<> u<260> t<IF> p<262> s<133> l<27:12> el<27:14>
                            n<> u<133> t<Constant_expression> p<262> c<127> s<152> l<27:16> el<27:31>
                              n<> u<127> t<Constant_expression> p<133> c<126> s<132> l<27:16> el<27:23>
                                n<> u<126> t<Constant_primary> p<127> c<125> l<27:16> el<27:23>
                                  n<> u<125> t<Primary_literal> p<126> c<124> l<27:16> el<27:23>
                                    n<GetWhat> u<124> t<STRING_CONST> p<125> l<27:16> el<27:23>
                              n<> u<132> t<BinOp_Equiv> p<133> s<131> l<27:24> el<27:26>
                              n<> u<131> t<Constant_expression> p<133> c<130> l<27:27> el<27:31>
                                n<> u<130> t<Constant_primary> p<131> c<129> l<27:27> el<27:31>
                                  n<> u<129> t<Primary_literal> p<130> c<128> l<27:27> el<27:31>
                                    n<Get1> u<128> t<STRING_CONST> p<129> l<27:27> el<27:31>
                            n<> u<152> t<Generate_item> p<262> c<151> s<261> l<27:33> el<29:6>
                              n<> u<151> t<Generate_begin_end_block> p<152> c<134> l<27:33> el<29:6>
                                n<gen_one> u<134> t<STRING_CONST> p<151> s<149> l<27:41> el<27:48>
                                n<> u<149> t<Generate_item> p<151> c<148> s<150> l<28:5> el<28:20>
                                  n<> u<148> t<Module_or_generate_item> p<149> c<147> l<28:5> el<28:20>
                                    n<> u<147> t<Module_common_item> p<148> c<146> l<28:5> el<28:20>
                                      n<> u<146> t<Continuous_assign> p<147> c<145> l<28:5> el<28:20>
                                        n<> u<145> t<List_of_net_assignments> p<146> c<144> l<28:12> el<28:19>
                                          n<> u<144> t<Net_assignment> p<145> c<139> l<28:12> el<28:19>
                                            n<> u<139> t<Net_lvalue> p<144> c<136> s<143> l<28:12> el<28:15>
                                              n<> u<136> t<Ps_or_hierarchical_identifier> p<139> c<135> s<138> l<28:12> el<28:15>
                                                n<out> u<135> t<STRING_CONST> p<136> l<28:12> el<28:15>
                                              n<> u<138> t<Constant_select> p<139> c<137> l<28:16> el<28:16>
                                                n<> u<137> t<Constant_bit_select> p<138> l<28:16> el<28:16>
                                            n<> u<143> t<Expression> p<144> c<142> l<28:18> el<28:19>
                                              n<> u<142> t<Primary> p<143> c<141> l<28:18> el<28:19>
                                                n<> u<141> t<Primary_literal> p<142> c<140> l<28:18> el<28:19>
                                                  n<1> u<140> t<INT_CONST> p<141> l<28:18> el<28:19>
                                n<> u<150> t<END> p<151> l<29:3> el<29:6>
                            n<> u<261> t<ELSE> p<262> s<259> l<29:7> el<29:11>
                            n<> u<259> t<Generate_item> p<262> c<258> l<29:12> el<36:6>
                              n<> u<258> t<Module_or_generate_item> p<259> c<257> l<29:12> el<36:6>
                                n<> u<257> t<Module_common_item> p<258> c<256> l<29:12> el<36:6>
                                  n<> u<256> t<Conditional_generate_construct> p<257> c<255> l<29:12> el<36:6>
                                    n<> u<255> t<If_generate_construct> p<256> c<253> l<29:12> el<36:6>
                                      n<> u<253> t<IF> p<255> s<169> l<29:12> el<29:14>
                                      n<> u<169> t<Constant_expression> p<255> c<156> s<197> l<29:16> el<29:43>
                                        n<> u<156> t<Constant_expression> p<169> c<155> s<168> l<29:16> el<29:23>
                                          n<> u<155> t<Constant_primary> p<156> c<154> l<29:16> el<29:23>
                                            n<> u<154> t<Primary_literal> p<155> c<153> l<29:16> el<29:23>
                                              n<GetWhat> u<153> t<STRING_CONST> p<154> l<29:16> el<29:23>
                                        n<> u<168> t<INSIDE> p<169> s<167> l<29:24> el<29:30>
                                        n<> u<167> t<Constant_expression> p<169> c<166> l<29:31> el<29:43>
                                          n<> u<166> t<Constant_primary> p<167> c<165> l<29:31> el<29:43>
                                            n<> u<165> t<Constant_concatenation> p<166> c<160> l<29:31> el<29:43>
                                              n<> u<160> t<Constant_expression> p<165> c<159> s<164> l<29:32> el<29:36>
                                                n<> u<159> t<Constant_primary> p<160> c<158> l<29:32> el<29:36>
                                                  n<> u<158> t<Primary_literal> p<159> c<157> l<29:32> el<29:36>
                                                    n<Get2> u<157> t<STRING_CONST> p<158> l<29:32> el<29:36>
                                              n<> u<164> t<Constant_expression> p<165> c<163> l<29:38> el<29:42>
                                                n<> u<163> t<Constant_primary> p<164> c<162> l<29:38> el<29:42>
                                                  n<> u<162> t<Primary_literal> p<163> c<161> l<29:38> el<29:42>
                                                    n<Get3> u<161> t<STRING_CONST> p<162> l<29:38> el<29:42>
                                      n<> u<197> t<Generate_item> p<255> c<196> s<254> l<29:45> el<32:6>
                                        n<> u<196> t<Generate_begin_end_block> p<197> c<170> l<29:45> el<32:6>
                                          n<gen_two> u<170> t<STRING_CONST> p<196> s<185> l<29:53> el<29:60>
                                          n<> u<185> t<Generate_item> p<196> c<184> s<194> l<30:5> el<30:20>
                                            n<> u<184> t<Module_or_generate_item> p<185> c<183> l<30:5> el<30:20>
                                              n<> u<183> t<Module_common_item> p<184> c<182> l<30:5> el<30:20>
                                                n<> u<182> t<Continuous_assign> p<183> c<181> l<30:5> el<30:20>
                                                  n<> u<181> t<List_of_net_assignments> p<182> c<180> l<30:12> el<30:19>
                                                    n<> u<180> t<Net_assignment> p<181> c<175> l<30:12> el<30:19>
                                                      n<> u<175> t<Net_lvalue> p<180> c<172> s<179> l<30:12> el<30:15>
                                                        n<> u<172> t<Ps_or_hierarchical_identifier> p<175> c<171> s<174> l<30:12> el<30:15>
                                                          n<out> u<171> t<STRING_CONST> p<172> l<30:12> el<30:15>
                                                        n<> u<174> t<Constant_select> p<175> c<173> l<30:16> el<30:16>
                                                          n<> u<173> t<Constant_bit_select> p<174> l<30:16> el<30:16>
                                                      n<> u<179> t<Expression> p<180> c<178> l<30:18> el<30:19>
                                                        n<> u<178> t<Primary> p<179> c<177> l<30:18> el<30:19>
                                                          n<> u<177> t<Primary_literal> p<178> c<176> l<30:18> el<30:19>
                                                            n<2> u<176> t<INT_CONST> p<177> l<30:18> el<30:19>
                                          n<> u<194> t<Generate_item> p<196> c<193> s<195> l<31:5> el<31:17>
                                            n<> u<193> t<Module_or_generate_item> p<194> c<192> l<31:5> el<31:17>
                                              n<> u<192> t<Module_instantiation> p<193> c<186> l<31:5> el<31:17>
                                                n<GOOD> u<186> t<STRING_CONST> p<192> s<191> l<31:5> el<31:9>
                                                n<> u<191> t<Hierarchical_instance> p<192> c<188> l<31:10> el<31:16>
                                                  n<> u<188> t<Name_of_instance> p<191> c<187> s<190> l<31:10> el<31:14>
                                                    n<good> u<187> t<STRING_CONST> p<188> l<31:10> el<31:14>
                                                  n<> u<190> t<List_of_port_connections> p<191> c<189> l<31:15> el<31:15>
                                                    n<> u<189> t<Ordered_port_connection> p<190> l<31:15> el<31:15>
                                          n<> u<195> t<END> p<196> l<32:3> el<32:6>
                                      n<> u<254> t<ELSE> p<255> s<252> l<32:7> el<32:11>
                                      n<> u<252> t<Generate_item> p<255> c<251> l<32:12> el<36:6>
                                        n<> u<251> t<Module_or_generate_item> p<252> c<250> l<32:12> el<36:6>
                                          n<> u<250> t<Module_common_item> p<251> c<249> l<32:12> el<36:6>
                                            n<> u<249> t<Conditional_generate_construct> p<250> c<248> l<32:12> el<36:6>
                                              n<> u<248> t<If_generate_construct> p<249> c<246> l<32:12> el<36:6>
                                                n<> u<246> t<IF> p<248> s<207> l<32:12> el<32:14>
                                                n<> u<207> t<Constant_expression> p<248> c<201> s<226> l<32:16> el<32:31>
                                                  n<> u<201> t<Constant_expression> p<207> c<200> s<206> l<32:16> el<32:23>
                                                    n<> u<200> t<Constant_primary> p<201> c<199> l<32:16> el<32:23>
                                                      n<> u<199> t<Primary_literal> p<200> c<198> l<32:16> el<32:23>
                                                        n<GetWhat> u<198> t<STRING_CONST> p<199> l<32:16> el<32:23>
                                                  n<> u<206> t<BinOp_Equiv> p<207> s<205> l<32:24> el<32:26>
                                                  n<> u<205> t<Constant_expression> p<207> c<204> l<32:27> el<32:31>
                                                    n<> u<204> t<Constant_primary> p<205> c<203> l<32:27> el<32:31>
                                                      n<> u<203> t<Primary_literal> p<204> c<202> l<32:27> el<32:31>
                                                        n<Get4> u<202> t<STRING_CONST> p<203> l<32:27> el<32:31>
                                                n<> u<226> t<Generate_item> p<248> c<225> s<247> l<32:33> el<34:6>
                                                  n<> u<225> t<Generate_begin_end_block> p<226> c<208> l<32:33> el<34:6>
                                                    n<gen_three> u<208> t<STRING_CONST> p<225> s<223> l<32:41> el<32:50>
                                                    n<> u<223> t<Generate_item> p<225> c<222> s<224> l<33:5> el<33:20>
                                                      n<> u<222> t<Module_or_generate_item> p<223> c<221> l<33:5> el<33:20>
                                                        n<> u<221> t<Module_common_item> p<222> c<220> l<33:5> el<33:20>
                                                          n<> u<220> t<Continuous_assign> p<221> c<219> l<33:5> el<33:20>
                                                            n<> u<219> t<List_of_net_assignments> p<220> c<218> l<33:12> el<33:19>
                                                              n<> u<218> t<Net_assignment> p<219> c<213> l<33:12> el<33:19>
                                                                n<> u<213> t<Net_lvalue> p<218> c<210> s<217> l<33:12> el<33:15>
                                                                  n<> u<210> t<Ps_or_hierarchical_identifier> p<213> c<209> s<212> l<33:12> el<33:15>
                                                                    n<out> u<209> t<STRING_CONST> p<210> l<33:12> el<33:15>
                                                                  n<> u<212> t<Constant_select> p<213> c<211> l<33:16> el<33:16>
                                                                    n<> u<211> t<Constant_bit_select> p<212> l<33:16> el<33:16>
                                                                n<> u<217> t<Expression> p<218> c<216> l<33:18> el<33:19>
                                                                  n<> u<216> t<Primary> p<217> c<215> l<33:18> el<33:19>
                                                                    n<> u<215> t<Primary_literal> p<216> c<214> l<33:18> el<33:19>
                                                                      n<3> u<214> t<INT_CONST> p<215> l<33:18> el<33:19>
                                                    n<> u<224> t<END> p<225> l<34:3> el<34:6>
                                                n<> u<247> t<ELSE> p<248> s<245> l<34:7> el<34:11>
                                                n<> u<245> t<Generate_item> p<248> c<244> l<34:12> el<36:6>
                                                  n<> u<244> t<Generate_begin_end_block> p<245> c<227> l<34:12> el<36:6>
                                                    n<gen_invalid> u<227> t<STRING_CONST> p<244> s<242> l<34:20> el<34:31>
                                                    n<> u<242> t<Generate_item> p<244> c<241> s<243> l<35:5> el<35:22>
                                                      n<> u<241> t<Module_or_generate_item> p<242> c<240> l<35:5> el<35:22>
                                                        n<> u<240> t<Module_common_item> p<241> c<239> l<35:5> el<35:22>
                                                          n<> u<239> t<Continuous_assign> p<240> c<238> l<35:5> el<35:22>
                                                            n<> u<238> t<List_of_net_assignments> p<239> c<237> l<35:12> el<35:21>
                                                              n<> u<237> t<Net_assignment> p<238> c<232> l<35:12> el<35:21>
                                                                n<> u<232> t<Net_lvalue> p<237> c<229> s<236> l<35:12> el<35:15>
                                                                  n<> u<229> t<Ps_or_hierarchical_identifier> p<232> c<228> s<231> l<35:12> el<35:15>
                                                                    n<out> u<228> t<STRING_CONST> p<229> l<35:12> el<35:15>
                                                                  n<> u<231> t<Constant_select> p<232> c<230> l<35:16> el<35:16>
                                                                    n<> u<230> t<Constant_bit_select> p<231> l<35:16> el<35:16>
                                                                n<> u<236> t<Expression> p<237> c<235> l<35:18> el<35:21>
                                                                  n<> u<235> t<Primary> p<236> c<234> l<35:18> el<35:21>
                                                                    n<> u<234> t<Primary_literal> p<235> c<233> l<35:18> el<35:21>
                                                                      n<255> u<233> t<INT_CONST> p<234> l<35:18> el<35:21>
                                                    n<> u<243> t<END> p<244> l<36:3> el<36:6>
        n<> u<274> t<ENDMODULE> p<275> l<38:1> el<38:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InsideOp/dut.sv:14:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/InsideOp/dut.sv:17:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  8
Constant                                              18
ContAssign                                             5
Design                                                 1
EnumConst                                              6
EnumTypespec                                           1
GenIfElse                                              4
ImportTypespec                                         1
IntTypespec                                            3
IntVar                                                 1
Module                                                 3
ModuleTypespec                                         1
Operation                                              4
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   1
RefModule                                              1
RefObj                                                16
RefTypespec                                            5
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InsideOp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:my_pkg
  |vpiTypedef:
  \_EnumTypespec: , line:3:11, endln:10:10
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
    |vpiBaseTypespec:
    \_RefTypespec: (my_pkg), line:3:16, endln:3:19
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:10:10
      |vpiFullName:my_pkg
      |vpiActual:
      \_IntTypespec: , line:3:16, endln:3:19
    |vpiEnumConst:
    \_EnumConst: (Get0), line:4:5, endln:4:13
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:10:10
      |vpiName:Get0
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (Get1), line:5:5, endln:5:13
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:10:10
      |vpiName:Get1
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (Get2), line:6:5, endln:6:13
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:10:10
      |vpiName:Get2
      |UINT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (Get3), line:7:5, endln:7:13
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:10:10
      |vpiName:Get3
      |UINT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (Get4), line:8:5, endln:8:13
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:10:10
      |vpiName:Get4
      |UINT:4
      |vpiDecompile:4
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (GetDefault), line:9:5, endln:9:21
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:10:10
      |vpiName:GetDefault
      |UINT:100
      |vpiDecompile:100
      |vpiSize:64
  |vpiTypedef:
  \_IntTypespec: , line:3:16, endln:3:19
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
    |vpiSigned:1
  |vpiTypedef:
  \_TypedefTypespec: (my_pkg::get_e), line:10:5, endln:10:10
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
    |vpiName:my_pkg::get_e
    |vpiTypedefAlias:
    \_RefTypespec: (my_pkg::get_e), line:3:11, endln:10:4
      |vpiParent:
      \_TypedefTypespec: (my_pkg::get_e), line:10:5, endln:10:10
      |vpiFullName:my_pkg::get_e
      |vpiActual:
      \_EnumTypespec: , line:3:11, endln:10:10
  |vpiImportTypespec:
  \_EnumTypespec: , line:3:11, endln:10:10
  |vpiImportTypespec:
  \_IntTypespec: , line:3:16, endln:3:19
  |vpiImportTypespec:
  \_TypedefTypespec: (my_pkg::get_e), line:10:5, endln:10:10
  |vpiDefName:my_pkg
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:14:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.out), line:22:16, endln:22:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@top.out), line:22:12, endln:22:15
      |vpiParent:
      \_IntVar: (work@top.out), line:22:16, endln:22:19
      |vpiFullName:work@top.out
      |vpiActual:
      \_IntTypespec: , line:22:12, endln:22:15
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@top.GetWhat), line:20:21, endln:20:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@top.GetWhat.get_e), line:20:15, endln:20:20
      |vpiParent:
      \_Parameter: (work@top.GetWhat), line:20:21, endln:20:35
      |vpiName:get_e
      |vpiFullName:work@top.GetWhat.get_e
      |vpiActual:
      \_TypedefTypespec: (my_pkg::get_e), line:10:5, endln:10:10
    |vpiName:GetWhat
    |vpiFullName:work@top.GetWhat
  |vpiParamAssign:
  \_ParamAssign: , line:20:21, endln:20:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiRhs:
    \_RefObj: (work@top.Get3), line:20:31, endln:20:35
      |vpiParent:
      \_ParamAssign: , line:20:21, endln:20:35
      |vpiName:Get3
      |vpiFullName:work@top.Get3
      |vpiActual:
      \_LogicNet: (work@top.Get3), line:20:31, endln:20:35
    |vpiLhs:
    \_Parameter: (work@top.GetWhat), line:20:21, endln:20:35
  |vpiInternalScope:
  \_Begin: (work@top.gen_zero), line:25:42, endln:27:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:gen_zero
    |vpiFullName:work@top.gen_zero
    |vpiStmt:
    \_ContAssign: , line:26:12, endln:26:19
      |vpiParent:
      \_Begin: (work@top.gen_zero), line:25:42, endln:27:6
      |vpiRhs:
      \_Constant: , line:26:18, endln:26:19
        |vpiParent:
        \_ContAssign: , line:26:12, endln:26:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.gen_zero.out), line:26:12, endln:26:15
        |vpiParent:
        \_ContAssign: , line:26:12, endln:26:19
        |vpiName:out
        |vpiFullName:work@top.gen_zero.out
        |vpiActual:
        \_IntVar: (work@top.out), line:22:16, endln:22:19
  |vpiInternalScope:
  \_Begin: (work@top), line:27:12, endln:36:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiFullName:work@top
    |vpiInternalScope:
    \_Begin: (work@top.gen_one), line:27:33, endln:29:6
      |vpiParent:
      \_Begin: (work@top), line:27:12, endln:36:6
      |vpiName:gen_one
      |vpiFullName:work@top.gen_one
      |vpiStmt:
      \_ContAssign: , line:28:12, endln:28:19
        |vpiParent:
        \_Begin: (work@top.gen_one), line:27:33, endln:29:6
        |vpiRhs:
        \_Constant: , line:28:18, endln:28:19
          |vpiParent:
          \_ContAssign: , line:28:12, endln:28:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@top.gen_one.out), line:28:12, endln:28:15
          |vpiParent:
          \_ContAssign: , line:28:12, endln:28:19
          |vpiName:out
          |vpiFullName:work@top.gen_one.out
          |vpiActual:
          \_IntVar: (work@top.out), line:22:16, endln:22:19
    |vpiInternalScope:
    \_Begin: (work@top), line:29:12, endln:36:6
      |vpiParent:
      \_Begin: (work@top), line:27:12, endln:36:6
      |vpiFullName:work@top
      |vpiInternalScope:
      \_Begin: (work@top.gen_two), line:29:45, endln:32:6
        |vpiParent:
        \_Begin: (work@top), line:29:12, endln:36:6
        |vpiName:gen_two
        |vpiFullName:work@top.gen_two
        |vpiTypedef:
        \_ModuleTypespec: (GOOD), line:31:5, endln:31:9
          |vpiParent:
          \_Begin: (work@top.gen_two), line:29:45, endln:32:6
          |vpiName:GOOD
        |vpiImportTypespec:
        \_ModuleTypespec: (GOOD), line:31:5, endln:31:9
        |vpiStmt:
        \_ContAssign: , line:30:12, endln:30:19
          |vpiParent:
          \_Begin: (work@top.gen_two), line:29:45, endln:32:6
          |vpiRhs:
          \_Constant: , line:30:18, endln:30:19
            |vpiParent:
            \_ContAssign: , line:30:12, endln:30:19
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@top.gen_two.out), line:30:12, endln:30:15
            |vpiParent:
            \_ContAssign: , line:30:12, endln:30:19
            |vpiName:out
            |vpiFullName:work@top.gen_two.out
            |vpiActual:
            \_IntVar: (work@top.out), line:22:16, endln:22:19
        |vpiStmt:
        \_RefModule: work@GOOD (good), line:31:5, endln:31:9
          |vpiParent:
          \_Begin: (work@top.gen_two), line:29:45, endln:32:6
          |vpiName:good
          |vpiDefName:work@GOOD
          |vpiActual:
          \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:14:1, endln:15:10
      |vpiInternalScope:
      \_Begin: (work@top), line:32:12, endln:36:6
        |vpiParent:
        \_Begin: (work@top), line:29:12, endln:36:6
        |vpiFullName:work@top
        |vpiInternalScope:
        \_Begin: (work@top.gen_three), line:32:33, endln:34:6
          |vpiParent:
          \_Begin: (work@top), line:32:12, endln:36:6
          |vpiName:gen_three
          |vpiFullName:work@top.gen_three
          |vpiStmt:
          \_ContAssign: , line:33:12, endln:33:19
            |vpiParent:
            \_Begin: (work@top.gen_three), line:32:33, endln:34:6
            |vpiRhs:
            \_Constant: , line:33:18, endln:33:19
              |vpiParent:
              \_ContAssign: , line:33:12, endln:33:19
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@top.gen_three.out), line:33:12, endln:33:15
              |vpiParent:
              \_ContAssign: , line:33:12, endln:33:19
              |vpiName:out
              |vpiFullName:work@top.gen_three.out
              |vpiActual:
              \_IntVar: (work@top.out), line:22:16, endln:22:19
        |vpiInternalScope:
        \_Begin: (work@top.gen_invalid), line:34:12, endln:36:6
          |vpiParent:
          \_Begin: (work@top), line:32:12, endln:36:6
          |vpiName:gen_invalid
          |vpiFullName:work@top.gen_invalid
          |vpiStmt:
          \_ContAssign: , line:35:12, endln:35:21
            |vpiParent:
            \_Begin: (work@top.gen_invalid), line:34:12, endln:36:6
            |vpiRhs:
            \_Constant: , line:35:18, endln:35:21
              |vpiParent:
              \_ContAssign: , line:35:12, endln:35:21
              |vpiDecompile:255
              |vpiSize:64
              |UINT:255
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@top.gen_invalid.out), line:35:12, endln:35:15
              |vpiParent:
              \_ContAssign: , line:35:12, endln:35:21
              |vpiName:out
              |vpiFullName:work@top.gen_invalid.out
              |vpiActual:
              \_IntVar: (work@top.out), line:22:16, endln:22:19
        |vpiImportTypespec:
        \_LogicNet: (work@top.Get4), line:32:27, endln:32:31
          |vpiParent:
          \_Begin: (work@top), line:32:12, endln:36:6
          |vpiName:Get4
          |vpiFullName:work@top.Get4
          |vpiNetType:1
        |vpiStmt:
        \_GenIfElse: , line:32:12, endln:36:6
          |vpiParent:
          \_Begin: (work@top), line:32:12, endln:36:6
          |vpiCondition:
          \_Operation: , line:32:16, endln:32:31
            |vpiParent:
            \_GenIfElse: , line:32:12, endln:36:6
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@top.GetWhat), line:32:16, endln:32:23
              |vpiParent:
              \_Operation: , line:32:16, endln:32:31
              |vpiName:GetWhat
              |vpiFullName:work@top.GetWhat
              |vpiActual:
              \_Parameter: (work@top.GetWhat), line:20:21, endln:20:35
            |vpiOperand:
            \_RefObj: (work@top.Get4), line:32:27, endln:32:31
              |vpiParent:
              \_Operation: , line:32:16, endln:32:31
              |vpiName:Get4
              |vpiFullName:work@top.Get4
              |vpiActual:
              \_LogicNet: (work@top.Get4), line:32:27, endln:32:31
          |vpiStmt:
          \_Begin: (work@top.gen_three), line:32:33, endln:34:6
          |vpiElseStmt:
          \_Begin: (work@top.gen_invalid), line:34:12, endln:36:6
      |vpiImportTypespec:
      \_LogicNet: (work@top.Get2), line:29:32, endln:29:36
        |vpiParent:
        \_Begin: (work@top), line:29:12, endln:36:6
        |vpiName:Get2
        |vpiFullName:work@top.Get2
        |vpiNetType:1
      |vpiStmt:
      \_GenIfElse: , line:29:12, endln:36:6
        |vpiParent:
        \_Begin: (work@top), line:29:12, endln:36:6
        |vpiCondition:
        \_Operation: , line:29:16, endln:29:43
          |vpiParent:
          \_GenIfElse: , line:29:12, endln:36:6
          |vpiOpType:95
          |vpiOperand:
          \_RefObj: (work@top.GetWhat), line:29:16, endln:29:23
            |vpiParent:
            \_Operation: , line:29:16, endln:29:43
            |vpiName:GetWhat
            |vpiFullName:work@top.GetWhat
            |vpiActual:
            \_Parameter: (work@top.GetWhat), line:20:21, endln:20:35
          |vpiOperand:
          \_RefObj: (work@top.Get2), line:29:32, endln:29:36
            |vpiParent:
            \_Operation: , line:29:16, endln:29:43
            |vpiName:Get2
            |vpiFullName:work@top.Get2
            |vpiActual:
            \_LogicNet: (work@top.Get2), line:29:32, endln:29:36
          |vpiOperand:
          \_RefObj: (work@top.Get3), line:29:38, endln:29:42
            |vpiParent:
            \_Operation: , line:29:16, endln:29:43
            |vpiName:Get3
            |vpiFullName:work@top.Get3
            |vpiActual:
            \_LogicNet: (work@top.Get3), line:20:31, endln:20:35
        |vpiStmt:
        \_Begin: (work@top.gen_two), line:29:45, endln:32:6
        |vpiElseStmt:
        \_Begin: (work@top), line:32:12, endln:36:6
    |vpiImportTypespec:
    \_LogicNet: (work@top.Get1), line:27:27, endln:27:31
      |vpiParent:
      \_Begin: (work@top), line:27:12, endln:36:6
      |vpiName:Get1
      |vpiFullName:work@top.Get1
      |vpiNetType:1
    |vpiStmt:
    \_GenIfElse: , line:27:12, endln:36:6
      |vpiParent:
      \_Begin: (work@top), line:27:12, endln:36:6
      |vpiCondition:
      \_Operation: , line:27:16, endln:27:31
        |vpiParent:
        \_GenIfElse: , line:27:12, endln:36:6
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@top.GetWhat), line:27:16, endln:27:23
          |vpiParent:
          \_Operation: , line:27:16, endln:27:31
          |vpiName:GetWhat
          |vpiFullName:work@top.GetWhat
          |vpiActual:
          \_Parameter: (work@top.GetWhat), line:20:21, endln:20:35
        |vpiOperand:
        \_RefObj: (work@top.Get1), line:27:27, endln:27:31
          |vpiParent:
          \_Operation: , line:27:16, endln:27:31
          |vpiName:Get1
          |vpiFullName:work@top.Get1
          |vpiActual:
          \_LogicNet: (work@top.Get1), line:27:27, endln:27:31
      |vpiStmt:
      \_Begin: (work@top.gen_one), line:27:33, endln:29:6
      |vpiElseStmt:
      \_Begin: (work@top), line:29:12, endln:36:6
  |vpiTypedef:
  \_ImportTypespec: (my_pkg), line:18:8, endln:18:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:my_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:18:8, endln:18:17
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:18:8, endln:18:17
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_IntTypespec: , line:22:12, endln:22:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:22:12, endln:22:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ImportTypespec: (my_pkg), line:18:8, endln:18:17
  |vpiImportTypespec:
  \_IntTypespec: , line:22:12, endln:22:15
  |vpiImportTypespec:
  \_IntVar: (work@top.out), line:22:16, endln:22:19
  |vpiImportTypespec:
  \_IntTypespec: , line:22:12, endln:22:15
  |vpiImportTypespec:
  \_LogicNet: (work@top.Get3), line:20:31, endln:20:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:Get3
    |vpiFullName:work@top.Get3
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.Get0), line:25:23, endln:25:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:Get0
    |vpiFullName:work@top.Get0
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.GetDefault), line:25:29, endln:25:39
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:GetDefault
    |vpiFullName:work@top.GetDefault
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.Get3), line:20:31, endln:20:35
  |vpiNet:
  \_LogicNet: (work@top.Get0), line:25:23, endln:25:27
  |vpiNet:
  \_LogicNet: (work@top.GetDefault), line:25:29, endln:25:39
  |vpiPort:
  \_Port: (out), line:22:16, endln:22:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.out), line:22:12, endln:22:15
      |vpiParent:
      \_Port: (out), line:22:16, endln:22:19
      |vpiFullName:work@top.out
      |vpiActual:
      \_IntTypespec: , line:22:12, endln:22:15
  |vpiGenStmt:
  \_GenIfElse: , line:25:3, endln:36:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiCondition:
    \_Operation: , line:25:7, endln:25:40
      |vpiParent:
      \_GenIfElse: , line:25:3, endln:36:6
      |vpiOpType:95
      |vpiOperand:
      \_RefObj: (work@top.GetWhat), line:25:7, endln:25:14
        |vpiParent:
        \_Operation: , line:25:7, endln:25:40
        |vpiName:GetWhat
        |vpiFullName:work@top.GetWhat
        |vpiActual:
        \_Parameter: (work@top.GetWhat), line:20:21, endln:20:35
      |vpiOperand:
      \_RefObj: (work@top.Get0), line:25:23, endln:25:27
        |vpiParent:
        \_Operation: , line:25:7, endln:25:40
        |vpiName:Get0
        |vpiFullName:work@top.Get0
        |vpiActual:
        \_LogicNet: (work@top.Get0), line:25:23, endln:25:27
      |vpiOperand:
      \_RefObj: (work@top.GetDefault), line:25:29, endln:25:39
        |vpiParent:
        \_Operation: , line:25:7, endln:25:40
        |vpiName:GetDefault
        |vpiFullName:work@top.GetDefault
        |vpiActual:
        \_LogicNet: (work@top.GetDefault), line:25:29, endln:25:39
    |vpiStmt:
    \_Begin: (work@top.gen_zero), line:25:42, endln:27:6
    |vpiElseStmt:
    \_Begin: (work@top), line:27:12, endln:36:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
