

================================================================
== Vivado HLS Report for 'Loop_1_proc421'
================================================================
* Date:           Thu Dec 12 22:34:07 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.204 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98305|    98305| 0.492 ms | 0.492 ms |  98305|  98305|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    98304|    98304|         6|          -|          -|  16384|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%is_last_0_i_out_0 = phi i1 [ false, %newFuncRoot ], [ %or_ln22, %_ifconv ]" [firmware/myproject_axi.cpp:22]   --->   Operation 11 'phi' 'is_last_0_i_out_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0_i = phi i15 [ 0, %newFuncRoot ], [ %i, %_ifconv ]"   --->   Operation 12 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.31ns)   --->   "%icmp_ln17 = icmp eq i15 %i_0_i, -16384" [firmware/myproject_axi.cpp:17]   --->   Operation 13 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.94ns)   --->   "%i = add i15 %i_0_i, 1" [firmware/myproject_axi.cpp:17]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %myproject_axi_.exit.exitStub, label %_ifconv" [firmware/myproject_axi.cpp:17]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_322 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22]   --->   Operation 17 'read' 'empty_322' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln22)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_322, 0" [firmware/myproject_axi.cpp:22]   --->   Operation 18 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_322, 1" [firmware/myproject_axi.cpp:22]   --->   Operation 19 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 20 'bitcast' 'bitcast_ln705' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i32 %bitcast_ln705 to i31" [firmware/myproject_axi.cpp:21]   --->   Operation 21 'trunc' 'trunc_ln263' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)" [firmware/myproject_axi.cpp:21]   --->   Operation 22 'bitselect' 'tmp_24' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705, i32 23, i32 30)" [firmware/myproject_axi.cpp:21]   --->   Operation 23 'partselect' 'p_Result_i' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i8 %p_Result_i to i9" [firmware/myproject_axi.cpp:21]   --->   Operation 24 'zext' 'zext_ln266' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i32 %bitcast_ln705 to i8" [firmware/myproject_axi.cpp:21]   --->   Operation 25 'trunc' 'trunc_ln296' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln263, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 26 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%sub_ln281 = sub i9 150, %zext_ln266" [firmware/myproject_axi.cpp:21]   --->   Operation 27 'sub' 'sub_ln281' <Predicate = (!icmp_ln17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_i, -106" [firmware/myproject_axi.cpp:21]   --->   Operation 28 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln17)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sub_ln281, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 29 'icmp' 'icmp_ln284' <Predicate = (!icmp_ln17)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sub_ln281, 25" [firmware/myproject_axi.cpp:21]   --->   Operation 30 'icmp' 'icmp_ln285' <Predicate = (!icmp_ln17)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i9 %sub_ln281 to i8" [firmware/myproject_axi.cpp:21]   --->   Operation 31 'trunc' 'trunc_ln294' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [firmware/myproject_axi.cpp:21]   --->   Operation 32 'or' 'or_ln282' <Predicate = (!icmp_ln17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln22 = or i1 %in_last_V_tmp, %is_last_0_i_out_0" [firmware/myproject_axi.cpp:22]   --->   Operation 33 'or' 'or_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret i1 %is_last_0_i_out_0" [firmware/myproject_axi.cpp:22]   --->   Operation 34 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln270 = trunc i32 %bitcast_ln705 to i23" [firmware/myproject_axi.cpp:21]   --->   Operation 35 'trunc' 'trunc_ln270' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [firmware/myproject_axi.cpp:21]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sub_ln281 to i24" [firmware/myproject_axi.cpp:21]   --->   Operation 37 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp, %sext_ln281" [firmware/myproject_axi.cpp:21]   --->   Operation 38 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln286 = trunc i24 %lshr_ln286 to i8" [firmware/myproject_axi.cpp:21]   --->   Operation 39 'trunc' 'trunc_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)" [firmware/myproject_axi.cpp:21]   --->   Operation 40 'bitselect' 'tmp_26' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%select_ln288 = select i1 %tmp_26, i8 -1, i8 0" [firmware/myproject_axi.cpp:21]   --->   Operation 41 'select' 'select_ln288' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [firmware/myproject_axi.cpp:21]   --->   Operation 42 'xor' 'xor_ln282' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %icmp_ln285, %xor_ln282" [firmware/myproject_axi.cpp:21]   --->   Operation 43 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285_1 = and i1 %and_ln285, %icmp_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 44 'and' 'and_ln285_1' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285_1, i8 %trunc_ln286, i8 %select_ln288" [firmware/myproject_axi.cpp:21]   --->   Operation 45 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 46 [1/1] (1.91ns)   --->   "%sub_ln294 = sub i8 0, %trunc_ln294" [firmware/myproject_axi.cpp:21]   --->   Operation 46 'sub' 'sub_ln294' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_25 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sub_ln294, i32 3, i32 7)" [firmware/myproject_axi.cpp:21]   --->   Operation 47 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.36ns)   --->   "%icmp_ln295 = icmp slt i5 %tmp_25, 1" [firmware/myproject_axi.cpp:21]   --->   Operation 48 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%select_ln278 = select i1 %icmp_ln278, i8 0, i8 %select_ln285" [firmware/myproject_axi.cpp:21]   --->   Operation 49 'select' 'select_ln278' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [firmware/myproject_axi.cpp:21]   --->   Operation 50 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [firmware/myproject_axi.cpp:21]   --->   Operation 51 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i8 %trunc_ln296, i8 %select_ln278" [firmware/myproject_axi.cpp:21]   --->   Operation 52 'select' 'select_ln282' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.14>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%shl_ln297 = shl i8 %trunc_ln296, %sub_ln294" [firmware/myproject_axi.cpp:21]   --->   Operation 53 'shl' 'shl_ln297' <Predicate = (icmp_ln295)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%select_ln295 = select i1 %icmp_ln295, i8 %shl_ln297, i8 0" [firmware/myproject_axi.cpp:21]   --->   Operation 54 'select' 'select_ln295' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 55 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %or_ln284, i8 %select_ln282, i8 %select_ln295" [firmware/myproject_axi.cpp:21]   --->   Operation 56 'select' 'select_ln284' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.16>
ST_6 : Operation 57 [1/1] (1.91ns)   --->   "%sub_ln461 = sub i8 0, %select_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 57 'sub' 'sub_ln461' <Predicate = (tmp_24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.24ns)   --->   "%tmp_data_0_V = select i1 %tmp_24, i8 %sub_ln461, i8 %select_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 58 'select' 'tmp_data_0_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %in_local_V_data_0_V, i8 %tmp_data_0_V)" [firmware/myproject_axi.cpp:24]   --->   Operation 59 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('is_last_0_i_out_0', firmware/myproject_axi.cpp:22) with incoming values : ('or_ln22', firmware/myproject_axi.cpp:22) [8]  (1.77 ns)

 <State 2>: 3.48ns
The critical path consists of the following:
	axis read on port 'in_last_V' (firmware/myproject_axi.cpp:22) [15]  (0 ns)
	'sub' operation ('sub_ln281', firmware/myproject_axi.cpp:21) [27]  (1.82 ns)
	'icmp' operation ('icmp_ln284', firmware/myproject_axi.cpp:21) [30]  (1.66 ns)

 <State 3>: 4.2ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln286', firmware/myproject_axi.cpp:21) [38]  (0 ns)
	'select' operation ('select_ln285', firmware/myproject_axi.cpp:21) [46]  (4.2 ns)

 <State 4>: 3.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln294', firmware/myproject_axi.cpp:21) [33]  (1.92 ns)
	'icmp' operation ('icmp_ln295', firmware/myproject_axi.cpp:21) [35]  (1.36 ns)

 <State 5>: 3.15ns
The critical path consists of the following:
	'shl' operation ('shl_ln297', firmware/myproject_axi.cpp:21) [36]  (0 ns)
	'select' operation ('select_ln295', firmware/myproject_axi.cpp:21) [37]  (0 ns)
	'select' operation ('select_ln284', firmware/myproject_axi.cpp:21) [52]  (3.15 ns)

 <State 6>: 3.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln461', firmware/myproject_axi.cpp:21) [53]  (1.92 ns)
	'select' operation ('tmp.data[0].V', firmware/myproject_axi.cpp:21) [54]  (1.25 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	fifo write on port 'in_local_V_data_0_V' (firmware/myproject_axi.cpp:24) [56]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
