/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -I pl390icu_gicc.bitfield -o cdefs cdefs_sfx_shifted_field_mask= cdefs_sfx_field_shifted= cdefs_use_reg_comment=5 -O pl390icu_gicc_regs.h
*/

#ifndef _PL390_GICC_BFGEN_DEFS_
#define _PL390_GICC_BFGEN_DEFS_

/** Defines the address of the @em{cpu interface control} 32 bits register. @multiple */
#define PL390_GICC_CTRL_ADDR                         0x00000000
  #define PL390_GICC_CTRL_ENABLE                     0x00000001

/** Defines the address of the @em{interrupt priority mask} 32 bits register. @multiple */
#define PL390_GICC_PMR_ADDR                          0x00000004
  #define PL390_GICC_PMR_PRIORITY(x)                 ((x) << 0)
  #define PL390_GICC_PMR_PRIORITY_GET(x)             (((x) >> 0) & 0xff)

/** Defines the address of the @em{binary point} 32 bits register. @multiple */
#define PL390_GICC_BPR_ADDR                          0x00000008
  #define PL390_GICC_BPR_BP(x)                       ((x) << 0)
  #define PL390_GICC_BPR_BP_GET(x)                   (((x) >> 0) & 0x7)

/** Defines the address of the @em{interrupt acknowledge} 32 bits register. @multiple */
#define PL390_GICC_IAR_ADDR                          0x0000000c
  #define PL390_GICC_IAR_INTID(x)                    ((x) << 0)
  #define PL390_GICC_IAR_INTID_GET(x)                (((x) >> 0) & 0x3ff)
  #define PL390_GICC_IAR_CPUID(x)                    ((x) << 10)
  #define PL390_GICC_IAR_CPUID_GET(x)                (((x) >> 10) & 0x7)

/** Defines the address of the @em{end of interrupt} 32 bits register. @multiple */
#define PL390_GICC_EOIR_ADDR                         0x00000010
  #define PL390_GICC_EOIR_INTID(x)                   ((x) << 0)
  #define PL390_GICC_EOIR_INTID_GET(x)               (((x) >> 0) & 0x3ff)
  #define PL390_GICC_EOIR_CPUID(x)                   ((x) << 10)
  #define PL390_GICC_EOIR_CPUID_GET(x)               (((x) >> 10) & 0x7)

/** Defines the address of the @em{running priority} 32 bits register. @multiple */
#define PL390_GICC_RPR_ADDR                          0x00000014
  #define PL390_GICC_RPR_PRIORITY(x)                 ((x) << 0)
  #define PL390_GICC_RPR_PRIORITY_GET(x)             (((x) >> 0) & 0xff)

/** Defines the address of the @em{highest priority pending interrupt} 32 bits register. @multiple */
#define PL390_GICC_HPPIR_ADDR                        0x00000018
  #define PL390_GICC_HPPIR_INTID(x)                  ((x) << 0)
  #define PL390_GICC_HPPIR_INTID_GET(x)              (((x) >> 0) & 0x3ff)
  #define PL390_GICC_HPPIR_CPUID(x)                  ((x) << 10)
  #define PL390_GICC_HPPIR_CPUID_GET(x)              (((x) >> 10) & 0x7)

/** Defines the address of the @em{aliased binary point} 32 bits register. @multiple */
#define PL390_GICC_ABPR_ADDR                         0x0000001c
  #define PL390_GICC_ABPR_BP(x)                      ((x) << 0)
  #define PL390_GICC_ABPR_BP_GET(x)                  (((x) >> 0) & 0x7)

/** Defines the address of the @em{aliased interrupt acknowledge} 32 bits register. @multiple */
#define PL390_GICC_AIAR_ADDR                         0x00000020
  #define PL390_GICC_AIAR_INTID(x)                   ((x) << 0)
  #define PL390_GICC_AIAR_INTID_GET(x)               (((x) >> 0) & 0x3ff)
  #define PL390_GICC_AIAR_CPUID(x)                   ((x) << 10)
  #define PL390_GICC_AIAR_CPUID_GET(x)               (((x) >> 10) & 0x7)

/** Defines the address of the @em{aliased end of interrupt} 32 bits register. @multiple */
#define PL390_GICC_AEOIR_ADDR                        0x00000024
  #define PL390_GICC_AEOIR_INTID(x)                  ((x) << 0)
  #define PL390_GICC_AEOIR_INTID_GET(x)              (((x) >> 0) & 0x3ff)
  #define PL390_GICC_AEOIR_CPUID(x)                  ((x) << 10)
  #define PL390_GICC_AEOIR_CPUID_GET(x)              (((x) >> 10) & 0x7)

/** Defines the address of the @em{aliased highest priority pending interrupt} 32 bits register. @multiple */
#define PL390_GICC_AHPPIR_ADDR                       0x00000028
  #define PL390_GICC_AHPPIR_INTID(x)                 ((x) << 0)
  #define PL390_GICC_AHPPIR_INTID_GET(x)             (((x) >> 0) & 0x3ff)
  #define PL390_GICC_AHPPIR_CPUID(x)                 ((x) << 10)
  #define PL390_GICC_AHPPIR_CPUID_GET(x)             (((x) >> 10) & 0x7)

/** Defines the address of the @em{active priorities} 32 bits register. @multiple */
#define PL390_GICC_APR_ADDR(ridx)                    (0x000000d0 + (ridx) * 4)
#define PL390_GICC_APR_COUNT                         4

/** Defines the address of the @em{non-secure active priorities} 32 bits register. @multiple */
#define PL390_GICC_NSAPR_ADDR(ridx)                  (0x000000e0 + (ridx) * 4)
#define PL390_GICC_NSAPR_COUNT                       4

/** Defines the address of the @em{cpu interface identification} 32 bits register. @multiple */
#define PL390_GICC_IIDR_ADDR                         0x000000fc
  #define PL390_GICC_IIDR_IMP(x)                     ((x) << 0)
  #define PL390_GICC_IIDR_IMP_GET(x)                 (((x) >> 0) & 0xfff)
  #define PL390_GICC_IIDR_REV(x)                     ((x) << 12)
  #define PL390_GICC_IIDR_REV_GET(x)                 (((x) >> 12) & 0xf)
  #define PL390_GICC_IIDR_VAR(x)                     ((x) << 16)
  #define PL390_GICC_IIDR_VAR_GET(x)                 (((x) >> 16) & 0xf)
  #define PL390_GICC_IIDR_PID(x)                     ((x) << 20)
  #define PL390_GICC_IIDR_PID_GET(x)                 (((x) >> 20) & 0xfff)

/** Defines the address of the @em{deactivate interrupt} 32 bits register. @multiple */
#define PL390_GICC_DIR_ADDR                          0x00001000
  #define PL390_GICC_DIR_INTID(x)                    ((x) << 0)
  #define PL390_GICC_DIR_INTID_GET(x)                (((x) >> 0) & 0x3ff)
  #define PL390_GICC_DIR_CPUID(x)                    ((x) << 10)
  #define PL390_GICC_DIR_CPUID_GET(x)                (((x) >> 10) & 0x7)

#endif

