Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 15:27:21 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 16.767 ns                        ; Instr_Reg:IRWrite|Instr15_0[2] ; S[31]                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 100.01 MHz ( period = 9.999 ns ) ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg2[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 100.01 MHz ( period = 9.999 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 100.01 MHz ( period = 9.999 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 100.03 MHz ( period = 9.997 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.804 ns                ;
; N/A                                     ; 100.56 MHz ( period = 9.944 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.753 ns                ;
; N/A                                     ; 100.76 MHz ( period = 9.925 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.737 ns                ;
; N/A                                     ; 100.76 MHz ( period = 9.925 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.737 ns                ;
; N/A                                     ; 100.78 MHz ( period = 9.923 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.684 ns                ;
; N/A                                     ; 101.52 MHz ( period = 9.850 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.659 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.658 ns                ;
; N/A                                     ; 101.67 MHz ( period = 9.836 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.641 ns                ;
; N/A                                     ; 101.67 MHz ( period = 9.836 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.641 ns                ;
; N/A                                     ; 101.69 MHz ( period = 9.834 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.639 ns                ;
; N/A                                     ; 101.80 MHz ( period = 9.823 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.81 MHz ( period = 9.822 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 101.82 MHz ( period = 9.821 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.616 ns                ;
; N/A                                     ; 101.83 MHz ( period = 9.820 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.615 ns                ;
; N/A                                     ; 101.84 MHz ( period = 9.819 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.615 ns                ;
; N/A                                     ; 101.88 MHz ( period = 9.815 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.610 ns                ;
; N/A                                     ; 101.98 MHz ( period = 9.806 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.606 ns                ;
; N/A                                     ; 101.99 MHz ( period = 9.805 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.605 ns                ;
; N/A                                     ; 101.99 MHz ( period = 9.805 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.603 ns                ;
; N/A                                     ; 102.01 MHz ( period = 9.803 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.601 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.606 ns                ;
; N/A                                     ; 102.03 MHz ( period = 9.801 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.605 ns                ;
; N/A                                     ; 102.05 MHz ( period = 9.799 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.603 ns                ;
; N/A                                     ; 102.24 MHz ( period = 9.781 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 102.29 MHz ( period = 9.776 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.590 ns                ;
; N/A                                     ; 102.30 MHz ( period = 9.775 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.589 ns                ;
; N/A                                     ; 102.53 MHz ( period = 9.753 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.562 ns                ;
; N/A                                     ; 102.53 MHz ( period = 9.753 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.562 ns                ;
; N/A                                     ; 102.55 MHz ( period = 9.751 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.560 ns                ;
; N/A                                     ; 102.57 MHz ( period = 9.749 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.550 ns                ;
; N/A                                     ; 102.59 MHz ( period = 9.748 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.549 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.547 ns                ;
; N/A                                     ; 102.61 MHz ( period = 9.746 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.546 ns                ;
; N/A                                     ; 102.62 MHz ( period = 9.745 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.546 ns                ;
; N/A                                     ; 102.62 MHz ( period = 9.745 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.63 MHz ( period = 9.744 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.66 MHz ( period = 9.741 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.541 ns                ;
; N/A                                     ; 102.66 MHz ( period = 9.741 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.549 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.549 ns                ;
; N/A                                     ; 102.75 MHz ( period = 9.732 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.537 ns                ;
; N/A                                     ; 102.75 MHz ( period = 9.732 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.548 ns                ;
; N/A                                     ; 102.76 MHz ( period = 9.731 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.536 ns                ;
; N/A                                     ; 102.76 MHz ( period = 9.731 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 102.79 MHz ( period = 9.729 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.532 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.533 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.531 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.544 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.537 ns                ;
; N/A                                     ; 102.81 MHz ( period = 9.727 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.536 ns                ;
; N/A                                     ; 102.83 MHz ( period = 9.725 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 103.11 MHz ( period = 9.698 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.498 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.498 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.496 ns                ;
; N/A                                     ; 103.23 MHz ( period = 9.687 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.494 ns                ;
; N/A                                     ; 103.24 MHz ( period = 9.686 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.484 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.483 ns                ;
; N/A                                     ; 103.43 MHz ( period = 9.668 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.486 ns                ;
; N/A                                     ; 103.44 MHz ( period = 9.667 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 103.48 MHz ( period = 9.664 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.472 ns                ;
; N/A                                     ; 103.48 MHz ( period = 9.664 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.472 ns                ;
; N/A                                     ; 103.50 MHz ( period = 9.662 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.470 ns                ;
; N/A                                     ; 103.50 MHz ( period = 9.662 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.465 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.464 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.454 ns                ;
; N/A                                     ; 103.53 MHz ( period = 9.659 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 103.53 MHz ( period = 9.659 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.479 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 103.56 MHz ( period = 9.656 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 103.58 MHz ( period = 9.654 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 103.61 MHz ( period = 9.652 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.445 ns                ;
; N/A                                     ; 103.66 MHz ( period = 9.647 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.454 ns                ;
; N/A                                     ; 103.66 MHz ( period = 9.647 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.454 ns                ;
; N/A                                     ; 103.68 MHz ( period = 9.645 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.68 MHz ( period = 9.645 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 103.70 MHz ( period = 9.643 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.440 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 103.75 MHz ( period = 9.639 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.437 ns                ;
; N/A                                     ; 103.75 MHz ( period = 9.639 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.435 ns                ;
; N/A                                     ; 103.75 MHz ( period = 9.639 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.76 MHz ( period = 9.638 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.440 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.445 ns                ;
; N/A                                     ; 103.92 MHz ( period = 9.623 ns )                    ; Registrador:A_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.433 ns                ;
; N/A                                     ; 103.92 MHz ( period = 9.623 ns )                    ; Registrador:A_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.433 ns                ;
; N/A                                     ; 103.94 MHz ( period = 9.621 ns )                    ; Registrador:A_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.431 ns                ;
; N/A                                     ; 104.00 MHz ( period = 9.615 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.435 ns                ;
; N/A                                     ; 104.06 MHz ( period = 9.610 ns )                    ; Registrador:PCWrite|Saida[2]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.420 ns                ;
; N/A                                     ; 104.06 MHz ( period = 9.610 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.421 ns                ;
; N/A                                     ; 104.06 MHz ( period = 9.610 ns )                    ; Registrador:PCWrite|Saida[2]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.420 ns                ;
; N/A                                     ; 104.06 MHz ( period = 9.610 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.421 ns                ;
; N/A                                     ; 104.07 MHz ( period = 9.609 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.419 ns                ;
; N/A                                     ; 104.08 MHz ( period = 9.608 ns )                    ; Registrador:PCWrite|Saida[2]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.418 ns                ;
; N/A                                     ; 104.08 MHz ( period = 9.608 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.419 ns                ;
; N/A                                     ; 104.12 MHz ( period = 9.604 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.415 ns                ;
; N/A                                     ; 104.13 MHz ( period = 9.603 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.414 ns                ;
; N/A                                     ; 104.25 MHz ( period = 9.592 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 104.25 MHz ( period = 9.592 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Registrador:EPCWrite|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 9.410 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.396 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Registrador:EPCWrite|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 104.31 MHz ( period = 9.587 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 104.36 MHz ( period = 9.582 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.388 ns                ;
; N/A                                     ; 104.37 MHz ( period = 9.581 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 104.37 MHz ( period = 9.581 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 104.37 MHz ( period = 9.581 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.387 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 104.41 MHz ( period = 9.578 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 104.42 MHz ( period = 9.577 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.374 ns                ;
; N/A                                     ; 104.44 MHz ( period = 9.575 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.372 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.371 ns                ;
; N/A                                     ; 104.46 MHz ( period = 9.573 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.371 ns                ;
; N/A                                     ; 104.49 MHz ( period = 9.570 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 104.50 MHz ( period = 9.569 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.366 ns                ;
; N/A                                     ; 104.50 MHz ( period = 9.569 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 104.52 MHz ( period = 9.568 ns )                    ; Registrador:A_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.380 ns                ;
; N/A                                     ; 104.55 MHz ( period = 9.565 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.379 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.362 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.359 ns                ;
; N/A                                     ; 104.64 MHz ( period = 9.557 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 104.65 MHz ( period = 9.556 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 104.65 MHz ( period = 9.556 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.356 ns                ;
; N/A                                     ; 104.65 MHz ( period = 9.556 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.363 ns                ;
; N/A                                     ; 104.65 MHz ( period = 9.556 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.362 ns                ;
; N/A                                     ; 104.66 MHz ( period = 9.555 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 104.66 MHz ( period = 9.555 ns )                    ; Registrador:PCWrite|Saida[2]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.367 ns                ;
; N/A                                     ; 104.66 MHz ( period = 9.555 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.368 ns                ;
; N/A                                     ; 104.68 MHz ( period = 9.553 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.359 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 104.71 MHz ( period = 9.550 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 104.76 MHz ( period = 9.546 ns )                    ; Registrador:A_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 104.76 MHz ( period = 9.546 ns )                    ; Registrador:A_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 104.78 MHz ( period = 9.544 ns )                    ; Registrador:A_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.367 ns                ;
; N/A                                     ; 104.81 MHz ( period = 9.541 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 104.82 MHz ( period = 9.540 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.350 ns                ;
; N/A                                     ; 104.98 MHz ( period = 9.526 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.339 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.341 ns                ;
; N/A                                     ; 105.04 MHz ( period = 9.520 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Registrador:EPCWrite|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 9.341 ns                ;
; N/A                                     ; 105.10 MHz ( period = 9.515 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.324 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.311 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Registrador:EPCWrite|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 105.12 MHz ( period = 9.513 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.310 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.308 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 105.15 MHz ( period = 9.510 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 105.15 MHz ( period = 9.510 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 105.15 MHz ( period = 9.510 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.316 ns                ;
; N/A                                     ; 105.20 MHz ( period = 9.506 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.302 ns                ;
; N/A                                     ; 105.27 MHz ( period = 9.499 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 105.27 MHz ( period = 9.499 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 105.29 MHz ( period = 9.498 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 105.29 MHz ( period = 9.498 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.308 ns                ;
; N/A                                     ; 105.29 MHz ( period = 9.498 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.299 ns                ;
; N/A                                     ; 105.30 MHz ( period = 9.497 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.298 ns                ;
; N/A                                     ; 105.30 MHz ( period = 9.497 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.306 ns                ;
; N/A                                     ; 105.30 MHz ( period = 9.497 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.295 ns                ;
; N/A                                     ; 105.32 MHz ( period = 9.495 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.305 ns                ;
; N/A                                     ; 105.33 MHz ( period = 9.494 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.293 ns                ;
; N/A                                     ; 105.33 MHz ( period = 9.494 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.301 ns                ;
; N/A                                     ; 105.34 MHz ( period = 9.493 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 105.34 MHz ( period = 9.493 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.294 ns                ;
; N/A                                     ; 105.34 MHz ( period = 9.493 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.292 ns                ;
; N/A                                     ; 105.34 MHz ( period = 9.493 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.298 ns                ;
; N/A                                     ; 105.35 MHz ( period = 9.492 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.298 ns                ;
; N/A                                     ; 105.35 MHz ( period = 9.492 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.36 MHz ( period = 9.491 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.36 MHz ( period = 9.491 ns )                    ; Registrador:A_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.316 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.295 ns                ;
; N/A                                     ; 105.40 MHz ( period = 9.488 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.285 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.284 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.305 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; Registrador:PCWrite|Saida[3]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.292 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.282 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.304 ns                ;
; N/A                                     ; 105.43 MHz ( period = 9.485 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.281 ns                ;
; N/A                                     ; 105.44 MHz ( period = 9.484 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.281 ns                ;
; N/A                                     ; 105.44 MHz ( period = 9.484 ns )                    ; Registrador:A_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.299 ns                ;
; N/A                                     ; 105.44 MHz ( period = 9.484 ns )                    ; Registrador:A_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.299 ns                ;
; N/A                                     ; 105.46 MHz ( period = 9.482 ns )                    ; Registrador:A_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.297 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                      ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 16.767 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.693 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.624 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.604 ns  ; Registrador:PCWrite|Saida[0]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.603 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.550 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.529 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.521 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.461 ns  ; Registrador:PCWrite|Saida[0]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.458 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.440 ns  ; Registrador:PCWrite|Saida[0]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.438 ns  ; Registrador:PCWrite|Saida[3]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.432 ns  ; Controle:inst4|ALUControl[1]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.415 ns  ; Registrador:B_Control|Saida[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.391 ns  ; Registrador:A_Control|Saida[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.378 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.378 ns  ; Registrador:PCWrite|Saida[2]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.378 ns  ; Registrador:A_Control|Saida[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.357 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.349 ns  ; Registrador:B_Control|Saida[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.320 ns  ; Controle:inst4|ALUControl[0]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.315 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.314 ns  ; Registrador:A_Control|Saida[3]~DUPLICATE  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.295 ns  ; Registrador:PCWrite|Saida[3]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.294 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.289 ns  ; Controle:inst4|ALUControl[1]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.278 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.274 ns  ; Registrador:PCWrite|Saida[3]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.272 ns  ; Registrador:B_Control|Saida[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.268 ns  ; Controle:inst4|ALUControl[1]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.252 ns  ; Registrador:A_Control|Saida[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.251 ns  ; Registrador:B_Control|Saida[2]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.248 ns  ; Registrador:A_Control|Saida[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.244 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.235 ns  ; Registrador:PCWrite|Saida[2]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.235 ns  ; Registrador:A_Control|Saida[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.227 ns  ; Registrador:A_Control|Saida[2]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.214 ns  ; Registrador:PCWrite|Saida[2]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.214 ns  ; Registrador:A_Control|Saida[0]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.212 ns  ; Registrador:B_Control|Saida[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.206 ns  ; Registrador:B_Control|Saida[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.202 ns  ; Controle:inst4|ALUControl[2]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.185 ns  ; Registrador:B_Control|Saida[0]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.177 ns  ; Controle:inst4|ALUControl[0]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.171 ns  ; Registrador:A_Control|Saida[3]~DUPLICATE  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.156 ns  ; Controle:inst4|ALUControl[0]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.150 ns  ; Registrador:A_Control|Saida[3]~DUPLICATE  ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.146 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.141 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.135 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.123 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.114 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.109 ns  ; Registrador:A_Control|Saida[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.106 ns  ; Registrador:B_Control|Saida[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.101 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.088 ns  ; Registrador:A_Control|Saida[1]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.080 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.075 ns  ; Registrador:PCWrite|Saida[1]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.073 ns  ; Registrador:B_Control|Saida[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.069 ns  ; Registrador:B_Control|Saida[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.059 ns  ; Controle:inst4|ALUControl[2]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.048 ns  ; Registrador:B_Control|Saida[3]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.038 ns  ; Controle:inst4|ALUControl[2]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.003 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.998 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.982 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.980 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.977 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.973 ns  ; Registrador:PCWrite|Saida[4]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.963 ns  ; Registrador:B_Control|Saida[4]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.959 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.945 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.942 ns  ; Registrador:B_Control|Saida[4]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.932 ns  ; Registrador:PCWrite|Saida[1]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.930 ns  ; Registrador:B_Control|Saida[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.915 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.914 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.914 ns  ; Registrador:A_Control|Saida[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.911 ns  ; Registrador:PCWrite|Saida[1]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.909 ns  ; Registrador:B_Control|Saida[1]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.869 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.863 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.840 ns  ; Instr_Reg:IRWrite|Instr15_0[8]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.830 ns  ; Registrador:PCWrite|Saida[4]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.822 ns  ; Instr_Reg:IRWrite|Instr15_0[11]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.809 ns  ; Registrador:PCWrite|Saida[4]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.802 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.795 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.789 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.781 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.772 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.771 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.771 ns  ; Registrador:A_Control|Saida[4]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.766 ns  ; Registrador:PCWrite|Saida[7]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.766 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.751 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; Registrador:A_Control|Saida[4]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.706 ns  ; Registrador:PCWrite|Saida[0]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.700 ns  ; Registrador:PCWrite|Saida[0]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.697 ns  ; Instr_Reg:IRWrite|Instr15_0[8]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.696 ns  ; Registrador:PCWrite|Saida[5]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.694 ns  ; Instr_Reg:IRWrite|Instr15_0[13]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.679 ns  ; Instr_Reg:IRWrite|Instr15_0[11]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.679 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.676 ns  ; Instr_Reg:IRWrite|Instr15_0[8]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.658 ns  ; Instr_Reg:IRWrite|Instr15_0[11]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.623 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.623 ns  ; Registrador:PCWrite|Saida[7]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.623 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.617 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.602 ns  ; Registrador:PCWrite|Saida[7]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.602 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.588 ns  ; Registrador:B_Control|Saida[8]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.583 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.560 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.554 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.553 ns  ; Registrador:PCWrite|Saida[5]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.551 ns  ; Instr_Reg:IRWrite|Instr15_0[13]~DUPLICATE ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.540 ns  ; Registrador:PCWrite|Saida[3]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.540 ns  ; Instr_Reg:IRWrite|Instr15_0[13]~DUPLICATE ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.536 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.534 ns  ; Registrador:PCWrite|Saida[3]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.534 ns  ; Controle:inst4|ALUControl[1]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.532 ns  ; Registrador:PCWrite|Saida[5]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.528 ns  ; Controle:inst4|ALUControl[1]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.525 ns  ; Registrador:B_Control|Saida[6]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.517 ns  ; Registrador:B_Control|Saida[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.515 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.511 ns  ; Registrador:B_Control|Saida[2]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.493 ns  ; Registrador:A_Control|Saida[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.487 ns  ; Registrador:A_Control|Saida[2]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.480 ns  ; Registrador:PCWrite|Saida[2]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.480 ns  ; Registrador:A_Control|Saida[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.474 ns  ; Registrador:PCWrite|Saida[2]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.474 ns  ; Registrador:A_Control|Saida[0]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.474 ns  ; Registrador:B_Control|Saida[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.454 ns  ; Registrador:B_Control|Saida[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.451 ns  ; Registrador:B_Control|Saida[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.445 ns  ; Registrador:B_Control|Saida[0]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.445 ns  ; Registrador:B_Control|Saida[8]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.440 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.424 ns  ; Registrador:B_Control|Saida[8]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.422 ns  ; Controle:inst4|ALUControl[0]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.419 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.416 ns  ; Controle:inst4|ALUControl[0]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.416 ns  ; Registrador:A_Control|Saida[3]~DUPLICATE  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.410 ns  ; Registrador:A_Control|Saida[3]~DUPLICATE  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.382 ns  ; Registrador:B_Control|Saida[6]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.380 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.374 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.361 ns  ; Registrador:B_Control|Saida[6]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.354 ns  ; Registrador:A_Control|Saida[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.348 ns  ; Registrador:A_Control|Saida[1]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.346 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.340 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.331 ns  ; Registrador:B_Control|Saida[9]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.314 ns  ; Registrador:B_Control|Saida[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.311 ns  ; Registrador:B_Control|Saida[5]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.310 ns  ; Registrador:B_Control|Saida[9]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.308 ns  ; Registrador:B_Control|Saida[3]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.304 ns  ; Controle:inst4|ALUControl[2]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.300 ns  ; Registrador:B_Control|Saida[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.298 ns  ; Controle:inst4|ALUControl[2]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.290 ns  ; Registrador:B_Control|Saida[5]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.248 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.243 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.242 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.237 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.225 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.219 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.208 ns  ; Registrador:B_Control|Saida[4]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.202 ns  ; Registrador:B_Control|Saida[4]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.200 ns  ; Instr_Reg:IRWrite|Instr15_0[12]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.197 ns  ; Registrador:A_Control|Saida[11]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.177 ns  ; Registrador:PCWrite|Saida[1]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.175 ns  ; Registrador:B_Control|Saida[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.174 ns  ; Instr_Reg:IRWrite|Instr15_0[14]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.171 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.171 ns  ; Registrador:PCWrite|Saida[1]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.171 ns  ; Instr_Reg:IRWrite|Instr15_0[15]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.169 ns  ; Registrador:B_Control|Saida[1]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.157 ns  ; Registrador:B_Control|Saida[7]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.143 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.142 ns  ; Instr_Reg:IRWrite|Instr15_0[14]~DUPLICATE ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.136 ns  ; Registrador:B_Control|Saida[7]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.122 ns  ; Registrador:B_Control|Saida[11]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.108 ns  ; Registrador:A_Control|Saida[13]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.103 ns  ; Registrador:B_Control|Saida[10]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.097 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.096 ns  ; Registrador:A_Control|Saida[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.081 ns  ; Registrador:B_Control|Saida[16]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.075 ns  ; Registrador:PCWrite|Saida[4]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.071 ns  ; Registrador:A_Control|Saida[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.069 ns  ; Registrador:PCWrite|Saida[4]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.057 ns  ; Instr_Reg:IRWrite|Instr15_0[12]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.054 ns  ; Registrador:A_Control|Saida[11]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.047 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.046 ns  ; Instr_Reg:IRWrite|Instr15_0[12]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.041 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[27] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                           ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 15:27:21 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 100.01 MHz between source register "Instr_Reg:IRWrite|Instr15_0[2]" and destination register "Banco_reg:Reg_Control|Reg26[0]" (period= 9.999 ns)
    Info: + Longest register to register delay is 9.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y27_N23; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[2]'
        Info: 2: + IC(0.593 ns) + CELL(0.366 ns) = 0.959 ns; Loc. = LCCOMB_X30_Y27_N6; Fanout = 8; COMB Node = 'ALUSrcB:inst6|Mux29~0'
        Info: 3: + IC(0.575 ns) + CELL(0.272 ns) = 1.806 ns; Loc. = LCCOMB_X29_Y27_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~38'
        Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 2.280 ns; Loc. = LCCOMB_X29_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 5: + IC(0.553 ns) + CELL(0.228 ns) = 3.061 ns; Loc. = LCCOMB_X32_Y27_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.228 ns) + CELL(0.053 ns) = 3.342 ns; Loc. = LCCOMB_X32_Y27_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~80'
        Info: 7: + IC(0.373 ns) + CELL(0.053 ns) = 3.768 ns; Loc. = LCCOMB_X32_Y27_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~76'
        Info: 8: + IC(0.311 ns) + CELL(0.053 ns) = 4.132 ns; Loc. = LCCOMB_X32_Y27_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~72'
        Info: 9: + IC(0.578 ns) + CELL(0.053 ns) = 4.763 ns; Loc. = LCCOMB_X32_Y26_N0; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[12]~12'
        Info: 10: + IC(0.780 ns) + CELL(0.053 ns) = 5.596 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~13'
        Info: 11: + IC(0.202 ns) + CELL(0.053 ns) = 5.851 ns; Loc. = LCCOMB_X33_Y24_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~15'
        Info: 12: + IC(0.247 ns) + CELL(0.228 ns) = 6.326 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~17'
        Info: 13: + IC(0.204 ns) + CELL(0.053 ns) = 6.583 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~19'
        Info: 14: + IC(0.292 ns) + CELL(0.053 ns) = 6.928 ns; Loc. = LCCOMB_X34_Y24_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~21'
        Info: 15: + IC(0.209 ns) + CELL(0.225 ns) = 7.362 ns; Loc. = LCCOMB_X34_Y24_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~23'
        Info: 16: + IC(0.198 ns) + CELL(0.053 ns) = 7.613 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~25'
        Info: 17: + IC(0.203 ns) + CELL(0.053 ns) = 7.869 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~27'
        Info: 18: + IC(0.209 ns) + CELL(0.053 ns) = 8.131 ns; Loc. = LCCOMB_X34_Y24_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|Menor~0'
        Info: 19: + IC(0.198 ns) + CELL(0.053 ns) = 8.382 ns; Loc. = LCCOMB_X34_Y24_N30; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux31~1'
        Info: 20: + IC(0.199 ns) + CELL(0.053 ns) = 8.634 ns; Loc. = LCCOMB_X34_Y24_N22; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux31~2'
        Info: 21: + IC(0.863 ns) + CELL(0.309 ns) = 9.806 ns; Loc. = LCFF_X37_Y23_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg26[0]'
        Info: Total cell delay = 2.545 ns ( 25.95 % )
        Info: Total interconnect delay = 7.261 ns ( 74.05 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.945 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1429; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.120 ns) + CELL(0.618 ns) = 2.945 ns; Loc. = LCFF_X37_Y23_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg26[0]'
            Info: Total cell delay = 1.482 ns ( 50.32 % )
            Info: Total interconnect delay = 1.463 ns ( 49.68 % )
        Info: - Longest clock path from clock "clk" to source register is 2.954 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1429; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.129 ns) + CELL(0.618 ns) = 2.954 ns; Loc. = LCFF_X30_Y27_N23; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[2]'
            Info: Total cell delay = 1.482 ns ( 50.17 % )
            Info: Total interconnect delay = 1.472 ns ( 49.83 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[31]" through register "Instr_Reg:IRWrite|Instr15_0[2]" is 16.767 ns
    Info: + Longest clock path from clock "clk" to source register is 2.954 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1429; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.129 ns) + CELL(0.618 ns) = 2.954 ns; Loc. = LCFF_X30_Y27_N23; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[2]'
        Info: Total cell delay = 1.482 ns ( 50.17 % )
        Info: Total interconnect delay = 1.472 ns ( 49.83 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.719 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y27_N23; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[2]'
        Info: 2: + IC(0.593 ns) + CELL(0.366 ns) = 0.959 ns; Loc. = LCCOMB_X30_Y27_N6; Fanout = 8; COMB Node = 'ALUSrcB:inst6|Mux29~0'
        Info: 3: + IC(0.575 ns) + CELL(0.272 ns) = 1.806 ns; Loc. = LCCOMB_X29_Y27_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~38'
        Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 2.280 ns; Loc. = LCCOMB_X29_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 5: + IC(0.553 ns) + CELL(0.228 ns) = 3.061 ns; Loc. = LCCOMB_X32_Y27_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.228 ns) + CELL(0.053 ns) = 3.342 ns; Loc. = LCCOMB_X32_Y27_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~80'
        Info: 7: + IC(0.373 ns) + CELL(0.053 ns) = 3.768 ns; Loc. = LCCOMB_X32_Y27_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~76'
        Info: 8: + IC(0.311 ns) + CELL(0.053 ns) = 4.132 ns; Loc. = LCCOMB_X32_Y27_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~72'
        Info: 9: + IC(0.578 ns) + CELL(0.053 ns) = 4.763 ns; Loc. = LCCOMB_X32_Y26_N0; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[12]~12'
        Info: 10: + IC(0.780 ns) + CELL(0.053 ns) = 5.596 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~13'
        Info: 11: + IC(0.202 ns) + CELL(0.053 ns) = 5.851 ns; Loc. = LCCOMB_X33_Y24_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~15'
        Info: 12: + IC(0.247 ns) + CELL(0.228 ns) = 6.326 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~17'
        Info: 13: + IC(0.204 ns) + CELL(0.053 ns) = 6.583 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~19'
        Info: 14: + IC(0.292 ns) + CELL(0.053 ns) = 6.928 ns; Loc. = LCCOMB_X34_Y24_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~21'
        Info: 15: + IC(0.209 ns) + CELL(0.225 ns) = 7.362 ns; Loc. = LCCOMB_X34_Y24_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~23'
        Info: 16: + IC(0.198 ns) + CELL(0.053 ns) = 7.613 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~25'
        Info: 17: + IC(0.203 ns) + CELL(0.053 ns) = 7.869 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~27'
        Info: 18: + IC(0.860 ns) + CELL(0.053 ns) = 8.782 ns; Loc. = LCCOMB_X30_Y26_N6; Fanout = 2; COMB Node = 'Ula32:ALUControl|Mux0~1'
        Info: 19: + IC(2.871 ns) + CELL(2.066 ns) = 13.719 ns; Loc. = PIN_AM19; Fanout = 0; PIN Node = 'S[31]'
        Info: Total cell delay = 4.196 ns ( 30.59 % )
        Info: Total interconnect delay = 9.523 ns ( 69.41 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4399 megabytes
    Info: Processing ended: Wed Oct 16 15:27:21 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


