.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
100010000000000000
000001110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001011000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000010100
001001111000000100
000000001000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000011000
100000000000000000
101100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000011001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000000110000000000
000000000000000010
000100000000000000
000000000000000000
001000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000111000000010
000100000000010000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000001110000000100
000000001000010001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000111000010001111011010110000110000001000
000010010000000001100110000001110000110000110000000010
011000000000001111100011100001001000110000110010001000
000000000000001111000110011001010000110000110000000000
000001000000001000000111101011001010110000110000001000
000000000000001111000000001011100000110000110010000000
000000000000000111000011111111101110110000110000001000
000000000000000000100011111011110000110000110010000000
000000000000000111100111101001111110110000110000001000
000000000000000000100100001001100000110000110010000000
000000000000000111000010010111001010110000110000001000
000000000000000001100111010001010000110000110010000000
000000000000000001000010101011101100110000110000001000
000000000000000000000010100101000000110000110000000010
000000000000000000000010001101111100110000110000001000
000000000000001001000000000001100000110000110010000000

.logic_tile 1 1
000000000000000111100111100011101001100000000000000000
000000000000000000100011111001011010111000000010000000
000000000000000111100111100111101000100001010000000000
000000000000000000100100001001011000010000000001000000
000000000000000011100111100001101000101000000010000000
000010000000000000000100001111111001100100000000000000
000000001000000011100011100001011010110000010000000000
000000000000000000100100001111111001010000000010000000
000000000010000011100111000011001001100000000000000000
000000000000000000000000001001111111111000000010000000
000000000001010011100111001001001110110000010000000001
000010100000100000100000000001101001010000000000000000
000000000000000011100111000011001000101000000000000001
000000000000000000100111100101011001011000000000000000
000000000000000011100011100001001011101000000000000001
000000000000000000000100001001111101010000100000000000

.logic_tile 2 1
000000000000000001000000000001011000000000000000000000
000000000000000000100000000000010000001000000000000100
000000000000000111000111111111111001100000000000000000
000000000000000000000011111001111000111000000010000000
000000000000000000000000001101111000100001010010000000
000000000000000000000000001001111111010000000000000000
000000000000100000000010011011111001100000000000000000
000000000001000000000011101001111111111000000010000000
000000000000000000000000000001011000000000000000000001
000000000000001111000000000000010000000001000000000000
000000000000000000000000010011011001101000000000000000
000000000000000000000011001111011001011000000000000100
000000000000000000000011100000011001000000100000000000
000000000000000000000110000000011011000000000001000000
000000000000000000000111011000011010000000000000000000
000000000000000000000111101001010000000100000001000000

.logic_tile 3 1
000000000000000000000000000000001110000000000000000000
000000000000000000000000000101010000000010000000100000
000001000000000000000000000101100000000001000000000000
000010100000001111000000001111000000000000000001000000
000000000000000111000000000111000001000000100000000000
000000000000000000100000000000101000000000000001000000
000000000000100111000000000101100000000000000000000000
000000000001000000000000001111000000000001000000100000
000000000000000000000000000111000001000000100000000000
000010101000000000000000000000101100000000000001000000
000000000000000000000000000000001010000000000000000000
000000000000000001000000001111000000000100000001000000
000000000000000000000000001000001110000000000010000000
000000000000000000000011110011010000000100000000000000
000000000000000000000000000000011000010000000000000000
000000000000000000000000000000001111000000000001000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000101
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011111110010000000110000001
000000001100000000000000000000101110100001010011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000010100001010001000000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000000000000000000010100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000001010000010000010000000
000000000000000101000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000100000000000000000000000000000000000001110000100
000000001010000001100000000000000000000000100100000000
000000000000000000000000000000001111000000001100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000111100001111110000000000000000000
000000000000000000000000000000010000000001000000000001
000010000000000001000111101000000001000000000000000000
000001000000000000100100000001001111000000100000000001
000000001010000000000000000001100000000000000010000000
000000000000000000000000001011100000000001000000000000
000000000000000111100000001000000001000000000000000000
000000000100000000100000001111001001000000100010000000
000000000000000000000000001000000000000000000000000001
000000000001000000000011110101001101000010000000000000
000000000000000000000000000000011011010000000000000000
000000000000000000000000000000001111000000000010000000
000000000000100000000000000001011110000000000010000000
000000000000000000000000000000110000000001000000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011111001010000000100000010000000

.logic_tile 23 1
000000000000001111100111000001101011100000000000000000
000000000000000111100100001101111010110000010000000100
000001000000000111000010010101111000101000000000000000
000010000000001111000111101001011101100000010000000100
000000000000000000000111010101101101110000010000000100
000000000001001111000111101101001010100000000000000000
000000000000001111100000001101101010100001010000000000
000000000000000111100011111111011010100000000001000000
000010000000000001000010000001001110100000010000000000
000001000000000000100100001101011000101000000001000000
000000001010000111000000001101101011100001010000000000
000000000000000000100000000011011000100000000001000000
000000000001010000000000001111011010101001000000000000
000000000000101111000011110101011011010000000001000000
000000000000001000000000001101011000100000000000000000
000010100000000011000011110111101000110000100000000100

.logic_tile 24 1
000000000000000000000000000111001010100001010000000000
000000000110000000000010010111001001100000000000100000
000000000000000000000111110001101100111000000000000000
000000000000000000000011010101101101100000000000100000
000000001000001000000011100101011000101000000010000000
000010000000011111000000000011011101010000100000000000
000000000000000011100000000011011010101000000010000000
000000000000000000100000000101001111100000010000000000
000000000010001001000010000101001111111000000010000000
000000000000000111000010011111001101010000000000000000
000000000000000001000010001011011110101000010000000000
000000000000100000100111100011001010001000000001000000
000000000000001001000010000101011101101000000000000000
000000000000000111100011100011011111010000100010000000
000000000001000001000010000011001010101000000000000000
000000000000000000100100000101011100100000010001000000

.ipcon_tile 25 1
000000010000001111000011111101111010110000110000001000
000000010000001111000111111001100000110000110001000000
011001000001100011100111010111001100110000110000001000
000010100001010000100111010101110000110000110001000000
000000000000000111100000000011101000110000110000001000
000000100000000111100011100101110000110000110001000000
000000000000100111000011110111101110110000110000001000
000000000001000111000011100001100000110000110001000000
000000000000000000000111100101001110110000110010001000
000000000000001101000111100011100000110000110000000000
000001000000000000000111001001011010110000110010001000
000010100000000000000000001001100000110000110000000000
000010100001011011100010110011011000110000110010001000
000000000000000011000111000001100000110000110000000000
000000000000000101000111100101111110110000110010001000
000000000000000000100100001111100000110000110000000000

.ipcon_tile 0 2
000000000000000001000111100011001000110000110000001000
000000000000000000100100000111010000110000110010000000
011000000000001000000111100011111110110000110010001000
000000000000000111000111111101100000110000110000000000
000000000000000111000010001011011010110000110000001000
000000000000000000000011100011110000110000110010000000
000000000000000000000000010111111000110000110000001000
000000000000001001000011110111100000110000110000000100
000000000000001111100010010111011000110000110000001000
000000000000000111000111001101110000110000110000000010
000000000000001000000010101011011000110000110010001000
000000001110000011000010010101110000110000110000000000
000000000000000001000011100001011100110000110010001000
000000001000001111000111001111010000110000110000000000
000000000000000101000010001101001100110000110000001001
000000000000000000000010011111000000110000110000000000

.logic_tile 1 2
000000000000000111100000000101111000100000010000000000
000000001000000000100000000101111101010000010010000000
000000000000000000000111111111101110100000000000000000
000000000000000000000011111001001111110000010010000000
000000000000001011100000001000000001000000000000000000
000001000010001111100000001001001011000000100000000000
000000000000000111100111100000011010010000000000000000
000000000000000000000011110000011010000000000000000000
000000000000000011100000011001011100110000010000000000
000010000000000000000011111101001101100000000010000000
000000000000000011100000001000000000000000100000000000
000000000000000000000000001001001010000000000000000100
000000000000000111100000011011011000100000010000000000
000000000010000000100011110101011101010000010000000010
000000000000000011100000001001100000000000000010000000
000000000000000000100000001001100000000001000000000000

.logic_tile 2 2
000000000000000000000000000101101100000000000010000000
000000000000000000000000000000010000001000000000000000
000000000000000000000000000101000001000000000000000000
000000100000000000000000000000001010000000010001000000
000000000000000111100000000101101100000100000000000000
000000000000000000100000000000010000000000000001000000
000001000000001000000111101011100000000001000010000000
000010100000001111000100000101000000000000000000000000
000000000001010000000011100000011010000000000000000000
000000000000100000000100000101000000000010000010000000
000000000110001000000000000101100001000000000000000000
000000000001000011000000000000101010000001000000000001
000000000000000000000000000000011011010000000000000000
000000000000000000000000000000001011000000000010000000
000001000000000000000000000011100001000000000010000000
000000100000000000000000000000001010000001000000000000

.logic_tile 3 2
000000000000000000000000000101011010000100000000100000
000000000000000000000000000000100000000000000000000000
000000000000000000000000001000000000000000000000000001
000000000000000000000000000111001011000010000000100000
000000000000000000000000000011001010000000000000000000
000000000000000000000010000000010000001000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000001000000000101101010000000000000000100
000000001100000000000000000000010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010101000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000100000100000010
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000001010000001100000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000010100000000
000010100000000001000000000101001000000010110000000000
000000000000001000000010000111011001000100000110000100
000000000000001011000000000000001100101000010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001011000000000010000001

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000010100000000111000011100000000000000000000000000000
011000000000001000000000000011100000000000000100000000
000000000000001111000000000000101110000001000000000000
010000000000000000000000011101001110001001000100000000
010000000000000000000011110101100000001010000000000000
000001000000010001100110000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000001100000011000001110010000000100000100
000000000000000000000010001101001000010010100000000000
000000000000000000000000010001100000000001110100000000
000000000000000000000010100111001100000000010000000000
000000001010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001000000000111101100001101000100000000
100000000000000000100000000111010000001000000000000000

.logic_tile 12 2
000000000000000000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011001001010000111100000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000001011000101101010100000000
000000000000000000000000000111101000101110010000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000010000000011010000100000100000000
000000000000000000000000000001000000000000000000000100
110000001001100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000001101111110101001110100000000
000000000000000000000000001011001010010101110000000000
011000000000000000000000000101011001110000000100000000
000000000001011001000000000101001110110110000000000000
110010000000001111000000000000000000000000000000000000
110000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000000001000000001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000011101011111110000000100000000
000000000000000000000011001111011110110110000000000000
000000001100000000000110100111101100110100010100000000
000000000000000000000100000101001100100000010000000000
110000000100000000000010010000000000000000000000000000
100000000000000001000010000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001010000000000000001000
011000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000011101000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000000100000000000000011101000001100111000000000
000000000001010000000000000000100000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001111000000110011000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000110100000000000000000100100000000
000010100000000000000000000000001010000000000000000010

.logic_tile 16 2
000000000000000000000110110101100000000000001000000000
000000000000000000000010000000000000000000000000001000
011001000000001000000000000111100000000000001000000000
000000100000000101000000000000001110000000000000000000
110000000000000000000110010011101001001100111000000000
010000000000000000000010100000001010110011000000000000
000000000110111001100110010111101001001100111000000000
000000000001111111010010000000001011110011000000000000
000001000000000000000000001000001001001100110000000000
000010000000000000000010001101001110110011000000000000
000001000000011011000000000001000000000000010100000000
000000100000100001000000001111101011000001110000000000
000000000100001000000000000001001110000000100100000000
000000000000000101000010100000111011101000010000000000
110000001110000011000000000001111100000100000100000000
100000100000000000000000000000001111101000010000000000

.logic_tile 17 2
000000000110000000000000010000000000000010000100000000
000000000000000000000011110011000000000000000001000000
011000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001111011000010000000000000
010000000000000000000010110011011101000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010001100000001000000000000000000000000000000000000
000001000000000000000111010000011011010100100000000000
000010100000000000000110101101001101010010100000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000011111111111010101101010000000000
100000100000000000000110101111101011101001110010000000

.logic_tile 18 2
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
011000000000000000000110000011101110001100110000000000
000000000000000000000000000000100000110011000000000000
010000000000000001100111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001010000001000000000001100000000001110100000000
000000100000000000000000001011101010000000010001000000
110000000000000000000000000011101110001100110000000000
100000000000000000000000000000100000110011000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000011010010000000000100000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101111010000100000000000000
000010000000000000000000000000010000000000000010000000
000000000000001000000000010111000001000000000010000000
000000000000001111000011100000101010000001000000000000
000010100010100000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011100101111010000000000000000000
000000100000000000000000000000010000001000000010000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000001101100000000000000000000
000000000000000000000000000000000000000001000001000000
000000000000000111100000000000000001000000000000000000
000000000000000000100000000011001101000000100001000000
000000000000000000000000001000001100000000000000000000
000000000000000000000000001111000000000010000000000001
000000000000000000000000000111000000000001000000000000
000000000000000000000000000011000000000000000000000001
000000000000000111100000000011011100000100000000000000
000000000000100000000000000000010000000000000000000010
000000000000000000000011101000000000000000000010000000
000000000000000000000100000001001100000000100000000000
000000000000000011100000000011000000000000000000000000
000000000000000000100000000111000000000010000010000000
000000000000000000000111100111100000000000000010000000
000000000000000000000000000000101100000000010000000000

.logic_tile 24 2
000000100000000000000000000111101100000100000000000000
000000000000000000000000000000110000000000000000000000
000000000000000000000000001000000001000000000000000000
000010000000000000000000001011001111000010000000000010
000000000000000000000000000111101110000100000000000000
000001000001010000000000000000110000000000000000000000
000000000000100000000000000000000001000000000000000000
000000000000000000000000001111001111000000100000000000
000000100000000000000011100111111100000000000000000000
000000000000000000000100000000110000001000000000000010
000000000000000000000011100111000001000000000000000000
000000000000000000000100000000101111000000010000000000
000001001000000000000011110111101100000000000000000000
000000100000000000000011100000110000001000000000000010
000000000000000000000000000000001111000100000000000000
000000000000000000000011100000011111000000000000000010

.ipcon_tile 25 2
000010100001010000000011110111011010110000110000001000
000001000000100000000110100101000000110000110001000000
011000000000001111000111101111101000110000110010001000
000000000000001111000111100001110000110000110000000000
000000000101011111000011101001101000110000110000001000
000010000110101111000000000111110000110000110000100000
000000000000000000000011111011001110110000110000101000
000000000000001111000111010111100000110000110000000000
000000000101010111100111001101001100110000110000001000
000000001110100000100111001101000000110000110000000100
000000000000001000000111000001111100110000110000001000
000000000000000111000100001011100000110000110000000100
000000000000001011100111100101111100110000110000001000
000000001100001111000111101111110000110000110010000000
000000000000001011100011100101011000110000110000001000
000000000000001111000000001111100000110000110010000000

.ipcon_tile 0 3
000000000000000111000111110001011110110000110000001000
000000000000001111000111100011010000110000110000000010
000000000000001111100000000111011010110000110000001000
000000000000000111000011110111100000110000110000000010
000000000000000111100111110111101100110000110000001000
000000000010001111100011101011000000110000110000000010
000000000000001111100111011111011010110000110000001000
000000000000001111100111100101010000110000110000000010
000000000000001011000000001101011100110000110000001000
000000001000000111000011100001010000110000110000000010
000000000000000000000111100001001010110000110000001000
000000000000000000000000001001010000110000110000000010
000000000000001001000111101101011010110000110000001000
000000000000000111000000001001110000110000110000000010
000000000000000000000000001001001010110000110010001000
000000000000001001000010000001100000110000110000000000

.logic_tile 1 3
000000000000000000000000000000001010010000000000100000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101001100000000000000100000
000000000001010000000000000000000000001000000000000000
000000000000000111000111100000011110010000000000000000
000000001000001111100000000000011100000000000000100000
000000000000000000000000000011000001000000100000100000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000101001100000010000000100000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000001
000000000010000000000000001101001100000000100000000000
000000000000000000000000000101001100000000000000000000
000000000000000000000010000000100000000001000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011001100100000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000010101000000000000000000100000000
000000000000000000000110111101001111000000100000000000
011000000100000101000000000111000000000000000100000000
000010000000000000100000000000101001000000010000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000010101111000000000001000100000000
000000100000001101000110111101100000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111111001001000000100000000000
000000000000100000000000001000001110000000000100000000
000010000000010000000000000101010000000100000000000000
000000000000000000000110100001100000000001000100000000
000000001000000000000000001111000000000000000000000000
110001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000110111111111010000000000000000000
000000000000000000000010000101110000000001000010000000
011001000000000000000000001000011011000000000000000000
000010000000001101000010111111001011000100000011000000
010000000000001000000110001011001110101100000000000000
010000000000000101000000000011111011111100000000000000
000000000000000101100000010011011000000010000000000000
000000000000000000000010100000010000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000110001001100000001000001100000010000100000000
000000000000000011000000000011000000000000000000000000
000000000000000000000000010101001001000000100000000000
000000000000000000000010100000011000000000000000000000
110000000110000000000000010000000000000000000000000000
100000000001000000000010000000000000000000000000000000

.logic_tile 5 3
000000000000001000000110000101001000001100110000000000
000000000000000101000000000000110000110011000000000000
011001001010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
110000000000001000000000010101111110010110000000000000
010000000000000001000011110000011000101001010010000000
000000000110101000000000000001011100000000100100000001
000000000001000111000000000000011010000001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000001000000000011000000000000000000000000000000

.ramb_tile 6 3
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000001010000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000011100000000000000000000001
000000000000000000000000000000001101000000010001000000
011000000000001000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000001111000000100000000000000
000000100001100000000000001011100000001101000000000000
000000000000100000000110100000000000000000100100000000
000000000000000000000010000000001111000000000001000000
000000000000000111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000001111000000000001100001000001110100000000
000000000001000111100000000001001110000000100000000000
011000000110000111000000010000011101000100000100000000
000000000000000000100011100001011000010100100000000000
110000000010101000000111101011001010000110100000000010
110000000000010001000100000011101011000000000000000000
000000000110000000000011111101001110000010000000000000
000000000000000000000110001101101101000011000000000000
000001000000000000000111000111101101000010100000000100
000000000000000000000000001101111110000010000000000000
000000001010000000000000010000011011000100000100000000
000000000000001111000010000111011000010100100000000000
000000000000000001000111101101011000001001000100000000
000000001000001111100100001001000000000101000000000000
110000000000100001100000000000000000000000000000000000
100000100010010000000011110000000000000000000000000000

.logic_tile 9 3
000000000000001101100110000001011100001000000100000000
000000000000001111000000000001100000001101000000000000
011000001001010101000111001111111010000110100000000000
000000001110100000000100000111011001000000000000000000
010000001010000000000011101111111001000110000000000000
110000000000000111000110011101101110000010000000000000
000000000000100000000011110001000001000000010100000000
000000000000010000000110000001001001000010110000000000
000000000000000011100000001101101100111001110000000000
000000000000000000000010001111101101110101110000000000
000001000000000001000000000111000000000010000000000000
000010000000000000100000000101100000000000000001000000
000001000100001000000110111101001111000110000000000000
000000000000000001000011001101101110000010000000000000
110001000000001001000110110101111110000010100000000100
100010000001001011000011011111101000000001000000000000

.logic_tile 10 3
000000000000000111000011111001011000001000000110000000
000000001100000000000011100111000000001101000001000000
011000100000000011100010110111101001010100100000100000
000000000000000000100010100000111011000000010000000001
110000001010000101100000001000011000010100100000000000
110000000001010000000011111001011001000100000000000001
000001000000001001100110101111011011111101110000000000
000010000000001111000010100011011110110100110000000000
000000100000000000000000000101000000000001000001000000
000010100000000000000000001001101010000011010000100000
000000000000001001100111000000011010000100000000000000
000000000000000101000000000111011001010100100000000000
000000000000000001000011101011111011111011110000000000
000010100000011001100100000101101100010011110000000100
000000000000000111100110111000011000000100000000000000
000000000110001011100011001111011001010100100000000000

.logic_tile 11 3
000000000000001101000011100001001111000010000000000000
000000000000001101000110101101001000000011000001000000
011001000010000101000011101111100000000000010100000000
000010101101001111000100000101101100000010110000000000
110000000000000001000011100001011010000010100000000000
110000000000100000100111100011111001000001000000000000
000001000000000000000010101001001100000010100000000000
000010000001000101000011110001001001000010000000000000
000000000000000011100000010101001110101101010000000000
000000001110100101100010001011111100000100000000000000
000001000000000001000000000111011111010000000100000001
000010000000000000000000000000011100100001010001000000
000000000000000001100011110001101000000110000000000000
000000000000000101000110100111111100000010000000100000
110010100000000000000111100101101010000010100000000000
100001000001000000000000000111101001000001000000000000

.logic_tile 12 3
000000000000000000000000011111000000000000010000000000
000000000001001101000011010011001000000001010000000000
011000001110000000000110000101000000000000000000000000
000000000000000000000000000000101101000001000000000000
010000001000010000000011100111100000000000000000000000
010000000000100000000111111111100000000010000000000000
000001000000000001100000000001000001000001010000000001
000000100000000000100000000111001001000010000000000000
000000000100000000000010010000001110000000000000000000
000000000000000000000110101011010000000010000000000000
000000000000001101100111110101101111100000010100000001
000000000000000001010110101101001101010001110000000000
000001000001011111100110111000011100000100000000000000
000010000010000011100011000111000000000000000000000000
110000001000000111000000001000011100000100000000000000
100010100001001111100011110111010000000000000000000000

.logic_tile 13 3
000000001010001101000000000001100001000000100010000100
000000000000001101000010010000101010000001010011000011
011000001100000101000111101101111111111001000100000000
000000100001010000000010100111111001111111000000000000
010100000010000000000000000011011101010111100000000000
010000001100000101000000001011111001001011100000000000
000001000000000111100011100011101100010111100000000000
000010000000000000000100001011011010000111010000000000
000010100110000001100110111001101101110100010100000000
000001000000000000000010101101101110100000010000000000
000001001010001011000011000111001100010111100000000000
000010000000001011100000001111111000001011100000000000
000000000000000000000110110011011110010111100000000000
000000000110000000000010110001101101000111010000000000
110000000000101001000010001111001101010111100000000000
100000000000011001000000000011111000001011100010000000

.logic_tile 14 3
000000000000000000000000000000001010000100000110000011
000000000000010001000010010000010000000000000011000100
011000000100100001100000000101111110000000000000000000
000000100000010000000000000000011100100000000001000000
000000000000000000000000000000011100000100000100000000
000000000000010000000010010000010000000000000001000000
000000000000000111000000000000011110000100000110000000
000000000000000000100000000000010000000000000001000000
000000001010000111100000000111001100000100000010000001
000000000000000000000000000000100000001001000000000010
000000000000000000000111000001011010000000000000000000
000000000000000000000100000000100000001000000000000000
000010000000000000000000000001111110000000000100000000
000001000110000000000010010000010000000001000000000000
110000001100000000000011110001000000000000000110000010
100000000000000000000010000000000000000001000001100001

.logic_tile 15 3
000001000000000101000111100000001000000100000100000000
000000000000000000100100000000010000000000000000100000
011001000000100000000000000000000000000000000100000000
000000100000010000000000000111000000000010000000000000
010001000010000000000011100000000001000000100010000000
110010100000000000000100000011001010000000000001000000
000000000110100101100000000111100000000000000100000000
000000000001010000000000000000000000000001000000000100
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001000000000000000000000000000000000100100000000
000010100000000000000000000000001000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000001000000001000000110010001111110000010000000000000
000000100000000111000010001001111011000000000000000001
011000000000000001100110001111111101000000110000000000
000000000000001101000000001011101011000000010000000000
110000001000000000000110010111101010000100000110000000
010000000000000000000010000111011000101001010000000000
000000000001000000000000000001001110000000010110000000
000000000000101111000010111001001101000010110000000000
000000000000100001100111010101111011000000000000000000
000000100000000000000011010000101000000001000000000000
000000000000001000000011101111111001000001010000000000
000000000000001011000100001101101101000010000000000000
000000000110100111100000000001111110001101000100000000
000000100000010000100000000001011110001001000001000000
000010100000101000000010011001001110000000110100000100
000001000001000001000110001001001100000010110000000000

.logic_tile 17 3
000001001010000000000000000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001101010000001000000000001
000000000000000000000010101111010000001001000010000010
000001000000000000000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000001011111101110000000000000
000010100001010000000000001101111110101101010010000011
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000110000101100000000000000100000011
000000000000000101000100000000100000000001000011000100

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000100000000110000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000001000001100010100100000000000
000000000000000000000000000001011111010110100000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010110000000000000001000000000100
000000000001000000000000000000000000000000000000000000
000000100110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000001000110000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000000000000000110000000000000000000000000000000
110010000000001111000000000000000000000000000000000000
000000000000000000000000000001000000000011000000000000
000000000000000000000000000101000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100110000000
100000000000000000000000000000001000000000000000000000

.logic_tile 21 3
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000001100000000000000000000
000000001101010000000000001011010000000100000000000010
000000000001000000000000000011100000000000000000000000
000000000000000000000000000000001101000000010000000100
000000000000010000000000000011011110000100000000000000
000000000000000000000000000000110000000000000000000000
000000000000000000000000000000011110010000000000000000
000000000010000000000000000000011101000000000000000010
000000000000000000000111011011000000000000000000000000
000000001000000000000111100011100000000010000000000001
000000000001001000000000000000000001000000000000000000
000000000000000011000000001011001111000000100000000000
000000000000000000000000000011000000000000000000000000
000001000000100000000000001011100000000010000000000001
000000000000000000000011110111100000000000000000000000
000000000000000000000111101011100000000001000000000001

.ipcon_tile 25 3
000000001010001111100011110101011010110000110000001000
000000000000000111000110101111010000110000110000000100
000000000000000101100000000101001100110000110010001000
000000000000000111000011101011110000110000110000000000
000011000000000111000011111111011100110000110010001000
000000001100000111100010100101100000110000110000000000
000000000000000101100111111001111000110000110010001000
000000000000000000000011010001100000110000110000000000
000010100000101111100111110111101000110000110000001000
000001000000001111000011100111010000110000110000000100
000000000000000111100000000011001010110000110000001000
000000000000000000100000000011000000110000110000100000
000000000000000111100111100001001110110000110010001000
000010000000001111000011101001000000110000110000000000
000000000000001000000000000001011010110000110000001000
000000000000001111000000001101010000110000110000000100

.ipcon_tile 0 4
000000000001000000000000000000011010110000110000001000
000000000000100000000000000000000000110000110000000010
000000000000000000000000000000011000110000110000001000
000000000000001001000000000000000000110000110000100000
000000000000000000000000000000011010110000110000001000
000000000010000000000000000000000000110000110000000010
000000000000000000000000000000011000110000110000001001
000000000000001001000000000000000000110000110000000000
000000010000000000000000000000011110110000110000001001
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000011100110000110010001000
000000010000000111000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000111000000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000101000010100000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000001100000000000000001000000001000000000
000000000000000101100000000000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101000111100000001000001100111000000000
000000000000000000000110100000001000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001011110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000001001000001100110000000000
000000010000000000000000000000000000110011000000000000

.logic_tile 4 4
000000000000000111000110001011101101111111110000000000
000000000000000000000100000101001100111110110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000111101101000000000000000000
000000000000000001000000001011001111001000000000000000
000000010100001001100110001011001001000010000000000000
000000010000001001100100000101011100000000000000000000
000000010000001001100000000111000000000000000000000000
000000010000001001000000000000101001000000010000000000
000000010000000000000110001011011101000000000000000000
000000010000000000000000000101001100000100000000000000
000000010000000001100000010111000001000010100000000000
000000010001000000100010010001101010000001000010000000

.logic_tile 5 4
000000000010100000000000000001100001000010100000000000
000000000000000000000010010000101000000000010000000001
011000000000001000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000001000000000000000000100000001
000010010000000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011101000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100100000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 7 4
000000000000001101000111100001001000110110110000000000
000000000000000001100000000111011101110100010000000000
011010000001011000000000010011111000111110110000000000
000001001100101001000011100101111000101101010001000000
000000000010000000000110000101111111000000100000000000
000000100000000001000100000000101000101000010000000000
000000000000010000000000000001001101110110100100000000
000000000000100000000010000011001111111101010000000001
000000010000000111000000010011101111111001010000000000
000000010000001111100010001101001101111011110000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000001101100000000111011110001001000000000000
000000010000000011000010001101100000001010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000011110000000000000000000000000000

.logic_tile 8 4
000010000000000001100011111101011111111001010000000000
000000000000000000000110010101111110111111100000000010
011000000000011111000110000111100001000000100010000000
000000000000101001000000000000101010000000000001000100
000001000000001000000111100101100000000000010000000000
000000000000000011000110101001001111000010110000000000
000000000000000011100111101111011010110110100100000000
000000000000000111100100001001011010110110110010000000
000000111000000101000000010000001001000010000000000100
000000010000000000100010000000011000000000000000000000
000000010000001000000000000011100000000000000101100010
000000011110000101000000000000000000000001000000000001
000000010010000001000111110001101111111001010000000000
000000010000000000100010001001011110111111010000000000
000000010000100001000010110101001100101110000000000000
000010010000010000000110100011111000111101010000000000

.logic_tile 9 4
000000000001001101100000000001100000000000100000100000
000000000001001111000010100000101000000001010000000000
011001000000000011100111110111001011101101010000000000
000000100100000000100111110011101010111101110000000000
110000000001000101000011101001001111101010110000000000
000000000000110000000000001011011111010110110000000000
000001000000001101100000000000011100000100000100000000
000010000000001011000000000000000000000000000000000001
000001010001000101100010011001100000000001000000000000
000010110000100000000010010101001001000011100010000000
000000010000001000000000010000001110000100000100000000
000010110000000001000010000000000000000000000000000000
000000010000001011100010001000001100010000100000000000
000000010000000111100110001001011101010100000000000000
000000010000110000000111000000001011000000000000000000
000000010001110000000111110111011111000100000000100000

.logic_tile 10 4
000010000110000001000110011101101011000000000000000000
000010100000000111100110010001011010000010000000000000
011000000110001000000000000011100000000001110000000000
000000000000000111000000001011001100000000010000000000
010000000000000000000111100111111010000000100000000000
110000001000000000000110100000111000001001010001000100
000000000000100111100110010000001110010000000010000000
000010100000010101100110011001001000000000000000000000
000000110000000001110111100111001000000001000000000100
000001010000100000100000000001110000001011000001000000
000000110000100000000000000111011010000000000010000000
000001010000010001000000000000011000000000010000000000
000000010000000111100000000001000000000001000000000100
000000010000100000100010110111001001000000000000000000
010000010000000000000000000000011001010000000100000011
100000010011010101000010110000001110000000000010100111

.logic_tile 11 4
000000000000000000000010111111011011100100010000000000
000000000000000000000011101101011000010100100000000000
011001000000011000000110010001101010110100010010000000
000010000000000111000011010111011001100000010000000000
000000000000000000000111100111101111000010100000000000
000000100000000111000010101001001100000010000001000000
000000000000000111000010111111100000000001000000000000
000000000000000001000010011001101011000011100000000100
000000010000000000000110000101101111000010100000000100
000000011100000000000000000111001100000001000010000000
000000010000100001100110000011111000000010000000000000
000010010001000111000100000101011110000011000000000100
000000010000001001000000001011111101111111010000000000
000000010000000101000000000101101000101001000000000000
000000010110100000000010000000000000000000000100000001
000100010000010001000000001011000000000010000000000000

.logic_tile 12 4
000000000000001101000111100001011100000000000000000011
000001000000000001000011100000101001100000000001100000
011000000000000000000000010001011010001100000010000000
000000000000000000000011100001000000001000000000000000
000000000000000000000000001111100000000000000000000000
000000000000000101000000000111101111000000010001000000
000000000000000011100011110000011000000110000000000000
000000000001000000100110100111010000000010000000000010
000000011000001101100000000000011111000000100000000000
000000010000001111000000001111011110000000000000000000
000000010000101011100000000011100001000000000010000000
000000010001000101000000000000001110000001000000000000
000000010000000000000110100101101011101111000100000110
000000011100001111000000000011101011011111100000000000
000000010001100101100000010000000000000000100100000000
000000010000000001000010100000001100000000000000000000

.logic_tile 13 4
000000000000001101000110011101011100101001110000000000
000000000000000101000110011101011110100110110000000000
011001000000000000000110101111001100100001010000000000
000010100000000000000000001001011010110111110000000000
000001000001001000000000000000011100000100000100000000
000000000000100101000010110000000000000000000000000000
000000000000000000000010100111011110110100010000000000
000000000000000000000100000011011010111101010000000000
000101111101010001100110010001001000010111100000000000
000011010000100000100010011001011111000111010000000000
000000010000000001100110010011101110110101010000000000
000000010000000000000110011111101010110110100000000000
000001010000000101000010010101011110101001110000000000
000000010000000000000110000001101110011001110000000000
000001010100001000000110000000000000000000000100000000
000000110000001001000000001011000000000010000000000000

.logic_tile 14 4
000000000000000000000010111000011000000010000000000010
000000100000001111000011111001001110000000000000000000
011000000000001101000000000001000000000000000100000000
000000000000000011100010100000000000000001000000000000
010001000000000001100010100000000000000000000000000000
010000101010000001100010100101001011000000100000000000
000001001100100001100000010111111100000110100000000000
000000100000010000100011101101101001001111110000000000
000000010001010000000110000000011110000000000000000000
000000010000000000000010001101000000000100000000000000
000000010000001000000000000011011001000010000000000000
000000010000001001000000000101101011000000000000000000
000001010000000001100000000000000001000000000000000000
000010110110000000000000001101001010000000100000000000
110000011000101000000011000000000001000000000000000000
100000010001000101000110001011001111000010000001000000

.logic_tile 15 4
000010100000000101000010110001000000000000000100000000
000000000000000000000010000000000000000001000000000000
011000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
010000001100001001100011100000001010000100000100000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000111001000000000000000000000
000000000000000000000000000000110000001000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000001000000000000111001010000000000000000000
000000010000000001000000000000100000001000000000000000
000000010000000000000110000001000000000001000000000000
000000010110000000000100001111100000000000000000000000
110000010010000000000000000111000000000001000000000000
100000110000000000000000000101100000000000000000000000

.logic_tile 16 4
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000001
011001000000000000000000001000000000000000000100000000
000010100000000000000000000101000000000010000001000000
110000000000001000000111110000000000000000100100000000
110000000000000111000011100000001110000000000000000001
000000000000100011100000000000011100000100000100000000
000000000001001101100000000000000000000000000000000001
000001010000000000000011101011100000000010000000000000
000000010000010000000000000101000000000000000000000000
000000010000000001000000000000000000000000100110000000
000000010000001001000000000000001101000000000000000000
000000010010000011100111000101001110010000000000000000
000000010000000000100011000000111011000000000000000000
000000010000100000000111001111100001000001010100000000
000000010001000000000100000101101100000010010010000000

.logic_tile 17 4
000001100000000000000000011011100000000001000000000000
000000000000000000000011110001100000000000000000000000
011000000000001000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
010000000000000000000000011000011010000000000000000000
010000000001010000000010001111010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000001000000000000000000000000000100100000001
000000010000000001000000000000001100000000000000000001
000000010000000000000110100000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000010001000001100010100100000000000
100000010000000000000100001001001011010110100010000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
110000010000000000000000000000011000000010000100000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000100110000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000110000010
000000000000000000000000000000010000000000000010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010001010000000011100000000000000000000000000000
110000010000100000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000001100110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000000000000001110110000110010001000
000000000000000000000000000000010000110000110000000000
000010000000010000000000000000001100110000110000101000
000001000000100000000000000000010000110000110000000000
000000000000000000000000000000001110110000110010001000
000000000000000000000000000000010000110000110000000000
000000010000000111000111000000001100110000110000001000
000000010000000000000100000000000000110000110000100000
000000010000000000000000000000011110110000110000001000
000000010000000000000000000000000000110000110000100000
000010010000010000000111000000000000110000110000001000
000000010000100000000100000000000000110000110000100000
000000010000000111000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000111000110001111111010001101000100000000
000000000000000000000010111011000000001000000000000000
011010000000000001100000000111011101000000100100000000
000001000000000000000000000000011011101000010000000000
010000000100001001100011100001000001000001010100000000
010000000100000001000000001101101101000001100000000000
000000000000001000000000010011101010001101000100000000
000000000000000001000010000001100000000100000000000000
000000010000000000000000000001111101010000000100000000
000000010000000000000000000000001101101001000000000000
000000010000010001000110010011111110000000000100000000
000000010000100000000011000000110000001000000000000000
000000010000000111000111101011100000000000010100000000
000000010000000000100000001011101111000001110000000000
110000010000000000000010000011100001000000010100000000
100000010000000001000010000101101111000010110000000000

.logic_tile 5 5
000000000000100111100000000000000001000000001000000000
000000000001010000100011110000001101000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
010000000000000000000000000000001000001100111100000000
010010000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100110100000000
000000001110001101000000000000100000110011000000000000
000000110000000000000000010001011110000100000000000000
000000010000000000000010000000010000001001000000100000
000000010000000000000010010000000000000000000000000000
000000010001010000000110000000000000000000000000000000
000000010000100000000110000000011101001100110100000000
000000010000010000000000000000011101110011000000000000
110000010000000000000000000000000001000010000000000000
100000010000000000000011000000001111000000000000000000

.ramb_tile 6 5
000001000000000000000000000000011100000000
000010110000010000000000000000010000000000
011000001110001000000110100000011110000000
000000000000001111000000000000010000000000
110000000000000000000000010000011100000000
110000000000000000000011110000010000000000
000000000000000000000110100000011110000000
000000000000000000000000000000010000000000
000000010000001000000010001000011100000000
000000010000000101000000000001010000000000
000000010000000000000111000000011110000000
000000010000000000000100001101010000000000
000000010000000000000010000000011000000000
000000010000000000000100000011010000000000
110000010000100111000111000000011010000000
110000010001010000000100001011010000000000

.logic_tile 7 5
000000000000000111000011110101000000000010000100000000
000000000000000000000011100000000000000000000010000000
011000000000001000000110000001100000000000000010000000
000000001110000111000000000000001001000000010010000001
110000000000001000000110001101100000000010000000000000
110000000000000001000010101011100000000000000000000000
000000000000000000000000010011000000000000100000000000
000000000000000101000010011101001000000000000000000000
000000010000000111000000001011000000000001010010000000
000000010000000001100000000011001001000001110000000000
000000010000000111000000001011100000000010000000000000
000000010000000111100010010101100000000000000000000000
000000010001000000000111101001101110010000100000000000
000000010000000001000000001011101011100001010000000000
110000010000010000000000001001100000000010000010000101
100000011110100000000000000011000000000000000000100110

.logic_tile 8 5
000010000000100101000000000001011100000010000000000000
000000000000000000000000000000010000000000000010000000
011000000000000111000110000011000000000001010000000000
000010100000000000100011110111101101000000010000000000
000000100000000001100000010000011110000010000000000000
000000000000000111100011100101010000000000000000000000
000000000000000000000000011000000000000000100000000000
000000000000001111000011101011001000000000000000000000
000000010001010000000011110101101010000000000000000000
000001011000001111000111010000111100000001000000000000
000000010000000000000011111111100001000011100000000000
000000011101000000000110000101101000000010000000000000
000000110000001000000000001001101010000001000000000000
000000010000000111000000001001100000001011000000000001
000110110000010000000110110000011100000100000100000000
000101010000100000000011010000010000000000000000000000

.logic_tile 9 5
000000100000000011100000000011100000000000000100000000
000000000110000000100010100000100000000001000001000000
011000001010011000000111100001101101000011100000000010
000000000000100111000100001101011110000011000000000000
000000000000000001000000000101100000000000000100000000
000000000000000000100011110000000000000001000000000000
000000000000101000000111001000000000000000000100000010
000000000001001001000000000011000000000010000000000001
000010010001000101100000001000000000000000000100000000
000001010000100000000010000011000000000010000000000000
000000110110001101100110100111101001110110110100000000
000001011100000101000000000011111111010110110000000010
000001010000000011100000000000000000000000100100000000
000010010011010000000000000000001010000000000000000001
000001010110001000000111110111011011000010000000000000
000010010000000001000011010001011001000011000000000000

.logic_tile 10 5
000000000010000001000111110111000001000011000100000000
000000000000001111000010010101101101000011100001100000
011000000011011001100011110000001101000000000000000000
000000000000101001100111100111011101010110000000000000
110000000000001011100110111111101000000011100000000000
100010100000100111100011111101011010000011000000000100
000001000000001111100111100101101110010111100000000000
000010000000000101100000000001001100001011100001000000
000000010000000001000000010001111011010100000000000000
000001011100000000100011100000101000001001000000000001
000010110000000001100011110101001000000001000000000010
000001011010010001100010001101110000001011000001000000
000000010000000011000000001011101010010111100000000000
000000010100001111000010100011001000000111010000000000
000110010000010111100000000001111111010100000000000000
000101010000000001100000000000101000001001000001000000

.logic_tile 11 5
000000000000100000000000010011011011101111010000000000
000000101001000101000011100001011101101111100000000000
011000000001011011100110001000001100000000000100000010
000000000000101001100000001001000000000100000000000001
110000001110001000000010001000011000000000000110000100
000000000000001001000000000001010000000100000001100101
000000000010000000000000010111001010000110000000000000
000000000000000000000011100101011101000001000001000000
000000010001011001100010010000011100000100000000000000
000000010000101001100010100000011001000000000000000000
000001010000000000010110101011000000000001000111000110
000010010000000000000010011001100000000000000000000001
000000110000000011100000000001100000000000000100000100
000001010000000000100000000000000000000001000000000100
000000010110000000000000001000001000000000000000000000
000000010100000000000000001011010000000100000000000000

.logic_tile 12 5
000010000000100001100000000001001100100000000100000001
000001000000000000100010101001001111000000000011000101
011010000000000000000000000001100001000000000100000011
000001000010000101000000000000001010000000010001000000
110001000000001001100110000000011011010000000000000000
000010000000001001100100001101011010000000000000000000
000000001110001001100000010000000000000000000000000000
000000000001000101100010011011001010000000100000000000
000000010000000101100110100101111011000000000110000100
000000010110100000010000001101101010001000000000000001
000010111000000000000000000101001110000000010000000000
000011110010000000000000000101001101000000000000000100
000000010000000101100110001000011010000010000000000001
000000011000000000000000000101011011000000000000000000
000000010010000000000000000111001010000000000000000000
000000010001000000000000000000100000000001000000000000

.logic_tile 13 5
000001000000100001100000011011111011100000000000000000
000010000000010000000010001111111110000000000001000000
011000000000001001100110000001101101101001000000000000
000000000000000001000110100011001001111111010001000000
000000000001000000000000000000000001000000100100000000
000000000000100101000010100000001001000000000000000000
000000000110001000000010111011001111101101010000000000
000010100001000001000010000001001100101110100000000000
000000010000001101100110000001000000000000000100000000
000000010000001001000000000000000000000001000000000000
000001011000000001100110000000000000000000100100000000
000010010010010000100000000000001101000000000000000000
000001011110000101100000000101011011000010000000000000
000010110000000000000000001001101011000000000000000000
000000010000000001100110000000000000000000100100000000
000000010000000000000100000000001010000000000000000000

.logic_tile 14 5
000000000000000000000010000111001100000100000000000000
000000000000000101000110010000100000001001000000000001
011000000001000111100111100001001111110000100010100001
000001000010000101100000001011001001010000100011100100
010000000000000101000111100011011001000010000000000001
010000000000000000100110100111101000000011000001000000
000010100000100101000000000101001111000110000000000000
000001000000010000000010101011101011000010000000100100
000000010000100101000010100111101001000000000000000000
000000010001000000110010000000011010100000000000000010
000001110010000000000000000000001110000110100100000000
000010010000000000000000000000011100000000000000000000
000000011000001101000010100001101110111101010000000100
000000010000000001000110001111101010111110110000000000
110000010000100000000000000111001100000010000000000100
100000010001011101000000001011011011000011000000000010

.logic_tile 15 5
000000001100000101000010100000011100000100000100100000
000010100000000000100100000000010000000000000000000000
011000000000001101000000000011100000000000000100100001
000000000000000111000000000000000000000001000000000000
110100000000000101000010100000001100000100000100100000
110000000000000000100000000000000000000000000010000000
000000000000000011100010100101011000000010100000000000
000010100000000000000010101001101000000010000000100000
000000110000000011100000001101101000000110100000000001
000000010001010000000000000111111010000000000001000000
000000011000000000000111100101011010000010100000000000
000000010000001011000000000111011001000001000001000000
000000011010000000000111100111100000000000000110000000
000000010000000001000000000000000000000001000000000010
000000010000000001000000000101101011000110000000000000
000000010000000011000000001001001000000010000011000000

.logic_tile 16 5
000010000000000000000000010000000000000000001000000000
000000000000000000000011110000001001000000000000001000
011000000000000111100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
110010000000100000000000010101001000001100111100000000
110001000000010000000010000000100000110011000001000000
000000000000000111000010000000001000001100110100000000
000000000000000000100000000000001101110011000001000000
000000010000100011000110001011101110001101000000000000
000000010000000000000000000101000000000100000000000000
000000010000100111000000000000000000000000000000000000
000000010001010000100000000000000000000000000000000000
000000010010001000000111100000000000000000000000000000
000000011010000011000000000000000000000000000000000000
110000010000000000000111000111111010000000000010000000
100000010000000000000100000000111100100000000011100010

.logic_tile 17 5
000010000001000000000000000000011010000100000100000010
000001000000000000000000000000000000000000000010100001
011000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000010100011111111000010000010000000
000000000001010000000100000000011101101001000000000000
000000100000000111000000001000000000000000000110000110
000000000001011111100000000111000000000010000000100001
000000010000000000000000010000000000000000000000000000
000000010111010000000010010000000000000000000000000000
000010010000000001000000000000001010000100000110100101
000010010000010000100010000000010000000000000000000000
000000010000000000000011000000000000000000000100100011
000000010000000000000100001011000000000010000011100001
110000010000000000000000011101101110001000000010000000
100000010000001111000011011111010000001101000000000000

.logic_tile 18 5
000000001110000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000001010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000010000000000000000000011010000000100000000000
010000000000000000000000001011001111010100100000000010
000000100000100000000000000000000000000000000000000000
000001000001011111000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000010110001000000000010010000000000000000000000000000
000000010000000000010000000001100000000000000100000000
000000010000100000000000000000100000000001000000000010
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.ramb_tile 19 5
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000

.logic_tile 20 5
000000000000001000000000001000001011010000000100000000
000000000000001111000000000001001110010110000010000000
011000000000001101000010101001011110001001000100000000
000000001000000111100100000011000000000101000000000010
110000000100001000000011000111001011000100000100000000
010000000001010111000011100000011110101000010000000010
000000000000000000000000001111100001000000010100000001
000000000000000000000000001001001110000010110000000000
000000011010000000000000001111000000000000010110000000
000010110001001001000011110111101100000001110000000000
000000010000000011100000001111101010001000000100000000
000000010000000000100000000001010000001110000010000000
000000010000001000000000000000000000000000000100000000
000000010000001011000010000001000000000010000000100000
000010010000001111100000000000000001000000100100000000
000000010000001011100000000000001000000000000000100000

.logic_tile 21 5
000000100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000001010000111000111100001011010010000000100000001
110000000000000000000100000000001010100001010000000000
000000000000000000000000001000011101010000100100000001
000000000000001111000000000101011111010100000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001011000100000100000000
000000010000100000000010000111011010010100100000000010
000000010000000001000011100111011011000000100100000001
000000010000001001000110000000101110101000010000000000
000001010000000011100011101111011110001101000100000000
000000110000000000000010000101010000001000000000000010

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000011011001100110100000000
100000010000000000000000000000011101110011000001000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110100000000000000000000000001100000000000000100100110
100100000000000000000000000000000000000001000011000010

.logic_tile 4 6
000000000000100000000011101000000000001100110000000000
000010000000000000000010100111000000110011000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000111100111001111010000100000000000
110000001000000000000100000000101001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
110000000000000111000000000001000000000001000100000000
100100000000000000100000000111101001000011001010000000

.logic_tile 5 6
000000100000000000000000001000011010010000100000000000
000000000000000000000010010111011101010100100000000001
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000000000000000000000000000000001000010000100000000
000000000000010000000011110000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
110011100000000011000000000000000000000000000000000000
100011100000000000000000000000000000000000000000000000

.ramt_tile 6 6
000011000000000000000111100001011100000000
000000000000000001000000000000110000010000
011000000001011111100000000001111110000000
000000000000100101000011100000110000010000
010000000000000111100010000111011100000000
110000000000000000100100000000010000010000
000000000000000000000111100001011110000000
000000001111000111000000000000010000010000
000000000000000000000000000101111100000100
000000000000000000000000001111010000000000
000000000000001000000110000101011110000100
000000000000000011000100001111010000000000
000001000000000000000110011001111100000000
000010100001010001000110010001010000010000
110000000000000000000110011101111110000000
010000000000000000000110011111110000010000

.logic_tile 7 6
000010100000000001000011101001011000111110110100000000
000000000000000000100111110101001110101001010010000000
011000000000100101000010001000011010010000000000000000
000000000000010000000110101001011001000000000000000000
000000000000000111100000000000001001010000000000000000
000000000100001001100010101001011011000000000000000000
000000000000000011100010100101100000000001000000000000
000000000000000000100000001001101111000000000000000000
000010100000000000000000000001001011101111010100000000
000000000001000000000000000111011110101111000000000001
000000000000000000000111100101011010010000000000000000
000000000000000000000000000000011001000000000000000000
000011100000000101000000001101011100101011110100000000
000011100000000000000010011001011110100011110000000011
000000000000000111100000001000011010010000000000000000
000000000000001001000000000111011001000000000000000000

.logic_tile 8 6
000000000000101101000010100101111010000001000000000000
000000000001000001100010101101100000001011000000000100
011000000110000101000000000001011110100011110110000000
000000001000000000000000000001111111110011110000000000
000000001110000111100111101111011010010100000000000000
000000000000000101000100000111001010101000010000000000
000000000000000101000110011101101110000111010000000000
000011100000000101000110000101001010010111100000000000
000000000000001000000000001001101111110101110000000000
000000000000000101000000001101001110110110110000000000
000000000000010000000000000000001100000100000100000000
000000000000100111000000000000000000000000000000000000
000000000000000111000000010000000000000000000100000000
000000000000001001100011010001000000000010000010000000
000000000000000011100011100011100000000000100000000000
000000000000000000100000000000001001000000000000000000

.logic_tile 9 6
000000000001010111100000010111111001010000100000000001
000000000000000101000010000000111010000001010000000010
011010000000001111000010110111101000001011000100000010
000011101111000111000011100001010000000011000000100001
110000000000100111100000011011001010000010000000000000
100000000001011101000011100001000000000110000000000000
000000000110000101100111101111011101100011110100000010
000010100000000000000010001101101101110011110001100000
000000000000010001100011100011011101000000000000000000
000000000001100000100100000000101011000000010000000000
000000000000001111000110001101111110000110000000000000
000000000000000101100100000111011110000111000000000010
000000100000000000000010001001101010111111110110000000
000001000000001001000100001001011010111001010000000100
010010000110010101100111000001011111010110100000000000
000001000000101001000111110111011110000001000000100000

.logic_tile 10 6
000010000000000000000010010101101001010000000000000000
000001000000000000000110000000111100000000000001000000
011000001011010000000010100101001100000100000000000000
000000000000100101000000000101100000001110000001000000
110000000000000000000110010000011000000100000100000001
000000100000001111000110010000010000000000000000000000
000000001000100001110000000001100000000000000110000000
000000001110000000100010000000000000000001000000100000
000000000000000001100010010011101110001011100000000000
000000001000001101000010101011101001010111100000000000
000010000001001000000111000000000000000000100100000000
000001000001101111000100000000001100000000000010000000
000000000000001000000000011111001011010110100000000000
000000100001001001000010011111111010000001000000000100
000010101010010000000011100011100000000001000000000000
000000000000000000000000001001001101000000000000000000

.logic_tile 11 6
000000000000000101000000010000000001000000000100000011
000000101100000000000010011001001000000000100000000000
011000000000100101000111010001100000000000000100000000
000000000000000101000011010000100000000001000001000100
110000101010000001100000001001000000000010000000000000
000000000100000000100010100011001010000000000001000100
000010100000101111100010011101111100000010100000000000
000010000000011001000010010001111011000011100001000000
000000100110000000000000010101100001000000000110000010
000000000000000000000010000000101000000000010000000000
000000100000001111000000000111100000000000000100000000
000000101000000001100011110000100000000001000001000000
000000000000000000000000010101111000000000000000000100
000000000000100000000010101011010000000010000010000010
000010000000000000000110000101100001000001000000000000
000001000001010000000000001111001100000011100000000000

.logic_tile 12 6
000000000000000111100000000000001100000010000000000010
000000000000000000100000000000001110000000000010000000
011000000000000101000000000000011110010100100000000000
000000001100000000000010100101001111010110100000000000
000000000000000000000000001000000000000000000110000000
000000000000100101000000001101000000000010000000000000
000000000000000101000110111000011000000000000000000000
000000000000000000100010100001010000000100000000000000
000000000110001001100000000000011110000100000100000101
000000000000001001100000000000010000000000000000000001
000000000000000000000000000111000000000000000110100010
000000000000000000000000000000000000000001000001000101
000000001010000001100000010001000001000011100100000001
000000000100000000000010010011001010000011110000000000
000001000000010001100000010111000001000000100000000000
000000000000000000100010100000001011000000000000000010

.logic_tile 13 6
000001000000000001100010100001000000000001100000000000
000010100100000000000110011101101010000001010000000100
011100001010110000000110000000000000000000100100000000
000100000000110000000100000001001101000010000000000010
010010000000000001100110010000000000000000000000000000
010000000000001101100110010000000000000000000000000000
000000000110001000000011100000000000000010000100000000
000000000100000101000000000000001101000000000010000000
000000000000000101000110001011101101000000100000000000
000000000001000000000000001101101111000000000000000000
000001000000000000000111000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000100000000000000000101011010000100000000000000
000000000000000000000000000101100000001110000000000000
110000000000000000000010101101000000000000100000000001
100010000000000000000000001001001010000001110000000000

.logic_tile 14 6
000000000000100101000010101001000000000000100000000011
000000000000011101000110110001001101000001110011100100
000000000000001000000110000011111010001000000000100000
000010001000001001000100001101010000000000000000000000
000001000000000000000110000001001100000000000000000001
000000100000000000000110110001101001000010000000000000
000000000010100001100010101000011010000000100000000000
000000000001011101100100000011001000000110100000000001
000000000000000001000000010011001000000010000000000000
000000000000000000100010100000011000000000000000000000
000000001101001101100110100011100001000000000000000000
000000100001010001010000000000001010000000010000100000
000000000000000000000000000001011100010100000000000000
000000100000000000000000000000011011001001000000100000
000000000000000000000010100111100001000001000000000100
000000000000000000000100000001101001000011010000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010100000000000011111011100100000000000000000
000000000000000000000010100111111110000000000000000000
000000000000001000000110100000001010000100000100000010
000000000000000101000000000000000000000000000001000100
000000000001000000000000000111101110100000000000000000
000010100000000000000000001111001101000000000000000000
000000000000000000000010101011101110100000000000000000
000000001000000000000010101011001101000000000001000000
000011100000000101000000000000001010000100000110000100
000000001000000000000010100000010000000000000000000000
000000000000000011000110100000000000000000000000000000
000010000000000101100110100000000000000000000000000000
000000001010101101000000000001100000000000000100000100
000000000000001101000000000000100000000001000000000100

.logic_tile 16 6
000000000000000000000000010011000000000000001000000000
000000001110000000000010000000100000000000000000001000
011000000000001001100000000011100001000000001000000000
000001000000001111000000000000001100000000000000000000
000000000000000000000000010011101001001100111000000000
000000000010000111000011100000001011110011000000000000
000000000000001000000110000111101001001100111000000000
000000000000001111010000000000001101110011000000000100
000000000000000000000010001001101000001100110000000000
000010100000000000000100000111000000110011000000000000
000000000000000101100010001001100000000011010100000000
000000000000100111100100000111001011000010000000000000
000010100010000000000000000101000000000000000100000011
000000001010000000000000000000000000000001000000000001
000000000000001101100111000001011111000010000100000000
000000000000000001100000000000111010100001010000000000

.logic_tile 17 6
000000000000000000000111110000000000000000000101100000
000010000000001111000111000001000000000010000000000000
011000000100000000000010100101100001000001110100000000
000000000000000000000100001001001101000000010010000000
010001000000000000000000000000011000000100000100000000
010010000000000111000000000000010000000000000000100000
000000000000100111100010000000011010000100000110000000
000000000000000000000110110000010000000000000000000000
000000001110100000000010000001011001010100000100000000
000000000001010000000100000000111100100000010000000010
000000000000001000000010101000000000000000000110000000
000000000000001011000100001101000000000010000000000000
000001000000100000000000000101011111010000000000000000
000000001100010000000000000000011011100001010010100000
000000000001100000000000000000011010000100000100000000
000000000000000000000010011011011001010100100010000000

.logic_tile 18 6
000000000000100000000000000000001110000010000100000000
000000000001010000000011110000000000000000000010000000
011000000000000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
010010100000100000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010001111000000000000000000000000000000000000
000000000000000000000000000111011011010000000000000000
000000000000000000000000000000101001101001010000100000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001101001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000100111000000000000000001000000001000000000
000010000001010000000011110000001001000000000000001000
011001000000000000000011110000000000000000001000000000
000000100000000000000110000000001110000000000000000000
010000000000000000000110010111001000001100111100000000
010000000000001111000011110000100000110011000000000000
000000000000000000000000000101001000001100110100000000
000000000000000000000011100000100000110011000000000000
000000000010000000000011101000001010000100000000000000
000000001110000000000000001111010000000110000000100000
000000000000000000000000010011100001000001110000000000
000000000000000000000011010101101001000000100000000000
000010100000000000000000010101100001001100110110000000
000001000000001111000010000000101001110011000000000000
110000000000000000000010000000011100010000000010000000
100000000000000000000000001011011000010010100000000000

.logic_tile 21 6
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000111010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000001111011010001101000100000000
000000000000000000000000000011000000001000000000000010

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000100000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000010001011111101000000010000000000
000000000000000000000000001001101000010000100000000001
000000000000000000000010100000000000000000000000000000
000010000000000001000100000000000000000000000000000000
000000000000000001100000000011100000000000000100000000
000000000000001101000011110000100000000001001000000000
000000000000000000000000000011011111010111100000000000
000000000000000000000000000011101011000111010000000000
010000000000001111000000001011011110010111100000000000
100000000000000101000000000011001101000111010000000000

.logic_tile 4 7
000000000000000011100111100111100001000000000000000000
000000000000000101100000000011001110000000100000100000
011000000000001111000000010101011001010000000000000000
000000000000001011000010100101111011110000000000100000
110000000000000000000011101001011101000001000000000001
010000000000001001000000001101101010000010100000000000
000000000110000111000110010001111010010111100000000000
000000000000000000000010000111001000000111010000000000
000000000000110000000000010101000000000000000100000000
000001001011011101000011000000000000000001001000000000
000000000000000001000000000111000000000000000100000000
000000000000000000100000000000100000000001001000000000
000000100000101011100010000001101110000110100000000000
000001000000000011000010000011011110001111110000000000
010000000000001111000000010001001111010111100000000000
100000000000000001000010110001001111000111010000000000

.logic_tile 5 7
000000000000000001100111101011001000010000100000000000
000000000000010000000011011011111011000000100000000001
011000000000001011100111011001111011000110100000000000
000000000000000001100111101111101100001111110000000000
010000000001001000000110100011111001010000000100000000
010010000000001111000011110000111000100001010010000000
000000000000000101100110011111011010001000000100100000
000000000000000000000010001001110000001101000010100010
000000000000000111000010100011001010001101000000000000
000000000000000111100111101011010000001000000000000000
000001000000000001000011000011101101000000010000000000
000010100000001111000110000001001011010000100010000000
000000000000001000000010001111011001010111100000000000
000010000000000111000110001011101111000111010000000000
000000000000000000000010000000001100010000000000000000
000000000000000000000010000111011010010010100000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000011100000000000000010101011011000110000010000000000
000011100000000000000000000011011110110000110000000000
000000001100001000000010100000011011010000000000000000
000000000000001111000000001011011011000000000000000000
000000001000100101000000001011101101101001010000000000
000000000000000000000010100101001100101000010000000100
000010000000000101000111000011111110111000000000000000
000001000000000000000111101001011100111100000000000000
000000000011000101100010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000001001000000001001111100101001010000000000
000000000001000101000000000011001100010100100000000000
000001000010000001000000000011011110110000010000000000
000000000000000000000000000101001110110000110000000000
000000000000001000000010000011101110111000000000000000
000000000000000101000000001101001100111100000000000000

.logic_tile 8 7
000000000000000000000010100001111100101111000100000000
000000000000000000000010100111001111111111000010000001
011000001010010011100010100111101001100000010000000001
000000001100100101000000001001111001100001010000000000
000000000000000000000000000011111101101001010000000000
000000000000000000000011010111011100000001000000000000
000011100001000000000111000001111110000010000000000000
000011100000111111000000000000010000000000000000000000
000010001100000000000000001000001010000100000000000000
000000000001000000010000000001010000000000000000000000
000100000000000001000110000101100001000001000000000000
000100100000000001000010001111101010000000000000000000
000000000000000001100011101001011000101000000000000000
000000000000000000000010001011111001010110000000100000
000100000000000000000110000000000000000010000000000000
000100001100000000000000001111001011000000000000100010

.logic_tile 9 7
000001001110000001100011100001000000000000000100000000
000010100000000000100011100000000000000001000000000000
011010100000000001000000010101111011101001010000000000
000001001110000101100010001001011010101000010000000000
000000001000000000000000011101011010000100000010000000
000000001111010001000011001111110000001110000000100000
000000000000001011100110010011111010111110100110000000
000000000000000101100110001001001010110110100000000000
000000000000000001000000010011011001000011100000000010
000000000000100000100011001011001001000011000000000000
000000000000010000000000001001111010111000000000000000
000000000000101101000000000101001001111100000000000000
000001100000000000000000010111000000000000000100000000
000011001111011111000010000000100000000001000000000000
000000100001110000000111000001000000000000000000000000
000001001100000000000000001101101110000000010000000000

.logic_tile 10 7
000000000000000000000000010101000000000000000100000010
000000000000000000000011010000100000000001000010000000
011010100000100011100111100000000000000000100110000010
000000000000010000000000000000001011000000000000000000
110000000000000011100000010000000000000000000100000010
000000000000000000000011101001000000000010000000000000
000000000001000001000000000000000001000000100100000010
000000000000100000000000000000001000000000000000000000
000000000000100000000000000000000000000000100100000100
000000000000000000000010000000001010000000000000000000
000010100000000000000011100000000000000000000100000010
000001100000000000000100001101000000000010000000000000
000000000000000000000010010001101110010111100000000000
000000000000000000000110001111111101000111010000000000
000001001000010001000000000101111111010000000000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 11 7
000001000000001000000000000000000001000000100010000000
000010000000000111000010101001001100000000000001000100
011000000000001000000000001111100001000001110000000000
000000000000001101000011101111001110000000100000000000
010000000000000111100010011000011101010100000000000000
110010100000000000100010000111001101010000100000000000
000111100001011001000000000001011000010100000100100010
000001000100101011000010100000011011100000010000000010
000000000110100001110000000101111011100000110000000000
000000000000010000000000001111011100110000110000000000
000100000000100011100000010111001011000010100000000000
000000000001011001100011111111101010000011010000000000
000000001000000000000010011111100001000010100000000000
000000000000000000000011010001101111000010010000000000
000000000001001111000111000001011010010100000100100000
000000000000100011000110000000001100100000010010000101

.logic_tile 12 7
000000000000000011100010110000000000000000000100000000
000000000000000000100011110101000000000010000000000001
011000000011100001000011110011111000000001000000000000
000001000000100000100010011001111100000000000010000000
110000001010010111100000000011000000000000000110000000
000001000000000000100000000000000000000001000000000000
000000100110000000000000000001111100000000000110000000
000001000011000000000000000011111001010000000000000000
000000000000000111000000001000000000000000000100000101
000000000000000000100010011001000000000010000000000000
000000000000000001000000010001001111000110100000000000
000000101010000000100010100111101000001111110000000000
000001000000001111100000000001011101000000100000000000
000000000000001111000000000000001110101000010010000000
000000001010010011100000001011000001000001010000000000
000000000000100000100000001001101100000010010000000010

.logic_tile 13 7
000000001000100000000110000000000001000000100100000000
000000000010010101000100000000001011000000000000000001
011000100000001000000110011001111110001001000000000000
000001000000011111000110010011000000000101000000000000
000001000010101000000000001101011000000010000000000000
000010000000001001000000001101011000000000000000000001
000000000000000000000010100001000000000000000110000010
000000000000001111000010100000000000000001000000000000
000000000000000000000000000111011011000100000000000000
000000000000000000000000000000001110101000010000000000
000000000000000111100000000001100001000000000000000000
000010101110000000100000001001101011000010000010000000
000000000000010000000000010001001110000100000000000000
000000101110101111000010000000110000000000000000000000
000000000010000011100000000000000001000000100100000111
000000000000000000100000000000001001000000000000000000

.logic_tile 14 7
000010000000001101100000010011100001000000010100000000
000000000000001111000011110001101000000010110000000000
011000000100001000000000000011000001000001010100100000
000000001010000101000000000111101101000010010000000000
110000000000000101000000000011111010010000100100000000
110000000000001101100000000000111001101000000000000000
000000000010000000000010101111100000000000010100000000
000000000000101001000110110101001000000010110000000000
000010000000001001000000011101001110000000100000000000
000000000000000111100011011101011010000000000000000000
000001000000000111100111101000001101000100000101100001
000010000000000000100100000111001100010100100000000010
000010100100000000000110110011011101000000100100000000
000001000000001111000010000000001111101000010000100000
000001000010001111100010000101101010000010000000000000
000000100001000111100000000101100000000000000000000000

.logic_tile 15 7
000101000000000000000000010101111110001101000100100000
000000000100000000000010001001010000000100000001000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000010000000000000000000011001000100000000000000
110000000000000000000000000011011110010100100000000000
000000000100000000000010000011111010000000000011100001
000000000000001111000000000000010000000001000001000100
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000100000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000111000000000000011010000010000000000001
000001000000000000000011010111010000000000000000000010

.logic_tile 16 7
000010000000010000000111110000001001000000000100000000
000000000000001001000110111001011100000010000000000000
011001000100000101000010101101100001000010000000000000
000010100000000000000100000001101001000000000000000000
110000000000000111000000000001000000000000000100000010
010000000000000000000000001001101110000010000000000000
000000000000100111100010100101011111000000000000000000
000000000001010000000000001111011111010000000000100000
000010100110001000000000011011111100000001010000000000
000000000000000111000010110111101000000001110000100000
000001000000100011000111100001011100000000000100000000
000010000001000001000011111001110000000001000000000000
000000000100110001000000000001000000000000100100000100
000000000000001111000010100011101001000000000000000000
000010000000000101100010100101100001000001110000000000
000000000000000011100010100111001110000000010000100000

.logic_tile 17 7
000000000100000001000010100001001111101011010000000000
000000000000000000000100000111011110100011000000000000
011000000000000101100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000110000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000011000000010001000001000000110100100100000
000010000000100001000100001101011100010110100000000000
000000001110000000000111001000000000000010000000000010
000000000000000000000100000001000000000000000000000000
000000000000000001000000001101001100001001000000000100
000000100000000000000010000001110000001010000000000000
000000000000000011100010001000011110000100000000000000
000000000000000000100100001011011101010100100000000000

.logic_tile 18 7
000000000001000000000000010001100000000000001000000000
000000000000110000000011100000100000000000000000001000
011000100000000000000110000000000000000000001000000000
000011100000000000000000000000001011000000000000000000
010001000000101000000000010111001000001100111100000000
010000100001001011000011110000100000110011000000000000
000001100000000000000000000000001000001100110100000000
000001000100000000000000001011000000110011000000000000
000000001100000000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000100000010000000000001100010100100000000000
000000100001010000000000000000011010000000000010000000
000001000001000000000111110000001010000010000010000000
000000100100100000000010000000000000000000000000000000
110000000000000000000000001111000000001100110100000000
100000000000000000000000001001100000110011000010000000

.ramb_tile 19 7
000000000000000000000000010000011010000000
000000010000000000000011110000000000000000
011010000000000000000000010000011000000000
000001000000001111000010100000000000000000
010000000100000000000110010000011010000000
010000000100000000000110010000000000000000
000000000000000000000000010000011000000000
000000000000001111000010010000000000000000
000000000100001111100000000000011010000000
000000000000001001100000001101000000000000
000000000001010000000000000000011000000000
000010100000100000000000001101000000000000
000000000000000000000000000000001100000000
000000000110000000000000000011000000000000
010000000000000000000000001000011000000000
010000000000000000000000001101010000000000

.logic_tile 20 7
000000000000000000000000011111011011111110000000000000
000000000000000000000011110011011110101101000000000000
011000000000000000000111101101101011101000010000000000
000000000000000000000100001111001101010110000000000100
110000000000001111000000010101101010101001010000000001
110000001110000001000011110101011101100001000000000000
000001100000001011100011110011100001000001110000000000
000010100000000001100011010011101001000000110000000000
000000001001000001000000000111011010111110000000000000
000000000000100000000011111001011101101101000000000000
000010000000001001100010010000000001000010000100000000
000000000000000111000011100000001100000000000001000000
000000000000010000000110001111011101101011010000000000
000000000000101111000000001101011010000111100000000000
110000000000001011100000011101011110100000110000000100
100000001000000111000010000111001010110000010000000000

.logic_tile 21 7
000000000000000000000000000011100000000000000100000001
000000000000000000000000000000000000000001000000000000
011000000000000000000000000011100000000000000100000000
000000000100000000000000000000100000000001000000100000
110000000000010000000000000111100000000000000100000001
110000000000100000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001100000000000000000000
000000000001010101000010100000001110000100000110000000
000000000000000000000000000000010000000000000000000000
000000000001010101000000000000000000000000100110000000
000000000000000000000010100000001101000000000000000000
000000000000000000000110100000000001000000100100000000
000000100000000101000110100000001111000000000000000010
110000000001000000000010100000000000000000000100000000
100000000000000101000000000111000000000010000000000010

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000001000000000101000110001111011111010111100000000000
000000000000000000100000001101011111000111010000000000
011000000001010001100000000000000000000000000000000000
000000000000100000100010110000000000000000000000000000
110000000000001000000000000000011000000000000100000000
110000000000000001000000001011000000000100000000000000
000000000000000011100010000000011010010000000010100001
000000000000000000100100000000001111000000000010000101
000000000000001101100000010000001111000100000010000101
000000000000000101000010000000011010000000000011000111
000010000000000000000000010000011000010000100000000001
000000000000000000000010001001011010000000100000000000
000000000000001000000111010001000001000000000110000000
000000000000000111000011000000001101000000010001000000
010000000000000000000111000011101101000010000000000000
100000000000000000000010110011101111000000000000000000

.logic_tile 3 8
000001000000000111100000011000000000000000000100000000
000010000000000000000010100001001100000000100000000000
011000000000001001100000001000000000000000000110000000
000000000000001001100000000001001100000000100010000000
110000000010000000000000010111001110000000000110000000
010000000000000000000010100000100000001000000000000000
000000000001010101000000000000011010000000000000000001
000000000000000000000000001101000000000010000000000000
000000000000101001100000010111001110000100000010000000
000000000000010001000011000000010000000000000000000000
000000000000000101100000001111101000010111100000000000
000000000000000000000000001111011000000111010000000000
000000000000001000000000010001101101100010110000000001
000000000000000101000010000011001000101001110000000000
010000000000000111100110001000011110000000000100000000
100000000000000000100010000011010000000100000010000000

.logic_tile 4 8
000000000000000000000000000000000001000000100100000000
000000001010000000000000000000001111000000001000000000
011000000000001000000000010101111010000100000000000000
000000000000000011000010000000010000000000000000000000
010001000100001000000011101101001110011111100000000000
110010001010010001000000001111001101011111010001000000
000000000001000001100110100011011001100000010000000000
000000000000000000000000000111101110101000000000000000
000010100110010000000010000000000001000000100100000001
000001000000000000000111100000001000000000001000000000
000000000000100111000000000000000000000000000100000000
000000000001000011000010011011000000000010001000000000
000000000000100000000000001011100001000001000000000000
000000000001010001000000000011001101000010100000000000
010000000000101011000011100001111111000000000000000000
100000000000010001000011110000101111001001010010000000

.logic_tile 5 8
000010101001011101100111111011001110000000000000000001
000000000000000011100111110001100000001000000000000000
011000000000001001100011110001000001000011010101000001
000001001010001011000111100101101110000011000000000000
000000000000001000000110000001111111001001010000000000
000000000000000011000000001101011001000000000010000000
000001000000101101100111001101101111010111100000000000
000011000000111111000110001001011010000111010000000000
000010100000000000000010001001011101010100000000000000
000000000100000000000111111001111011000100000000000000
000000000000000000010110011001011100010111100000000000
000000000000000000000011101101011111000111010000000000
000000000000000000000111101000001100010000000000000000
000000000000011111000111000111011101000000000010000000
000010100000001001100000010111011000010000100000000000
000001000000100001100011000000101000000000010000000000

.ramt_tile 6 8
000010100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000011000000000000000000000000000000000000
000010001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001001100010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000010001010000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 8
000000000000001001100010110011001101111110110100000000
000010100000001011100011110011011010111001110001100000
011000000001011111100010101011111010101011110100000000
000000001010101001000011111001111100110111110011000000
000000100000000101000011100101001111101111010100000000
000001000000000101000100000001011110111111010010000100
000010100000010101000111001101011000101001010000000000
000001001010000111000110101011001000010100100000000000
000011000000011001000111000001111110111111010010000000
000010000000101111000111101101011001111111000010000100
000000000000000000000111101111001111111011110010000000
000000000000000000000111100001101110110011110000100100
000000100000000111100010001011011010111111010101000100
000001000000000000000011011111011101111111000000000000
000001000000001011110011111001011000111011110100000000
000000100000000111100011110101011001110011110000000010

.logic_tile 8 8
000010100000001101000010110101011000101011110100000000
000000000000001111000011000011101000111011110010100000
011000000000000111100000010101101011111000000000000000
000000000000000101000011110001011010111100000000000000
000100000001000111100010000001001000110110110100000001
000010000100100000000010100111011010111001010010000000
000000000001010101000110000101011011101001010000000000
000001000000100101000100000001111010101000010000000000
000000000110001000000010001111111101001001010000000000
000000000000000111000000001001001101000000000000000000
000000000000000111000000000101011000101001010000000000
000010000001000000100011000111101000101000010000000000
000000000000001111100000000001011010101001010000000000
000010001010001011100000001101001001010100100000000000
000001001111001000000000000101011000101001010000000000
000000100000100111000000001011101000101000010000000000

.logic_tile 9 8
000010000100001101000000011101101101101001010000000000
000000000000001111000011111101001100101000010000000000
011000000000001000000111000111001110010100000000000000
000000000000001011000100000000101011100000010010000000
000000100000000000000011110011111111111110110100000001
000001000000100101000011011001001010111001110010000000
000000000001011101000110000011011000000110000010000000
000000101110001111000100001111100000001010000000100000
000000001010000001100000000111011000010110100000000100
000000000111000001100011110011011000000010000000000000
000010101110011111100010010011101011110000010000000000
000001001010001001100111100011011010110000110000000000
000000000000000001000111011001011101101111010100000000
000000001100000001100011100111011101111111010000000011
000011000000000111100011100001011110000110000000000001
000011000000001001100100000101011110001011000000000000

.logic_tile 10 8
000000000000001011100010110111101110001000000000100000
000010100000001011000010110101000000001101000000000000
011001000000001001000111000101011100101011110100000000
000010100000000011100110100011111111010011110000000111
110110000000001001000010011001001011111110110110000000
100000000000001001100111000001101011111101010000000100
000000000011010101000111001111001000000111000000000010
000000000000100101000110110001010000000010000000000000
000001000000000001000000000101111001010110110000000010
000000000000000000100000000001011100010001110000000000
000001000110010000000000010001111101110110110100000110
000010100000100001000010001111101111010110110000000000
000100000100000111100000011101101011010010100000000000
000000000000001111100011101101111100110011110000000000
010000101011010000000000000101111010101111010110000000
000001100000100101000010000101011000111111100000100001

.logic_tile 11 8
000000000010001101000000000101011000101011110110000000
000000000000001001100010110101001111111011110010000000
011000000000010101000010001101011000100001010110000000
000000001010100111000111010011101011010001110001000000
110000000000000011100111110101101110111000000000000011
100000000000000101100010010111111001110110100000000100
000011000001100000000000000111011101010100000000000000
000010101111110101000010100000001101100000010000000000
000000000000001000000011000101111100001001000110000000
000000000000000111000100000001000000001101000010000000
000000000100000001000111000111001100001000000000000000
000000000000001001000010001011000000001110000000000000
000000000001000011100010011001000000000001010000000000
000000000000100000000011011001001110000001100010000000
010000000110000001000000001011111111101111110010000000
000010000001010000100000001101101001000110100000000000

.logic_tile 12 8
000000000000001000000110110111111110000010000000000000
000000000000001111000011100001100000001011000000000000
011010000000000101100000001101100000000001010100000000
000000000000001111000000000001001111000001100000000010
010011100100000000000110000011101110010000000110000000
010001000000001001000011100000011011100001010000000000
000000000001000101100010010011000000000000010000000000
000000000000110000100111010101101011000001110000000000
000000000110001000000000011111001000001000000100000000
000000000000001011000011100001110000001110000010100010
000000000000000001000111100011011100101001010000000000
000000000001010000000010110101011110101110000000000100
000100000000001000000000011111011011101011100010000000
000000000111010001000011110111011111101011010000000000
000000000011001011000111000000011011010100000100000000
000000001000001101100010001111011101010000100000000010

.logic_tile 13 8
000001000000000000000000011000000000000000000100000000
000010000000001011000011111101000000000010000000000100
011010100000001000000000010111011101101001010000000010
000000000000000111000011100111111010101110000011000000
110000000110101000000000000000000000000000100100000011
000000000000001011000000000000001100000000000000000000
000000000000001000000010000001011000000100000000000000
000000100001010001000011100000111110101000010000000000
000000000110000000000111101000011010010110000000000000
000001000000000001000100000001011000000010000000000000
000000000001010000000000000000000001000000100110000000
000000000000100000000011100000001111000000000000000000
000000000100101011100011100011011011011110100000000000
000000000001010011100000000111101101011101000001000000
000010100000000000000000000000000000000000000100000010
000000000000000000000010000101000000000010000001000000

.logic_tile 14 8
000000101001001111000110100101111110010000000100000000
000000000000001111100000000000011111100001010000000000
011000100000100000000010101000011011010100000100000000
000000000001011001000100001111001001010000100000000000
010000000010000111000110010001011111000000100110000000
110000001010000000000111110000111110101000010000000000
000000000001000101100111100011111001010111100000000000
000000000000001111100100000011001100000111010001000000
000001000000000011100010000001011110001001000111000000
000000000000001001100000000001010000001010000000000000
000000000000101011000000000001011000010111100000100000
000000001000000111000010111011001100000111010000000000
000000000000000000000111100000001010010000100000000000
000000000000000000000000000011011010010100000000000000
000000000000000111000000001011111010001101000100000000
000000000010000000100010011111110000001000000000000000

.logic_tile 15 8
000110000000000001000110001111111010011110100000000000
000001000000000000100000001111101101101110000000100000
011000000000000000000111101011100000000000010110100000
000000000000000000000110111101101011000010110000000000
010000000100000000000010101000011001000100000110100000
110000000000000000000010111001011101010100100000000000
000000100000101000000000000111011110000100000000000000
000001000000010001000010010000111110101000010000000000
000000000000000000000000010000001110010110000000000000
000010000000000101000011000011011111000010000000000000
000000001000000101100000001111101100111101100000000001
000000000000100000000011100101111110111101010000000000
000010000000011000000111100011111110000110000000000010
000001000110001011000011100000000000000001000000000000
000000000000001000000010000011100000000001110110000001
000000000000010011000010001001101000000000100000000010

.logic_tile 16 8
000000000000000101000000000000011100001100110000000000
000010000000001011000000000000001110110011000000000000
011000000110001111100000011001111010001111000110000000
000000000000001111100011011101000000001101000000000000
000001000001010111000111100011101110111110000000000000
000000000110000000000100000101111101011110000000000000
000000000000101101000000010011100001000000000000000010
000000000001000001100010000001001100000010000001000000
000110100010000111100011110111011000101111000000000000
000001000110000000100111010001101111101001010000000000
000100000000000001100011100011100000000010110100000000
000000000000001101000011110011101110000000100000000010
000100000000101101100111000011011010101100000000000000
000000000000010001100111111111101000111000000000000000
000000000100000000000000000101011000010110000100000000
000000000000000000000000000000111100100000000000000010

.logic_tile 17 8
000011100000000000000000011101011111100011110000000000
000011000100000000000010111111111100010110100000000000
011000000000001001100000011101111001101000010000000000
000001000000000111000011100001001101010110000000000000
010000100000100101000000011111100000000000100100000010
010000000111000111100011111011001111000000000000000000
000010100000000111100000000101011000010110100000000000
000000000000000000000000000111011101010010100000000000
000000000000001000000011110000000000000010000000000010
000000000000001001000110110011000000000000000000000000
000000000000000000000011111101111110110110100000000000
000000000000001001000010111011011101111100000000000000
000000000000101000000111000101011110000000000100000000
000000000000000011000000001111000000000010000000000100
000100100000000000000111100111001101000000000100000010
000001000000000001000011010000111110000001000000000000

.logic_tile 18 8
000010000000001111100111101000000001000000100000000000
000000000000000111100000001011001110000010100010100000
011000000000101111100011101111100001000011110100000000
000000000000011111100010010001101010000001110001000000
000000000000000101000010011011101111101000000000000000
000000000100000000100111101001001010100000010010000000
000010000000001101000111111101011001100001010000000000
000010100000000111100011110011011011010000000000000000
000001000000000000000111000111101010111111110100000000
000000100100000011000100001111111000111110110000000100
000000000000011001000111100101111000101011110100100000
000000000000001011000110011011101000100011110000000000
000000000000011000000110001001011100101011010000000000
000000000000001011000000000011111011001011010000000000
000100000100000111000110011001101101110000010000000000
000100000110000000100010001001101100010000000000000000

.ramt_tile 19 8
000000000000000000000000000101111110001000
000000000000000000000000000000010000000000
011000000000001000000111110111111100001000
000000000001001111000011100000110000000000
010000000000001000000111100101011110000000
110010000000001111000100000000010000000100
000001000000001001100000000111111100000000
000010000000000111100000000000010000000100
000000000110000000000000000011111110001000
000000000110000000000000001111010000000000
000000000000001111000110010001111100010000
000000000001011011000110011111010000000000
000000000000000000000110011001111110000010
000000000000000000000110010101110000000000
110001001110000011100011111001111100000100
010010000000000000100110011011110000000000

.logic_tile 20 8
000010100000001000000000010111100000000000000100000000
000000001110000111000011100000100000000001000000000010
011000001100000111000110000000011011000100000000000000
000000000000001011000000001011011101000010000001000000
000010100000000000000110011000001011010000000000000000
000000001010001001000011111011001111010100000001000000
000000000000101111100111001001000000000000100000000000
000000000000010001000100000111101011000010000000000000
000000000000000000000010010111011001101111000000000000
000000000000010000000111001111101000010110100000000000
000000000000000000000011111001101101100000110000000000
000000000000000000000111011011011010110000100000000000
000000000100000000000111110000011000000100000000000000
000000001010000000000011001101011000000000000001000000
110000000000001000000010100111011011101111000000000000
100000000000101011000010001101101110101001010000000000

.logic_tile 21 8
000000000011000001000010011000000001000000100000000100
000000000000100000100110001101001000000010100000000000
011000000000100000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000000111000010000101001111000000100000000000
000000000001000111100000000000011101000001000000000000
000000001101000000000111010111011101101100000000000000
000000000000000000000110001111101111110100000000000000
000010100000000111100000000001011111100011110000000000
000001000000000000100010101111011110101001010000000000
000000000100101000000000001111001000111111110110000000
000000000000000001000010001101011100111101110000000000
000000000000000101000011110111001011100011110000000000
000000000110000001000111111101001110010110100000000000
000000001100000001000000000011001010010100000010000000
000000000000000000100010010000101001100000000000000000

.logic_tile 22 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011000100010101000000110000000000000000000100100000000
000001000000000001000000000000001110000000000000000000
110010000001001000000110010001100000000000000100000000
110000000000101111000010000000100000000001000000000000
000000000001000001100000000000000000000000100100000000
000010001010010000000000000000001011000000000000000000
001010100000000000000000000000001010000100000100000000
000001000000000000000000000000000000000000000000000000
000000001110100000000000000101000000000000000100000000
000000000001000000000000000000100000000001000000000000
000000000000001000000010001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
110000000000100000000000011000000000000000000100000000
100010000001000000000010001111000000000010000000000000

.logic_tile 23 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011001000000000000000000001001111010001001000010000000
000000100000000000000010111111100000001110000000000000
010000000000000000000000000111100001000000100000000000
010000000000000000000000000000101001000001010011000000
000000000000000101000000000000011010000010000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110100000000001000010000000000000
000000000000000000000000000000001111000000000000000000
000000000001010000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000011110000010000100000000
000000001110000000000010001111010000000000000000000000

.logic_tile 24 8
000000000000000000000000011011011011100000000000000000
000000000000000000000010100111111111000000000000000000
011000100000100101000010101000000000000010000000000000
000001000001010000100110111101000000000000000000000000
010000000000000000000000000000000001000010000000000000
010000000000000000000000000000001111000000000000000000
000010100000000111000000010001111010000010000100000000
000001000000001101000010000000100000000000000000000000
000000000000000000000110000000000001000010000000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000001000011010000010000100000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000011001000010000100000000
000010100000000000000000000000001010000000000000000000
000000000000000001100110001101100000000010000100000000
000000000000000000000000000101000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000010111011101000000000000000000
000000000000000000000010000000111011000000010010000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001100000010111011100000000000000000000
000000000000000000000010100000111100000000010000000000
000000000000000000000111100011111010010100000100000000
000000000000000000000000000101011101010100100000000000
010000000000000111000000000101011110000000000000000000
100000000000000000000000000000100000001000000001000000

.logic_tile 2 9
000000100000000111000000010101001011000010000000000000
000001000000000000000010011001011011000000000000000000
011000000000101000000011110000000000000000000110000000
000000000001011101000010100001000000000010001000000000
010000000100000001100111000101111111111111000000000000
110010000000001101000110100101111001010110000000000000
000000000000000000000010100111100000000000000100000000
000000000000000111000110100000000000000001001000000001
000000001010000011100000001111001111010000000000000001
000000000000000000000000001101101000110000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000001000000000
000000001011101111000000000011000000000000000100000000
000000000000101011000010010000000000000001001000000000
010000000000000001000000010111000001000001010000000111
100000000000000000100010001111001001000001110010100111

.logic_tile 3 9
000000000000000101000110100001101000110110100000000000
000000000000000000100000000011111101110100010000000000
011000000000000101000110000101101110000000000100000000
000000000000000000100010010000000000001000000000000001
110000001110001001100010100101101110000100000000000000
110000000000000101100000000101001011000000000000000100
000010000000000101100010100000011110010100000000000000
000001000110000101000000001001001101000100000010000000
000000000000001011100110011001001011100000000000000000
000000000000001011100110101111001101000000000000100000
000000000000000000000010010001101101000110100000000000
000000000000001101000110000011101101001111110000000000
000000000000001001100011101001111001000010000000000000
000000000000000001000100001101011100000000000000000000
010000000000110001100110001000001100000000000100000000
100000000101010000000100001001010000000100000000000000

.logic_tile 4 9
000000000001011000000110000000000000000000100100000000
000000001011001111000011110000001111000000001000000000
011000000000000011000110100011001010010111100000000000
000000000000100101000000001111001101001011100000000000
110001101110010111100011101000000000000000000100000000
010001000010100000100100000111000000000010001000000000
000000000001011111000110101001001011010111100000000000
000000000000101011000010111001011100000111010000000000
000010000000001000000011111101111001000010110000000000
000000000110001011000011101011001000000011110000000100
000000000000010111000000010111101110001000000000000000
000000000000000000000011011001001110010100000010000000
000000000001010001100010110101111111100000010000000000
000000000000000111000010001001111111010000010000000010
010000000000000101000111010101111010000000000001000000
100000000000000000000011110000101111001000000000000000

.logic_tile 5 9
000010000001000111000111100111101111000110100000000000
000000001110110000100010000111101011001111110010000000
011000001100001111000000010000001010000110100000000000
000000000000001111100010110000011011000000000000000011
010000000000010111100110011001001111000111010000000000
010000000000000000100010001001001000101011010000000000
000000000000000111000010001101001101010111100000000000
000000000100000000000100000001011111001011100000000000
000000000100001000000111101111101111010111100000000000
000000000000001011000010010101101110001011100000000000
000010000000000000000010010011111100000001000010000000
000001000000001001000111111011101111000110000000000000
000001000000000001100011110000001000010000100100000001
000010000000001001100011111111011100010100000000000010
000000001000100011100111100111011111010000100100000000
000000000001010000100010000000111101101000000000100100

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000001000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000010000000010000111001100000110000010000000
000000000000100000000100000000010000000001000000000000
011000000001000111000000010000001110000100000100000000
000000001010101001000010010000000000000000000000100010
000000000000100111000010111111001001101011110100000000
000000000001000000100011101001111111110111110010000000
000000000000100001100110010011000000000000000100000001
000000100000010000100111110000000000000001000000000000
000000000000001111100011101011111111111011110100000000
000000100000000101000100001011101010110011110010000000
000000000000000111000011100111101011111110110101000000
000000001100000000100010011111011011111110100000000100
000000100100000101100000001101011001111011110101000000
000001000000001111000010001011101011110011110010000000
000010100000000001000011101101011000111110110010000000
000000000001000001100100000011001100110110110010100000

.logic_tile 8 9
000010000000101011100010010111111000101011110000000000
000000000100001011000011101001001100111011110001000000
011000000000001111100011101001111100111111110010000000
000000000000000011000111000011101010101101010000000000
000000000000000101000010101000001110000110000000000000
000000000000001111000010010111001000000010100001000000
000000000000000000000111000011011011111000000000000010
000000000000000000010100001111111001110110100010100000
000000100000001001000000011001011110111110110101000000
000000000000001111000010001111011011111001110000000100
000000100000000101000111100000011000010000100010000000
000001001010001011000010001111001011010100000000000000
000000000000100000000111000111111100111011110100000000
000010001101011111000110001111111010110011110000000000
000100000000100111100111010000011100010000000000000000
000000100000011111100011011001011100010010100001000000

.logic_tile 9 9
000000000010100111100000010101001100101000010000000000
000000001001010101100011001111111010001000000000000000
011000000000000101000111001011101110101111010101000000
000000000000000000000100000001001111111111100000000000
000000000001001111000000001000011001010110100100000000
000000000000101111100011101101011101000110100010000000
000000000000101001000010000101011110000010100000000000
000000100001011111000000000000001010001001000000000001
000000000000100001000010010011011111000111000000000000
000000000000000000000010001001011010000011000000000000
000010100000100000000111000001001111101111010100000001
000001000111000001000111110001001101111111010010000000
000000000000000001000010010111101010001001000001000000
000000000000000000100011111011010000000101000000000000
000000000110000111000000000111001011100000010000100000
000000001110001011100011001011101010100000100000000000

.logic_tile 10 9
000001001000000000000000010011111010000111000000000000
000000100000000000000010111111110000000001000000000000
011000100000000000000111000000000001000000100100000000
000011100000000111000100000000001001000000000000000010
110000000000000000000000001000000000000000000100000100
000000000000101001000000000001000000000010000000000000
000000000001001000000000000011001111001011100000000000
000000001110100001000011111011001110101011010001000000
000100000000001000000011010011101110000010100010000000
000000000000000001000110110000111001001001000000000000
000000100000000000000010000011111111101001000000000000
000001000000000001000000000101011010111101000000000001
000001000000101111100111100000000000000000100100000000
000010000010000001000010000000001101000000000000000000
000010000000001000000010001011111110101001000000000001
000000000000000101000000000111011110111101000000100000

.logic_tile 11 9
000000000000100000000000001101111100011110100000100000
000000000000000000000010110011111110011101000000000000
011001000110101001100010100101011000000001000100000000
000000000000011111100110111011010000000111000000000000
010000001010000101000000001000001010010100100100100000
100000000000000000100010100101011010000100000001000000
000000000001001101000110101111101111101001010000000010
000000000000101011100010010101001101101110000000000000
000000000110000000000110000000011111010000100100000000
000000000000000000000000000101001011000010100000000000
000000000000011111000110001111001010000101000100100000
000000001110001111100000001001100000001001000001000100
000000000001001001100111100000011000010100100100000100
000000000000000111000100001001001010000100000000000010
010010000001010001000000001001100000000010100000000000
100001000001010001000000000011001110000010010000000000

.logic_tile 12 9
000000001100010001100110101001000000000001100100000000
000010000001100000000100001101001110000001010001000000
011100000000000111000000001011011010101001000000000000
000100000110000000100000000011001001111110000001000100
010010100000000000000010001011101101110000010010000010
100001000001010000000011100111001010111001010000000100
000010101100000111000111110111011111110110000000000000
000000000001010000000011011101111000111111000001000000
000000000000001011100010100000011101000110000000000000
000000000000000001100100001101011100000010100000000000
000000000000011001000011110000001111010100100100000000
000001000001000011000111001011001011000000100010000000
000000000001000101000011101011111111101001010000000100
000000001010000000100000000101011111011101000010000000
010000001100000101100110110011111111010110000000000010
100000000000000000000011010011101000111111000000000000

.logic_tile 13 9
000010100010101011100111100011001011101001000100000001
000000000000001011000000000101001100011101000000100000
011000000000000101000111001101000001000010000000000000
000010000000000000000100000011101110000011010000000000
110011000011000001000011101001101010000110000000000010
100000000000110101000110001101111100000111000000000000
000100000000001011100111000011101011111000100100000000
000100000001010011100011100001001010010100100000000001
000000000001011001000000000001111011101101010100000000
000000000000111111000000000101011100001100000000000001
000010001000000111000010000101011110000010000000000000
000000000000000001100000001001100000001011000000000000
000000000001010000000000001111111110001101000000000000
000000001100000000000000000101010000001000000000000000
010010000000000111100000000001001011000110100000000000
000000001010001111000010110000011101001000000000000000

.logic_tile 14 9
000000000000000011000010000001111010000110100000000000
000000000000001001100010010000011010001000000000000000
011010000000000011000111100001011010001000000110000000
000000001110000000100000001001010000001110000000100000
010000000000010111100111101111011100001111110000000000
010000000010000111000010010111011011001001010000000001
000000001010100001000011010111001111010111100000000000
000000000111000000100011100011101001000111010001000000
000001001010000011000000011101000000000000010000000000
000000100000000011100011110011101101000001110000000010
000000100110000000000010000011111011010100000000000000
000010100100000001000000000000001000100000010000100000
000000000000101001000011000101011000000110100001000000
000000000000010101000100000111011100001111110000000000
000010000001010111000011000011111110001101000000000000
000000000000000000100000000001010000000100000000000000

.logic_tile 15 9
000000000000000000000010100000001111000110100001000000
000000000000001101000100001101001001000100000000000000
011000100000001001100011010000011110000100100000000000
000000000000001011000011100000011001000000000000000000
110000000000000111000111101000011011010000100000000000
110000000100000111000100000001001100010100000000000000
000000000000100011100011100001011111000010000000000000
000000000000011011100000000011001000001000000000000000
000000000000100001100000010000011111000110000100000000
000000000000000000000011100101001011000010100000000010
000000100000100000000000000111011100000100000000000000
000011000101001111000010110000010000000001000010000000
000000000000101001000011001001100001000001110000000000
000000000000010111100000000001101010000000010000000000
000000000010111111100010000011000000000010100000000000
000000000111010001000000000101101110000001100000000010

.logic_tile 16 9
000010000000001000000010100101100000000011000100000000
000011000000001111000110101111100000000010000000000000
011000000000001000000110010000011010000100000000000000
000000001000000111000011100111010000000010000010000000
000001000001010101100000001000001100000100000000000000
000000000010000000000010111011000000000010000000000000
000000000001000000000011110001111100100001010000000000
000000000000101101000110001011001011010000000000000001
000100000010010001000010001011001001101001000000000000
000000000001010000100100001001111100100000000000000001
000001000000100000000011101111111100100000010000000000
000010100000010001000010111011101101010000010000000000
000000001011010000000010000001111110000000000000000000
000000001100100111000100001001101010010110000000000000
000000000000001000000111000001011101100001010000000000
000000101010001011000000001011001010010000000000000000

.logic_tile 17 9
000000000000000101000111101011011010110010110000000000
000000000100000101000100001001101010010010110000000000
011000100001011111000011111011101111111000000000000000
000000000000000111000011110001111111100000000000000000
000000000111011001000011110001101001100000010000000000
000000000001000001000010001111011111010100000000000000
000000100000000000000010010011001110001000000000000000
000001000110001111000111110101101011000110000010000000
000100001000001000000111110011111100000000110000000000
000000000000001011000011100111101000000000100000000000
000000100000001111100011100011101010110110110110000000
000001000000000001000010111111011110110110100000000000
000000000000010001000111001001000001000011110100000000
000010100000001001100110001101001000000010110001000000
000000001100000000000010111011001011111110000000000000
000010100001010000000110101101001001011110000000000000

.logic_tile 18 9
000000000001001111100000000001100001000000001000000000
000000000100001111100000000000001000000000000000000000
000001000000000001000000000011101000001100111000000000
000000100000000111100010010000101110110011000000000000
000000000010000000000000000011001000001100111000000000
000000000110000111000010010000101111110011000001000000
000001000110000000000000000001101000001100111000000000
000010000110000000000000000000101011110011000001000000
000000000000000000000011100101001001001100111000000000
000000000100000000000100000000001100110011000001000000
000000100000000000000010000001001000001100111000000000
000001000001000001000110000000001111110011000000000000
000000000001011000000111010011101001001100111000000000
000001000110000111000111100000101111110011000000000000
000000001000000111100111000111101000001100111010000000
000000000000000000100100000000001000110011000000000000

.ramb_tile 19 9
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100001000000000000000000000000000000
000001001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000001010101000011100001011001111011110100000000
000000000000100000100110010101001000111111110001000000
011000101100001101000000000001000001000000010000000000
000001000000000111000000001111101101000000000000000000
000011000001001001100011110011000000000010100100000000
000010001110101011000111010000101100000000010001000000
000000000000000101000000000011001110010110000100000000
000000001011010000100011100000101011101001010001000000
000010100001001000000111111101111110001111000110000000
000001000000100101000111000011100000001110000000000000
000000000000000011000110100101101010000110100000000000
000000000010000111000000000101011110010110100000000000
000000000000000101100111111111001000100010110000000000
000000000000000111000011011111011111110010100000000000
000010000000101001100011111111100001000010110100100000
000011100001010101000010001111001100000011110000000000

.logic_tile 21 9
000000000001010000000010110101101101100100000000000000
000010000000001111000011101111101110101000000000000000
011000000001000101000111001111100001000000010000000000
000000000000001001100100000001001100000000110000000000
000000000000010111000000001001101001111011110100000000
000010000000100000000000000001111010111111110001000000
000100100000000001100000000111100001000000010000000000
000101000000000000000010110011001111000000000000000000
000000001000001011100111000011111111000000000000000000
000000001100000101100000000000011110101000010000000000
000000000000000111000110101111101110001000000000000000
000000000000000000000000000001000000000000000000000000
000000100010010011100010000000011100010010100100000000
000010000000000000100100000011011001010110100010000000
000000000000000001000000010001001010000010000000000000
000000000000000000000010100000001101100001010000000000

.logic_tile 22 9
000000000000000111000000001011100001000000110000000000
000000000000000000000010111101101100000000010000000000
000010000000000101000000001001101101010000110000000000
000000000100000000100011101111111010000000010000000000
000010000001010101000000000001101100000000100000000000
000000001100000000100000000000011010101000010000000000
000000000000001000000010010111101100101111000000000000
000000000000001111000111101111101000101001010000000000
000000000000001000000010010000000000000000000000000000
000000000000001011000110000000000000000000000000000000
000010000000010000010010000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000000000000110000101101100001010000000000000
000000000000000000000010011001110000001001000000000000
000000001110101000000011001111011100101001010000000000
000010100001011011000110100111111000100001000000000000

.logic_tile 23 9
000000000000001000000010100111001000001100110000000000
000000000000001001000010100000010000110011000000000000
011010001110000000000010100000001100000010000100000000
000000000000000000000000001011010000000000000000000000
010000000000001000000000000000001100000010000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000110000000011100000010000000000000
000000000000001101000000000000000000000000000000000000
000010000000000001100010010011000000000010000100000000
000001000000000000000010100000101111000000000000000000
000000000000001000000000000000000000000010000100000000
000000000000000001010000000101001101000000000000000000
000000000000001000000110101101100000000011100011100111
000000000000000011000000001101001000000011110011100111
000000000000000001100000000111111101100000000000000000
000000000000000000000000000011001001000000000000000000

.logic_tile 24 9
000000000000000101000000010000000000000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000000001000000000101100001000000001000000000
000000000000000101100000000000001110000000000000000000
000000000000000000000110100001101000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000001000000000101001001001100111000000000
000000000000000000100000000000101000110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000001100000000101101000001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000000000110000011101001001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000011000000000000001101001001100111000000000
000000001010001001000000000000001000110011000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000110010000000000000000000000000000
000000001010000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001011000000001000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001001000000000010001000000000
010000000000000000000000000011101100000100000000000000
100000000000000000000000001001110000001100000000000000

.logic_tile 2 10
000000000001011000000110100000001000000000000100000000
000000000000000001000010110001010000000100000000000000
011010000000001011100110111111000001000001000000000000
000000000000000111000010101001001111000010100000000001
010000000001000000000111001001101100010111100000000000
110000000010101001000010101101001000000111010000000000
000000000000000000000010001011111001010111110000000000
000000000000000000000111111101011101101111010000000000
000001000000000011100000000111100001000000000100000000
000000000100001101100000000000001001000000010000000000
000000000000000000000011101001100000000000000000000001
000000000000000111000100000111100000000010000000000000
000000100000000001000000001101001010100000010000000000
000000000010000000000000000001101100000000010000000000
010000000000001000000110000001011110000000000100000000
100000000000000001000010000000110000001000000000000000

.logic_tile 3 10
000000001100001001000010000000011000000100000000000000
000000000000001001100100000000001000000000000010000000
011000000000101001100110000011101010000010000000000000
000000000001010101000000000101001000000000000000000000
110000000000100101000110100000001011010100000000000000
010000000000011101000010111111011110000100000000000000
000000000000000001000111001011101011001000000000000000
000000000000000011000100001001111101010100000000000010
000010100001000000000000010000001111010100000000000000
000000001010101101000011010011011011000100000010000000
000000000000001001100111000001000001000000000100000000
000000000000001011100110010000001000000000010000000000
000000000000000000000010011111111100101001000000000000
000000000000000000000010000101001010000000000000000000
010000000000001111000000001001101110010111100000000000
100000000000000011100000000101011001001011100000000000

.logic_tile 4 10
000000000000000001100111001001011100001001010000000000
000000000110001001000010110001001111000000000010000000
011010100000001101100110011111101010010111100000000000
000000000000000001000011110001101110000111010000000000
000010100000000111100110000101111011111101010010000000
000010000000000101100011101101011001111110110010000000
000000000000001111000111011000001110010000000000000000
000000001100001011000111101011001001000000000000000000
000100000001000001000111111111101010000110100000000000
000100000000101001000110000101101000001111110000000000
000000001000000011100111010001011100100001010001000000
000000000000000111000110001101111100101001010000000000
000000000000001001100110101001101100000000100010000000
000000000000001011100000001101111100101000010000000000
110100000000000000000011100011000000000000000100000000
010100000000000000000010000000100000000001000000000001

.logic_tile 5 10
000000000000000000000011110111101010010000000010000000
000000000000000000000111101101011100100001010000000000
011010100100000000000111100111000000000000000100000000
000000000100000101000100000000000000000001000010000001
110000000001000101000111100001101011000000100000000000
000000000000101001100111101101111110101000010010000000
000000000001010000000111100001011100000001010010000000
000000000000000000000100001111101001000010010000000000
000000100000000000000010100011100001000010100000000000
000011101000101101000000000000101000000001000000000001
000001000000000111110111100011111110010000100000000000
000010000000000001000000001001011101010100000000000100
000000000001110001000000000011101010010000000000000000
000000000000000000000010101101011010100001010011000000
000010100000000001000011100011111010010000000001000100
000001000000000001000100000101011001010110000001000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000
000000000001110000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 10
000000000000000000000110001011011100001001000001000000
000000100000001111000011110101101100001010000000000000
011010000000001111000111100000000001000000100100000000
000000000000000001000100000000001101000000000001000000
000000000001000000000000000101100000000000000100000000
000000001000100000000000000000000000000001000000000000
000010000110000011100000010111111100000010000000000000
000010101010001101000011111111100000001001000000000100
000000000000011000000111100101111000010111100000000000
000000000000101011000000001001101000001011100000000000
000000100100000011000110000011001111010000000001000000
000000000000000101100000000111001100010110000000000000
000000000001010001100000000001000000000000000100000000
000000001000100111000010100000100000000001000000000000
000000000000000000000010001001100000000010000000000000
000001000111000000000000001001000000000011000000000001

.logic_tile 8 10
000000000100110000000000001101101011100000010000100000
000000000000000111000010110001101100010000010000000000
011010000000001000000011100001001110100000000010000000
000000000000001101000010110101011100111000000000000000
000000000110101000000000010101111001100110010000000000
000000000001011111000010001001011110011000110000000000
000010000001010001100111000011000000000000000100000000
000000000000101101000110100000100000000001000001000100
000010100000100011100000001111011101100000000000000010
000001000000010000000011111101001111000000000000000000
000001001100001001000011001111011000110111110000000000
000000100000000111000100001111011011111111110000000000
000010100000000101000011000111111100000010000000000000
000011000000001111100100000000010000001000000000000000
010010100100000011000010011111011000101001000000000100
110000000000101101000010001101101010100000000000000000

.logic_tile 9 10
000000000001011001100111000011111001000010100000000000
000010000000001011100100000000101101001001000001000000
011110001110001111100000001001111010111110110100000010
000000001110001011100010010101001110111101010010100000
110111101000000011100000011111001010101011110100000110
100000000000000111100010010101001000110111110001000000
000000000000010111000010000101111010101011110100000110
000000000000100101000011100111011000111011110001000000
000010000001010011000010000011001001111110110100000100
000001100100100000000000000101011010110110110000000000
000000001100000000000010000111111001010111100000000000
000000000001000000000110011111111111000111010000000000
000000000000100000000010010111011011111011110100000010
000010000000001001000011011111011010110011110001000000
010010100000000000000010000101101010101111010100000000
000000001100000000000011101101001101111111010000000001

.logic_tile 10 10
000000000000100000000110000111100000000000001000000000
000000000010000000000100000000101100000000000000000000
000000000000001011100000010111001001001100111010000000
000000101110000111000011100000001000110011000000000000
000001000110000000000000000101101001001100111000000000
000000100001000000000000000000001001110011000000000100
000000000110001000000000000111001001001100111000000000
000000000000000011000010100000101011110011000000000000
000001000000001000000000010011101001001100111000000000
000010000000001001000011100000101000110011000000000000
000000000000000111000011100011101001001100111000000000
000010100000000001100110000000001110110011000000000000
000000000000000111100011100001001001001100111000000000
000000100000010000000100000000101101110011000000000000
000000001111001000000000000011001001001100111000000000
000000000100101111000010000000101100110011000000000000

.logic_tile 11 10
000000000000011000000000000101000000000001100100100000
000000000110000111000000001011101010000010100001000000
011010001000101111000111111111000001000001010000000000
000001000000010101000010101101101001000000010001000100
010000001011100001100110101011011000010110110000000000
100000000101110000000010110001101000100010110000000000
000100001100100101100110110001001011001111110000000000
000000000000000111000011110011011000001001010000000000
000000000001000111000011111001111010001011100000000000
000010000000111101000010101111001100010111100000000010
000000100000000111100011101111111011001111110000000000
000001000000000000000000000111101000001001010000000000
000000000100000000000111100001111101001011100000000000
000000001010000000000000000001011001010111100000000000
010100001010000000000111001111111011000111010000000000
100000100001001001000000000001111100101011010000000000

.logic_tile 12 10
000000000000001101100011110011000000000000000100000010
000010100000000101000111110000100000000001000000000100
011001000000000011100111101011111000111110100000000000
000000100000000101100100001111001010101110000001000000
010000001010000000000000010101011011101001110000100001
100001000000000011000011100001101110100000110000000000
000000000000000011000000000011101001000110000000000011
000000100100000101100000000000111000000001010000000000
000000000001010101100110010001101101010111110000000100
000000000010100000000110111011101010010111100000000000
000010100011001000000000000111000000000000000100000011
000000000110001111000010010000100000000001000000000000
000000001010000000000011100001011111010000100100000000
000010100000000000000100000000001111000001010000000000
010010100010000111100110100000000000000000100100000000
100000000111000001000011000000001001000000000010000010

.logic_tile 13 10
000110000000001101000011110001011000101001000000000001
000011101011011001000111111111111000111101000000000001
011010100010000011000111110000000000000000000000000000
000000000000000000100110100101001100000000100000000000
010011000000001101000111110111101011010110000000000000
000010000001010101000111111101111010111111000001000000
000000000001101111000000010101101011001111110010000000
000000000000100111100010100001011011000110100000000000
000010000000000011100010101001101000101101010010000000
000010001010000000000100001011111001101100000000000000
000000000000000000000000000111111101111111000110100001
000000000010001101000010111111001000111111010011100010
000010000000100000000010101011011010010110110000000000
000001000000000000000110000101101000010001110000100000
000000000000000001100000001101011000111000110000000000
000000000000000000000010111001011001010100100000000101

.logic_tile 14 10
000000000101000000000000000011011001010000000100000000
000000000000000000000000000000111010101001000011000000
011001000000000111100011010111000000000010000010000000
000000000000000000000110000000100000000000000000000000
110000000001000000000000001000000000000010000010000000
010010100001100000000000001001000000000000000000000000
000000000000000001000000010011000000000010000000000000
000000001000000000100011010000000000000000000010000000
000000000000100000000110000111000000000010000000000000
000000000001000101000111010000000000000000000000000010
000000000000101000000111001011111010001001000101000000
000001001011001001000000001101000000000101000010000000
000000100000001000000110100001111101000100000100000000
000000000000000101000000000000011010101000010010000011
000100000000000000000000000000000001000010000001000000
000001000000000101000000000000001110000000000000000000

.logic_tile 15 10
000010101011001001100010100001101101010000000100000000
000001000110101111100111010000001110101001000011000010
011000000110000111100011111001111000100010000000000000
000000000000001101100011011001101111001000100000000000
110000000000000111000010110111111100010110000000000000
010000001010000000100010010000011000000001000000000010
000000000000001101100010100101011111010000000110000001
000000000000000001000100000000001100100001010010000000
000000000001000111100111011111011111110011000000000000
000000000000100000100011010011011010000000000000000000
000000101001001111100111001111101110001000000000000010
000001000100000011000100000101101000000000000000000000
000001000100000001100000000011000001000001010110000000
000000101110000001000010011001101110000001100000000010
000001100000101011100110000101101010000100000000000000
000011100001001111000010011101111001000000000000000000

.logic_tile 16 10
000000000100000000000000000111000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000100110001111000000000001101001001100111000000000
000001000001001111000000000000001111110011000000000001
000000000000000000000000000101101001001100111000000000
000000000000000000000011000000101101110011000000000000
000001100000000001000011110111001000001100111000000000
000001000110000000100111010000001011110011000000000000
000010000100000111000000000111001001001100111000000000
000000000001000000100000000000101011110011000000000000
000000000010001000000000000101101001001100111010000000
000010100000000011010011110000001000110011000000000000
000000000000010001000111110011001000001100111000000000
000000001010000001000111110000001111110011000000000000
000000000000001000000111110011101001001100111000000000
000000000000001111000111110000001110110011000000000000

.logic_tile 17 10
000010100001011000000011000011001011100000010000000000
000001000110100111000000000111001001010000010010000000
000000000000000111100000000001101110100000010000000000
000000000000000000000011100101111101101000000010000000
000000100000101001000111101011111010101000010000000000
000011000000011011000100001001111011000000100010000000
000000100000000000000010111011111010000100000000000000
000000000100001001000011110101111111010100000010000000
000000100111000101100010100111101000001001000000000100
000000001110100000000100000001110000000010000000000000
000000000000000101100010111111101011101001010000000000
000000000110001001000110000101101000100001000010000000
000000000000100101000110111101111101100000010000000000
000000001110010000100010011001101110010100000000000000
000100000000000101000110001011101011101011010000000000
000000000000001111100011110111001000001011010000000000

.logic_tile 18 10
000000000110100000000011000101101000001100111000000000
000000000100010111000111000000101011110011000010010000
000110100000000111000000010001001001001100111000000000
000100000000000000000011100000101111110011000000000000
000001000001010000000011110011101001001100111000000000
000010000000100000000111110000001001110011000000000000
000000001111000000000000010011001001001100111000000000
000000000000100000000011000000101000110011000000000000
000000100101010001000000000111101000001100111000000000
000001000010100111100010010000001100110011000010000000
000000100000000111000000000001001000001100111000000000
000001000000000111000000000000001011110011000000000000
000010100000010000000000000001001001001100111010000000
000001001101100000000000000000101111110011000000000000
000001000000000000000010010011101000001100111010000000
000010000000000001000011000000001100110011000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000001100001010000000000000000000000000000
000010101011010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000010000101111111000010001011011011001001010000000000
000000000000100001100110011111101001101001010000000000
011101000000100011100111101001101010111000000000000000
000000100001011111100111100001011110010000000000000000
000001000010001000000011100011001111000000100000000000
000000000000001111000111110111011011100000010000000000
000000000000011111000110000001000000000010100110000000
000000001000001111000011000000001010000000010000000000
000000000000001011100111111011111011010010100000000000
000000001110000111000111000111011100010000100000000000
000000000000000111100111100011011010101001000000000000
000000000000001111000100001101001000010000000000000000
000000000000000111100110100001011100101011110101000000
000000000000001111100011101001111111110111110000000000
000000001100100111000110101011011101111110000000000000
000000000001000000000011101001101111011110000000000000

.logic_tile 21 10
000010000000010101000110010011111110000110000100000000
000010000000100111100010000101110000001101000000000010
011000001101010000000000010001011100001001010000000000
000000000000000000000011011101011001010110100000000000
000000000000000001100010110111111101101111000000000000
000000000100010000000010101011001100110110100000000000
000010100000001101000000000001100000000000110000000000
000000000000000101100000000001101111000010110000000000
000000000000110000000110100011011010111111110100000000
000000000000010000000010011001101011111011110000000001
000000100000100001000110100101111000010000000000000000
000001000000010011000011110000011111100001010000000000
000000000000010000000000001001001111101111010000000000
000000000000100000000011101001011111011101000000000100
000000000000001101100010100111111000010010100000000000
000000000000100111000010010000011111100000000000000000

.logic_tile 22 10
000000000000000101000000001111011001010100000000000000
000000000000001101100000001001101100100100000000000100
000010000000000111100000010001011110001001000000000000
000000000000100000000010000001000000001010000000000000
000000000000010001100000001111100000000000100000000000
000000000110000000000000001111001000000001110000000000
000000001100000000000010100011101111001001000000000000
000000000000001101000100000111101010000001010000000000
000000000001010000000000011111011100001001000000000000
000000001100100000000010001011001010000010100001000000
000000000000001101010010000111101111000110100000000000
000010000000001111000111100000111110000000010000000000
000000000000010101000010000111011010001101000000100000
000000000000100001000110101011000000000100000000000000
000000000000000001000010100101100001000001110000000000
000000000000100001000100000111101101000000010000000000

.logic_tile 23 10
000000000000010000000000000000001111000010000100000000
000000000000101101000000000000011110000000000000000000
011000000000000101000000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
110000000000001000000000000000001010000010000000000000
010000000000000001000000000000000000000000000000000000
000000001100000001100000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000001000000000011101011101100000000000000000
000000000000000101000011010011001010000000000000000000
000000000000001101100000000011011110000010000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010001111010001001000000000000
000000000000000000000010100001010000001010000000000000
000000001111000001000000000000011010000010000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000010001101001001100111000000000
000000000000000000000010100000101100110011000000010000
011000000000000001100110100011101001001100111000000000
000000000000000000000000000000001101110011000000000000
110000000000000001100000000111001000001100111000000000
110000000000000000000000000000001001110011000000000000
000000000000000000000000010011101001001100110000000000
000000000000000000000010000000001011110011000000000000
000000000000000000000110000011000001000010000100000000
000000000000000000000000000000101101000000000000000000
000000000001010000000110000011101010000010000100000000
000000000000000001000011100000100000000000000000000000
000000000000000000000111000111100000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000001000000000001000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000001101111011101011010000000000
000000000000000000000000000001101110001011100000000000
011000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000101111010000000000100000000
000000000000000000000000000000100000001000000000000000
000000000000000000000000000001111110000000000110000000
000000000000000000000000000000000000001000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000010100000001110000100000100000000
000000001000000000000110010000000000000000001010000000
011000000000000111000010100000001110000000100000000000
000000000000000000100010100000011010000000000000000000
010000000000000000000000000000011000000100000100000000
010000000000000101000010000000000000000000001000000000
000000000000000000000110000000011010000000000000000000
000000000000000000000000001001011011000110100001000000
000001000000000000000000010001111110011111110000000000
000000100000000000000010000111011101000111110000100000
000001000001000101100111000011000001000000100000000000
000000000000100000000000000000101001000000000010000000
000000000000001011100110011011101111000000000000000000
000000000000000011100111011001011110010010100000000000
010000000001010111000000011000000000000000000100000000
100000000000000000100011011011000000000010001000000000

.logic_tile 3 11
000000000000000101100000000000000000000000000100000000
000000000000001101000010010001001100000000100000000100
011000000000000111100000000101101000010111100000000000
000000000000001101000010101111111000000111010000000000
010000000010100000000111110111101011010111100000000000
110000000000010101000111111011111110001011100000000000
000010100001001000000111110001001101000010000000000000
000000000000101011000010100101001100001001000000000000
000001000001011000000111001101111011100000000000100000
000010000000000001000010010001011001000000000000000000
000000000000000001100000010011100001000000000000000100
000000001010000000100010000000101000000001000000000000
000000100000000001100000000001111110000000000100000000
000001000000100000000010010000010000001000000000000000
010000000000000001000000010000001110000110100010000001
100000000000000000000010000000001101000000000000000000

.logic_tile 4 11
000000000011000011100000000000000000000000000100000000
000000000100001111000000000111000000000010000000000000
011000000000000000000110100101000000000010110010000000
000000000000000111000000000101101000000001010000000000
000000000000001111100010001000011011000110100000000000
000000000100000011000100001101001100000000000000000000
000000000000101000000010101101011110010000100010000000
000000000001010001000100000111011100010100000001100000
000000000001011111100000000000000001001100110001000000
000001001000011011100000000011001101110011000000000000
000000000000001101100000001001001011000001010000000000
000000000000001011000011010011001110000001100000100001
000000000010001001100000000111101111010000100000000100
000000000000000001000000000101001000101000000000100000
000010000000000000000110001000000000000000000100000000
000001000000001001000000001001000000000010000000000000

.logic_tile 5 11
000000000000001000000010001011111111010000000000100000
000000000000001111000100000001101111100001010000000100
011000000001011000000010000000000001000000100100000000
000000000000001111000100000000001111000000000000000000
000000100000000000000000000111101101001000000000100000
000001000000000000000000001111001000001110000001000001
000100000110000001100110111101111100000100000000000000
000100000000000101000011111101101111101000010001000000
000000000000000001100010001111111001010000100000000000
000000000100100000000000000001011110101000000001000001
000000000000000000000110100000000001000000100100000000
000000000000001001000000000000001010000000000000000000
000011000001010000000010110001001111010000000001000000
000010000000000000000011100001111010100001010000000000
000000000001010101100110010000000000000000100100000100
000000001110100111000011000000001101000000000000000000

.ramb_tile 6 11
000000000000000000000000000011111010000000
000000011000000000000011100000010000010000
011000000000000000000110010001011000000000
000000000001011111000111000000110000010000
110000000010000000000110000001111010000000
110000100000000000000100001101110000000000
000000100000001000000010010101111000000000
000000000000001111000111000111110000000000
000010000001000000000110101111111010000000
000000000010100000000010110011010000010000
000000001011000011100110111011011000000000
000000000000101001000011001011110000000000
000010100000000000000011101101111010000000
000000001000001001000100000111010000100000
010000000000001101100000000011111000000000
010000000000001001000000001011110000000000

.logic_tile 7 11
000010100110001101000111001001001011000010000000000000
000001000000000001100010101001011011000000000000000000
000010100000001000000110001011011101100010000000000000
000001000001001001000010101111101001001000100000000000
000000000000110101000010000011001011001000000000000000
000000000000000111100010100101001000011110100000000100
000000000000001111100010111101111000001001010000000000
000100000000001001000111011011001100000110010000100000
000000000001011101000000010001001101001001010000000100
000000000110100101000010001001101000001010100000000000
000000000000000000000110101011011000001001010000000100
000000001000001011000000001101001100001001100000000000
000000000001010000000000000000011100000000100010000010
000000001110110000000000000011011000000000000011000010
000000001100000000000000001101011010001100000000000100
000000000000000000000011010101111100101100010000000000

.logic_tile 8 11
000001000000001101000110100000011000000100000100000000
000000100000001101100000000000000000000000000000000000
011000000000001101100010111101011000010000000010000000
000000000000000111000111111001001101100001010000000000
000100000000000001000010100001000001000010000000000000
000000001000000000100000000000001101000000000000000000
000000000000100101000000000101100000000000000100000000
000010101011010101100000000000000000000001000000000000
000000100000010111000110000001011010000000000000000000
000011101110110000100000000000000000000001000000000000
000001001110000000000000010111001010001001000000000100
000000100000000000000010011111111100001010000000000000
000000100011000000000110011001011000110011000000000000
000001000000100000000011111001101000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000001000000000000000000001001000000000000000000

.logic_tile 9 11
000000000000001011100000000011111011110000010010000000
000000000000101011100010011011101001110110100001000000
011000000000000101000010000001001101101011110100000010
000000001100000000110111110101001000111011110001000001
110000100000000011000011111101011110111110110100000000
100000000000001111100111100111001000111001110010000001
000000000000001001000111100001001011000010100000000000
000000001100001111000000000001101111000011010000000000
000001100000001000000110001101001110101101010010000000
000001000000001101000011101001111011011100000000000100
000000000001110000000010001001011011000111000000000000
000000000001110000000000001111111001000011000000000000
000001000000000111000010001101001100111011110100000010
000000000000000000000011100101011000110011110010000100
010000000000000001100000011111001111001011100010000000
000000001010000001000011001011101010010111100000000000

.logic_tile 10 11
000000001100000000000111000011101001001100111000000000
000010000000100111000100000000101011110011000000010000
000001000000001011100010000001001001001100111000000000
000000000001010101000100000000001100110011000000100000
000000000000000000000000000111101001001100111000000000
000000101010000000000000000000001010110011000000000000
000010100000000111110010000111001000001100111000000000
000000000000000001100000000000101110110011000000000000
000000001100001000000000000101101001001100111000000000
000000000000001101000000000000001000110011000000000000
000001000000000001000010000011101001001100111000000000
000000100000000000100010110000101000110011000000000000
000100000000000111100010000001101000001100111000000000
000101000010000001100000000000101100110011000000000010
000100001111010000000000000111001000001100111000000000
000000000001000011000000000000001001110011000000000000

.logic_tile 11 11
000000000110001101000011100001001000000100000110100000
000000100000001011000010111101010000001101000000000010
011000000000000000000000000001000000000000100100000000
000001000111001111000010110001101010000010110011000000
010000000010000101000010110111101010001111110000000000
100010100001001111100110100111111000001001010000000000
000011101110000101000000010001111100010100100100000000
000010100000001101100011000000001000001000000001000000
000011100101001111100111000001001100000100000100000000
000010000000101111000000000101010000001101000010000100
000000000000000000000000000000011000000000100110000000
000000000000100001000000000011011000000110100000000000
000000101100000011000000000001011010000001000100000010
000001000000000000000000000011000000000111000001000000
010000000000000000000000010000011011010000100100000100
100000000000000000000011010001001011000010100000000010

.logic_tile 12 11
000000001000000000000000000000011100000100000100000001
000000100000001011000010100000010000000000000000000000
011000000000011001100000000011011010000001000100000000
000000000001001001100010110011000000001011000000000001
010001000000011000000111100000000000000000100110000010
100000000000001001000111100000001001000000000000000000
000000001100000101000010100000011110010000100110000000
000000000000000111100100000011011010000010100000000000
000000000000011001100000000001101010101000000000000000
000001000000000011100000000001011011011000000000000000
000010100110000000000011100111100000000001000100000000
000000000110000000000000000011001110000011010000000010
000011101000100000000000001000001101000100000110000000
000011000000011101000000000001001001000110100000000000
010100000001010001000010100000011011010000100110000000
100000001010000000000100000011011010000010100000100000

.logic_tile 13 11
000000000000000000000110000011000001000000001000000000
000000000000000000000100000000101010000000000000001000
000001000100001000000110010111000001000000001000000000
000000000000000011000111100000001010000000000000000000
000001000100010001100000010001000001000000001000000000
000000001010000000100010010000101001000000000000000000
000000000000001101000111000001100001000000001000000000
000010000000001001000100000000001001000000000000000000
000010001100000000000110100011100000000000001000000000
000001000000010000000010110000001010000000000000000000
000100000000100111000000000101100000000000001000000000
000000000000001101000000000000101110000000000000000000
000010000000001101000000010111000001000000001000000000
000000000000000011100010100000101100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000110000000000000000000101011000000000000000000

.logic_tile 14 11
000010000000000000000011100000001010000010000001000000
000001000000000000000100000000000000000000000000000000
011010100000100000000000010101100000000001010100000000
000000000001000000000010011001101110000010010010000000
110010000010000000000000000000001100000010000000000000
010011100000000101000000000000000000000000000000000100
000100000000000101000011000011100000000010000010000000
000000001010000000000100000000000000000000000010000000
000010100000000101000000010000000000000010000000000000
000000000100000000000011000000001110000000000010000000
000000100001000101100000001000000000000010000000000000
000000000000100101000000000011000000000000000010000000
000010100000100001100000000000000001000010000000000000
000000001110000001000000000000001010000000000010000000
000001000000100000000000000000011000000010000001000000
000010100001010000000000000000010000000000000000000000

.logic_tile 15 11
000000000001011111000000001101011100001101000110000100
000000000110101011100011100011010000000100000010000001
011000000001000000000000000101011001100010000000000000
000000001000001111000011110111001010000100010010000000
010000100101110101100011101001000000000010000000000010
010011000000100111000000001101001000000011100000100000
000000100000000000000011110011011100000100000000000000
000000000000000001000111110000010000000001000000000001
000001001000001000000110110011001011000000100110000010
000010001100000001000111000000101111101000010011000000
000000000000001001100111011000011000010000000110000000
000000001000001111000111100111011010010110000010000000
000100000001011000000000000000001100010010100000000000
000010000100101001000000001101011101000010000000100000
000000000000001000000011101000000001000000100001000000
000000000000000111000100000011001011000010000000000000

.logic_tile 16 11
000000000001000000000011100101101001001100111000000000
000000000100100111000000000000001000110011000010010000
000000000000000011100000000111001001001100111000000000
000001000000010011100000000000101110110011000000000000
000010001111000011100000000001001001001100111000000000
000001001011100000000011000000101111110011000000000000
000000000010001000000000010101001000001100111000000000
000000001110001111000011100000001110110011000000000000
000000100010010000000111110101101001001100111000000000
000011100010000000000011100000101100110011000010000000
000001000000001000000000010011101000001100111000000000
000010000000000011000011100000101011110011000000000000
000000000000001000000111000011001000001100111001000000
000000000001000111000100000000101101110011000000000000
000000000000001000000010000001001001001100111000000000
000000000000000111000100000000001000110011000000000000

.logic_tile 17 11
000010000000011001000000011111001110100000010000000000
000011000110110111000010100111101000010000010000000100
011000000000000000000000001000011101010110100100000000
000101000000000000000000001101001010010100100000000100
000001001001111111000000010011111110001100110000000000
000010000100110111100010010000010000110011000000000000
000100000000001000000110010101011100101001000000000000
000000000000000001000010000101011110010000000000000010
000100000010110000010111110111001010100000010000000000
000010000000101001000111110001011001010100000000000000
000000000000001111000011101000011110001100110000000000
000000000000001111100010111111011101110011000000000000
000010100101000001000000011000011110000000000000000000
000001001110100111000010001101001110010010100000000000
000000000000000001100111010011001101101111000000000000
000000000000001001000011010001011101010110100000000000

.logic_tile 18 11
000000000001010000000000010111001000001100111000000000
000010101000010000000011110000101111110011000000010000
000000000000000000000000010001001000001100111000000000
000000000000000111000010110000101011110011000001000000
000000000000110111100000000011001001001100111000000001
000000000000010000100011110000001001110011000000000000
000000000000000000000000000011101001001100111010000000
000000000000000000000011100000101100110011000000000000
000000100001110111000000000111001000001100111000000000
000001000000110000000011100000001101110011000000000000
000000001001010111000011100111101001001100111010000000
000000001010000000000110000000101111110011000000000000
000010100001010000000011000101101000001100111000000000
000000000100100001000010010000101010110011000010000000
000000000001010000000010000001101001001100111000000000
000000100000000000000111110000001101110011000001000000

.ramb_tile 19 11
000000000001010000000000000000000000000000
000000000100100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000100000000000000000000000000000
000011101010010000000000000000000000000000
000010001010100000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000010001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001001100010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000010000001000001100000011101111100001111000110000000
000011101110100000000011110101000000001101000000000000
011000000000000000000011100111111001101001000000000000
000000000000000011000000000011001110100000000000000000
000000000001000011000011100101001110100011110000000000
000010100000101111100011100011101110101001010000000000
000001000000001101000110000011101110000110100000000000
000000101000000001100100000000111101001000000010000000
000000001010011111000111111000001011010000000000000000
000000000000101111000110001101001100010000100000000000
000010000000000111100111000101001101010100000000000000
000000000000000101000110000001011001100000000000000000
000010000001000111000010000111111111100000010000000001
000000000000101111100000001101101110010000010000000000
000000000000001111100111111111101001101000010000000000
000000000010001011100111111011111110000100000000100000

.logic_tile 21 11
000010000000000000000110110001100000000011100000000000
000000000000000000000011101001101100000001000000000000
000000000001000000000111010101011100000000000000000000
000000000100100000000110000000111101000001000000000000
000010000001110000000110001101111000000110000000000000
000001000000010000000000000101110000001010000000000000
000100000000001111000000010000011101000100000000000000
000001000000000001100011100000001001000000000000000000
000000000000001000000011100001001111010000000000000000
000000000000000011000100000000101101101001000000000000
000000000001000000000000001001100000000010100000000000
000000000000001001000011100101101101000001100000000000
000010000010000000000000011111000000000010000000000000
000000000000001101000011011011101011000010100000000000
000000000001000000000000000011101010101111010000000000
000000000000100000000000001111111110101110000000000000

.logic_tile 22 11
000010000000001000000000000000011111010000000000000000
000000000000000101000000000001011100010110000000000000
000000001110001101100000010011111100001101000000000000
000000000110000101000010001101010000000100000000000000
000000000000000001100000011011001010000000100000100000
000000000000001101000010101001001101100000110000000000
000010000001000101000000000111011001010100000000000000
000000000000101101100000000000011000001001000000000110
000000000001010111100000001011100000000000010000000000
000000000000000000100010000101001010000010110000000000
000000001100000111100000000001011100001001000000000000
000000000000101001100010111101000000001010000000000000
000000000001010111100000000101111101010000000000000000
000000000000100000100000000000001110100001010000000000
000001000000000001100000000111111001010000000000000000
000100100000000000000011110000001100101001000000000000

.logic_tile 23 11
000010100000000000000011100011101011010000000000000000
000001000000000000000000000000011001101001000000000000
011010100000000000000010100001111010001000000000000000
000000000000001111000111111101000000001110000000000000
000000001011010000000010001001100000000000010000000000
000000000000100000000010111101101110000001110000000000
000100000000000101000011100000000000000000000000000000
000000000000000000100111110000000000000000000000000000
000001001010010000000000000001011110010100000000000000
000010000000100000000000000000111011100000010000000010
000000000000000001000000001101111110001000000000000000
000000000000100000100000001101000000001101000000000000
000010100000010001100000010000001110000010000100000000
000001000110100000000011110000010000000000000000000000
110000100000000101000000010000000000000000000000000000
100000000000100000100010000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000001100000000001001010010000100000000001
000000000000000000000000000111011100000000100000000000
011000000000000101000000000011111010000000000000000000
000000000000001001000000000000100000001000000000000000
110000000000000000000000001000011011000000000000000000
110000000110000000000010000001001101000100000000000100
000000000000000011100000000001111101000000000000000000
000000000000000101000000000000001000000000010000000100
000000000000001000000000000000011110000100000100000000
000000000100000101000000000000010000000000001000100000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000111000111100000000000000000000100000000
000000000000000000000100000111000000000010001000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 12
000000100000000101000000001011111110000110100000000000
000001000000000000000000001111101111001111110000000000
011000000000001000000010111101111110000010000000000000
000000000000000001000011001101001000000000000000000000
010000100000000101000111001111111100000010000000000000
110000001010000000100100000001001010000000000000000000
000000000000000101000110000001101110010000100000000000
000000000000000000000010110000011111000000010000000000
000000000000000000000110100000011001010000000100000000
000000000000000000000000000000011000000000000000000000
000000000000000001100011101000011000000100000000000100
000010100110000000100000001001000000000000000000000000
000000100010000000000111100011000001000000000000000000
000001000000000000000010100000101001000000010010000000
010000000000011001100111000000011010010000000100000000
100000000000001001000000000000011101000000000000000000

.logic_tile 3 12
000010000000000101000010100000001110000100000100000001
000010000000001111100000000000010000000000001000000000
011000000000010011100110001111001011010000100000000000
000000000000000000000010110001011001000000100001000000
110001000000000101100011101101111010000010000000000000
110000100100000101000000001101101101000000000000000000
000000000000000000000110100000001010000100000100000000
000000000000001101000010100000010000000000001000000000
000000000000000000000110000001001001100000000000000000
000000000110100001000010110101011001000000000000000000
000000000000000001000000000000011010000100000000000001
000000000000000000100000001011010000000000000000000000
000000000000000111000010010101011100010111100000000000
000000000000000000100010100001001100001011100000000000
010000000000000000000000011011011011010111100000000000
100000000000000000000011001111011100000111010000000000

.logic_tile 4 12
000000100001011000000111111101100000000001000000000000
000001000000000101000111110011101111000000010000000000
011010000001001111000111110000001010000100000100000000
000001000110101011100110100000010000000000000000000000
000010100000001001000010110001101100010000000000000010
000000000110000001000110001001001110010010100000000000
000000000000001011100000010011111110001000000000000000
000000000000001111000011011111111001001101000010000000
000000100001000001000010000101101110010000000001000100
000000000000110000100011111011011110100001010000000000
000000000000000000000000010101101011101111110100000000
000000000000001001000011001101001111001111110010000000
000100100000000001100011000011001011000000100000000000
000010001010000000000010010001101001000000110000000000
000000000001111011100010011001111111000000000000000000
000000000001111111100010001001001110000100000000000000

.logic_tile 5 12
000000000110100001100000001011101010000001010000000000
000000000001000000000010000011101110000010010001000000
011000000001100011100111110000000001000000100100000000
000000000001110000000011010000001000000000000000000000
000000000000001001100111100101100000000010000000000000
000000000100011111000000001011000000000011000000000001
000010000001011000000111000101001000000100000010000000
000000000000100001000100000001111111010100100000000000
000110000001000101100010001011011001000110100000000000
000000001000001001000110011011111001001111110000000000
000000000000001000000110000111001010010000100000000000
000000000000000101000010010101001100101000000000100100
000000001010000011100000000111011100001000000001000000
000000000000000000100011100011111011001110000000000000
000001000000010000000000000101100000000000000100000000
000000000000100000000000000000100000000001000000000000

.ramt_tile 6 12
000000000001010000000000000001101100000000
000000000000000000000010010000110000001000
011000000110010000000111010101001110000000
000000001101110000000111010000010000000000
110000100111100001000000001101001100000000
010001000001010000000010001101110000000000
000000000001010111100011101001101110000000
000000000000000111000011101101110000000000
000000001110001000000011101101101100000000
000000000010000111000011100111010000000000
000000000000000001000000001011001110100000
000000000000000000000000001111010000000000
000000000000000111100011100111001100000000
000010000000000000000010010111110000010000
010000000000000001000000001001001110000000
110000000000000000000010000011110000100000

.logic_tile 7 12
000010100000000000000000000011011011010000100000000000
000000000000000000000010010000001100101000000010000000
011010000000001000000000000000000000000000100100000000
000001001100000011000000000000001011000000000000000000
000000001010000000000000000000001100010000000000000000
000000000000000000000010101111001001010010100000000100
000100000000000000000010100000000000000000000100000000
000000000000000111000000001111000000000010000010000000
000010000001001101110000000000000000000000000100000001
000000000000000001000000000011000000000010000000000000
000001000000001001100000010011100000000000000101000000
000010000000100001010010000000100000000001000000000000
000000000000000000000110010011101101010000000000000000
000001001011010000000010000000001000100001010010000000
000011100110010000000000000000011010000100000100000000
000011100000000000000000000000010000000000000000000000

.logic_tile 8 12
000000000000000000000110110000000000000000000100000000
000000001001010000000010000011000000000010000000000100
011000000110001101100000010000011010010000000000100100
000000100001010101000011110000001101000000000001000100
000001000000001101100000000001101001000010000000000000
000000000100000111100011100011011000000000000000000000
000000000000000111100000011111101100101111110000000000
000000000000010000100010001101111010000110100000000000
000000001011011000000011101111101111010111100000000000
000000001010000001000111100111101001001011100000000000
000000000001000000000000000111000001000010100010000000
000000000110101111000010000000101110000001000000000000
000000100000000101000110000000001011010010100000000000
000001000110011111100010110101011101000010000000000000
110000000001011001000011000001001110000000000010000100
010000001000100001100011011111100000000001000011000100

.logic_tile 9 12
000000100001001000000000000000000000000000000100000000
000001001010001011000000000001000000000010000000000100
011010100000000000000000000000001110000010000000000000
000000101100100000000010010000000000000000000010000000
110101000000000101100000001011001011101001010000000001
000100100000000000100011101111111110100010110000000001
000000000001010011100000010011000000000000000100000000
000000000000000001000010100000000000000001000000000001
000000000000100000000011111111001111100000000000000000
000000000000010001000011111001101100000000000000000000
000010001010000111000000000000011010000100000100000000
000000000100000001000000000000000000000000000000000000
000000001000010101000011110011111011101001110000000101
000010100010000001100011001111011111010000110000000000
000000000000000111000111001101001101000110100000000000
000000000000001111100000000101011110001111110000000100

.logic_tile 10 12
000000001110001000000000000011101001001100111000000000
000001000000000111000010010000101010110011000000010100
000011000000000111000000000011101001001100111010000000
000011100000000000000000000000001100110011000000000000
000000100000000001000000000111001000001100111000000000
000000000111010000000011110000001010110011000000000000
000111100000000101100000000011101000001100111000000000
000011100000000001000000000000101100110011000000000000
000000000000100101100000000001101001001100111000000100
000000000000010000100000000000001111110011000000000000
000000000000000011000111100001001000001100111000000000
000000001100000001000110000000001011110011000000000000
000000000000001011000000000111101000001100111000000100
000000000100001001000000000000101001110011000000000000
000000000000010000000110100111001001001100111000000000
000000000000000000000110000000001010110011000000000000

.logic_tile 11 12
000001000100000000000110100001101100010110000000000000
000000100000000000000000000011111010111111000000000000
000000001010000001000110100011001110010010100000000000
000000000000001111100000001001001101110011110000000000
000001000010000111000000010111011011011110100000000000
000000100000000000100010100011101100101110000000000000
000000000000100101100000001011001110010110110000000000
000000000001001111000000000001011101010001110000000000
000000000000110000000111000101011101010010100000000000
000000100110000111000000000011111000110011110000000000
000000001000101001000111001011011111000111010000000000
000000001011011001100100000101011100010111100000000000
000000000000001111000110000011001111001011100000000000
000000000000101011000111000011101110101011010000000000
000000101010000001100110001011011011010110110000000000
000001100100001001100100000111001010010001110000000000

.logic_tile 12 12
000000000000100101000000001000000000000010000000000000
000000000001011001100010010001000000000000000010000000
011000001000000111100010100001011011110111110110000100
000010100110001101000100001101011011111001110001100001
010000000000100111100010101001001110111111010100000001
000000100100010000100110111101011011101111010011000010
000100100001111000000111000000000001000010000000000000
000001000000000001000110110000001001000000000010000000
000010100000000011100111011101111100110011110111000101
000000000110000000000111111101011001111011110000000000
000011100000100000000111101011001010011110100000000000
000010100111000001000100000111101110011101000000000000
000000000110000111000000010111001100001011100000000000
000010000001000001100010000101001110010111100000000000
000010101110001000000000000011101011011110100000000000
000000000000001011000000001011001000011101000000000000

.logic_tile 13 12
000000000000011001000000000001000000000000001000000000
000000001010101001100000000000001000000000000000010000
000001000000001000000110010101000001000000001000000000
000000100000001001000111110000001011000000000000000000
000000001010101001000110100101000000000000001000000000
000000100000010101000010010000101011000000000000000000
000000100000101001100000010001100000000000001000000000
000001000101001111100010010000001110000000000000000000
000000000100000000000000000101100001000000001000000000
000010000000000000000000000000001110000000000000000000
000010000000010000000000010011100001000000001000000000
000000000000100000000011010000101001000000000000000000
000001001110001000000000000111100001000000001000000000
000010101010000111000000000000101010000000000000000000
000010000000000101000000000001100000000000001000000000
000000000001000000100010010000101010000000000000000000

.logic_tile 14 12
000000000000000000000010010101000001000000001000000000
000000000100000000000111000000101110000000000000000000
000000100000001111000000000101101001001100111001000000
000001000000010011000000000000001110110011000000000000
000000000000001000000000000001001001001100111000000000
000000000001000011000010010000101101110011000000000100
000100000001001011100111100101101001001100111010000000
000000000000001111000100000000101101110011000000000000
000000100000000000000011100001101001001100111000000000
000010000001010000000111110000001100110011000000100000
000010100010000000000111010011001000001100111000000000
000000000000000111000011100000101010110011000000000010
000000000001010000000000000011001000001100111000000000
000000000000000000000000000000101001110011000001000000
000000000001010001000000000001101001001100111000000000
000010000000000001100000000000001010110011000001000000

.logic_tile 15 12
000000000001011000000000010000000000000010000000000000
000100000000001101000011011011000000000000000001000000
011000100000100011100011001000011110010000100110000000
000001000001010011000100000001011101010100000010000010
010000001011001000000000000001101010010000100110100001
010010100000101111000011010000001111101000000000000000
000000000000001011100111001001100001000001010110000000
000000000110011011100100000111001000000001100000000010
000010000000000000000011110001101111010000100110000101
000011000100000000000010000000001100101000000000000000
000000000000000000000000001000011010000110100000000000
000000000000000001000000001001011011000100000000000010
000000000110001000000011101111011010000111000000000000
000000001010011111000111101101000000000010000010000000
000000001011000000000111100001011010000010000000000000
000000001000101111000100001111000000000111000000100000

.logic_tile 16 12
000010000001100000000000000011001000001100111000000000
000001000110100000000010000000101001110011000000010000
000000001100000000000000000111101001001100111000000000
000000000000000000000000000000001101110011000000000001
000000001001001000000000000111101001001100111000000000
000000001101110101000000000000001101110011000001000000
000100000000000000000011110101101000001100111000000000
000000000000000000000111110000101111110011000010000000
000010000100010011100111100101101001001100111000000000
000101000000001101100100000000101100110011000000000000
000000000000000000000010010011001000001100111000000000
000000000000001101000111000000001100110011000000100000
000001100100100000000010110111101000001100111000000000
000001000000000000000111010000101111110011000000000000
000000000000000011100111010111101000001100111000000000
000000000000000111000111010000101010110011000000000001

.logic_tile 17 12
000000001000001000000000000000000000000000000100000000
000000100100001001000000000111000000000010000001000100
011000100000011000000000000011000000000000000100000000
000001000000000101000000000000100000000001000000000001
110000000000011000000010000000000000000000100100000010
110010100000100101000000000000001011000000000000000001
000100000001011000000011101001111111101000000000000000
000000000100001001000100000101001111100100000001000000
000000000000000101000000000101011111100000010000000000
000001000001010000100010000001011110100000100000000001
000000000001010101000000001111111111100000000000000100
000000000000001101100000001111101100111000000000000000
000001000100000001000011101111111111100001010000000000
000000001010000000000000000111011100010000000000000010
110100000001011111000011110111111011101000010000000000
100000000000000101000111000011011111001000000010000000

.logic_tile 18 12
000010100001010000000000000111001001001100111000000100
000000000000110000000010010000001100110011000000010000
000000000000001000000000000111101001001100111010000000
000000000000001111000011100000001111110011000000000000
000000000000000000000000000011101001001100111000000001
000000101000100000000000000000101001110011000000000000
000010100000000000000000010001101000001100111000000000
000001000000000000000011100000001111110011000010000000
000010000000000011100111100101101000001100111000000000
000001001100000000000100000000101111110011000000000000
000000000000001001000011000111101001001100111000000000
000000000000001011100000000000101100110011000001000000
000010000000010111100111110011001000001100111000000000
000001000000101001000011100000101001110011000000000000
000000000001000001000010000111001000001100110001000000
000000000100100000100110000000001100110011000000000000

.ramt_tile 19 12
000000000100010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000010001100000001111011010000111000000000000
000000001010100000000011000111100000000010000000000000
011000000001001111100111101111101101100011110000000000
000000000000100111100100001101111001010110100000000000
010000000100010000000011100000000001000000100100000001
100010101110100000000000000000001000000000001000000100
000000000000000000000000010011101111111000000000000000
000000000000001111000011101011011000100000000000000000
001010000110100111000111000011011100100000000000000000
000001000110011111000111101001111111110000100000000010
000100000000001000000111100011011110100000110000000000
000100000000000111000110101111011000110000010000000000
000010100000000000000111000011011111000100000000000000
000001000100000000000011100000001101101000000000100000
010000000000001111100010001101001110101000000000000100
100000000000000101100111111111111101100100000000000000

.logic_tile 21 12
000000000001010000000010100011011101101111000000000000
000000000000100000000110001101001111010110100000000000
011000000000000000000010111000011001010010100000000000
000000000110001101000111101011011010000010000000000000
000010101010001001000010001001111110001111000101000000
000001000000000001000011101101110000001101000000000000
000000000000000000000110001001011110011100000000000000
000000000000001111000000000111101001111100000000000000
000010100000000001000110010000001011010000100000000000
000001000001000000100011011001011100010000000001100111
000001000000000001000011100001100000000010000101000000
000000100000100111100100000000001101000001010000000000
000000000001010111000000000101100000000011100000000000
000000001010000000000000001011001110000001000000000000
000000000000000001100011110101011110101001010000000000
000000000000000111100111100101011100010010000000000000

.logic_tile 22 12
000000000000010101100000000111100001000001010000000000
000000001010101101000000000111101110000001100000000000
000011000000000111100000000001001010000000100000000000
000010100110000000100000000000011011101000010000000000
000010000000000111100010000111011100010010100000000000
000000000000000000100110110000001010000001000000000000
000000001110001000000000011000011101000100000000100000
000000000100000001000010101011001110010100100000000000
000000000000000000000011100001011010001000000000000000
000000000000000000000000001101010000001101000000000000
000000000000001111100110000001001010001001000000000000
000000000000000101000011100001010000000101000000000000
000000000001011001100000001011011000000110000000000000
000000000100000111000000001011100000001010000000000000
000000000000000111000000011111011110001001000000000000
000010000000001001000010100101000000000101000000000010

.logic_tile 23 12
000010100000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100001000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000010100000000000000000010000001010010000000000000000
000000000000000000000010101111011110010110000000000000
000001000000000000000010100000000000000000000000000000
000010100000000000000110110000000000000000000000000000
000010100000000000000000001001000001000000010000000000
000000000100000000000000000111001101000001110000000000
000000000000010000000000010111011000010100000000000000
000000000000000000000010000000011111100000010000000000
000000000000000011100010101000001010000100000000000000
000000000000000000000110111001011110010100100000000000
000000001111000111000000001101111110001010000000000000
000000000000000000000000001101100000000110000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000111000000000000000000000000
000000000000000000000000000000101101000000010010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000100000100001000000010101001010000000000100000000
000001000001010000100010000000010000001000000000100000
011000000000000000000000000011101010000000000110000000
000000000000000000000000000000100000001000000000000000
110000000000001001100110110000000000000000000100000001
010000000000000001000011101001001011000000100000000000
000000000000000001100110000001001010000000000010000000
000000000000000000000000000000110000000001000000000000
000100000000000000000000000111100000000000100010000100
000100000100000101000011100000001111000001010000100110
000000000000000000000000000101100000000000000100000000
000000000000000000000010110000001000000000010000100001
000000100000010000000111000000000001000000000000000000
000001000000000000000100000101001101000010000001000000
010000000000001000000000000101101100000000000100000000
100000000000001011000000000000100000001000000000000010

.logic_tile 3 13
000001000001100000000110101111101010100000000000000010
000000000101010001000011110001011101000000000000000000
011000000001001101000000000011111011000010000000000000
000000000000110011100010111001101000000000000000000000
110000001110011111100010101101101110010111100000000000
110000000000000101100110101101111000000111010000000000
000000000000000101000010000000011111000000000010000000
000000000000000001000111100111011111000000100000000000
000000100000000101100010110000000001000000000100000000
000001000000001101000110011101001100000000100000000000
000000000000001001100000000000000000000000100000100000
000000000000000001000010110011001010000000000000000000
000000000000001000000111011011101100000010000000000000
000000000000000011000011111001011100000000000000000000
010100000000000000000111001001001011000010110000000000
100001001100001101000110001111101010000011110000000000

.logic_tile 4 13
000010000000000000000010011001001100001000000000000000
000001100110000000000110000111100000000010000000000000
011000000000000000000000000111000000000000000100000100
000000000000000111000000000000000000000001001001000000
110010100000001111100010100101111110000000000000000000
010000000000010001100100000000010000001000000000000000
000000000000000111000110101011111010111011110000000001
000000000000001001100010011101111010110011110000000100
000010101100000011100000000000001110000000000000000000
000001000000000001000011111101001010000110100000000010
000010101101000001000010110101111001010110100001000000
000001000000101001000011001111001100010010100000000000
000000100001010111100000011011111111000001000000000100
000000001010001101000011000011101111001001000000000000
010000000000011111100111110001001101010110100000000010
100000001110101011100010111111101100111011110000000000

.logic_tile 5 13
000000000101000000000011001101001111000000010000100000
000000001010000000000110100001111110000001110001000000
011000000000000000000000000101100000000000000100000000
000000000000000111000011010000000000000001000010000000
000010100001000111000110010011101111000001110000000000
000000000000100000100010011101101011000000100010000000
000000000000000001000111100000001000000100000100000000
000000000100000000000000000000010000000000000000000010
000100000000000001100111100011111101001001000001000000
000100001100000000000010101011011101001010000000000000
000000000000100001100111000000000001000000100100000000
000000000000010000000011100000001111000000000000000000
000000000000000000000111010001001101001111110000000100
000000000000000111000111010101111001001001010000000000
000000000000000001100000010001101110001101000000000010
000000000000100000000011010011011111000100000000100000

.ramb_tile 6 13
000000000010000000000000010001101100000000
000000010000000000000010010000000000000000
011000000000000011100000010111101110000000
000000000000000000000011000000100000010000
110000000000001000000000000011001100000000
010000000000001001000000001111100000000001
000000001010001111100010010101101110000000
000000001100000011100010010101100000000000
000001001010001101000011110101101100000000
000000000000000011100111001001000000000100
000000000000001101100011101011001110000000
000000000000000011000100001101000000010000
000000100001000101000010101011101100000000
000000001010100000100000000101100000000100
110001000000000000000111001001101110000000
010000100110000000000100000011100000000001

.logic_tile 7 13
000010100000000001100110101001001010001000000000000000
000000000000000101100010100011010000001110000001000100
011000000000000001100000001000000000000000000100000000
000000000000000000000010100001000000000010000010000000
000000001010001011100000010000000000000000000110000000
000000000000000101000011000011000000000010000001000000
000010000000001000000110001011011010000001110000000000
000000000000000111000110001111111010000000010010000000
000010100000001001100110101001011011001000000000000000
000001000000000001000011111011111011001101000000000000
000010100000001000000000000000001010010000100000000000
000001000000000111000011000001001100010100000000000100
000000000000000000000000000101101100000100000000000000
000000001010001011000011010000011000100000000000000000
000000001000100000000000000001011000110011000000000000
000010100001010000000011000111111111000000000000000000

.logic_tile 8 13
000010000000001101000010100101111111111000000000000000
000000000110001111100100001101101111010000000001000000
011100000001000111000000011000011010010000100100100000
000100000000101001100011110001011110010100000011000000
110000000000000101000111101001001000111100010010000100
110000000100000101000000001001011000101000010000000000
000100001110001011100110100101011100000011000000000000
000010000000000101100111110101010000000101000000000000
000000000110000000000011100111011111010010100000000000
000000000000000000000100000001101001110011110010000000
000010000000000101100011101000011001010100000110000000
000001000000000011000111110001001010010000100010000000
000000000000000101100111110011111101111110100010000000
000000000000000001000011010111011100111110110001000000
000100000001110000000011100000011010010100000000000000
000000000000010011000000001011001000010100100010000000

.logic_tile 9 13
000001000100010001100110110011001001101001010000000010
000000001110010000000111010111111111010001110001000000
011000000000001111000110001000001001010010100000000000
000000000000000111100011100111011101000010000000000000
010000001100001000000110010000001010000100000111000000
100001000000000011000011110000000000000000000000000000
000000000000100000000011100001101101000000100000000000
000000000001010101000000000011111001001000010000000000
000000000111000101000010101000000000000000000110000000
000000000000010000000110110001000000000010000001000100
000010000001000000000110110011101111010111100000000000
000001000000100000000010001101111000000111010000000000
000000000010110101000010001001111010111100110100000010
000000000001010000100100001101101011111101110000000000
010000000000000000000010000111011100111000110000000000
100000000000000001000100000001011101101000010010100000

.logic_tile 10 13
000100000000011111100110100011101001001100111000000000
000000000001000101000111100000001000110011000000010000
011000000000001000000111110001001000001100111000000000
000000000110000011000111010000001001110011000000000100
010010101110000000000011100011001000001100111000000000
010001000000010000000100000000001101110011000000000100
000001000000001000000000000101001000001100111000000010
000000100000001111000000000000101000110011000000000000
000000000000100001000110010011001000001100111000000100
000000001000010000000111110000101110110011000000000000
000000000001010001000110010001101001001100111000000000
000000000000000000100011100000101001110011000000000001
000100001000000001000010001101101000001100110000000010
000100000000000000100000001011000000110011000000000000
010000100001000111000000001111101110001001000111000001
100001000101100000000000001011010000000001000010000010

.logic_tile 11 13
000000000001010000000000000111000000000000001000000000
000000001000000000000000000000000000000000000000001000
000000001011000000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000000000
000010100000000000000000000000001001001100111000100000
000011000000000000000000000000001110110011000000000000
000000000000010000000000000111101000001100111000100000
000000001100010000000010000000100000110011000000000000
000000000110000000000111000000001000001100111000000000
000000000000000000000000000000001111110011000000000010
000000001101000000000000010000001001001100111000000000
000000000000000000000011100000001111110011000000100000
000001001010000000000011000101101000001100111000000000
000010000000001111000000000000100000110011000000000010
000000001011100001000010000000001000001100111000000000
000000000000110000000011000000001101110011000000000100

.logic_tile 12 13
000000100111010111100111000001001000000010000001000000
000000000001000000000011011101010000001011000000000000
011000000010001011100111011011111000101000000000000000
000000000000001111000111010011111011100000010000000000
110000000000000101000111100011111000000001000000000000
110010001000010000000110101001110000000110000000000000
000000000000100000000000001001101111000000100000000000
000000001011000000000010011001101000000000110000000000
000000000000000000000000001000011111010100000110100000
000010000000000000000011111111001000010000100010000000
000000000001000111000010000000001100000010000000000000
000000001100000000100011100000010000000000000010000000
000001000000000111000111110011111101100000010000000000
000010000110000000100011110101101101100000100000000000
000000000000000000000011000000011111000000100110000000
000001000001001111000000001111011011010100100000000000

.logic_tile 13 13
000010000000010000000000010111100001000000001000000000
000010100110000000000011100000001001000000000000010000
000000000000000111100000010011000001000000001000000000
000000000000000011000011010000001000000000000000000000
000010001010111111000000000111000000000000001000000000
000001000101010111000011000000001001000000000000000000
000000000000100000000000010011000001000000001000000000
000000000001011111000011100000101010000000000000000000
000100000100001000000000000101100001000000001000000000
000000000000000011000010110000101000000000000000000000
000001100001011000000000000101000000000000001000000000
000000000000100011000000000000001010000000000000000000
000000001010000000000000000101000001000000001000000000
000010100001001111000000000000101100000000000000000000
000001100000000111000000000111100001000000001000000000
000001000100001101000010000000001111000000000000000000

.logic_tile 14 13
000000000111000011100000000011101001001100111000000100
000010100001111111000000000000101110110011000000010000
000000001100000011100000010101001000001100111000000100
000000000000000000100011110000001011110011000000000000
000001000001100011000000000001101001001100111000000000
000010000000110000000010010000001101110011000000000010
000010100000001111100011000101101000001100111000000001
000011000000001111000100000000101101110011000000000000
000101000010010001000011100101101001001100111000000000
000000100000100000100000000000001010110011000001000000
000100001001010001000011100001001001001100111000100000
000000000110000111000011110000001100110011000000000000
000000000010000000000000000011001001001100111010000000
000000000000000000000000000000001001110011000000000000
000010000000100111000000000011101000001100111000000000
000010001011000000000000000000001000110011000000100000

.logic_tile 15 13
000000000111000000000010100000000001000010000000000000
000000001000000111000000000000001010000000000001000000
011001000110000000000000001101011001011110100000000000
000000101111001111000010011101101100101110000010000000
110001000000100111000011110000000000000000100111000000
000000000110000000000111010000001110000000000000000000
000000000010000101000000000000000000000010000001000000
000000000000001111100011100000001001000000000000000000
000000000000000000000000000000000001000010000000100000
000000000000000000000000000000001110000000000000000000
000000000000000111000000001001001011101001000010000000
000000101000010000100000000011001010111101000011000000
000010100000000001000000001111101001100010000000000000
000011000000010000000000001001011010000100010000000000
000000100000010001000000000000000000000000100100000001
000001001010000001000000000000001011000000000000100000

.logic_tile 16 13
000000100001011000000010000011001001001100111000000000
000101000000101111000000000000001100110011000001010000
000001000001000001000000000011001001001100111000000000
000000101010001101100000000000101000110011000000000000
000010100000100001000000000111101001001100111000000000
000000001111000000100000000000101110110011000010000000
000010100001010101000000010001101001001100111000000000
000001000000000000100011110000001110110011000010000000
000100000000100001000010010011001000001100111000000000
000000001110010000100111100000101010110011000000000000
000010100000000000000110100101101000001100111000000000
000001000000001101000100000000001001110011000000000000
000000001011110111000000000011101000001100111000000000
000000000000110000000000000000101110110011000000000000
000000000000100011100000000001001001001100111000000000
000000001101001001100010110000001011110011000000000001

.logic_tile 17 13
000001000000000001100111000101111110000000000100000000
000000001110000000000011000000010000001000000000000000
011000000000000000000000011000000001000000000100000000
000000000000000000000010010111001010000000100000000000
000000000000000101000000000001001010000100000110000100
000000000000010111000011101111110000000000000010100001
000100000000011011000000011000001100000000000100000000
000000000110001011100010100101010000000100000000000000
000000000000001101100111110001000000001100110000000000
000000000110001011000110100101000000110011000000000000
000010000001010000000000000001101101100000000000000000
000000001010000000000000000101101011111000000000000001
000010000001010000000010001000001100000010100010000000
000000000000000000000000000101011001000110000000000000
110000000000001000000000010000000001000000000100000000
100000000110000001000010100011001010000000100000000000

.logic_tile 18 13
000000000011010000000000000011000000000000001000000000
000000001010101111000000000000001010000000000000000000
000000000000000000000111010101101000001100111000000000
000000000000001111000111110000101111110011000000000000
000000100000011101100110100001101000001100111000000000
000001000000100101000000000000101011110011000000000000
000000000000001000000110100001101000001100111000000000
000000000000000111000000000000101110110011000010000000
000000000001010001100000010011101001001100111000000000
000000000010100000100010010000001000110011000010000000
000010000000001001010111000011001001001100111000000000
000000000010001011100100000000101010110011000010000000
000010100001001000000000010101001001001100111000000000
000011100000101001000011000000001100110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001101110011000010000000

.ramb_tile 19 13
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000101010000000000000000000000000000
000010100100000000000000000000000000000000
000011000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000001000111000000000000000000000000000000000000
000000000000100000100010010000000000000000000000000000
011001000000001000000011101001111011110000010000000000
000000000000001001000111101001111010010000000000000000
000000100001010000000011100111000000000000000100000000
000001000000000000000000000000101011000000010001000000
000000000001011111100111101001101110001001000000000000
000000000000001111100000000111010000001000000000000001
000110000110010000010000001000000000000000000110000000
000011000000100000000000001011001011000000100000000000
000000000000000000010000010001011011000001000010000000
000000001010000000000011100001101110100001010000000000
000000000000111000000110110000001110010000000110000000
000000000000110111000011100000001011000000000000000000
110000000000001000000000001000001010000000000100000000
100000000010000011000011111111010000000100000001000000

.logic_tile 21 13
000000100100000000000010101101011110100011110000000000
000001000000010001000110001011101000010110100000000000
011000000000000000000000000111001010001111000100000000
000000000000000101000010111111000000001101000001000000
000001000000001101100011101101011110101001010000000000
000000001010000001000111111111001011100001000000000000
000000000000000000000011100000011011000110000000000000
000000001000001101000110111011011010010100000000000000
000010100100001000000111000011111010000001010000000000
000001000100001011000000000011111001001001000000000000
000000100000001000000010100111011100010110000100100000
000001000000000101000010010000101110101001010000000000
000000000001010101100110011101101100001001000000000000
000000001010101001000110001001010000001010000010000000
000000000001001000000010001000011000000100000000000000
000000000110100111000110001111001001010100000000000000

.logic_tile 22 13
000000000000000000000000000001101110000010100000000000
000000000000000101000011100000101011001001000000000000
000000000000001000000010001011100000000001010000000000
000000000100000111000110110111001010000000010000000000
000010100000010001000011100011111000010110000000000000
000001000000001101100000000000011111000001000000000000
000000100000000000000111011000001000000110000000000000
000001000000000000000111011001011101000010100000000000
000000000000001001000111101000011111010000100000000000
000000000000000101100000001001001100010000000000000000
000010000000011001000000000101000001000010100000000000
000000000000001001000000001111001001000010010000000000
000010000000010000000010000111101100010000000000000000
000001000000000001000010000011001000010010100000000000
000000000000000000000000011001111011000000000000000000
000000000000000001000010001111011011001001010000000010

.logic_tile 23 13
000000000000000000000110010000001110000000100000000000
000000000000000000000010000111001001010100100000000000
000010000000001000000000000101011000001001000000000000
000000000000001011000000001001100000001010000000000000
000000000000000000000110101000011101010000000000000000
000000000000000000000000000101001000010110000000000000
000000000000001101110000000000011101000110100000000000
000000000000000001000000001111001110000100000000000000
000010100000000000000000010000011111000100000000000000
000000001010000000000011011111011100010100100000000000
000000000000100001100111001011011100000110000000000000
000000000001000001000100001011100000001010000000000000
000000000000001001100111101001011100001101000000000000
000000000000001011000110010001100000001000000000000010
000000000000001000000000000101111001010100100000000000
000000000000000011000011100000001010000000010000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000011000000000000000100000000
000000010110000000000000000000000000000001001000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000001000001100000000000000001000000000000000000
000000000000100000000000001011001100000010000000100000
011000000000000101000010101101101010000010000000000000
000000000000000000100000001001001011000000000000000000
110010000000000101000010111000000000000000000101000000
110000001010000101100110000011001101000000100000000000
000000000000000101000010110101000000000000000000000000
000000000000000000000110101011100000000001000000000100
000001110000001000000010110001000001000000000000000000
000011111010000101000010000000001111000000010000000000
000000010000001000000000000000000001000000000000000000
000000010000000101000000000111001011000000100001000000
000000010000100000000111000000011000000100000000000000
000000010001010001000100000000011100000000000000000100
010000010000000000000110001101101010000010000000000000
100000011110000000000000000001111010000000000000000000

.logic_tile 3 14
000000000010000001100110011000000000000000000100000000
000000000000000111000011111111000000000010001000000000
011000000000000000000000000101101000000110100000000000
000000000000000000000000000111111111000000000000000000
110000000001010111100000000001001000000001000000000001
110010101010000000000000000001010000001001000000000000
000000000000000001000110000101000000000000000100000000
000000000000000101100000000000000000000001001000000000
000000110000100000000000000011100000000000000100000000
000001010001010000000000000000100000000001001000000000
000000010000000000000010010111011100000000000000000000
000000010000000000000110100000010000000001000010000000
000000010001001101000010000101101000000000000000000000
000000010110001011100110010000010000000001000000100000
010000010000000000000010001000011010000000000000000000
100000011010000000000000000101000000000100000000000000

.logic_tile 4 14
000000000000000000000000001111001101000110100000000100
000010000100000000000010000011011110001111110000000000
011010000000000111100010001001000001000000100000100000
000000000000000000100100000101101110000000110000000000
110001001101010101000000010001100001000001000000000000
110000100000001011100010000101101010000010100000000000
000000000110001011100000011000011110010000100000000000
000000001000000101100011100001001111000000100000000000
000000010000101000000111111000001010010000100000000000
000001010101010111000010100111001100000000100000000000
000000010000001001000000001000001000010000100000000000
000000010000001011100011111111011011000000100000100000
000000010000010111000011110000000000000000000110000000
000000010000000001000010110111000000000010001000000000
010000010000001011100000011011011101000000000000000000
100000010000000001000010001101111100001001010000100000

.logic_tile 5 14
000000000000000000000010001101111011010000100000000000
000000000000000001000111100111101101000000010000000100
011000000001010000000111100000000000000010000000000001
000000000000001111000000000011000000000000000010000101
000000000000000111100000010011111100010111100000000000
000000000000010000000011001011101000001011100000000000
000000000000010111100111110011000000000000000100000000
000000001010000011000111110000000000000001000000000000
000000010000001001000111000001001100000001010001000000
000000010000001111000110011111111001000001100000000000
000000010000000111000111110101111011000110100010000000
000000011100000111100110001111101111001111110000000000
000000011100000000000110001101011110010111110000000000
000000010000010000000011100001101010100011110000000000
000010010000001111000000001001011101000110100000000000
000000010000000111000011101001001100001111110000000000

.ramt_tile 6 14
000000000000000000000000000011111000000000
000000000000000000000011100000110000000100
011010001110000000000111100011001010000000
000000000000000111000000000000100000001000
010000101100000101100010000101011000000000
010000100000000001000000001111010000000000
000001000000010000000111101101001010000000
000010100001100000000100000011100000001000
000000010000000111000000001011011000000000
000000010000000000000010000111010000000100
000000011011000111000011101101101010000010
000000010001101111000000000111100000000000
000010110001010000000011101111011000000000
000000010000000000000010001111110000000100
010000010110000001000010001011101010000000
010000011010000001100110011111000000010000

.logic_tile 7 14
000000001000000111000000000000001011000110100010000000
000000000000000101000000000000001010000000000000000000
011000000001000101000010110001111101000110100000000000
000000000000101111000011001101011110001111110000000100
000000000000001111100000010001011101010111100000000000
000000000000001011000011100101011100000111010001000000
000000100000111011100110000011001100000100000000000000
000000001011010011100010100000100000000000000000000000
000000010001010000000111101001111010000111000000000000
000000010000100001010010001101110000001111000000000000
000001010000000011100010011111111000111111110100000000
000010010000001001000011100101011101110110100000000000
000000010000000000000011100011100000000001000010000000
000000010000000000000010011111000000000000000000000000
000001010000001111100011000001011111110011000000000000
000000111010001111100100001111011000000000000000000000

.logic_tile 8 14
000000000000001000000110001001001100101000010000000000
000000000000001111000000001001111101000000010000000000
011000000001000101100110011111111010000010000010100001
000000000001110000000010110011110000000111000000000000
000000000100001001100000000111001010001101000000100000
000000000000000001000000000101000000001100000000100001
000100000000001000000011100111111110000000000010000000
000000000000001011000000000000100000001000000000000110
000000010000000001000011111101101101011110100010000000
000000010000010000000011010011001101011111100000000000
000000110001000011000000011111001110001001000000000000
000001010100101111100010000001010000000101000000000100
000000010000000011100110000000001110000000000000000000
000000010000000001100010000001010000000100000000000000
110001010110100011000010000000000001000010000100000000
100000110001000000100100000000001001000000000000100000

.logic_tile 9 14
000000000011000000000000000011000000000000001000000000
000000000000100000000000000000101010000000000000000000
000010000000000011100111100011101001001100111000000000
000000000100000000000011100000101010110011000010000000
000101000000000001000111100111001000001100111010000001
000000000111001001000000000000001110110011000000000000
000000000000000000000000000001101000001100111010000000
000000000110001111000000000000101111110011000010000000
000000010000001011100010000001101000001100111010000000
000000010000010011000010000000101101110011000000000000
000000010110000000000000010111001001001100111010000000
000000011100000000000010110000101000110011000000000001
000000010010010001000111010101001000001100111000100000
000000010000000011100010110000001011110011000010000000
000011010000000000000000000011001000001100111000000000
000000010000000000000000000000001100110011000010000000

.logic_tile 10 14
000001000001001001000000000001000001000001000101000000
000000100000101011100000000101001011000011101000000010
011000000000000111100000001011100000000011000010000000
000000000000000000000010111101001110000001000000000011
010010000000000111000010000011011000101000000010000000
100001001000000101100110110011001111100100000000000000
000000000001000011100110010011101010100001010000000001
000000000000000000100011001011111111110001110000000000
000010110000001111000010000111101111111000000000000000
000000010100000011100011001011111001111001010010000010
000000011000101000000110110111011111001011100000000000
000000010000011011000011110101011110101011010000000001
000010010000100001100011011001001010000001000100000001
000001010001010111000111110101010000000111000000100000
010001011110000000000010111001001111010110000000000000
100010010001011001000011110111001101111111000000000000

.logic_tile 11 14
000000001000001000000000000000001000001100111000000000
000000000000000011000000000000001000110011000000010010
000000000000000001000000010000001001001100111000000100
000001000000100000100011110000001010110011000000000000
000000000101011000000110100011001000001100111000000000
000010001010101101000000000000000000110011000000000010
000100100010110011100000000101101000001100111000000100
000011100001110001100000000000000000110011000000000000
000000010000100011100000000000001001001100111000000000
000000011100000000100000000000001001110011000000100000
000010010000000000000000000000001001001100111000000000
000000010000000000000000000000001000110011000000000010
000000010110000000000000000000001000001100111000000000
000000010101000000000000000000001011110011000000000010
000100011010000000000000000000001000001100111000000000
000000110000000000000000000000001010110011000000000000

.logic_tile 12 14
000000000101000001000000001011101011010000100010000000
000010100000100000100010000111111000000000100000000000
011000100000001111000000010011011110000100000100000000
000001000001010111100011100000011110101000010011000000
010010000000100111100000010000011100000010000000000000
010011000000001111100011000000000000000000000010000000
000110100000000111100011001111101010100000010000000000
000000000010000000000000000001001101100000100000000100
000000010010101111100111000000001010000010000000000001
000010010000001111000111000000000000000000000000000000
000010011100001001100110000101111010001101000110000000
000010110000000111000000000111100000001000000000000100
000000010000100000000000011011011110111110100010000000
000000010000010111000010110011011101011101000000000000
000100010000000001000111000000011000000000000000000000
000001010000000000000011001111011000010000000000000000

.logic_tile 13 14
000000001110010000000000000101100000000000001000000000
000000000000100111000000000000001000000000000000010000
000001000000001111000011100101100001000000001000000000
000000100110001111100111100000101011000000000000000000
000010000110000000000011100011000001000000001000000000
000001001110000011000111100000001000000000000000000000
000000100010000000000111000111000001000000001000000000
000001001010000011000110110000101000000000000000000000
000010010000011111000000000101000001000000001000000000
000000010001000011000000000000101111000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000000000000000000101001000000000000000000
000010011000100000000111000101000000000000001000000000
000001010101000000000100000000001011000000000000000000
000100010001100000000111000011001000111100001000000000
000000010001010000000000000000000000111100000000000000

.logic_tile 14 14
000010000111010011100011100001001000001100111000000000
000001000001000000100000000000101110110011000000110000
000000001010001000000000010101101000001100111000000000
000000000010000011000011000000101101110011000001000000
000000000000000000000000000111101001001100111000000000
000010000000000000000000000000101101110011000010000000
000101000001111000000010000011001000001100111000000100
000000000001110111000000000000001000110011000000000000
000001010010101000000111100111101001001100111000000000
000000010000000111000000000000001000110011000000100000
000000010110000011100011100001101001001100111000000000
000010110000000000100110000000101100110011000001000000
000001010001010111000011100101101001001100111000000000
000000110100000000000000000000001111110011000001000000
000001010000001000000111000111001001001100111000000000
000000110000000011000010000000101101110011000000100000

.logic_tile 15 14
000000100001110000000011001101001001111101010011000000
000001000110111111000110111001111011011111100000000100
011000100001111000000010101001011111000000000000000000
000011000001011111000111111101011111010010000000000000
110001000001010000000000000001100000000010000000000000
110000001110100000000011110000100000000000000000000011
000000000000000000000110000001111011010110000000000001
000000000000000000000010101001111110111111000000000000
000100010100000000000000000000000000000010000000100000
000000010000000000000000000000001001000000000000000000
000000010000000001000010010001100000000000010110000000
000000010000000000000110101111001110000001110010000010
000000010001000001000111010000000000000010000000000000
000010010000000001100011000111000000000000000001000000
000000010000000000000111111000011101000110000000000000
000000010000101111000011001011011100000010100000000000

.logic_tile 16 14
000000001100001111100111111001001000110000000000000000
000000000000011111000011000011101100110001000000010000
011000000000000000000000011001011000111111010100000000
000000000000001101000011110101001111111111110001000000
000000000000000111000110001000000000000000100000000000
000000000000010000000010010111001001000000000000000000
000000000000000000000011100101011010100000010000000000
000000001010001001000100001011011000010000010000000000
000010110101010000000010010000000000000010000000000000
000010011110101111000010000000001111000000000001000000
000000010001010101000010000000000001000010000000000000
000000010000001001100100000000001100000000000001000000
000011110000000000000010110000001111010110000100000000
000001011110011001000110101101001111010110100000000000
000000010001010011100010101011011000111111110100100100
000000010000000000000000001011111011111101110000000000

.logic_tile 17 14
000110100101010111000000000000000001000000000100000000
000000000101100000000000000101001100000000100000000000
011010100000000000000000001000001010000000000100000000
000000000000000000000000001011000000000100000000000000
000000000001000111000000001001001111110110100000000000
000000000000101011100000000101001111110000110000000000
000001000001011011100000001000011110000110000000000000
000010100000000111100000000101001010000010100010000000
000010111010000101100000010111000000000000100010000000
000000010000000000000010100000101111000001000000000010
000000110000001000000110110101011100000000000100000000
000001010000100101000010100000010000001000000000000000
000000011000001000000111100000000000000000000100000000
000000011010000111000110011011001010000000100000000000
110000010001000111100010000101000000000001000100000000
100000010000100000100100000011000000000000000000000000

.logic_tile 18 14
000000000001000101100000000101101001001100111010000000
000000001011101111000000000000001101110011000000010000
000000000000000101100110110111101001001100111000000000
000010100000000000000010100000101001110011000000000000
000010000000101000000000000111001001001100111000000000
000001001011000101000000000000101001110011000000000000
000000100000011000000000010001001001001100111010000000
000001000000001111000011100000001100110011000000000000
000000011001010000000000000101001001001100111000000000
000010011110100000000010010000001110110011000000000000
000000010000000001000000010011001001001100111000000000
000000010110000111100011100000101011110011000010000000
000000010000000000000010010001101001001100111000000000
000010110000000000000111110000001100110011000000000000
000000010000100111000111000111001000001100111000000000
000000010000000000100000000000101000110011000000000000

.ramt_tile 19 14
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001100000000000000000000000000000
000001000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000100010000000000000000000000000000
000001010010000000000000000000000000000000
000010110100000000000000000000000000000000
000001010000000000000000000000000000000000
000000110001000000000000000000000000000000
000010010000100000000000000000000000000000
000001011101000000000000000000000000000000
000000110001000000000000000000000000000000
000001010001110000000000000000000000000000

.logic_tile 20 14
000010101000010001000010001001101110001110000000000000
000001000110100000100011100111110000001000000000000010
011000000000000111100011110001101111100000110000000100
000000000110000000000011110101111010000000100000000000
000010100000001111000000011001101100001000000000000000
000000000000000001100011100101010000001110000000000000
000100000000000001100000000000001100010000000100000000
000000000000001101000000000000011011000000000001000000
000010110000000000000111110111101010000000000110000000
000000010000000000000111100000110000001000000000000000
000000010000000000000000000001001010010110000000000000
000000010000000000000010010000101000000001000000000000
000000010100011000000010100111001010000000000100000000
000000010000001111000010010000010000001000000001000000
110000010000000101100000010101011100000010000000000000
100000010000000000000011111001010000001011000000000000

.logic_tile 21 14
000000000000000101000110010111111010001011000000000000
000000000000000000100010101011110000000010000000000000
000000100001000101000000010101111011000100000000000000
000000000000100000100011010000011111101000010000000000
000000000100000000000000001000001010010100000000100000
000000000000001101000000000111001001010000100000000000
000010000001000101100110100000011001010000000000000000
000000000000100000000011110001011100010010100000000000
000000010001010001100111101111000000000011100000000000
000000111010100000000011100111001101000010000000000000
000010010000000001100000000111101000010100000000000000
000000010000001101000000000000011111001001000000000000
000000010000001101000000001011011000001101000000000000
000010011100000001000011100111000000001000000000000000
000000010000000001000000000111011100011100000000000000
000000011000000000000011111011001001000100000000000100

.logic_tile 22 14
000000000000001101100000000111100000000011010000000000
000000001110000001000000001111101110000010000000000000
000010000000000001100110000000011110010100100000000000
000000000000000000000000000101001000000000100000000000
000000000001001111100000001101101100100000000000000000
000000000100100101100000001111011000100001010000100000
000000101110001101000010111011101011000100000000000000
000001000000101111100110001101101101101100000001000000
000010010001011000000010001001111110000001000000000000
000001010110101011000000000101101100101001000000000001
000000010001010101000010111101111110001001000000000000
000000010000000000100011110011100000000101000000000000
000010010000000001100010000001111110001001000000000000
000001010000000000000100000111000000000101000000000000
000000010000000001000110100101000000000000000000000100
000000010000000001000010001011000000000001000000000010

.logic_tile 23 14
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000110000100000000000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000001101111000001001000000000000
000000010000000000000000000001000000000101000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000001000000000111000011111001100010110000000001
000000000000000000000100001101011101010110110000000000
011000000000000111000110001101000000000001000100000000
000000000000000000000000001011000000000000000010000000
110000000000001001100010101001101011010000100000000000
010000000000001011000100000011001010000000010000100000
000000000000000101000000000000001110000000000100000000
000000000000000000100000001011010000000100000000000000
000001011100100000000110010001000000000001000000000000
000011110001000000000010111101100000000000000000000000
000000010000001001100011110000011101010000000100000000
000000010000000001000010100000011100000000000000000010
000000010000100000000110100000001000000000000000000000
000000010111010000000000001111010000000100000000000000
010000010000000000000000001000001010000000000100000000
100000010000000000000000001001010000000100000000000000

.logic_tile 3 15
000000100000001000000110101111001000010111100000000000
000001000000000001000000001001011101000111010000000000
011000000000000101100000000000011101000000000000000000
000000000000000000000011111111011000000000100010000000
010000000000000000000111100011011011000001000000000001
110000000000000000000100000001011011000010100000000000
000000000000000011100111010000000000000000000100000000
000000000000000000000010100011000000000010001000000000
000010111110000001000000001000000001000000000000000000
000000010000000000100011100101001101000000100000000000
000000010000000001100000010011100000000000000100000000
000000010000000101000010000000000000000001001000100010
000000010000000000000000000000000001000000100100000000
000000010000000001000010010000001111000000001000000000
010000010000000000000010101000011010000000000001000000
100000010000000000000000000011000000000100000000000000

.logic_tile 4 15
000000000001010111000000000001111010000000100010000000
000001000100001101100010110011101110000000110000000000
011000000001011111100010100101001011010111100000000000
000000000000100111000111111111011101001011100000000000
000001000000000111100011100101111110000001110000000000
000010100110000011100000001001111111000000100000000001
000000000000001001100011110001111110000110100000000000
000000001110000101000011100101111110001111110000000000
000100010000001000000000000111111011000000100001000000
000101010010000111000010000001111000010100100000000000
000000010000000000000111000000000000000000100100000000
000000010000000000000000000000001000000000000000000000
000000010000000111000011101111111011000000100000000000
000000010010000111000111110101111011010100100000000010
000000010000000000000011101011011011010000100000000000
000000010000001001000110000111101000010100000001000000

.logic_tile 5 15
000001100000000000000010110011011001001001000000000001
000001000010000000000010000011111001001010000000000000
011000000000010101100111001001011000000001110010000000
000000000000000000100011101001111111000000010000000000
000000000000000111100000010101000000000000000100000000
000001000010100000100011100000100000000001000000000100
000000000000000001000110011111011101001111110000000000
000000000000000000100011100001011111000110100000000000
000001111000000000000010101000000000000010100000000001
000011010010100101000111111101001010000010000000000001
000010110001010011100011101111101100111111010000000001
000000010000100111000110010011111110111111000000000000
000000110000000011100000001001011011000001110000000000
000010010000000001000010100011111010000000010001100000
000000010000000000000111011111111101000110100000000000
000000010100100001000011110111111101001111110000000000

.ramb_tile 6 15
000001000101100000000000010011111010000000
000000010001110000000011000000110000000000
011000000000001000000000000111101110000000
000000000000000011000000000000000000000100
010000000100000001000110000111111010100000
010000000110000000000110001101110000000000
000001000000001101100000001011101110000000
000000100000001011000011100011100000000000
000000010000000101000000000011011010000000
000000011010000001000000000101010000000000
000000010000000001000010001111001110001000
000000011100000000000010100101100000000000
000000010000110001100010100111011010000001
000001010000010000100110100011110000000000
010000110000000101000000000101101110000000
010001010000000000100010111101000000000000

.logic_tile 7 15
000000000000000001000000001111101101000001110010000000
000000000000000000100010010111011101000000010000000000
011001000000000000000000001111001011101111010010000000
000010100000000101000011001111111101111111100001000000
000000000001000111100111100001001101111011110000000000
000000001010100000100100001001001111110011110001000100
000000001000001111100110110111111010001101000000000000
000010000000000101000011110111011101000100000010000000
000010110000000111000010000000000000000010000001000000
000000010000001111100000000000001100000000000000000000
000001010001010101100010100101000000000000000110000010
000010110000100000000010110000000000000001000000100100
000000010001010111100111100101111101000100000000000000
000000010000100001000100000111101001001100000000000010
010000010000001001100011100101111111000000100000000000
010000010000001111000111111011001010101000010001000000

.logic_tile 8 15
000000000001010101000000010000000000000000100110000000
000000000100000000000011110000001100000000000010000000
011001100000000000000000001001011100000110000001000000
000011100001000111000000000011110000000101000001000000
010000000001011000000010110000000001000000100110000000
100010100000000111000010110000001011000000000010000100
000000000110100111100111100101100000000000000100000010
000000000101000000100100000000000000000001000010000100
000110011011001001000000000000001100000100000100000001
000000010110101101000011000000000000000000000000000000
000000010000100001100000010111011110000110100000000000
000010110110010000100011001101011010001111110000000000
000000010000000011100000011001001110101001110000000001
000000011000010000000011100001011011100000110000100000
010001011010000000000010000011000000000000000101000000
100010110000000000000000000000100000000001000001100000

.logic_tile 9 15
000001000001000111000000000111001000001100111010000001
000000000000000000000000000000101110110011000000010000
000000000100001111000000000011101000001100111000000000
000000001110000011000000000000101000110011000010000000
000010101110010111100000000101101000001100111000000000
000000000000000000000000000000101111110011000000000001
000001000110000000000010010101101001001100111000000000
000010100001000000000110110000101100110011000001000000
000001010000000000000111100011001001001100111010000000
000010111000010000000010010000101000110011000000000000
000000010000100111100000000101001001001100111010000000
000000010001000000100010000000001111110011000000000000
000001010000000001000010000111101001001100111000000000
000000010000100000100110000000001111110011000000000100
000000010000001000000011000011001001001100111000000000
000000010000001101000010000000101000110011000000000010

.logic_tile 10 15
000001000000000011100000000101011110000111010000000000
000000100001000000100000000101101100010111100000000000
011000000000001011100000001111101010011110100000000000
000000000000001011000000000111001110101110000000000000
010000000000100101000110010111111000010110110000000000
100000001001010111000011011111001010010001110000000000
000000000001010000000000000101011101000111010000000000
000001000000100101000000000001001100101011010000000000
000000010000100101000010100101001101001011100000000000
000001011110010101000011010101011100010111100000000000
000000010000000101100000001001101010010110000000000000
000010011110010011000000000111001100111111000000000010
000000010000000000000110101101100000000001000100100000
000000010000000011000010101111001011000011010010000000
010000010001000101000010000011001011011110100000000000
100000110110100011000000001111101110011101000010000000

.logic_tile 11 15
000000000000000000000000000001101000001100111000000000
000000000001010000000000000000100000110011000000010010
000000000000000111100010010000001000001100111000100000
000001000000000000000111100000001010110011000000000000
000001000000011000000000000111001000001100111000100000
000000000001001011000011100000100000110011000000000000
000100000110000000000000000000001001001100111000000000
000100001010000000000010000000001000110011000000000000
000000010100100000000000000000001001001100111000000000
000010010000000000000000000000001001110011000000000010
000000010110101000000000000011101000001100111000000000
000000010000001001000000000000000000110011000000000000
000010010100000000000000010101001000001100111000000000
000000110000010000000011000000100000110011000000100000
000000010100000000000000000000001001001100111000000000
000000010001000000000000000000001011110011000000000000

.logic_tile 12 15
000000000000000000000011000001000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000110100000000000000111001000001100111000000000
000000000001010000000011110000100000110011000000000001
000000100000100000000000000000001000001100111000100000
000011100001010000000000000000001101110011000000000000
000010100001000000000000000111001000001100111000000100
000001001000000000000011000000000000110011000000000000
000000011010100101100111100011001000001100111000000000
000010010000000000100110000000100000110011000000100000
000010110000100000000110100000001001001100111000000000
000000010101010000000100000000001101110011000000000100
000000010000000001000111000101101000001100111010000000
000000010001010000000100000000100000110011000000000000
000000111011000000000000000000001000001100111010000000
000001010110000000000000000000001100110011000000000000

.logic_tile 13 15
000111000011011101000000010011001001001100111000000000
000001000110101111100011110000001110110011000000010000
011000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
110011101001011000000010000111101110101011110100000100
100001000100001111000100000011101011110111110001000000
000000000000000111100000001011101110101001000101100001
000000000001000000000000001111101010011101000000000000
000000010001010101000000001111111110101001000110000100
000000011001110001000000000101011000011101000000000010
000010111100000101100111011001011110010111100000100000
000000010000000000000010110011101111000111010000000000
000011110011110101100000010000011100000010000000000001
000001010000010011100011000000010000000000000000000000
010000010000101001000110110111101101111110110100000000
000000010001011011100111010001101111111101010001000010

.logic_tile 14 15
000101001010000000000000000101001001001100111010000000
000000100001000000000010000000101110110011000000010000
000000000000001111100000000011001001001100111000100000
000000001110000111000000000000101000110011000000000000
000000000000001101100000010111001001001100111000000000
000000000000000101000010100000101011110011000001000000
000001000000011000000110100111001000001100111001000000
000010000100100001000000000000101100110011000000000000
000000010000000111100000010011101001001100111000000000
000000010101000000000011110000101101110011000000000000
000000010000000000000111111001001000001100110000000000
000000010000000001000111101111100000110011000000000000
000000010000010000000111100000001011000100100000000000
000000010110001001000110110101001111010010000000000000
000001010000000011100110001011111000010111100000000100
000010110000000000100110000101001110001011100000000000

.logic_tile 15 15
000000100100000101000011100101001101000110000000000000
000001000001000000000111110000101000000001010000100000
011000000000001111100011010001101011000110000000000000
000000000000000111100110100101111101000001010000000000
110000000000101011100111100111100001000001010100000100
110010100011001001000110011001001101000001100010000000
000000001100000000000010100011100001000000010110000001
000000000000000000000111111001101111000010110000000000
000010110001010101100110101000000000000010000000000000
000001110001000000000000001101000000000000000000000110
000000010000000000000011001000011101010000000110000000
000000010000000000000010001101011001010010100010000010
000011010001110101100010101001001100100000000000000000
000001011010110000100100001111011110000000000000000000
000000010000000000000011111101011100001001000110000000
000000010110001111000011100001010000000101000010000000

.logic_tile 16 15
000000000001010111100110110001111111100010000000000000
000000001010100111000111110101111110000100010000000000
011000000000001101100110100011001110111110100100000000
000010000001011111000000000001101001011110100000000000
000010000011010111000000011011111001110011000000000000
000000000000100001000010101111101101000000000000000000
000000000000000111100110000101101000100000000000000000
000000000000001001000010110111111111000000000000000000
000000110001110000000000010000001011000100100000000000
000001010000000000000010100001001000000000000000000000
000000010000001101000010111000000000000010000000000000
000000010000001111100111100011000000000000000001000010
000000010000001111100111110101111011010010100100000000
000000010000000001000010000000011010101001010000100000
000000010100000111100011101111011100110011000000000000
000010110000000001100010110111101011000000000000000000

.logic_tile 17 15
000000000001110001000000001001011110100011110000000000
000000000100100000100000000001011110101001010000000000
011000000000000000000000010011101100000000000100000000
000000000000001111000011010000010000001000000000000000
000011001011011111100000001101101010000100000000000000
000001001110100111100000000111001010010100000000000000
000100000000000000000000000011100000000000000100000000
000000000000000001000000000000001101000000010000000000
000010010000010101100110111001011100100011110000000000
000000110000000000000010101001001110101001010010000000
000000010000001111000000000000011100010000000100000000
000000010000001011000000000000001100000000000000000000
000010011010001111100000000111100001000000000100000000
000001010001000001100000000000001100000000010000000000
110100010000001001000000011001111110110000110000000000
100000010000000101000011101111001110110000000000000000

.logic_tile 18 15
000000000001010000000110100101101000001100111000000000
000000001010000111000010000000001110110011000010010000
000000000000000101100111110001001001001100111000000000
000000000000100000000010100000101000110011000000000000
000000100001010101100000010001101000001100111000000000
000001000000000000000011100000101010110011000000000000
000000001000001000000000000011101000001100111000000000
000000000110010111000000000000101001110011000000000000
000000110000000011100000000111001001001100111000000000
000001010000000000000000000000001001110011000000000000
000001010101010000000111000001001000001100111010000000
000010010000100000000110000000001011110011000000000000
000010110000000001000000000011001001001100111000000000
000001011010000001000000000000001110110011000000000100
000000010000010011100011000111101001001100111000000010
000000110000000000000000000000101101110011000000000000

.ramb_tile 19 15
000010101010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001011010000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010010001100000000000000000000000000000
000000011110110000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000110000010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000001010000000000010101000001000000000100000001
000000000000100000000011100000001111000000010000000000
011000000100000111000000000001011110000000000100000000
000000000000000000000000000000110000001000000001000000
000000101100001000000011100000000001000000000100000000
000001000000001111000000000011001111000000100001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000010000000000000111001011111110000000000000000001
000000011010001111000011100011111101000100000000100011
000011010000000000000111000101011110000010000110000000
000010111110001111000100000000110000001001000000000000
000010111010000000000000000000001111010000000100000000
000000010000000001000000000000001111000000000000100000
110000010000000000000011100000011111010000000100000000
100010010000000000000010000000011000000000000000100000

.logic_tile 21 15
000010101100000111100000010011111001010100000000000000
000001000000000000100010000000111111100000010000000000
000000000000011000000010100000001101000000100000000000
000000000100000101000110110111001111010100100000000000
000000000101011000000000001101001010001001000001000000
000000000100101011000010100111100000001010000000000000
000000000000000111000110000011001110001000000000000000
000000000000001111000000000101100000001101000000000000
000000010110000000000110111001001100001001000010000000
000000010000000001000010100001011001000010100000000000
000000010000000000000111001000011011010100000000000000
000000010110000000000100001011011001010000100000000000
000000010000001001100010001000011101010000000000000000
000000011101010001000100001001011011010010100000000000
000000010000000101100110011101101110000111000000000000
000000010000000000000110000101010000000001000000000000

.logic_tile 22 15
000010100001000000000000001011101110000010000000000000
000000000000001101000010110011010000001011000000000000
000000000000000000000000011000001100010000000000000000
000000000100001101000010101101011101010110000000000000
000000000000000000000000010000011010010000100000000000
000000000000000000000011110011001000010100000000000000
000011001100011000000000000001101000000100000000000000
000010100000000001000010110000011101101000010000000000
000010010000000000000010010111011110000100000000000000
000000011010000001000010000000011111101000010000000000
000000010000010111100000000001101101000000100000000000
000000010000000001100010110000101010101000010000000000
000000010000011001000010000011101010000111000000000000
000000010000000001100111100111010000000001000000000000
000000010000000000000000010000011101010000000000000000
000010010000001001000010000111011110010110000000000000

.logic_tile 23 15
000000000000001001100111000001001110001000000000000000
000000000110001011000100000101110000001110000000000100
000010000000000001100000010011111000010000100000000000
000100000000000000000010100000011101101000000000000000
000000000000001101000111000001000001000000010010000000
000000001100001011100110110001001011000001110000000000
000100000000000000000110100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000011110000000000100000000000000000000000000000000
000000110000001000000000000111100000000001010000000000
000000010000001011000000000001001010000001100000000000
000000010000000000000000010000000000000000000000000000
000000010110000000000010000000000000000000000000000000
000000010000000101000000000101000001000000010000000000
000000010000000000100000001101101000000010110000000000

.logic_tile 24 15
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000111100110000000000000000000000000000000
000000001010000000100011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000111101001001110000000000001000000
110000000000001001000000001101100000000100000000000000
000000000000000000000010100000001000000100000100000000
000000000000000000000000000000010000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000000000101101100010111100000000000
000000000000000000000000000101101000000111010000000000
000000000000100000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000100000000001100010111011101010000110100000000000
000001000000000000000111001001011111101001010000000100
011000000000000000000000000111101010010111100000000000
000000000000000000000010111011101111000111010000000000
000000000000000111000110000001011110000110000010000000
000000000000000000000010000000110000000001000010000000
000000000000000101000011110011001000000001000000000000
000000000000000000000011001011010000000000000000000000
000000000000001111000010000111000000000000000000000000
000000001000000111100100000000001110000000010000100000
000000000000000101100000011000011010000000000000000000
000000000000000000100010001101001101000000100010000000
000000000000011111100010010011000001000010100100000100
000000000000000011100111011101001101000000010000100000
010000000000000000000010000000011010000110000010000000
100000000000000000000010000001010000000010000000000100

.logic_tile 4 16
000000000000000000000111000111100000000000000100000000
000000000000001001000110010000100000000001000000000000
011011000000000001100010100000000001000000100100000000
000010100000000000100100000000001000000000000010000000
000000000000010000000111110000001010000100000100000000
000000001010000000000110100000010000000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000110000000000001100010000001001110010000000010000000
000100001010000000000000001101101001010110000000000001
000000000000000000000000001111111110001101000001000000
000000000000000000000010001001011101000100000000000000
000000000000001000000000010111001000000001110000000000
000000001000000001000010001001111000000000010001000010
000000000000011001000011110011101000010000000000000100
000000000000100101100110101001111100100001010000000000

.logic_tile 5 16
000000000000000111000010101001111101000100000000000000
000000000000001001100011101111011110010100100010000000
011000001111000011100011100001001000010111100000000000
000000000000000000000100000111011000001011100000000000
000000001110000011100000010101000000000000000100000000
000000000110000000100011100000100000000001000000000001
000000001100000000000110110000001011000110100000000000
000000000000000000000111100000001001000000000000000000
000010000000000001100110000011000000000010000000000000
000000000010000000000100001111100000000011000001000000
000000000000100001000110100000000000000010100000000000
000000000001000000000000001001001100000010000000000000
000001000000001000000111110111011101101011110000000000
000010000000001011000011100001101011111011110000000000
000110100000010111000110001000000000000000000100000000
000100000000000000000000001101000000000010000000000000

.ramt_tile 6 16
000010000000000001100111010101101000000000
000000100000000000100110010000010000000000
011000001001101111000010000001001010100000
000000000001011111000111100000100000000000
010010000000000111100111001001001000000000
110001000000000000100000001001010000000000
000001000000001000000000001111001010001000
000010100000000101000000000001000000000000
000010000110000000000000001011101000000000
000000000000000000000000000011010000000100
000000000100100011100000001001101010000000
000000001111000001000000001001000000000000
000000000000000111100110101111101000000000
000001000010000000100000001111010000000000
110000000000011111000010001111001010000000
110000000010001001000010001111100000000000

.logic_tile 7 16
000000000001000101000010000101111001000100000000000000
000000000000000000100100000101001010101000010001000000
000000000000010101100011001011111001111011110000000000
000000000000100000000111000011011001110011110001000000
000000000000000011100010111000001100000110000000000001
000000001010100111100111011101000000000010000000000000
000000000000010101000011101000000000000010100000000000
000000000000100111000100000111001011000010000001000100
000010101110101101000110001011001110000000010001000000
000000000111000011000100000101111011000001110000000000
000001000110001101000000000011001111010111100000000000
000010100110000111000000000101011100001011100000000000
000000000000001000000111001001000000000010000000000000
000000000000001001000010010111100000000011000000000000
000010000000000001100000000101101010000001110000000000
000001000001010111000000000001001110000000100010000000

.logic_tile 8 16
000000001100001001100011100011011111000111110000000010
000000000000000111000111111111101111010111110000000000
011000000111000101000111111111011101010111100000000000
000000000000100000100111011101001101001011100000000000
010100000000101011000111111001011000111111110010000000
110000000110111011000111011101001001110110100000000000
000000001101010000000111011101000000000001000000000000
000000000000100101000111110101000000000000000000000000
000110100000000000000110010101001111000100000000000000
000010000000001001000011100000101001101000010000000100
000010100000000111100011101001001101010111100000000000
000001000100001111000111101111011000001011100001000000
000000100000000011100010000011111001000000100101000000
000000000000001001100000000000011110101000010000000100
000010000000111001000111000011101100110010100000000000
000001000000001011000011111001101010110011110000000000

.logic_tile 9 16
000000000000000000000000000001101000001100111000000000
000000000000000000000010000000001111110011000000010001
000000001000100111000111000111001001001100111000000000
000000000001000000000000000000001100110011000000000100
000000100000000000000010000101101001001100111010000000
000000001000000000000100000000001010110011000000000001
000010000000000011100000000101001001001100111010000010
000001000000000111000000000000101001110011000000000000
000000000011100111000000000111101001001100111010000000
000000000001110011000000000000001101110011000000000000
000010000000000011110000010111101000001100111000000000
000000000000000000100011110000001110110011000000000101
000010000000111011000111000011001000001100111000000000
000000000100011101000011000000001100110011000000000001
000000000000000011100000000001001000001100111000000000
000000000000000001000000000000101111110011000000000100

.logic_tile 10 16
000000000000000101000010001101101100011110100000000000
000000100000000000000000000101111111011101000000000000
011000001000000111000000000000000000000000100100000000
000000000000000101100000000000001001000000000010000001
010000000000000000000000000001100000000000000110000000
100000000000000101000000000000000000000001000010000100
000000001111100111100000001011101101101111110000000000
000000000001110001000010001111101101000110100001000000
000010100001011111000010001101100000000001100100100000
000000000000001011100010000001001101000001011010000000
000000000000000000000011100011101100000101000100000000
000010101010000001000110000101010000001001000010100000
000010100000001000000011000011001110000001000110000000
000000000001010001000000001011000000001011000010000000
010001001100100001000000010011011110010100000100000000
100010000001000000000010110000101000001001000001100000

.logic_tile 11 16
000100000001000111000111110000001001001100111000000000
000001000000100000100011100000001000110011000000010000
011000000000001011100000010000001000001100111000000000
000000000001001011100010000000001100110011000000000000
010000101010000000000000000111101000001100111000000000
000000000010010000000000000000100000110011000000000000
000010001101100111000000010000001000001100111000000000
000001000000010000000011010000001001110011000000000000
000001000101010001000000000111101000001100111010000000
000000000000000000000000000000000000110011000000000000
000001000001010011100000000101101000001100110000000000
000010000000100000000010000000000000110011000000000000
000000000000000011100000001011111001111111110111000001
000010000000000000100000001011001001010110110010000010
000110001100001000000000001001001110101111110000000100
000000000000000111000011111101101000001001010000000000

.logic_tile 12 16
000000001100000000000000000000001000001100111000100000
000000000000010000000000000000001101110011000000010000
000001000000100000000000000000001000001100111000000100
000010000001000000000000000000001101110011000000000000
000001000000000000000000000000001000001100111000000000
000000101010010000000000000000001100110011000000000010
000001000000010000000000000000001001001100111000000100
000000100000000111000000000000001010110011000000000000
000000001110100111000011000000001000001100111000000000
000000100001011101000011110000001111110011000000100000
000010001100101000000010000000001001001100111000000000
000100000001000101000100000000001101110011000000100000
000000000000010000000010000011001000001100111000000000
000000000000000000000000000000000000110011000010000000
000000001100000000000000000011101000001100111010000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 16
000000000001100011100000011000000000000000000100000001
000001000000110000100011110101000000000010000000000000
011010100001010000000011110101111001010110100000000000
000001000000101011000011100001111001000010000000000000
010001001100000001000111010101100000000000000110000000
100000000000000000100011100000100000000001000000000100
000001000000000111000110010000000000000000000100000000
000000000000000000000011001111000000000010000010000010
000100001000000000000000000111000000000000000100000000
000000001100000000000000000000000000000001001000000010
000001000000000000000000000001000001000000000010100100
000000000000100000000000000000101001000001000000100100
000000000001011000000000010000000000000000100100000000
000000000000000111000010110000001010000000000000000010
010000001110010000000000000101011000010000000000100010
100001000100100000000000000000101011101000000000100110

.logic_tile 14 16
000000000100101001000000010001001100010110100000000000
000100001100011111000010001001001110110111110010000000
011000000000000101100000000011100000000010000000000001
000000000000001111000011110000000000000000000000000000
000000101010100111100000010000011000000000000000000000
000001001101000001100011101011000000000100000000000000
000000000001000000000000001000000001000000100010000100
000000000000010011000000000111001010000000000001100011
001000000011110111100010011101000000000011110100000000
000100000001111001100111111001101000000010110000000001
000010100000001000000000000000001011010000000000000000
000001000000000101000000000000001000000000000000000000
000000000000100111000000001001001110010110100000000000
000000000001000000100010000111011110110111110000000000
000010000000000001100000000011011000111101110000000000
000001000000001111000000000101001101101101010001000000

.logic_tile 15 16
000001000011001101000110001001011111001001000000000000
000010000101111111000011111001001110000001010001000000
011001000000000000000000000111001011000000000000000000
000100100000001001000010101111101100010010000000000100
010011000000000111000110111001011111100000000000000000
110001000000001011100011011111111101001000000000000000
000000000000001111100111111001011000100010000000000000
000000000000000011100011111101001011000100010000000000
000011001010101101100000001101101110001001000100000001
000100000000011111100011111101000000000101000000000010
000000000000100111100000000101101100001001000100000000
000000000000000000100011100101000000000101000000000010
000000000000001111000110110111001100010000100100000000
000000000000001111100010000000001001101000000000000101
000000000010000001000010000011001110000100000100000010
000000000000001011000010110000101110101000010011000000

.logic_tile 16 16
000010100000010111100010110000011010000010000000000100
000001000000100111100111100000010000000000000000000001
011000000000001111100000010001101001101000010000000000
000000000000000001000010101101111010010110000001000000
110000100100011000000000011001011011110010110000000000
010001000100000101000010001001001011100001110000000000
000000001110000101100111110101100000000000100000000000
000000000000001111000110100000001111000001000000000010
000010100000000000000000000000011100000000000100000000
000000000110000000000011101111000000000100000000100001
000000000001010001100111000000011001001100110000000000
000000000000100000000100000000001101110011000000000000
000000000010000000000011111101001000001100000000000000
000000000001000000000011110111010000001000000000000000
110000000000000011100000000001011011111110000000000000
100000000000000000000000000001011000011110000000000010

.logic_tile 17 16
000000000000000000000011100011100000000001000100000000
000000000100000000000100001101100000000000000010000000
011011000011000111000011100101000000000001000110000000
000010100000100000100100001001100000000000000000000000
110010100000000000000010000000011000010000000100000000
110001000000000000000000000000011011000000000010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000010100110000000000111000001100000000001000101000000
000001000000000000000000001101000000000000000000000000
110100000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000001011100000000000000011001000001100111000000000
000100001100110000000000000000101110110011000001010000
000000000000000111000000000111001001001100111000000000
000000001010000000100011100000101111110011000000000000
000000000001010000000000000101101001001100111000000000
000000000110010000000000000000001101110011000000000001
000000100000001111100000000001101000001100111010000000
000001000000001111100000000000101100110011000000000000
000000000001001111000011100001101000001100111000000010
000000001100001011100100000000001100110011000000000000
000001000000000111000000000111101000001100111000000000
000000000110000000000010010000001110110011000000000000
000010100000000011100010100111001001001100111000000000
000001000000000111100110010000101111110011000001000000
000000000000000101000010010101101001001100111010000000
000000100000000000100011100000001100110011000000000000

.ramt_tile 19 16
000010101000000000000000000000000000000000
000000001110000000010000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101010010000000000000000000000000000
000010000110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000001010000000000000000000000000000
000010000110000000000000000000000000000000
000000000111000000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 20 16
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001111000000000000001000
000000000100100000000000000111100001000000001000000000
000000000000010000000000000000001110000000000000000000
000000000000000000000011000011101001001100111000000000
000010100100000000000000000000001100110011000000000000
000001000000000111000000000111101000001100111000000000
000000000000000000000000000000001001110011000001000000
000010001010011000000111100011101000001100111000000000
000001000000101011000100000000001011110011000001000000
000000000000000111000000000111001001001100111000000000
000000000000000101000000000000001100110011000001000000
000000000001000111100010100011001000001100111000000000
000000000110100000100000000000101100110011000000000010
000000000000001111000000000101101001001100111000000000
000000000110000011000000000000001100110011000000000010

.logic_tile 21 16
000000000000101000000000000000000000000000100000000000
000100000001011011000010011111001010000010100000000001
011000000000100000000000001101011010101011010000000000
000000000000000000000000000011111011001011010000000000
010000100001010001000010011101011100110000110000000000
010001000000100000000011111101111110110000000000000010
000000000001000000000010000111100000000000000110000000
000000000000000000000100000000100000000001000000000100
000000000000000111100010001000001100010010100000000000
000000000100000000000100000011011000000010000000000000
000000000000000001000111100000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000000000001000001100110010011001110000111000000000000
000000001100100111000111010001010000000010000000000000
110010100001000000000111001001000000000011100000000000
100010000000100111000000000111001110000001000000000000

.logic_tile 22 16
000000000000001001100000001000001100010000000000000000
000000000000000001000000001101001011010010100000000000
000000000000000000000111100001111011010000000000000000
000000001000101101000010110000001010100001010000000000
000000100000000101000110000000011101010010100000000000
000011000000000000100000000101001001010000000000000000
000000000000001001000110001000011101000110000000000000
000000100000000101100000001001011111000010100000000000
000010100000000001000000000001011100010000000000000000
000000000000000000100000000000001000100001010000100000
000000000001010111000000010101111011010000100000000000
000000000000001001000011100000011010101000000000000000
000000000000000000000011101001011100001001000000000000
000000000100000000000000001001000000001010000000000000
000000001100000000000000000111011101010010100000000000
000010000000100000000011100000101001000001000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000011000000000101100000001111000000000001110000000000
000000000000000000000000000001001111000000100000000000
000000000000000000000000000111000001000001110000000000
000000000100000000000000000111101010000000010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000100000000000010110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000101100000000000001000000000
000000000000000000000011100000100000000000000000001000
011000000000000001100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
010001000000000000000000000000001001001100111000000000
010000100000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000010110000001000110011000000000000
000010000000000000000010110001101101000000000010000000
000000000010000000000010000000011101000001000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010000000011110000000000000000000
000000100000000000000110000111000000000000000100000000
000000000000100001000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000011000010000011011100000100000000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000000101000000000000000010000010
000000100000000011100000001111101111110000000010000000
000000000010100111100000001111001110110000100000000000
000000000000001001000000000011101010010111100000000000
000000000000000001000011101111001000001011100000000000
000000000000100000000111000000000001000000100000000000
000000000001010001000100001111001000000000000000000000
000000000000000001000110001101111111111000000010000000
000000000000001111100000001011001100010100000000000000
000000000000001000000010001101111011101001010000000000
000000000000000001000010000111011010000100000000000000
000000000000001101000010000000000000000000000000000000
000000000000000111000000001001001101000010000000000000

.logic_tile 4 17
000101000000000001000010110101101011100000010000100000
000100001000000000100011101111111010010000110000000000
011000001010001001100111001101101000001101000010100001
000000000000001111100110010111111000001000000000000000
000000000000000000000011100000011100000100000110000000
000000000010100000000011110000010000000000000000000000
000000000000010101000110010101001100000100000000000000
000000000000100000100011100000110000000000000000000000
000000000000000000000000000111011111010100000010000000
000000001000000000000011000111111101001000000000000000
000000000000010000000110000111111001000001010010100000
000000000000000000000110001001111110000001100000000000
000000000000000111100110011111111001010100000010000000
000001000000000000000011001001011000100000010011000000
000000000001010000000010011000000000000000000100000000
000000000000100001000010110001000000000010000000000000

.logic_tile 5 17
000000000000000111100010100001000000000000000100000000
000000001000100000100010100000100000000001000000000000
011000000000000001100010101001101101000001110000000001
000000000000000111000000001001011101000000100001000000
000000000001001000000000000001111111000100000010000000
000001000001010001000010001011011000101000010000000000
000000001000001111100000000011101100010000000000000000
000000000000001011100000001101101110010110000010000000
000000000001011000000000011101011100001101000010000100
000000001000100001000011010001001101001000000000000010
000000000000000101100010100000011010000100000100000000
000000001010000000000011100000000000000000000010000000
000000000000001000000000000001011110001101000000000001
000001000110011011000010101001001101000100000000000001
000000000000001000000000011001101100000001110000000000
000000000000000101000010100101011111000000100001000000

.ramb_tile 6 17
000000101100000001100000000111101100000000
000000010000000000100000000000000000000000
011000000000000000000000010111111100100000
000000000000000000000010010000010000000000
110000000100010111100010010111101100000001
010000000000000000000010011101100000000000
000000000000000111100000000001111100000000
000000000000000000100000000111110000000000
000011000000010011100000010001001100000000
000010000111010000100011010111000000000000
000000000000000000000010001111011100000000
000000000000000000000011101011110000000000
000001001010010001000110001101001100000000
000010100000000001000110011111100000000000
010010100000000001100010010101011100000000
110001000000001001100010011111010000100000

.logic_tile 7 17
000000000100000001000110111001011101011110100000000000
000000000110000000000011000111011101011111100000000000
011000100000001111000000000000000000000000000100000000
000000000000000111000000001101000000000010000000000000
000000001010001000000110010111101101010000000000000000
000000000110100101000010010011111010100001010000100010
000000000000000001100010000000000001000000100100000000
000000100001000000000110100000001011000000000000000000
000000000001001000000010000001101111001000000000000000
000100001110101101000000001001011011001101000000000000
000010100000000000000010010000011000000100000100000001
000001000000000000000110100000000000000000000000000000
000010001011000001100000010101001100001001000000000001
000001000110100000000011100111011100000101000000000000
000000000000100111000000000011001010010000100000000100
000000000000010000100010111011011001010100000011000000

.logic_tile 8 17
000010000000000001000000000101100000000000100000000000
000000000100001001000011000000101010000001000010000100
011000001100001001100011001011101010010111100000000000
000000000001001101000000000001111010001011100000000000
110001000000001101000111110111100000000000000010100101
010010000000001111100110100001100000000010000001000000
000010100010101111000000001001011010001001000110000000
000001000000010101100010100101100000000101000010000010
000000000000000000000111101001101100001000000110000000
000000001010000000000111110101110000001101000010000000
000000001110100111000000000111000000000000000000100000
000000000000000000100011110000101111000001000001100010
000000100100000011100111010001011100000000000000000000
000000000000000000000110000000000000001000000000000000
000100000000010000000000000111011001010110110000000000
000001000000100001000011001101001110010111110000000000

.logic_tile 9 17
000000000001100000000111110111101001001100111000000000
000000000000110000000011100000001110110011000000010001
000011000000100000000010000101101000001100111000000000
000010000001011001000100000000101101110011000000000100
000010000000100000000000000001101000001100111000000000
000000000001000000000000000000101001110011000000000100
000000000110000001000111100111101000001100111000000000
000000000100000000100100000000101111110011000000000001
000000001100000111000110100011101001001100111010000000
000000000000000000100000000000101010110011000000000001
000000000000001101100111000011101000001100111000000000
000000001011000101000100000000001001110011000000000100
000000100010000000000011100011101001001100111000000000
000001000000000000000011110000001000110011000000000001
000001000000000101100110100111001000001100110000000000
000010100000001001100000000000101100110011000001000000

.logic_tile 10 17
000011000001011011100000000101101100000110000000000000
000010100000001011000010000001001011000111000000000000
011000000000110000000000000001001010000011100000000000
000000000010111111000000000011011011000011000000000000
110000001000110111000111100011111100110110110101100001
100000000001010000100111110101101001110110100000000000
000000100000000111100010000101101110101011110101000000
000000000001010001000000001011001000110111110010000000
000000000000001101100010010001001101111111010100000001
000000001011010001100011011011011101111111000000000000
000000001000000011000011010111011000111110110100000001
000000000000000000000010100001101101110110110000000001
000000000000000001100110111111000001000000010000000000
000000000000000000000010101111101110000000000000100000
010010100000000001000010000101101100101011110100000001
000000000000100000100000001011101000110111110000000000

.logic_tile 11 17
000010000110101000000000000000011110000100000100000000
000010100000001011000000000000000000000000000000000010
011000000000100000000010000000011110000100000100000000
000000000001000000000100000000000000000000000000100100
010010100000001000000000000101000000000000000100000001
100001000000001111000000000000000000000001000000000000
000001000000110000000000011011101101000110000000000000
000010100101010000000011101001011111001011000000000000
000000000000000001000000000000000000000000000100000000
000000001000000001100011000001000000000010000010000001
000001000000101000000000000011000000000000000100000100
000010000000011101000000000000000000000001000000100010
000010100000000000000000001111111010000110100000000000
000000100001000000000000000011111101000010100000000000
010000000000000111000000000000000000000000000100000000
100000000000000111100011110011000000000010000001000010

.logic_tile 12 17
000000000010001000000000010000001000001100111010000000
000000100000001001000010100000001000110011000000010000
000010100000100000000000000111001000001100111000000000
000000000101000000000000000000100000110011000000100000
000000001010010000000110000011101000001100111000000000
000000100000000000000100000000000000110011000001000000
000000001010100000000110110001001000001100111000000000
000000001111000000000010010000100000110011000000000100
000001100000000000000000000111101000001100111000000000
000001000000000000000000000000000000110011000010000000
000000000000000011100000000000001001001100111000000100
000000000000000000000000000000001011110011000000000000
000001000000000000000111000000001000001100111000000000
000010000100000000000100000000001011110011000001000000
000001000000000000000000000101101000001100111000000000
000000000000001001000000000000100000110011000010000000

.logic_tile 13 17
000000100111011111000000001011101010101000000000000000
000001000001000111000011111111111000101100000000000010
011001100000000000000000011001111001000000000000000000
000111000000000111000010010101101100001001010000000100
010001000000010011100111100111001100001111110000000000
110000101110000000100011110101011100000111110000000100
000000000000001111000010010101100000000000000100000000
000000001110000001000010000000100000000001000000000001
000000000100001000000111000001011010101001000000000000
000000001100010101000100001001011000010100000000000000
000001000000100111100110001111001111101011100000000000
000010000000010000000000001111101110010111100001000000
000000000000000111100010101111000000000000000000000000
000000000000001001000110000101100000000010000000000000
110000000000100000000010000000000000000000000000000000
100000000001000001000011110001001111000010000000000000

.logic_tile 14 17
000000000000000111100000001001000000000001000000000000
000000000000000000100000000111000000000000000000000000
011010100010000000000000000011111111000000000000000000
000001001100010000000000000000001111100000000001000000
110000000000000000000111100000001100000100000110000000
000000000000000000000100000000010000000000000000000001
000010100000001000000111001101000000000000000000000000
000010000110001001000100001011100000000010000000000100
000010000100000000000011000000011111010000000000100000
000001000001000000000100000000001110000000000000000000
000010100000000000000011000000000000000000100100000000
000000000000000001000000000000001101000000000001000000
000000000000000000000010001101101110000000110000000000
000000000000001111000000001101001111000000000000000000
000010000001111001100000010000000000000000000000000000
000010001110101001100010010000000000000000000000000000

.logic_tile 15 17
000000000001011011100000000000000000000000000110000000
000000000000100111000010110001000000000010000010000100
011000000001000001100000000111111110000010000000000010
000000000000100000000000000011101111000000000000000000
110010100011010000000110001011011101000010000000000100
110001001010000000000000001011101100000000000000000000
000010100001010000000000000111101101000010000000000000
000001000000000000000010001011111100000000000000000000
000000000001010101000010100001100000000000010000000000
000000000001110000000010101001001011000000000000000010
000001100000000101100000000011111111000010000000000000
000010101110000101000010100011101110000000000000000000
000000000000000000000111100101100000000000000100000001
000000000001000000000010100000100000000001000010000010
110000000000000101000010100000000000000000100100000000
100000000100000101000000000000001000000000000010000100

.logic_tile 16 17
000000001000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000101010100000000000000000000000000000000
110100000000000111000000010101001101000110100000000000
010100101101010000000011100000101000101001010000000000
000000000000000001100000000011101110101000010000000000
000000001110001111000000000001111110100001010000000000
000000000000010101000000010000000000000000000000000000
000000101110000000100010000000000000000000000000000000
000010000000000000000000010000011010000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000000000010000101111000111110000000000000
000000000000000111000000001111011010101101000000000000
110010100001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000010000000000000000000000001100000000010000000000001
000000000010000000000000000000000000000000000000000000
011000000000001011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000010100000000001100110101101100000000001000100000000
000000000000000000100100000001000000000000000000000010
000010101000100001100000000101011000000000000100000000
000000000001010001100000000000000000001000000000000000
000000001000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000001
000001000000010000000000000101111000000000000100000000
000000000000000000000000000000000000001000000000000000
000010000000110000000110100000000000000010000000000100
000010100000000000000100001101000000000000000000000000
110000000100100000000000000000000000000000000000000000
100000001011010000000000000000000000000000000000000000

.logic_tile 18 17
000010100000000000000111100000001000001100110000000000
000000001110100000000000000000000000110011000010010000
011000000000000000000111100011000001000000000100000000
000000000000000000000000000101101011000010000000000000
010000000000001000000111100101000001000000000100000001
110000000000000111000100001011001010000001000000000000
000000001000001111100000001011000000000000100100000000
000001000000000111000011111001101010000000000000000000
000100000100010000000110010111001001000010000010000000
000000000000100000000011100111111101000000000000000000
000011100000000000000000010000000000000010000010000000
000001000000000000000010011011000000000000000000000000
000010100000010001100000010101011010000000000100000000
000001000010000000100010010000001101000001000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000010001111000000000000000010000000

.ramb_tile 19 17
000000101101000000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000001000000000000000000000000000000000000
000110100000010000000000000000000000000000
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000010000000000000000000000000000
000000000100100000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 17
000010101000000000000000000111101001001100111000000000
000001001100000000000000000000101111110011000000010000
000000000000000000000000000011001000001100111000000000
000001001010000000000000000000101111110011000000000000
000010000000000000000000000111101001001100111000000000
000011000000000000000000000000101101110011000001000000
000010101100010101000010100011001001001100111000000000
000000000000000000100100000000001111110011000000000000
000000000001011000000000010111101001001100111000000100
000000000000100101000011000000101010110011000000000000
000000000000000000000011110011001000001100111010000000
000000000000000000000111100000101110110011000000000000
000010000001010000000000010111101001001100111010000000
000000000000101001000010100000101011110011000000000000
000000000010000000000110110011001001001100111010000000
000000000000000000000011110000101101110011000000000000

.logic_tile 21 17
000001000000000101100110100001011100000000000100000000
000010100000000000000000000000100000001000000000000000
011001000001110000000011100000001100000010000000000000
000000000000000000000100001101001110000000000000000000
110010101110001000000000010001011100000000000100000000
010001000000000101000010000000000000001000000000000000
000000000010000011100000001111100000000001000100000000
000000000000000000100000000011000000000000000000000000
000000001010001000000110000011101110000000000100000000
000000001100000001000010110000010000001000000000000000
000001000000100001000010001000000000001100110000000000
000010101011000000000111101001001101110011000000000000
000010000000000000000000011000011101000100000000000000
000001000000000111000010010101011101010100100000000000
110000000000000001100000001000000000000000000100000000
100000000000000000000000000011001010000000100001000000

.logic_tile 22 17
000000000000001111100110000101101100000111000000000000
000000000000001011100010000111100000000001000000000000
011000000000001000000000010001100001000001100000000000
000000000000001011000010100101101110000001010000000000
110000000000011000000000000101111111000000100000000000
110000000000000001000000000000001111101000010000000000
000000000000101000000000001001000001000010000000000000
000000001011000001000010011101101101000011100000000000
000000000000000001000000001000011011010110000000000000
000000000000000000100000001011011000000010000000000000
000010000000001000000010000001000000000000000100000000
000000000000011011000011100000000000000001000001000100
000000000000000111000011100001011111010000000000000000
000000000000000000100100000000101111100001010000000000
110000000001000000000110001011100000000011100000000000
100000000000100001000000001101001000000010000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101011000000000100000000000
000000000000100000000000000000101010101000010000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000001000000011000000000000000000000000000000000000
011000000000000000000000000000011100001100110000000000
000000000000000000000000000000011011110011000000000000
110000000000000000000000000000000000000000000000000000
010001000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000100000000000000111001000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000011100000000000000011001011011010101111000000000000
000010100010000000010010010101011010001111000000000001
011000000000001011100000010101101010001011000010100000
000000000000000001100010000011000000000011000000000100
010000100000001101000110001111111010100000000000000000
010000000000101111000011110101011110000000000010000001
000000000000000101100011110101000000000010000100000000
000000000000000000100110101001100000000000000000000000
000000000000000111000000000101000001000000100000000000
000000001010001111000000000000101011000000000000000000
000000000000000101100000001111111000101000000001000000
000000000000000000000000000011101010010100100000000000
000000000000000111000000000101000000000000100000000000
000001000000100000000000000000101100000000000000000000
110000000000001000000011101001111111101001010000000000
100000000000001001000000000011111000000000100000000000

.logic_tile 4 18
000000000000000111000110011011101001101001000000000000
000000000010100111100010001001011011101000000000000000
011010000000000000000110100101101100000011110000000000
000000000000000000000011111011001011000011010001000000
110000000001000000000011100001000001000000100000000000
010000000000000000000010000000001100000000000000000000
000000000000000001000011111000000000000000000000000000
000000000000000000000111111101001000000010000000000000
000000100000001000000011100111111100110000000000000000
000000000110000001000110010001101001110100000000000000
000000000000000001100111100000001110000100000010000001
000000000000000001000000001111010000000000000010000001
000000100000010000000111110000011100000100000100000000
000001000010000011000010110000010000000000000000100010
000100000000000000000000001101011010010110100000000000
000000000000000000000011101001101110101001000010000000

.logic_tile 5 18
000100000000000111100000010111001101000000000001000001
000100000000000000000011100000001001000000010000000011
011000000000001101100010011011111010010110100000000000
000010000000000111000111101101111000100001010010000000
110000000000000000000000000101101011000110100000000000
000001000000000001000000001011001101010110100010000000
000000000000001001000010110000000001000000100010000000
000000000100000101100010001111001001000000000000000000
000000000000000011100000000000000000000000100100000000
000000000000100001000010000000001100000000000000000011
000000001000000001100000010101111000000000000000000000
000000001110000000000011100000000000000001000000000000
000000000000001000000010001011111000111000000000000000
000000000010101011000011111111001111101000000000000000
000000000000000000000010000011101001010111110000000000
000000000000001001000100000001111110010111100000000010

.ramt_tile 6 18
000001000000000000000010000111001100000000
000010100000000000000100000000110000010000
011000001110000011100000000101011000000010
000000000000000111000000000000000000000000
010010100000100001000011000101001100000000
110010000000010000000011101111110000000000
000001000000101111000000001011011000000000
000010100000010011000000000011100000010000
000000000000000000000111011001101100000100
000010101010000000000111000011010000000000
000000000000000111000000001111111000000000
000000000000001111000010000111000000010000
000000001011010111100011110101101100000000
000000000000000000000011010111010000000000
010000000000101111100000000011111000000000
110000000001000111000000001001100000000000

.logic_tile 7 18
000000000000000000000010010111111001101001010000000000
000001000000000101000011110111001100001001010000000000
000000001110001111100110000000011001010000000000000000
000000000001010001000010010000011100000000000001000000
000000001000000111100000001101011000010110110000000000
000000000000000000100010000011111110101011110000000000
000000000000000001100000000101111111000110000000000000
000000000001000000100011110000011111001000000001000000
000000000000000001000000000101100000000000000000000000
000000000100000000100000000101100000000010000000000000
000000001000000011100111100001011001110000000000000000
000000000001000001000110011111101101110000010000000000
000000000001000111100000010001001101000001000000000000
000000000001110000000011110001101110000110000000000000
000000000110001001100010001000011100000000000000000000
000010100001010101000011100011010000000100000000000000

.logic_tile 8 18
000000000000101111000000011101011100000100000000000000
000000000000010001100011011011111110001100000000000000
011001001000000001000010110001001011110111110110000001
000010000000001111100010000101111110111001110000000010
010000000000001011100110001111011100111111000101000100
000000000000000101000010000001001000111111100011100010
000000101101011011000011111001111010110110100000000000
000000000001101011000110100001111000111000100000000000
000001000000101000000111000111011011001001010000000000
000010100000000101000010000101101100101001010000000000
000011001000100101100111111111101100111111100110000000
000010000001000001000011101101001110111101010011000001
000000000001001111000111111111101110110111110111000000
000001001100100111100010101111101111111001110000000110
000001000000001001100110011011011010000001000000000000
000000101000000101000010001001101101000010100000000000

.logic_tile 9 18
000101000000000000000000011011101111101000000000000000
000110100000010000000011010101001100100100000000000000
011010100000000111100111100111011101110011000000000000
000000000000000000100000001011011110000000000001000000
010000000000000101100000011001101100000111010000000000
100000100000000000000010100111001010010111100000000000
000001000000000101100000011111101101110000000000000000
000010101010000000000010101111101001110100000000000000
000000000110001001000110001111001100101000000000000000
000010000000001111000100000011001010100000010000000000
000000000001110001000110100011101110100000000000000000
000000000100010101000110111101011110110000100000000000
000001000000011101000010000000011100000100000100000000
000000100000000011100000000000010000000000000001000000
010001000000001111100010001011101000100000000000000000
100000000000001001100110101101011110110000100001000000

.logic_tile 10 18
000101000001001000000111101001001011101000010000000000
000010000000010001000100001111111000001000000000000000
011100000100000011100010111001101101000000000000000000
000100000000001101000110001111101011000110100000000000
010010100000001111100110111101011100110111110100100101
000000000000000011100010000011101000111001110011000000
000000100000001000000111101111011111110011110111100000
000000000000001111000011100011101110111011110011000000
000000000011101000000000001001001010101000000000000000
000000001010010111000010000001101111100000010000000000
000000001100101001000000011101011010000000000000000000
000000000001011011100011010001111010000110100000000000
000000001011000000000110000111000000000000010000000000
000000000101110101000000001011001010000000000000000000
000000000001001001100111011011011101010110100000000000
000000000000000001000011111001111010100001010000000000

.logic_tile 11 18
000000000000001101100000011111001010110111110100000000
000000001010000011000011110001011111111001110011000010
011001000000001000000110101011001101110000010000000000
000010001100000001000000000111011111100000000000000000
010000001000001001100000010111001011101111010111000001
000000000100001111000011110101111010011111110000000000
000010100001000001100000000001011101100000010000000000
000000000001100000000000000111001111100000100000000000
000000000100000001000000011101011100000000000000000000
000010100000001111000010001111001000000110100000000000
000011000000000111100110011011001111000001000000000000
000010100001011101100010001001001100000010100000000000
000110000110001001000110010001011101111110100101000100
000100001010000001100010001001011101111110110000000111
000000000000000000000011101011111100100001010000000000
000000000000001101000111111111101100010000000000000000

.logic_tile 12 18
000001000000000000000000000111001000001100111000000000
000010100000000000000000000000000000110011000000010100
011010101100000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000100
010000000000000000000000000000001001001100111010000000
100000000000000000000000000000001100110011000000000000
000001100000100000000000010000001001001100111000000000
000011100000000000000011010000001011110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000100000000001110110011000001000000
000000001100000011100000010000001001001100110000000000
000001000000000001000010000000001110110011000000000100
000001001001000001100000000000001100000100000100000000
000010101110101111100000000000010000000000000010000010
010001000001111000000000001000000000000000000100000100
100010000000011001000000000011000000000010000010000010

.logic_tile 13 18
000010100000000000000011100011100000000001000100000000
000001000000000000000000000101000000000000000000000000
011000000000000000000000000101011110000000000100000000
000000000010000000000011100000000000001000000000000000
000000000000100101100000000000000000000000000100000000
000000000000000000100011101111001010000000100000000000
000010101010000001000000000011101010000000000100000000
000001001100000000000000000000000000001000000000000000
000000001010111000000000011101001000001000000000000000
000000000001110001000010101001110000000000000001000000
000100000000001001100000010101101100001100110000000000
000100000010000101000010100000000000110011000000000000
000010100000000000000110100000000000000000000100000000
000001000100000000000000000101001101000000100000000000
110010100000010101100000000101011100000000000100000000
100001000000000000000000000000010000001000000000000000

.logic_tile 14 18
000011000110110101100110110101000001000000001000000000
000111000000110111000010100000001011000000000000000000
000000000000000111000110110111101000001100111000000000
000000000010000000100010100000101110110011000000000000
000010101000101000000000000001101001001100111000000000
000001000000000101000000000000001001110011000000000000
000001000000000111000011110001001001001100111000000000
000010100000000000000111110000101011110011000000000000
000010000001010000000000000001001001001100111000000000
000001000110110000000000000000101010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000010000000001000110011000000000000
000011001010000011100000000001101000001100111000000000
000010001110010111000000000000101110110011000000000000
000000000000000000000010100011101001001100111000000000
000000000000000000000010100000101111110011000000000000

.logic_tile 15 18
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
011010000000000000000011100111011100000000000000000101
000000000000000000000100000000100000001000000001000000
010010000001011000000111101111011111000010000000000100
110000000000000011000100001111011110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000110010111000011100000000000000000000000000000
000101000111011001000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000001
000000000000000001100000000101000000000010000000000000
000010100000000111100110000011101100100010110010000000
000001000000000101100100000011001110101001110000100100
110000000000000101000010100000000001000010100000000000
100000000110000000000010101011001001000000100010000000

.logic_tile 16 18
000000000100001101100000000000000000000010000000000000
000000000000001011000011100000001000000000000000000000
011010000000000000000000001000000000000000000100000000
000001000000000000000000000011001000000000100000000000
010000000100000000000000000001000000000001000100000000
010000000000100000000000001111000000000000000000000000
000000001011000000000000001000000000000000000100000000
000000000000000000000000000111001000000000100000000000
000010100000000000000000010001011100000000000100000000
000000000110000000000010100000010000001000000000000000
000010000000000101100110100000000000000000000100000000
000011100110010000000000000001001111000000100000000000
001010100000100000000110100001001110000000000100000000
000000001100000101000010100000000000001000000000000000
110000000000001000000000000011000000000001000100000000
100001000000000101000000000001100000000000000000000000

.logic_tile 17 18
000000000000010111000110110001000000000000001000000000
000000000110000000000010100000000000000000000000001000
000000000000000000000110100111100000000000001000000000
000000000110000000000000000000001100000000000000000000
000010100000100101100000000001101000001100111000000000
000001001111000000000000000000101110110011000000000000
000000000000001000000000000001001000001100111000000000
000000100000000101000000000000101100110011000000000000
000000000110000101000000000001001000001100111000000000
000000001100000000100000000000101110110011000000000000
000000000000000011000000000101001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000100101000000000011101000001100111000000000
000000000111010000100000000000001110110011000000000010
000000000000100001100000000111001001001100111000000000
000010100000000000100000000000001010110011000000000000

.logic_tile 18 18
000000001000100101000000010000000000000000000000000000
000100101100010000000011100000000000000000000000000000
011000000000000000000000000000011010000100000100100000
000000000000001111000011100000000000000000000000000100
110000001010000000000010101001011011100000000000000000
110000000001010000000010100001011110000000000000000000
000000000000010011100000000000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000111010000000000000101001110011111110010000100
000000000000100000000000001001111011111111110010000000
000001000100000000000000000000000000000010000000000100
000010100000000000000000000000001000000000000000000000
000010000001010000000010010000000000000000000000000000
000000001101110000000110000000000000000000000000000000
110000000001010111000000000000011000000100000100000001
100000001010000000000000000000010000000000000000000100

.ramt_tile 19 18
000010100001110000000000000000000000000000
000000000001110000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 18
000000000001000000000111000111001001001100110000000000
000000000000100000000011100000001011110011000000010000
011000000000000000000111111000001011000000000000000000
000000000000000000000010000011001110010000000001000000
110000000001010001100110000011000000000011110000000000
110000001000100000100000001001101100000010110001000001
000000000000100000000111000001100000000000000101000000
000000000001010000000100000000100000000001000011100000
000000000000001000000011100001100000000010000000000000
000000001110000111000110010000100000000000000000100000
000000000000000011100000000011100000000010000000000000
000000101110011111100010000000000000000000000000000000
000000000000011000000111101000001000000000000000100000
000000001110100101000000001011011011000010000010100000
110010101110001000000000000000001100000010000000000000
100000000000000101000000000000010000000000000000000000

.logic_tile 21 18
000000000000000000000010110000000000000010000000000000
000000000000000000000010100000001110000000000000000000
011000000000000111100000001011000000000000000100000000
000000000000000101100000000001001010000001000000000000
010000000000001000000010100001111100111111010000000000
010000000000000101000000001101001100101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001111101000000000100000000000
000000001100000001000000000001111110000000000000000000
000010000001000111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100100000000010100000000000000000000000000000

.logic_tile 22 18
000000000000010000000000010000000000000000000000000000
000000001110100000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000001000000010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110100101100000000000000110000000
000000001010100000000100001111100000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000100100
000000000001010111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000001100000000000110000001011001110000010000000000
000001000000000000000000001011111010100000010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101000001000000100000000000
000000000000000001100000000000101010000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000001001100111010001111100100001010000000000
000000000000000101000111111101001111100000010000000000
011000000000001101000000000011011110000001000100000000
000000000000000001000011100001000000000111000000000000
000000000001001111000111101111011111001111000000000000
000001000000000001100011111001001000000111000010000000
000000000000001001100000000000011100000000100000000000
000000000000000111000000000000001011000000000000000000
000100100001000000000010001001111100101001010000000000
000100000000000101000000000101001110000000010000000000
000000000000000011100000000001011100000000000000000000
000000000000001001000000000000100000000001000000000000
000000000000000001000110001101001100000110100010000000
000000000000000001000000001001011010010110100000000000
110000000000000101100000001001001010000110100000000000
100000001100001001000000000101001001010110100010000000

.logic_tile 5 19
000000000000100101100011100001011000000001000010000100
000000001001001101000011010001000000000100000000000010
011000000000000001100000000000001111000000100000000000
000000000000000000000000000001001000000010000000000000
010000000110000111000000000011101100101000000010000000
010001000000000000000000001011011111101000010000000000
000000000000000000000110101000011010000100000000000000
000000000000000000000111110111010000000000000000000000
000000000000000000000110001101111100101000000000000000
000000000000000000000010011111101101011100000000000000
000000000000001001100000000000000000000000100100000000
000000000000000011100000000000001001000000000000000000
000000000000000001000010000000011110000000000010000000
000001000000000000000000000101000000000010000000000000
110000000000001000000110000000001111000100000000000000
010000000000001011000000000000011110000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100111110000000000000000000000000000
000000000001110000000000000000000000000000
000010000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000001100000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 19
000000100001100001100011101001011001010100000000000000
000010101001111111000110100111001101000100000000000000
011001000000000111100111000001011110101000000000000000
000010000000000000100100001001011111101100000000000000
000000000000001001000111101101011110000000100000000000
000000000000011011000000000111001001000000110000000000
000000000000000001100110001101101010000111110000000000
000000000001010000000000001011001100010111110000000000
000001000000000001000010010000000000000000100100000000
000010000000000000100110100000001101000000000010000000
000000001000000111000010011000000000000000000000000000
000000000000000000100011001001001101000000100000000000
000000100000000000000000011111011111100000010000000000
000000000010000000000011011111111011010100100000000000
000000000000001001010010010000001011000000100000000000
000000001101001111100110100000011100000000000000000000

.logic_tile 8 19
000000001010100001100110110011101001000100000000000000
000000000101010000000010101011011001001100000000000000
011010101100001001000011111011011100111111110110000000
000000100000010101100110101111011000010110110000000110
010000000000101011100110001111100001000001100000000000
000000000001000101000000000001001110000010100000000000
000000000000001001100110010101000001000000010000000000
000000100100000001000010011111001011000000000000000000
000001100110001101100110101011011010111111010110000000
000011100000000001000010001011101001101111010000000010
000000000000000111000110101101011101000000000000000000
000100000000000001000010011001101100000110100000000000
000000000000000000000000011011111001111111110101000001
000000000110100000000011110101101101101101010001100000
000000001000100111000000010101111100110111110101000000
000000000000010011100010100101111100111001110001000010

.logic_tile 9 19
000000000000100101100000010001100001000000010000000000
000010100001000000000011010101001011000000000000000000
011000001000001111000110111101101111101000000000000000
000000000000000001100010100111001001100000010000000000
010001000001010001000000011101011101101111010110100000
000000100000010000000010000111111000011111110011000000
000001000000001011100011101011011011101000000000000000
000010100001011011100100000011101110100100000000000000
000000000000000000000000001111001110000001000000000000
000000001010100001000011110011101100000001010000000000
000001001000000111100010000011011011101000000000000000
000000000000000111000100001101001110100100000000000000
000000001011001001000000011001011110100001010000000000
000000000001100001000011110101001001010000000000000000
000000000000001001100000001101111001101000010000000000
000000000000000101000000000101011110001000000000000000

.logic_tile 10 19
000000000000001000000110010101111010100000000000000000
000000000000000111000010001001011010110100000000000000
011000000000000001100000011101011100010100000000000000
000000000000100000000010000111111101001000000000000000
010001000000000011100111011001101010110110110110000000
000010000110011111100010001111011100111110110011100000
000000000000001101000000011101011001110000010000000000
000000000011010001100011010101111011100000000000000000
000000000100001001100011101000011100000010000000000010
000000000000010001000000000101011000000010100000000111
000000000000000000010111000111001010000000000000000000
000000100000000000000011100101101101001001010000000000
000000000000000101100111111011001001111111100110000000
000000000000000000000111011001011111111110100000000110
000010001000001000000111010111001001110000010000000000
000001100000000101000111011111011111100000010000000000

.logic_tile 11 19
000000000001011000000010010011000000000000000100000000
000000000000100011000011100000100000000001000011000010
011000000001011111010000000000011101000000100000000000
000000000000100101000000000000001110000000000000000000
010000000001011000000000000011101001010110000000000000
100010100000000011000000000001111101111111000000000000
000000000010001111000000001001111100100000010000000000
000010100100000101100000001111011010010100000000000000
000100100000000000000111111001100000000000010000000000
000000000000000111000110100111001001000000000000000000
000000000001010001000010011111011000100001010000000000
000000001010101001100110101111001111010000000000000000
000000000000000101100000001111111100101000000000000000
000000000000000000000011110001101101100000010000000000
010000001010100111000000001101101101100000000000000000
100000100001011111100010000101001111110000010000000000

.logic_tile 12 19
000000001000001001100010000011011000111110100110000001
000000000000000001000000001011111000111101110010000001
011000000001010001100110110101111110101011110110100101
000000100000001111000011110001011101101111110010000011
010000001000100000000110110111011011111111000110000000
000000000000011001000010100111111100111111010001000010
000001000000000101100010010111011001110011110010000000
000010000000000000000010101001101110010010100000000000
000001000000001011100111000011100001000000010010000000
000010100000001111000010000011001011000000000000000000
000010100001101001000110000101101100010000110000000000
000000000100100101000000000011101011110000110000000000
000000000000000011100011110111011101101011110100100100
000000100000000001100110001101011001011111110010100000
000000001000001001000110100011011111110000110000000000
000000000011001011000000000101001000010000110000000000

.logic_tile 13 19
000000000000001000000111111001011111110000010000000000
000000000000010001000011110101101100010000100000000000
011000000000001111000000000000001000000000000100000000
000000001100001011100000000011010000000100000000000000
000000001000100000000111100111000000000000000100000000
000000101100010000000100000000001001000000010000000000
000000000000000001100000001001000000000001000100000000
000000000000001101000000000011100000000000000000000000
000000001010010101100000010111011110010000100000000000
000000000001010000000010100001111111000000010000000000
000010100100000101100111000101000001000000000000000000
000001000000001001000100000000101101000001000000000000
000010001001111000000010000000000000000000000100000000
000001100000100101000011101001001101000000100000000000
110000000000001001000000001001111111000000000000000000
100000000000001011100011100101001000001001010000000000

.logic_tile 14 19
000000000001000000000110100101001001001100111000000000
000000000000100000000000000000101111110011000000010000
000000000000000000000111010101001001001100111000000000
000000000000000000000110100000001001110011000000000000
000000101000000101100111110011101001001100111000000000
000000100001000000000110100000101001110011000000000000
000000000000000000000011100101101000001100111000000000
000000001110000000000110000000101101110011000000000000
000000000000000000000110100111001000001100111000000000
000000001100100001000000000000001110110011000000000000
000000000000000000000011100101001000001100111000000000
000010100000000000000000000000101001110011000000000000
000000000001011011100000000101101001001100111000000000
000000000000100101000000000000101110110011000000000000
000010101000001101100111000011001001001100111000000000
000010001100000101000100000000001110110011000000000000

.logic_tile 15 19
000011001000000000000110100101100001000000000100000000
000011000000000000000000000000001000000000010000000000
011000000000101000000110110000000000000000000000000000
000000000100000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000101001001000000100000000000
000000000000000001100000000101111000000000000100000000
000000001110000000100000000000010000001000000000000000
000010000001010000000110000000011001010000000100000000
000001000001100000000100000000011010000000000000000000
000010000111010000000000000101111100000000000100000000
000001100001110000000000000000010000001000000000000000
110000000100000000000000001000000000000000000100000000
100000001110000000000000000101001100000000100000000000

.logic_tile 16 19
000010000000000000000011100111100000000000000100000000
000001001100000000010110000000001110000000010000000000
011000000000000011100000000000000000000010000011100111
000000001110000000000000000000000000000000000011000011
010010100000000101000010000001001010111111010000000000
110001001000001101100000000101101101111101000000000000
000010100000000000000000001001001010110110110000000000
000001000000000000000000000001101010111010110000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000011110000000000000000000000000000
000000000110010101100110100111001110000000000100000000
000100000000100000000000000000010000001000000000000000
000000001011010001100110100011100000000001000100000000
000000001110100000100000000111100000000000000000000000
110000000110001000000000000111000001000000000100000000
100000000001000101000000000000001100000000010000000000

.logic_tile 17 19
000000000110010101100000000111101000001100111000000000
000000001110100000000000000000101010110011000000010000
000000001010000000000110110011001000001100111000000000
000000100000000000000010100000001000110011000000000010
000000001000001101100000000001001001001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000101100000000101101000001100111000000000
000000000000000000000000000000001000110011000000000000
000011000001001000000000000101001000001100111000000000
000100000001101001000000000000001010110011000000000000
000001000000000000000000000101001001001100111000000000
000010000000000000000000000000001001110011000000000000
000000000000000000000011000001001000001100111000000000
000000100001010000000000000000001111110011000000100000
000000000000000001100000010001101000001100111000000000
000000000000000000100010010000101000110011000000000000

.logic_tile 18 19
000000000000100000000111100000011000000100000100000001
000100000001000000000000000000000000000000000010000000
011010100000100111100111001011111011001111100000000000
000000000001000000000100001111011001101111110000000000
010000000001000101000111101011011000000111110000000000
110000000001100000000100000011111010011111110000000000
000000000000000000000010100000000000000000100100000000
000000000100000000000000000000001110000000000001100000
000011100000000000000110000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001111010001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000111000000000000000000000000000000000000
110000000000000000000000000000000000000010000000000000
100000000000000000000010001001000000000000000010000010

.ramb_tile 19 19
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000001001111110000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001001000010000000000000000000000000000
000011100000000000000000000000000000000000
000011001001010000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000010100000010000000000000000000001000000100100000000
000000000000100000000000000000001100000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000001110000100000100000000
000000000000100000000000000000010000000000000000000000
000000000100101000000000000000000000000000000000000000
000000000100010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000100001010000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000110000000010100000000000000000000000000000
000010000001010000000100000000000000000000000000000000
010000001011010000000011100000000000000000000000000000
110000001100100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000011000000

.logic_tile 22 19
000010100000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000011100000000000011010000100000100000000
000000000000000000000000000000000000000000000001000000
000010001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000100100000000
000000000000100000000000000000001001000000000011000100
000010100001010000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
110010100001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000010000000000000000000000000000
010000000000100000000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000001
000100000000000000000011110000010000000000000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000111111010100000000000000000
000000001000001111000010011011101000010000100000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000111001111101001010110100000
110000000000000000000000001001011010111101110000000000
000100000000000111100000000000000000000000000000000000
000100000000001001100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 5 20
000000000000001111000111010011101101000010100100000000
000000001000000001100011000101001111000011000000000000
011000000000000101000110001001011100000110000000000000
000000001100000000100000000001011010000010000000000000
010001000000000101000010010101011010000011110010000000
110010100010001101000011110111101101000011010000000000
000000000000000001100010110000000000000000000000000000
000000000000000101000111110000000000000000000000000000
000000000000011001100010110001101010010110100000000000
000001001000001011000111001011111001010110000010000000
000001000000000011100111001000001100000000000000000000
000010100000000001000010001101000000000010000000000000
000001000000000101100000000001001101101011010000000000
000010100010000000100000000101011011111111010001000000
110000000000000111100111000101111101101001010000000000
110000000000000000000100001001001101000000100000000000

.ramt_tile 6 20
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000010100000000000000000000000000000
000011000000100000000000000000000000000000
000011100000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000001101000000010000001010000100000100000000
000000001010001111100010000000010000000000000000000000
011000000000000011100011110001111101000110100010000000
000000000000001101100010001011101000010110100000000000
110001000000001000000011110000001010000000000000000000
000000000000000111000110011011000000000010000000000000
000000000000001000000010000000011001000000100000000000
000000000000001011000000001111001110000000000000100000
000000000001000000000010001001011100000010000000000000
000000000000100101000011110111011100000000000000000000
000000000000100000000010100000011010000100000100000000
000000000001001001000000000000010000000000000000000000
000000000000000111100000000001111010100000010000000000
000000000010000000000010100111101001010100100000000000
000000000110101011100000000001001010000100000010000101
000000000001000001000000000000010000001001000000000000

.logic_tile 8 20
000001000000100001100010101011001011101001010000000000
000010000001000000000110010111111010000000010000000000
011001001101011011100000001001011111010010100000000000
000010100000100111000011110001111101110011110000000000
110000100100001111100111001001011100001001010000000000
000001000000000001000111100001001010101001010000000000
000000000000000111000111100001001110010000100000000000
000000000000000101100000000101101110000000010000000000
000001001110001000000111000001000001000000000000000000
000000000000000011000000000011101001000001000000100011
000001000010000011000010110000011011000000100000000000
000000100000000011000011100000011010000000000000000000
000000000000000001000000011111101110110100000000000000
000010000010000011000010001011011011111100000000000000
000000000000001001100110100011100000000000000110000100
000000000001011011000000000000000000000001000000000001

.logic_tile 9 20
000000100000001001100011101101101011100000000000000000
000001000000000001000011101101001101110100000000000000
011000000110001001100010110111011110101110000000000000
000000000001011001000110000111011001011110100000000000
010000000001001000000110100001111110111111000100000100
000000000001010011000000001011101011111111100001000001
000000000000101111000110010011011001101000010000000000
000000001111001001100010100101001111000000100000000000
000000000100100011100000010101011010101000010000000000
000000000001010001100010001001001101000000010000000000
000000100111011000000000000011011100000000100000000000
000001000000100101000011000011001111000000110000000000
000001000000111111100110010001111001111011110110000010
000000001010010111000011111111101001010111110011000001
000000000000001000000010010001011011111111010110100001
000000000001010001000010000001001011101111010010100000

.logic_tile 10 20
000011100000001001100000010001011110001001010000000000
000010000110001111000011000011001010101001010000000000
011000000000111000000110001001011101010110110000000000
000000000000111111000011101001111101010001110000000000
010000101010101001000010000101111001110000010000000000
000001000001000001100110111001011000010000000000000000
000000000000100000010010110001111001101000000000000000
000010100001000101000110111101101010100100000000000000
000000000000000111000000000000011110000000000000000000
000100000000000001000011110011001011010000000000000000
000000000000010000000010110101100001000010000000000000
000000001100100000000111000000101011000000000010000010
000000000000000111100000010011001010110100000000000000
000000000000100000000010000111001101111100000000000000
000110001010000000000110110001011111101111010100000000
000101001101011111000010001111011111011111110010000010

.logic_tile 11 20
000001000000001001100110001101001101000100000000000000
000000000001011111000000000101111101001100000000000000
011000000010101001100000001001001111111000000000000000
000000000001010001000000000111001010100000000000000000
010000001100001000000011100111101111101000000000000000
000000000000000001000010010111011100010000100000000000
000000000000001011100000001101001110111111010110000001
000000000001010001000000000001111010011111100010000000
000000000110001101000111111001011110101011110111000000
000000000000000111000011110001011011101111110011000010
000000001010100101100000010111011011101001000000000000
000000000001001101010010101001001110100000000000000000
000000000000001111100110010101011101000000100000000000
000000000010000011000011000001101110000000110000000000
000001000001011111100000010011001100110011110000000000
000010000110001001000010000111101100010010100000000000

.logic_tile 12 20
000000000100000000000000010111100000000010000010100100
000000000000000000000010001001100000000000000011100000
011000000001010111000110000001111000000000000000000000
000000000000101111100011110011011111000000010000000000
110000000110000001100000000011011100101101010100000000
100000000001010000000000001111101110111101010000000000
000000000000001111100011101101011011000110000000000001
000000000000000011010111100111011001000010000000000000
000000000110000011100011100111111011111000100000000000
000000000000000000000010001011101111010100100000000000
000010000000000011000010001000001101000000000000000000
000000000001010000000100000001011011010000000000000000
000000000001000001000111011000011000000000000000000000
000010100001110000000111110111001101010000000000000000
000000000000001111000011111101111000100000010000000000
000000000000000001000010111011011111100000000000000000

.logic_tile 13 20
000000000000001000000111101000000000000010000000000000
000000000000000111000000001011000000000000000000000010
011000000000110011100111100000000000000000000000000000
000000001100100000000000001001001111000010000000000000
110010000000010001100000000011001101000100000100000001
110001000000100000000000000000101111000000000010000000
000000001100011111100111100000000000000000000000000000
000000000000101111100100000000000000000000000000000000
000001000000000001000110100001111010101001010000000000
000010000000000000000100000101001110001000000000000000
000001000000000000000000010000011010000000100100000001
000000000000000000000011011011011100000000000000000000
000000000000100101000111010000000000000000000000000000
000000000000010000100011000000000000000000000000000000
000000000110000000000010001001011011111111100000000000
000000000000000000000010001001001111111110000010000000

.logic_tile 14 20
000010000000000000000011100011101001001100111000000000
000001000000000000000100000000101100110011000000010000
000010000000000000010000000011101000001100111000000000
000001000001000000000000000000101111110011000000000000
000000000000000000000111100011101001001100111000000000
000000000000000000000000000000001111110011000000000000
000011100000000111000000010101001000001100111000000000
000001001110000000100011100000101110110011000000000000
000000000110000000000010100101101000001100111000000000
000000000000000000000100000000101110110011000000000000
000000000110011011100110100101101001001100111000000000
000000000000100101100010000000001111110011000000000000
000000000000001101100110110011001001001100111000000000
000000000000000101000010100000101110110011000000000000
000001000000000101100010110111001000001100111000000000
000010000110000000000110100000101001110011000000000000

.logic_tile 15 20
000000000000000000010110100101101000000000000100000000
000000001110000000000000000000110000001000000000000000
011000000000000000000110111000000001000000000100000000
000000001110000000000010100101001011000000100000000000
000010101010001101100000000101100000000000000100000000
000000000000000101000000000000101010000000010000000000
000000000000011101100000001000000001000000000100000000
000000001000100101000010011101001001000000100000000000
000010000001010000000000000000001110000010000000000000
000001000000100000000000000000010000000000000010000000
000000000000000000000000001001100000000001000100000000
000000000000000000000000001101100000000000000000000000
000000000001010000000000010000011011010000000100000000
000000000000100000000011000000011010000000000000000000
110010100000000000000000001000000000000000000100000000
100011000001010000000000001101001010000000100000000000

.logic_tile 16 20
000010000000000001000010100000001100000100000110000010
000001000000000000000000000000010000000000000011100101
011100000000101000000111010000011110000100000110100010
000100000000001111000011100000000000000000000011100010
000000001000000111100010101101000001000001000100000000
000000001100101101000110100011101111000010100001000000
000000000000000000000000010101000000000010000010000000
000000000000000000000010000000000000000000000001000000
000000000000001001100010001001101100011111010000000000
000000001110000001000110000001101100101111010000000000
000010000000010000000000000001101100101001010010100110
000011000001110001000010000101111000111001010001100100
000000000000010000000000001101111110011101000100000101
000010100001110000000000001011111011001001000010000100
110000001001011001000110100011100001000001000100000100
100000000110000001000010011001001110000001010000000000

.logic_tile 17 20
000001001110001101100000000011001000001100111000000100
000000000000000101000000000000001010110011000000010000
011000000000100000000011100101101000001100111000000100
000000000000001001000100000000001100110011000000000000
010000001000000011100011100011001001001100111000000000
110000000000000000100000000000001000110011000000100000
000000000000000001100000000000001001001100110000000100
000000000000010001000000000011001010110011000000000000
000000000000010001100000000000011000000010000000000000
000000100000000000100000000000010000000000000001000010
000000100000101000000000000000011100000010000000000000
000001000001001101000011000000010000000000000000000000
000000000000000101100000000000000000000000000100000010
000000000010000000100000000111000000000010000000000000
110000100000000000000000000001011101010111110000000000
100001000000000000000000000001001001110110110000000000

.logic_tile 18 20
000000001101010101000011100111011110000000000100100000
000000000000100000010100000000000000001000000000000000
011001000000000000000000000011001100101111110000000000
000010000100000000000000001001011111101101010000000000
000000000000000001100011101111100000000001000100000100
000010100000000001000010100111000000000000000000000000
000000101010000000000110000000000001000000000100000001
000010000000000000000000000011001110000000100000000000
000000000000010001000000010001011100010100000100000000
000000000000001111000011110000011010001000000000000001
000010100000000000000010000111011110010100000100000000
000011000000000000000000000000111011001000000000000000
000000000000001101000111101101011110101001010000000000
000000000000001101100010001101001110111001010000000010
110000000001011101100011101000001010000000000110000001
100000101010010111100100000111010000000100000000000000

.ramt_tile 19 20
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000011010000000000001000001
000000000000100101000000000001001010000000100011000100
011000000000000000000000000011011110000010000000000000
000000000000000000000000000000001101000000000000000000
010000000000000001100111100101100000000010000000000000
110000001100000000000000000001000000000000000000000000
000001000001100000000000000000000000000000000000000000
000010100000010101000000000000000000000000000000000000
000000000000001000000110100111001101000001000010000001
000000000000100101000000000011111110000000000001000100
000000001110000000000110101000000000000000000100000000
000000000011010000000000001011000000000010000001000000
000000001100000000000000010000011010000100000000000000
000000000001010000000010000001000000000000000000000000
000000000010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000010100000000000000000000001100000000000000100000000
000001000000000000000000000000100000000001000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001100000010000001010000100000100000000
000000000000000000000010100000000000000000000000000000
000010100000000000000110100011101110000000000000000100
000001000010000001000100000000000000001000000000100000
000000100000000101100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000001000000110010101101011000000000100000000
000000001110000101000011011111101010001000000001000000
110000000000000000000000000011000000000010000000100000
100000000000000000000000000000001101000000000000100000

.logic_tile 22 20
000000001000000111000010000101111000000010000000100101
000000000000000000000100000000010000000000000001100110
011000000000000000000110001101011100010000000100000000
000000001000000000000000000011001001000000000000000000
110000000000000111000011110001011101000000000100000000
110000000000000000000010001101001100000000100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011101001000000000100000000
000000000000000000000000000101011100100000000000000000
000000000000000001000000000111000000000010000010000000
000000000000000001000000001101000000000000000000100000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000101011101000000000100000000
100000000000100000000000000001101100100000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000100000001000000000011110000000000000000000000000000
011011000001001000010000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000000000000001000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 4 21
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000101011100000110000000000000
000000000000001001000000000000100000001000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100001001110000000000000000000000000000000000000000000

.logic_tile 5 21
000001000000010000000000011001111010101001010000000100
000010100000000000000011111011011100101000010000000000
011000000000000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000011000000010000010000000
010000001000000000000010000000010000000000000000000001
000000000000000111100000010101100000000000000100000001
000000000000000000000011010000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000000000000000000000010111000001100000010000001000000
000000000000000000000111001011010000000000000010000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000011000001
110000000000000000000000000011000001000000000001000000
100000001010000000000000000000101101000000010000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000010001000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000001000001100000001101001111110000000100000101
000000001000000101000000001001011111111001010010100000
011001000000000101000010010001011000101001110100000100
000010100000000000000110001111011000000000110000100000
110000000001001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101000000001111111100001100000100000110
000000000000000000000011111001010000001101000000100100
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010001000001100000010000000000000
000000001000000000000110101011000000000000000000000000
000000001000001101000110101111101111111000000000000000
000000000000000001000100000001011001110000000000000000

.logic_tile 8 21
000000001000100111100000000101001111101101010100000100
000001000101010000110011111101101001001100000001000000
011011100000000101000010110101111100000010000000000001
000011000000000000100110100011101101000000000000000000
010000000000000101000011101011101010111000100110100100
010000000000000011100010111001011101101000010000100100
000000001000000000000010101000000001000010000000000000
000000000000000000000010111101001001000000000000000101
000000000000000101100110110000011110000100000000000000
000000001000000000000010000111010000000000000000100010
000000001010001001000000011111101110111110100000000000
000000000000000101000010001101001000111110000000000000
000100000000001001000011100011011011111000010000000000
000100000000000001100000000101011111111000100000000000
000000001000000111100110001111011100111100010110000010
000000000000000000000010100001111010111101010000000000

.logic_tile 9 21
000001000110001111000000000000000001000000000000000010
000000000001011111000011101111001000000000100000000000
011000000000000000000000000001001100000000000100000000
000000000000010011000011110011011101000010000000000000
110000000000001111000000001000000000000000100000000001
100000000000000111100010010001001111000000000000000110
000100101110000000000000000000011000000000000100000000
000101000000000000000000000101010000000100000000000000
000000000010000101100111100011001100000000000100000000
000000000000000000000011111011011000001000000001100000
000000000000000101000111010101011101010100100000000000
000000000000000000000011110111011111010110100000000000
000000000100000000000010101001011100101001000000000000
000000000000101001000000000111001001000110000000000000
000000000000000101000010111111100000000001000010000001
000000000000000000100111011011101011000010100010100010

.logic_tile 10 21
000000000000000011100010110001000001000001000010000100
000000100000001001100011111001001000000000000000000011
011000000110010011100000010000011110010000000000000000
000000000001101001100011100000011011000000000000000000
010000000000001011000111011001011100001111000110000000
000000000001010011100111001001100000001011000001100001
000010000001011101100000001111011101111001110110000001
000001000000000001000000000111111111110111110000000000
000100001000000011100011100000011011010110100111000010
000000000110000000100000000111001101000100000010000000
000000000000000001100000001001001010000111010000000000
000000000000000000000011100001011111101011010000000000
000000000000000101100110011011001010101000010000000000
000000001000000111000010000111101111000000010000000000
000000001000100101100110110101101010000110100010000000
000000001111000101000010000011001110001111110000000100

.logic_tile 11 21
000010100100000111100111100101011011000010000000000000
000001000000000000100110101101001000000000000001000000
011000000000001000000010010001011110000110100000000000
000000000001000011000110111111101101000010100000000000
110000000000000000000011101111111110000001000000000000
100000000000000001000100001001010000000000000010000100
000000000110001011100010001001101111000100000100000000
000000000000001111000000000111111111000000000000000000
000010000000001000000110001000000000000000000100000000
000001000000000001000000001101001110000000100000000000
000000000000000101000000001000000000000000000100000000
000000000001010000000010000011001000000000100000000000
000000000000000101000110111001101000000000100000000100
000010100000000000000111011011111100000000000000000000
000000000110000001000000000011111011000100000010000000
000000000001011111000010001001101001000000000000000000

.logic_tile 12 21
000000001000001101000000000111111100100000000000000000
000000000000001101100010111111101000000000000000000000
011000000000001101100110000111001101000010000010100000
000000001110000101000011100000001001000000000001100011
010010000000000011000111110001001110000000000100000000
110001000000000111000110100000010000001000000000000000
000000001000000001000000011001101100001001000010000000
000000000000010001100011010111010000000100000000000010
000010100000000000000000011101101110000100000100000000
000001000000001101000010001001001010000000000010000000
000000000010000001100111001001101100000010000000000000
000000000000000000000000000001011010000000000000000000
000010100000000011100011011011111011000000000000000000
000001000000001001100011000101111110000000010000000010
010001001010001111100000000001000000000001000100000000
100010000001001111100010111101100000000000000000000000

.logic_tile 13 21
000000000110000000000000011000011010000000000100000000
000000000001000000000011111111000000000100000000000000
011000000000000000000000010111000001000000000100000000
000100001110000000000011100000001010000000010000000000
000000000000011000000000010011001011111011110000000000
000000000000101111000010011001101100100011110010000000
000100000100010000000000000011100000000010000000000000
000010000000100111000000000000000000000000000000000010
000010100000000011100111000000011010010000000110000000
000001000000000101000000000000001100000000000000000000
000010100000000000000010101001100000000000010000000000
000001001100001001000100001011101100000000000000000000
000000000000000101100000000111111010000000000100000000
000000000000000000000000000000000000001000000000000000
110000000000001000000110100000000001000000000100000000
100000000000000101000000001101001010000000100000000000

.logic_tile 14 21
000000000000100111000000000111001001001100111000000000
000000000001010000000000000000001101110011000000010000
000010000000100000000010100101001001001100111000000000
000001001100000000000110010000001001110011000000000000
000000001011001101100011100011101001001100111000000000
000000000001100101000100000000001001110011000000000000
000001100101010000000111110111001000001100111000000000
000001000000100000000010100000001111110011000000000000
000000000000001000000000000101101001001100111000000000
000000000001010101000000000000101011110011000000000000
000001100000000101100110110011001000001100111000000000
000001001110000001000010100000001000110011000000000000
000000000110000111000000010011101000001100111000000000
000000000000000001100010100000101011110011000000000000
000011000000000000000000000011101000001100111000000000
000001000110000000000000000000001010110011000000000000

.logic_tile 15 21
000000000000000000000000010000000001000000000100000000
000000001100001101000010101111001010000000100000000000
011000000000110011100000010000000001000000100100000010
000000001110100000000010100000001000000000000011100010
000000000000001000000110100000000000000000000100000000
000000000110000101000000001101001111000000100000000000
000000000000010101100111011001000001000010000000000001
000010001100101101000011110011001010000000000001000000
000000000000000000000000001101100001000000010110000000
000000000000000000000000000011101011000000000000000000
000011100000000111100000000001001110000000000100000000
000011000000000101100000000000110000001000000000000000
000010000000010000000010000000001010000000000100000000
000001000000100000000000001111000000000100000000000000
110000100000000000000000000001101110000000000100000000
100000000000000000000000000000110000001000000000000000

.logic_tile 16 21
000000000000000101100000000001011010000100000010000001
000000000000000101000011100000000000000000000010000001
011100000001000111000000000001001010000100000010000001
000100001110111001100000000000000000000000000010000100
000000000000000101000010000001111111101001010000000001
000000000000000000000000000111001100111001010010000011
000010100010100101000000001111001010101000000000000000
000001000100001101000000000011111110100000010000000000
000000000000010000000000000000000000000010000010000110
000100000000100000000000000101001000000000000011000101
000011100101000011100010100001001010000000000000000110
000001001010100001000100000000000000000001000011000000
000000000000101001100011101011101110111111010100000001
000000000001000111000010000111111001111111110010100000
010010000001011101000010000111111010000100000001000000
010001001101011111100100000000100000001001000011100000

.logic_tile 17 21
000000000000110111000000010111111001100000000000100000
000010101000111111100011011001111111000000000000000000
011000000001001000000110000111101100000010000000000000
000000000000100111000100000000100000000000000000000000
000000000000000001000010000000000001000000100110000000
000010100000000000000000000000001000000000000011000101
000000100000001111000010000101101010101111110000000000
000000001100000101100110100111111100010110110000000000
000000000000001001100000011101111011110000100100000100
000001001110001011100011100011101010100000010000000000
000000000000001000000000010001001110010000100100000000
000000001110000101000011110000011000000000010000000000
000000000000001000000110001111100000000000010110000000
000000000000001001000000001011001010000000000000000000
110010000001010000000111110011101101000000000100000100
100011100000101101000110010000111110100000000000000000

.logic_tile 18 21
000000000000001000000000011000001110000010000000100000
000000000000000111000011110101011001000000000000000000
011000000000000011100000000001001010001000000100000000
000000000000000000000000000111010000000000000000000000
000000000000000000000011100000011100000000000100000000
000000001100001111000011111101001000010000000000000000
000000100000000101000000000111001101111000110000000000
000011100000000000000010010101111011110000110000000001
000000000001010000000000001011101010010111100000000000
000000000000100000000011111011111101011111100000000000
000000000000000001000010001000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000000001010000000111110000011110000000000100000000
000000000000100001000010001101011000010000000000000000
110000000000100001100000000111100001000000000000000000
100000101100010000000010000000001000000001000000000000

.ramb_tile 19 21
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000010000000000000000000000000000
000010000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000111100110001101001001000000000000000000
000000000000000000100110101001011010000000100001000100
011000000100010011100000000101111000000000000000100010
000000000010100000000010101001011010100000000011000001
000000000000001101000000011000000000000000000010000000
000000001000001001000011111001001010000000100001000100
000001000000110001100010000111000000000010100100000000
000010100000000000100000001111001000000000100000100000
000000000000000000000000010000000000000000000010000001
000000000000000000000010000101001001000000100001000000
000000000010000000000000010000011100000000000010000000
000000100000000000000011101101010000000100000000000000
000000100000000001000000001001111110101001010000000100
000000001110000000100010101101011101111001010010100000
010000000001010000000000010101101000000000000000000100
100000000000000000000011101001011010001000000000100100

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000000000000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000100000000000000101001111010100100100000001
000000000001010000000000000000001001101001010000100000
000001101110000000000000001000000000000000000110000000
000011100010000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000001101101010000000000100000000
000100000000000000000011010001101010001000000000000000
011000000001001000000000011101011000100000000100000000
000000000000100011010011000101011010000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000001000000000011101011110100000000100000000
000000000000000011000011000101001010000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011000000000010000010100000
000000000000000000000000000000001111000000000000000111
010000000000000001000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000000000000110000000
010000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001001110000000000011010000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000101100000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000001111000010100001001000000000000100000000
000000000000000001000100000000010000001000000000000000
011000000000000101000000000001100000000001000100000000
000000000000001101100000000001000000000000000000000000
010000000000000111000010000000001010000000000100000000
110000000000000000000110110101010000000100000000000000
000000000000001000000000001001001111000010000000000000
000000000000000001000000000101001111000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000001010000000010000000001
000000000000000000000000000000011110000010000000000000
000000000000000000000000000000010000000000000000000100
000000000000001001100000000001100000000000000100000000
000000000000000011000000000000001010000000010000000000
110000000000000000000110110000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111111101000100000100000000
000000000000000000000000000000111100000000000000000100

.logic_tile 4 22
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111111001010111100100000000
110000000000000000000000001011111111010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101100010011111111110111110110100000000
010000000000000101000110100111101101111001110000000010

.logic_tile 5 22
000000000001000111110111001001000000000001000000000000
000000000010000101000010010101000000000011000000000001
011000000000001000000010100000000000000000000000000000
000000000000001011000010010000000000000000000000000000
010010101100000000000010010001000001000000000000000000
010000000000000000000010100000001001000001000000000000
000000000000000111000110100000011001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000110001011101011111110110000000000
000000000000101011000000001101011101111100100000000000
000000000000000001000110000001111010000000000000000000
000000000000000000100010001101011001000010000000000000
000000000000000000000000010011101101000011000000000000
000001000000000000000010000001011110000001000000000000
010000000000000001100000001011001010101001010100000000
100000000000000000000000001011011111111000100010000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000001001100110011111111110000000000000000000
000000000000000001100011011001010000000010000000000100
011000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000011011101101000010000000000000
010000000000000000000010000101101111000011000000000000
000000000000000001000011100000000001000000100100000000
000000000000000000000100000000001111000000000000000000
000000000001000101100000010001001010011100000000000000
000000000000000000000010100111011000101000000000000000
000000000000000000000110100011011010010000100000000000
000000001100001111000010010000111110101000010000100000
000000000000000111100110101111111001101000000000000000
000000000000000001000100001001111100010000000000000001
010000000000000000000010010111011101000100000000000000
100000000001011111000011101001111111000000000000000000

.logic_tile 8 22
000010101100000111000010100111101100000111000000000000
000000000000000000000010111101101111000110000000000000
011000000000000101000000010001111100000100000000000000
000001000000000000000011110000100000000000000000000000
000000000100000101000010111000000001000000000000000000
000000000000000000000111110101001101000000100000000000
000000000000000001100110111111001011010000000000000000
000000000000000000000010000111001011000000000000000000
000001001100000001000000000011001000000000000010000000
000000000000000101100000001101010000000100000010100111
000001000000001000000011110101100001000000100000000000
000010000000001011000111000000101101000000000000000010
000000000100000001100110000001001010000000000110000010
000000000000000001000000000011010000000100000011100110
000000000000010000000000011001000000000010110110000001
000000000000100101000010010001101110000001010010100000

.logic_tile 9 22
000001000000000000000000001001111101011110100000000000
000010100100000101000000000111111011011111110000000000
011000000000001101100110110000011010000000000000000000
000000000000000001000010100101000000000010000000000100
010000000000001000000111101011111011110100010100000000
100000000000001011000100001011011000111110100000100000
000000000000001111000111100011111010000000100000000000
000000000000000011100110100000001100000000000000000000
000000000000000001100000000101101111110000100000000000
000000000000000000100000001101001111100000010000000000
000000000000000001100010011001000000000000000000000000
000000000001000101000011010001000000000010000000000000
000000000000000000000110111000001110000100000000000100
000000000000001001000010101001010000000110000000000000
010000000000000001000110000111000001000000100000000000
100000000000000000100000000000101000000000000000000000

.logic_tile 10 22
000010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000100000000000000000000001000010000000000000
000000000001010000000000000011001101000000000000000000
110000000000000001100110001000011110000100000000100000
010000000000000000000000001101000000000110000000000000
000001000000000000000010100000001110010000000000000000
000010000000000000000100001111001001010100000000000000
000010100000000011100000000000000000000000100110000000
000001000001010000100011110000001010000000000001000000
000000000110000000000010000101000000000000100000000000
000000000000000000000000000000101001000000000001100000
000000000000000001000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000001000000000000000000101000000000010100000000000
000000000000001111000000000111101001000010000000000000

.logic_tile 11 22
000001000001000101100010100111100000000010000010100000
000000000000101101000111100101100000000000000001100110
011000000000000101000010101001100000000001110000000000
000000000000000000100110110001101011000011110011000000
110000000000000101000010101001101000000010000000000000
110000100000001101100010111101111001000000000000000000
000000000000001011000111100101101111000011110000000000
000000000100000111000010101011001011000011100000000000
000001000000100000000010010101011100001000000000000000
000000101110010000000010000001100000001100000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000001111000000000010000010000000
000000100000000101100111100101101010000000000000000000
000000000000000000000010101011001011000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000011110001000000000010000010000000

.logic_tile 12 22
000000000001010111100000010000000000000000000000000000
000000100000100101000011110000000000000000000000000000
011000000001010111100010101000000000000000000000000000
000000000001100000000011001101001111000000100000000000
010000000000001000000111001001100000000001000010000000
010010100000100101000100001011000000000000000000000000
000000000000000001100000001001101010000000000010000000
000010100000000000100010100001111000000010000000000000
000001000000010000000000001111100000000000010010000000
000000100000100000000011100101101000000000000001000000
000000000000000000000000010001101010000000000000000000
000000000000001101000010010001110000000001000010000000
000000000000000000000000010000000000000000000100000000
000010100000000000000010011011000000000010000010000000
000000000000010000000000010000011101000000000000000000
000000000001000000000010100101001001000010000000000010

.logic_tile 13 22
000001000111010001100010101001001100111111110100000100
000000100000101101000100000101001000111110110000000000
011000000000001000000011101111111110000010000000000000
000000000000000111000100001011101101000000000000000000
000001000000010111100000000111100000000010000000000000
000010000000000000110000000000100000000000000000000010
000000000000000111000000000111011000111011110100000100
000000000000000000100000001001001110111111110000000000
000000000000000011100011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000111101010000010000100000000
000010101010000000000100000000100000001001000000100000
000000000000001111000000000001101110000001000000000000
000000000000000011000011111011110000000000000000000000
110000000000100111000010100000000000000000000000000000
100000001110010000000010110000000000000000000000000000

.logic_tile 14 22
000000000000000001000011100000001000001100110000000000
000000000000000000010100000000000000110011000000010000
011000001000000001000000000000000000000010000000100000
000000000001011001100000000000001001000000000000000010
110000000000000000000111101011111010000100000000000000
010000100010000000000100000111111011000000000000000000
000000001000000001000000011000011000000100000110100100
000000000000000000100011101111001101010100100000000000
000000000000010000000011101001011000111111010000000000
000000000000100000000110001111001111111110000000000000
000000000000001000000110100111100000000010000000000000
000000000000000111000000000000100000000000000000100010
000100100001010000000010011111011111110101110000000000
000100000000100000000011010011101010110110110000000000
000000001100001101100111100011100000000010000000000001
000000000000000011000111110000000000000000000000000000

.logic_tile 15 22
000000000001010001000111101111100000000001000100000100
000000000010100000100000001001000000000000000000000000
011000000000000011000000000111111010000000000100000000
000000000000000000100011110000100000001000000001000000
010000000001000000000010000101101010111011110000000000
110000000001011111000000000111101100110001110000000000
000000100110000111000111110101101101010011110000000000
000001000000000000100111100001101100110111110000000000
000000000001000001000000001000000001000000000100000010
000000100000000001000000001001001111000000100000000000
000000000110001111100000000000000000000000000110000000
000000000100001111000000000111001001000000100010000010
000010100000000011100010001011011001000000010100000000
000001000001001111000000000011001001000000000010000000
010010000000000000000111100011101111000100000100000000
100001000000000111000100000011011000000000000000000000

.logic_tile 16 22
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001110000000000000000000
011010001000000101000000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000001001000000000000011001011001010110110000000001
000000000001110101000011010001101110010101110000000000
000000000000000000000000000101101010000000000010000000
000000000000000000000000000000010000000001000000000100
000000001001000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000101100000000101101111111001110000000000
000000000000000000000010000111111110111101110001000000
110000000000101101000000000000000000000000000000000000
100000000000011101100000000000000000000000000000000000

.logic_tile 17 22
000000000000010011110000000000000001000000100100000000
000000000000100000010010100000001010000000000001000100
011010100001010101010000010001100000000000010000000000
000000000100000000000011100001101100000000000000000000
110010100000000001100000000000000000000000000000000000
010001000000000000100010000000000000000000000000000000
000000000110100001000111110000000000000000000000000000
000000000001000000010010110000000000000000000000000000
000000000000000001100010010000000001000000100110000000
000000000010000000100011110000001110000000000000000010
000010001000100000000000001001011010011111100000000000
000110100000000000000000000111111101101011110000000100
000100000000010000000000000101011000000010000000000000
000110100000100000000000000101100000000000000010000000
110010000000001011000000001000000000000000000100000000
100000000000001001000000001101000000000010000001000010

.logic_tile 18 22
000000100000010101100000001001011000111001110000000000
000001000000000000000010011101001111111110110000000001
011000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000001000110000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000010000101111100000100000010000000
000000000000000000000000001011101110000000000000000000
110000000100000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000110000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 22
000000000000000111000000000001011010000010000010000110
000000000000000000000011100000010000000000000001100000
011001000000010000000111000000000000000000000000000000
000000000000110101000010010000000000000000000000000000
110000000000000000000000000111101101101001010010000001
010000001010010000000010101001011000110110100000000001
000001000000000001000000000111000000000000000110000000
000000000000000000000011110000000000000001000000000100
000000000000000000000010001000000000000000000100000001
000010000000000000000011101001000000000010000000000000
000000001110101000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000000000001000000001001101011101001010010000100
000000000000000000000000000011111010111001010010000000
110000001110001000000000000000000000000000000000000000
100010100000001011000000000000000000000000000000000000

.logic_tile 21 22
000000000000001011000000000001001011000000000100000000
000000000000001001000000000011001011000100000000000000
011000000100000000000000010011011010000000000100000000
000000000001000000000011000101011000000001000010000000
110010100000001000000010001111011010000010000000000000
010001000000001011000000001111001000000000000010000000
000000000001011000000111000101101010100000000100000000
000000000000100001000100000001111010000000000001000010
000000000000001000000000001001001011000000000100000000
000000000000000111000011101101001001100000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001001011000000000100000000
000000000000000001000000001101001011000000100010000000
010010101010000000000110000011011010000000010100000000
100000000000000000000000000101011000000000000000000000

.logic_tile 22 22
000000000000000000000000000101100000000000000100000000
000000000000010000000011110000100000000001000000000101
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010011100000000101100000000000000110000000
000000000000000111000011100000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000100110000000
000000000000000000100000000000001010000000000001000000
000000000000000011100000000011100000000000000100000001
000000000000000000000000000000000000000001000000000100
110000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000100

.logic_tile 23 22
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000101
100000000000100000000000000000100000000001000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000001101000000000000000001000000001000000000
000000000000001011000010100000001100000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000010100000101011000000000000000000
000000000000000000000111100101101000001100111000000000
000000001000000101000011100000101001110011000000000000
000010000000000000000000010101001000001100111000000000
000001100000000000000011000000101010110011000000000000
000001000000000000000110100001001000001100111000000000
000010000000000000000000000000001000110011000000000000
000000000000000000000000010001101001001100111000000000
000000000000001001000010100000101011110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000011101001001100111000000000
000000001110000000000000000000101011110011000000000000

.logic_tile 3 23
000000000000000111100000011001000001000000000100000000
000000000000001101100010001101001001000001000000000000
011000000000001101000110110101101011000100000100000000
000000000000000001100010100000101001000000000000000000
010000000000001111100111100011101101000000000000000000
110000000000000001100100000000111000100000000000000000
000000000000000000000011100000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000001100110001001101111000000000000000000
000000000000000000000100000011011110000001000000000000
000000000000001001100111000001001000011111110000000000
000000000000001011000100000101011100111111110010000000
000000000000000000000000010000001100000010000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101000000001101101010001011000000000010
000000000000000000000000000011100000001111000010100100

.logic_tile 4 23
000000000000000111000000000111100000000000001000000000
000000000000000000100000000000000000000000000000001000
011010100000000101100000000101100000000000001000000000
000001000000000000000011110000000000000000000000000000
010000000000000000000110100000001000001100111000000000
110001000000001111000100000000001110110011000000000000
000010000000000001100000000000001000001100110000000000
000001000000000000000000000000001110110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001101100000001101011001111111110000000010
000000000000000101000000001001001110101101010000000000
110000000000001011100000000000000000000000000000000000
100000000000000101100000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000111111000000000000000000100000000
000000001000000000000010000001001011000000100000000000
011000000000001001100000000001100000000001000100000000
000000000000000111000000001101000000000000000000000000
010000000000001000000110110101001000000010000000000000
010000000000001111000010100000010000001001000000000000
000100000000001101100000001101101100000010000010000000
000100000000000001000010000101001100000000000010000000
000000100001001001100000000000011001010000000100000000
000000000000000001000000000000001000000000000000000000
000000000001011000000000001000000001001100110000000000
000000000000000001000000000101001011110011000000000000
000000000000000000000000001101001001101011110001000000
000000000000000000000000000001011100101001110000000000
110000000001010000000000000101101101010000000000000001
100000000000100000000000000011001010000000000000000000

.ramb_tile 6 23
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 23
000000000000000111000110010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
011000000000000001100000010111000001000000010010000000
000000000000000111100011110101101101000000000000000000
010000000100000000000011100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000111001101101001010000000000
000000000000000101000000000101111000001001010000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000010101011111000001000000000000000
000000000000000000000010100101111001000110000000000000
000000000000000000000010100101001110111100000000000000
000000000000000000010010101011011001111100100000100000
010000000000000000000000000000000000000010000100000000
010000000000000000000000001011001000000000000010100101

.logic_tile 8 23
000000000000100101000110000101100000000001010000000000
000000000000010101000110011011101110000000010000000000
011000001010001000000111000101111111000110000100100100
000010100000000111000110110000111100101001000000000000
010000000001001001100010100001101001000000000000000000
010000000000000111100100000101111010100000000000000000
000000000000000111100110000001101010000010000010000000
000000100001011101100110100000111101000000000000000010
000100000000000000000010101101101100000110000000000000
000100000110000000000110000011011000001011000000000000
000011000000001001100110000111111000000110100000000000
000011000000000101000000000111001000000000000000000000
000000000000001001100010001001111100110111110000000000
000000001000000001000000000101111010101001010000000000
010000000000000101100011100000001110000000000000000000
100000000000000000000100001001011010000010000000000000

.logic_tile 9 23
000000000000000101000010100001111100000000000000000000
000000000000000000000010111111100000000100000000100001
011000001100001111000111110011111110000110000000000000
000000000000001011000110000001100000001000000000000000
000000000000000001100000000111101110000000000100000000
000000000000100101000000000000010000001000000000000000
000000000000001001100000000001011100000110100000000000
000000100000000101000000000111111001010110110000000000
000000000010101000000110001111011011101011110100000010
000000000000000011000010010101101000110111110000100000
000000000000000001100000010011101101000000000000000000
000000000000000001100011100000001000001000000000000000
000001000010001000000010110011001001001101010000000000
000010000000000101000110011011111110101101010000000000
010000000000000001000000011001101010110000100000000000
100000000011000011010010011111101010100000010000000000

.logic_tile 10 23
000000000000000000000110010011101000000000000110000000
000000000000000000010111110000110000000001000001000000
011010100000000000000010101101101001010100000000000000
000001000000000000000000001001011100110100000000000000
110010000000000000000000010000000000000000000000000000
100001000000000000000010100000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000001000000000000100100000011
000000000000000000000000000000101110000000000000000000
000000000000000001100010000011111110000000100000000000
000000000000000000100010000000111011000001010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011000101101000000100000000000101
000000000000010000000000000000110000001001000010000000

.logic_tile 11 23
000000000000000000000010000001111000000000000100000000
000000000001010000000000000000100000001000000000000100
011000001100000001110011101001100000000000010100000000
000000000000000111100000000001001001000000000000000000
110000001000000000000000000101100001000000000100000000
100000000000000000000000000000001011000000010000000000
000000000000001000000011100111001101000000000100000000
000000000000001011000000001111111111000000010000000000
000000000000000000000000001101101000001000000100000000
000000000000000000000011000001010000000000000000000010
000000000000100000000000000101101101000000000100000000
000000000000000000000000001111111111001000000000100000
000001000000010000000010000111101111000000000100000000
000010000000100000000011111011111011000000010000000000
000000000000000000000000000011001111000100000100000100
000000000000000000000010011111111111000000000000000000

.logic_tile 12 23
000000000000000000010000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000001101010000000000000000000000000000100100000000
000000100000100000000000000000001011000000000000000010
010001000000100000000111100000000000000010000000000000
010000000000010000000110111101001110000000000000100100
000000000110000000000111010000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000000011100000000000000000000010000010000000
000010000000000000000010111011000000000000000000000010
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000010111000000000000000100000000
000000000000000000100010000000100000000001000000000000
000000000110010000000000001101101100111110110000000000
000010100000100000000000001101111100011110100010000000

.logic_tile 13 23
000001000000000111000110101101001001001001000000000000
000010000000000000100100001011111110000100000000000000
011000000000000000000010100111111100001000000000000000
000000000001010000000100001101011001101000000000000000
000000000000000111100000001001001011000000000000000000
000000000000000000000011111011111110000100100000000000
000000000000000111000000010111111100011100000000000000
000000000000000000100011101001011011111100000000000000
000000000100010000000000010001101111010110100100000010
000000000000100000000010000000101010101001000000000000
000000000000000000000000001011001010111011110100000010
000000000000000000000010001101101000111111110000000000
000000001000001000000000011001001011000000010000000000
000000000000000001000011011011111110010110100000000000
110000100000000101000000010000000001000010100100000000
100001000001010000100010001111001111000000100001000000

.logic_tile 14 23
000010000000001111000000011001111001000000000000000000
000001000000000001000011111101101010010000000000000000
011010101010000011100111000011011101001010110000000000
000100001110000000100110011011101101000110110000000000
000100000000000111100000000001001110110111110000000000
000100000000000000000010110011001001100011110000000000
000100000000000111100111100001111101000000000110000000
000000000100000101100010100000111010001001010000000000
000000000000000000000111000111101011111111110100000010
000000000000000001000010000001011111110111110000000000
000000000000000000000111010001000000000010000000000000
000010000000000001000011100000100000000000000010000100
000000000000010000000000011101101110000001000100000000
000000000000100001000010001001110000000110000000000001
110010000001011000000110001101101011000000010000000000
100000000100100101000000001001001000000000000000000000

.logic_tile 15 23
000000000000001000000010100000011000000100000100000000
000010000000000001000010000000000000000000000000000000
011010100000000111000011100000011100010100000100000000
000001000000000000100000001101011001000100000000000000
001000001000000000000010000101011111000000000100000000
000000000001010001000110100000001100100000000000000000
000000000000000000000000000000001011000000000010000000
000000000000000000000000000101011101010000000000000000
000000000000100000000111111011011000000010000000000000
000000000000000001000010001111111101000000000000000000
000010000000000000000110010001000001000000000000000000
000001100000001101000011000000001000000001000000000000
000000001010000111100000000111101010000000000100000001
000000000000000000100000000000001100100000000000000000
110010100000000000000110100111001000000000000000000000
100000000000001111000000000000010000001000000001000000

.logic_tile 16 23
000000000000000111100010100011011001110000100100000000
000000000000010101100111101001011001010000100000000000
011000000101110000000111100001000000000000100000000000
000010000000110000000111111101001111000000110000000000
000000000000010101100111010000001011000000000100000000
000000000000110111000111010111001001010000000001000000
000010100110000111000000010101111100000100000010000000
000001000000001101100011111001000000001100000000000000
000010000000001001100110100101101110000010000000000000
000001000000000001000110010101001100000000000001000000
000000000100001011100000000000000000000000100100000000
000000000001000101100000000000001101000000000000000010
000000000000000111000000000001011110000010000000000000
000000000000000001100011101101011101000000000001000000
110001000100000000000000001001011001101100000100000000
100000001010000000000010000011111011001100000000000000

.logic_tile 17 23
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011010000000100000000110001000000000000000000100000000
000100000000010000000100000011000000000010000010000000
110101000000000101000011100000000000000000000000000000
010110001110000000000000000000000000000000000000000000
000100000111000001000000000111101001111100010010100000
000010001100100000100000001011111111111100000000000100
001000000001000000000010101001111110111110100000000000
000000000000000000000111110101101011111101100000000000
000010100001110101000000000001001011111001110010000000
000011000000110000100000000111101100111101110000000000
000000000100001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110010000000000000000111000000000000000000000000000000
100000000000000111000010000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000101
011000001110010000000011100000000000000000000000000000
000000000000100000000010010000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100010000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
110011100000000000000000000000000000000000000000000000
100011000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100100000
000000000000000000000000000000000000000001000001000000
000101000101110000000000000000000000000000000000000000
000000000010110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000000
000000000110000000000000000000010000000000000001000000

.logic_tile 21 23
000000000110000111000000001001011010001101000010100000
000000000000000000100000001111000000001100000000100000
011000000100000111000011100011101100010010100000000000
000110000000000000000100000000101110000001000000000000
000000000000000111100000000001101110000110000000000000
000000000000000000000000000111000000001010000000000000
000000000010001101000110000000001011010100100100000000
000000001110001111100100001111001110000100000000000101
000001000100001001100000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000001000000000000000000000101100001000001100100000001
000010100000000000000010010011001110000001010010000000
000000000000000001000000011111111000000001000100000010
000000000000000011100010001101010000000111000000000001
110000000000001000000111100000000000000000000000000000
100000000000000011000100000000000000000000000000000000

.logic_tile 22 23
000000000100000000000000001000000000000000000100000000
000000000000001011000000000001000000000010000000000100
011000100001000001100000000001000000000000000100000001
000001000001101001000000000000000000000001000000000000
010000000000101111000111100000000000000000000000000000
110000000001011011100100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000000000000000001001100000000010100000000000
000000000000000000000000000011001010000010010000000000
000000000000001001000000010000000000000000100110000000
000000000000000011000011100000001010000000000000000000
000000000000000000000000000101111101010100000010000100
000000000000000000000000000000001101101000010000000000
110000000000010000000000000000000000000000000000000000
100000100000100000000000000000000000000000000000000000

.logic_tile 23 23
000000000000001000000011000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000100110000000
110000000000000000000000000000001000000000000010000000
000010000000000000000000000000000000000000100110000001
000000001100000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
100000000000000000000000000000000000000000000011000000

.logic_tile 24 23
000000000000000000000010010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000011010000100000100000001
010000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000001110000000000000000000100000000001000001000010
110000000000000000000000000000000000000000000000000000
100010001010000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000010101101000001100111000100000
000000000000000000000011000000001110110011000000010000
000000000000001101000000000101001001001100111000000000
000000000000000111100000000000001010110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000100010110000001001110011000000000010
000000000000001000000000000001101000001100111000000000
000000000000000111000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000010000000000000000000001111110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000001000110100111101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000001000000000010001101001001100111000000000
000000000000000101000010100000001110110011000000000000

.logic_tile 3 24
000000000000000001100000000001011101100000000000000000
000000000000000000000000001011011001000000000000000000
011000000000001000000000010111111011000000100100000000
000000000000000101000011000000011100000000000000000000
010000000000000000000011101101100001000000100100000000
110000000000000000000000000111101101000000000000000000
000000000000000000000110111000000000000010000000000000
000000001110000000000010101011000000000000000000000000
000000000000000000000000010001000000000010000000000000
000000000000001101000010000000000000000000000000000000
000000000000000001000110000111101101000000100100000000
000000000000000000100010010000001100000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000001111111000000100100000000
000000000000000000000000000000001100000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011100000000000000110000000
000000000000000000000011010001100000000001000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000010000001100000100000110100000
000000000000000000000011100000000000000000000000000000
011000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000011000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101000000000100110000000
000000000000000000000000000000011101101001010010100000
000010000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000001010000111100111010001000000000000010000000000
000000000000000000100010000011101011000000000000000000
011000000000001011100000000111000000000000100000000000
000000000000000001100010101011101001000000000000000000
000000000000000000000010100001111010000110000010000000
000000000000000000000010100000000000001000000000000100
000000000000000001100000001111101101111110100110100100
000000000000000001100010000111001100110110100001000001
000000000000001111000111101101101011101000010110000001
000000000000000101100010000001111101111000100010000010
000000000001010001100000011011101100111001010100000000
000000000000000000000010100011111000110000000000000000
000000000000001001100110011011011110011110100111000000
000000000000000001000010111001011001101001010000100111
000010000000001001100000010101101110010001110100000000
000001001110000001100010001111001110010110110010100110

.logic_tile 9 24
000000000000000001100000011000000000000000100000000000
000000000001010000100010101011001101000000000000000000
011000001010000101000110110101001001111111110000000001
000000000000000000000010101101111000111101110000000000
110010000000000000000110110001000001000010000100000001
110000000000000000000011001001001011000001011000000110
000000000000001000000010101000000001000000000000000000
000000000000000011000000000001001010000010000001000000
000000000000001000000000000001100000000000000010000100
000010000000000001000010000111100000000001000010000000
000000000000001000000000000001100001000000000000000000
000000000000001111000010011101101111000010000000000010
000000000001000101000010000101100000000010000000000000
000000000000100000100000000000001100000000000000000000
110000001000000000000000000000000000000000000000000000
010000001110000000000011110000000000000000000000000000

.logic_tile 10 24
000010000000000011100000010101100000000000000000000000
000001000000000000100011100000001100000000010000000000
011000000101010101100000010000000000000000000000000000
000000001110100000000011010000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000001100000000000000001001000000000010000010000000
000010100000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000010000000000000001000001100000000000010000000
000000001100000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000100101000000
100000000100100000000000000000001000000000000010000000

.logic_tile 11 24
000000000000000000000000000000000000000000100100000000
000000100000000000000000000000001101000000000000000010
011000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010010000000000000000010010101000000000000000100000000
110001000000000000000010010000100000000001000000000000
000010000010010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000010100000100000000001000010000000
000010100111010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000000001011101101111000110000000000
000000000000100000010000001111001010110000110001000000
000000100110000000000000000101101010000010000000000000
000000000000000000000010000000010000000000000001100000
000000000110001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000010000001000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 13 24
000010100000000001100000001001011110111010100000000000
000001000000000000100000000011011110100000000000000000
011010000000000011000000010111000000000000000100000000
000001001000000000000011100000000000000001000000000000
000000001010101101000011101011011110010111100000100000
000000100000010001000100001001001011000111010000000000
000000001010100000000011100011111101001001100000000000
000000000000010001000111100011011010000000100000000000
000000000000000111100110000011001111101100000100000000
000001000000000001100000000011101011001100000000000000
000000000000000011100000000000000000000000000100000000
000000000000000001100010000111001010000000100000000000
000000000000000101100000001001101110101000110000000000
000000000000000001000010001001011100100100110000000000
110000001000000001100000011101011111000010000000000000
100000000000001001000010001101001100000000000000000000

.logic_tile 14 24
000000000000011101100000000000000001000000100100000000
000000001100101111000010010000001011000000000000000000
011000000000000000000110000001111010000000000000000000
000000100000000000000111110000100000001000000000000000
010000000000000001100000000011100000000010000000000000
010000000000000000000000000111101000000000000000000000
000000000001010111000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000001011000000000010000010000000
000000001010100111000010101000001011000000000000100100
000000000000010000100111100011001001000000100001000100
000000000000000001000000000001000000000000000000000000
000000000000000000000000000000001010000001000000000000
110000000001010000000000000000000000000000000000000000
100000000001100000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000010100001111011000100000000100000
000000000000000111000000000000101010000000000001000001
011000000000001001100111000001001111101001010000000000
000000000000000111000100001111001111110110100001000000
010001000000000011100010000011011000011101000000000000
110010000000000001100000000111001111111110100000000000
000001001010001111100111111000000000000000000100000000
000010000000011011000010101101000000000010000001000000
000001000100001111100000000101011000000000000010000101
000010100000000001100000000000010000001000000010000111
000000000000000001000000001011011011010111100000000000
000010000001010000000000000111011100000111010000000000
000000000000000101100010001001011010111101110000000000
000000000010000000000010000001111010111100110001000000
110001000000001000000000000000000000000000000000000000
100000000000000001000010010000000000000000000000000000

.logic_tile 16 24
000000000000000000000000010011111111000110100000000000
000000000000000000000011010000101111001000000000000000
011000100010001111000000010000000000000000100100000011
000001000000001011000010000000001110000000000001000110
000010100000000000000000010000011100000100000100000000
000001000000000000000010000000000000000000000000000000
000010100000010011100000000001000001000000000000000000
000000001100011101100000000000101000000000010000000001
000000000000001001000000001101111111100000000100000000
000000000000000001000000000001011101010110100000000000
000010100000000001000010111000000000000000100000000000
000001001100000000000111000011001011000000000000000000
000001000000101000000000001000001110010100000110000000
000000000001001011000011100101011100000110000010000000
110000001010011000000110010001100000001100110000000000
100000001010001011000010100011100000110011000000000000

.logic_tile 17 24
000000000000000101100110101001101010000001000110000001
000000000000000000000000000001010000000111000010000000
011010100000001111000000010101011000000000000000000001
000000000100011001000011010101011001010000000000000000
010000001000000101100110010101101111010110000000000000
110000000000000001010010000000001010100000000000000000
000000000001010111000000010000011101000110100000000000
000000001010000001100010101011001011010110100000000000
000000000000000000000111111000001010010000000010000001
000000000000001101000011001001001101000000000001000000
000000100010001000000000000001101100000000000000000011
000011000000000011000000000101111000001000000010000000
000001000000001000000000000000000000000000100010000000
000010101110000001000000000101001100000000000010000010
110000000000010000000000000101011000000000000000000000
100000000000100000000000001001011010000100000010000011

.logic_tile 18 24
000000000000000111000111101101001010010111100000000000
000100000000000000100100001101011010000111010000000100
011001000100001001100000000101011111101000010000000000
000000001011011111000000001011111010110100010000000000
110000000000000111100011110011100000000000000100000000
010000000100001101000111110000100000000001000000000100
000000000000001111100110000111011010000110100000000000
000000000000000101100010111001011000001111110000000000
000000000000010111000111110001111010010000000000000000
000000000000100000000111110111011111110000000010000000
000000000000000000000011100000000000000000100100000000
000000000110000000000111110000001100000000000000000001
000000001000000111100011101111001101101000010000000000
000000000000000001000000000101011101110100010000000010
110000100001010000000111000001100000000000000000000000
100000000000010000000100001011000000000010000010000101

.ramt_tile 19 24
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 24
000100001000000101000111000111011000011100000110000000
000000000000000111100000000111011111111100000000000000
011000000000000111100111011011101101011110100000000000
000010100000010000000111011101011110101110000000000000
000010100000000000000111101001100000000001110010000000
000001100000001111000100001011001000000000110010000001
000000000010000001100111001111101100000100000000000000
000000000010000000000111110011100000001100000000000000
000001000000001001100010110101011101101000010000000000
000010000000000101000011101101011110111000100000000000
000000000010001111000111010001100000000000100000000000
000010100110000001000111001001101101000000110000000000
000000000000001101100110001001001101001001010100000000
000000000000000111000000001101001010010110100000000100
110000000000000011100010000001011101010000000000000000
100001000010000001100110000000011111101001010011000000

.logic_tile 21 24
000000000000000111000011111011100000000001000000000000
000000100000000111100110101011101011000010100000000000
011000000001011001000000000000001111010100000000000000
000000000110000111100011111111011011000100000000000000
010000100000000000000111010000001100000100000100000000
010001001100000111000011100000010000000000000000000100
000000100000100111000111010001111110010111100000000000
000000001011000000100111101001011010000111010000000000
000001000001000000000010001001011100010111100000000000
000010000000000000000000000001001000001011100000000000
000000001000000001100111011000000000000000000100000000
000010000001000000000110000001000000000010000000000000
000000001000000000000110011111101011010111100000000000
000000000000000000000011010101111001000111010000000000
110000000000000000000110010000011010000100000100000000
100000000000000000000011010000010000000000000000000000

.logic_tile 22 24
000000000000000001100000001000001010000010100000000000
000000000000000001000010010011011001000110000000000000
011000000010001111100000000000011010010100000100000000
000000000000000001000000001111001010000110000000000100
000000000000001000000000011111111110000010000000000000
000000000000000001000011111011101111000000000000000000
000001000000000001000110100111101101100000000000000000
000010000000000101000000000111111100000000000000000100
000000000000001111100010010111011011010000100100000000
000000000000000101100110000000101011000001010000000000
000001000000001001100110101001101100000010000000000000
000000000000001011000010000001001100000000000000000000
000000000000000101100110000111001100000100000100000100
000010000000001101000110000001110000001101000000100000
110000000000001101100110011111011110000010000000000000
100010000000000101000010011011001000000000000000000000

.logic_tile 23 24
000000000000000011100110011000011010010100000100000000
000000000000001001100010000011011001000110000000000000
011000000000011000000000000101111100000100000100000000
000000000000001111000000000000101001001001010000000100
000010100000000000000000010000001101000110100000000000
000001000000000000000010010111011000000000100000000000
000000000000000001100111000001111110000111000000000000
000001000000000111100111101111010000000001000000000000
000001000000001000000010101101000000000001000100000101
000010000000001011000100000011101100000011010000000000
000001000000000000000000001011111010000100000100000100
000000000000000001000000001111000000001101000000000000
000000000000000001100000010111111011000110100000000000
000000000000000000100010100000001000000000010000000000
110000100000001000000111010001011100000101000100000101
100000000000000101000110000001000000000110000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000111100000011100000100000100000000
110000000000000000000100000000010000000000000001000000
000000000000001000000000000000011110000100000100000000
000000000000000011000000000000000000000000000001000000
000000000000000000000000000000011110000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100001001000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000101000010111000001000001100110000000000
000000000000000000000010001101001011110011000000010000
011000000000000001100000000000000000000000000100000000
000000000000000000100000000001001111000000100000000000
110000000000000001100110000111001000000000000100000000
110000000000000000000000000000110000001000000000000000
000000000000000101000111100000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101100000000001000100000000
000000000000000000000000001111000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000000101001001000010000000000000
100000000000000000000000000000011100000000000000000010

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001100000001100110000000000
000000000000000000000000000000101111110011000000000000
000100000000000000000000000000011000010000000100000000
000100000000000000000011110000001011000000000000100010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111000001000000100000000
000000000000000000000000001001110000000000000000000100
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 9 25
001000000000101000000000000000000000000000000000000000
000000000001011001000011110000000000000000000000000000
011010100000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000111000000000000100000000000
000000000000000000000000000000101000000001010000100000
000010000000000000000000000001000000000000000101000000
000001000001010000000000000000000000000001000001100010
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000001000000000000000000000000000000000000000000000
100000001101010000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
001001000001000000000000000000000000000000000000000000
000010001100100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011001111000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011000000001101000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 11 25
000000001110100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000111000000000001000000000000
000000000000000001000010110011100000000000000000000000
000000000000010000000010001001101101110000110100000001
000000000000000000000000000111011101100000110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
011000100000000000000000000000001000000100000110000000
000001000000000000000000000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001011100011111000000001000000000100100000
000010000000000111000010001001001011000010000000000000
000000000000000111100011100001100000000001000100100000
000000000000000000000000001101101111000001010000000000
000000000000000000000111100000000000000000000000000000
000010100000000101000010110000000000000000000000000000
000000000000001001000000000000011000000000000100000000
000000100000001011000011110101001100010000000000100000
000000000000000000000000001001001101000000000000000000
000000000000000000000000001111111010000001000000100000
000000000001010000000011101111001101000110100000000000
000000000000100000000010110111101000001111110000000000
110000000010000011100000000001111011010000100100000000
100000000001010000100011100000111001000000010000000000

.logic_tile 14 25
000000000000000111100110000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
011001000000000000000010101011001100001001000100000000
000000001100000000000100001001011101101001000000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001010000000000000000001000000000000010100000000
000001000000000000000000000101001000000000000000000000
000000000001000000000111010000000000000000000000000000
000000000000100111000010100000000000000000000000000000
000001000000110111000000000000000000000000000000000000
000000000000110000100000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110010000000000000000000000111001011000010000000000001
100001100001010000000000001001001100000000000000000000

.logic_tile 15 25
000000000000000000000000001011000001000001010010000000
000000000000000000000010001101101100000010110011100001
011000000000000111000000011101101111000010000000000000
000000000000000000000011011011001000000000000001000000
010000001010000001100010010111001010000001000010000000
010000000000001101100011001101010000000000000001000000
000000000000000001000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001001000001000010100101001100000001000000000000
000000000000100000000010001011101010000000000000000000
000010100000001111000010000111011010010100000000000100
000000000000000001100100000000111010101000010001100000
000000000000000001000010100000000001000000100100000000
000010100000001001000000000000001001000000000001000000
110000001010000000000000000000000001000000100100000000
100000000000000000000000000000001100000000000000000010

.logic_tile 16 25
000010100000000101000111000001011010000000100010000000
000000000000000000100100000000101011000000000001000100
011000000000001000000000000001100000000000000100000000
000000000000001101000000000000000000000001000000000000
110000000100000101000010100000011110000100000100000000
110000000000000000000000000000010000000000000000000000
000010000100100111000000001011001010000000010010000001
000000000001010001100000000101101001000000000010100000
000000001000000000000110111001001111100000000000000000
000000000000000000000010110101011100000000000000000000
000000000000000000000000000111100000000000000100000000
000000001000000101000000000000000000000001000010000000
000000000000001001000111110011000000000000000100000000
000000100000001101100010010000100000000001000000000000
110000000000000001000000010111001010000000010000000000
100000000110000000000010100111001001000000000011100000

.logic_tile 17 25
000011000000000111100010000101101111001001010100000000
000010100000001001000110111011011110010110100000100000
011000000000000000000010111101100000000010100000000000
000100000000000000000011001011001011000001100000000000
000000000000000001100000000001011101100000010000000000
000000000000001101100011110101001001101000010000000000
000100000010101111100010100011011111000000100100000000
000000100000001101100011100000011011001001010010000000
000000001011100001100110101001011101010111100000000000
000000000001110001000010000011111011001011100000000000
000000100010000101000011100011001001001001010100000000
000001000000100111100100000101111110101001010000100000
000000000010000101100000010011011010010100100100000000
000000000000000000000010000000011000000000010010000000
110001000001001001000110101111001100110100000100000000
100000000000000001100000001001011101010100000000000010

.logic_tile 18 25
000001001010100111100010100111100001000000000010000000
000000100001001001100010110000001010000001000000000000
011000001010000001100000000001000001000000010000000000
000000001010000000000000001001101000000000000000000000
010000001100010000000111011011001011010111100000000000
110000000000000111000111111011101111001011100000000000
000001000000000111100111100001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000100001000011110000000001000000100110000000
000000100001010000000111100000001100000000000000000000
000000000000000011100000010111111100000110100000000000
000000000000000111100010011111011100001111110000000000
000000000001010000000111100101011110000110100000000000
000000000000100000000011011011111111001111110000000000
110000000000001001000110000000011011010110000000000000
100000000010001001000111110001011100000010000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000010100000001111110011110001111100010000100100000000
000001000001010011000110010000011101000000010000000010
011000000000000001100111110111001011100001010000000000
000000000000000000000011110111111100000000000000000000
000000000110000000000111101000001011000000100111000000
000000000001010111000110111101011111000110100000100000
000001000001101101000111000001111100000110100000000000
000000100001010111100110111001101010001111110000000000
000000000110000000000110001111011111000110100000000000
000100001100000000000011000111111101001111110000000000
000000000001000111100110101111011010000000000000000000
000000000111110111000011111001001101010000000000000000
000000000000000101100010011001011010000110100000000000
000000000000000101000111111001011000001111110001000000
110000000000000001000111111111101000000100000100000000
100000000001000000100111100101110000001101000010000000

.logic_tile 21 25
000000000000001111100111111001011000000010000000000000
000000000000001111100111100011011010000000000000000000
011010100000100101000110111000000000000000000000000000
000001000001010101100011000011001001000000100000000000
010000001010011111100011101101011110010100000001000000
110000001110100111000010110111011110000100000000000000
000000000111001000000111001111101000010111100000000000
000010100000100111000110110001111101000111010000000000
000000000000000000000111111000000000000000000100000000
000000000000010001000011011001000000000010000001000000
000000000000001011100111110011101101010111100010000000
000000000000000011100011011111101011001011100000000000
000011000001010011100000010011101010010111100000000000
000010000000100000000011010001111101000111010000000000
000000000000000111100011111001111011001001010000000000
000000000010001011000110000101011110000000000000000000

.logic_tile 22 25
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000001000000000000101100000000000001000000000
000000000100001111000000000000101000000000000000000000
000001000000001111100111000101101000001100111000100000
000000100000001001100000000000001010110011000000000000
000000000000000000000011100101001000001100111000000000
000000000000000101000100000000001010110011000000000000
000000000110000000000000000001001001001100111010000000
000000100000000000000000000000001100110011000000000000
000000100000000000000000000101001001001100111000000000
000000000000001111000000000000001111110011000000000000
000001000000100000000000000001001001001100111000000000
000000000000010000000000000000001000110011000010000000
000000000000000000000000010101001000001100111000000000
000000000110001001000011100000101000110011000000100000

.logic_tile 23 25
000000000000000101000111101000000000000000000100000000
000000000000000101000100001001000000000010000000000000
011000000010000101000010110001000000000000000100000000
000000000000000000000111100000000000000001000001000000
010011100000000000000011101101111000010111100000000000
110011000000000001000100001111111100000111010001000000
000000000000001101100000010000000000000000100100000000
000000000000001111000011110000001000000000000001000000
000000000000001000000000000101101111000010100000000000
000000000110000001000000000000001010001001000000100000
000000000000001000000000000111011100000011100000000000
000000000000001101000000001001101010000011110000000000
000000100000001000000010000000011000000100000100000000
000001000000001111000000000000000000000000000001000000
110000000000001000000111101000000000000000000100000000
100000000000001001000000000111000000000010000001000000

.logic_tile 24 25
000000000000000000000000000001100001000010000000000000
000000001110000000000010010000001010000001010000000001
011000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000001111010100100010000000
000000000000000000000000000000001010000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000001110000100000100000001
000000010000000000000000000000000000000000000001000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000001000000111100000000000000000000000000000
000000000000001111000110010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000100100000000
000000000000000000000011110000001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000011010000000001000011000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000000010000000000000000000011100000000000000100000000
000000010000000000000000000000000000000001000010000000
110001010000000000000000001001011011111000110000000000
100010010000000000000000001101011101110000110000100111

.logic_tile 10 26
000000000000000000000010110000000000000000000000000000
000010000000000000000111110000000000000000000000000000
011000000000000101000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000010001001001101100000000000000000
010000000000001111000000000011101111100000010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000001011111000110110100000000000
000000010000100000000000001101001011111000100000000000
000010010000000111000000000000000000000000000000000000
000001010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000100000000110100000000000000000000000000000
000001010000000000010000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000010111001001110100000000000000000
000000000000001111010110001001111111000000000000000000
011000000000000000000011110101111111010110110000000000
000000000000001101000110000011111111010001110010000000
110010000000000111100111110101011011000111010000000000
010000000000001111100111100001101110101011010000000000
000000000000000000000111001011101011100000000000000000
000000000000001001000110011011001100000000000000000000
000001010000000001000110100001111011000000010010000000
000000010000001001000111111001111000010000100000000000
000000010000001101100110110011100000000001010010000000
000000010000000101000011011011101001000000010000000000
000000010010000000000110111000000000000010000100000000
000000010000000000000010101001000000000000000000000000
110010110001011001000010010011001011010111100000000000
100001010000100101000110010101011110000111010000000000

.logic_tile 12 26
001000000000000000000000000000000000000000001000000000
000000000001010000010000000000001111000000000000001000
011000000000100001100110010001100000000000001000000000
000000000000000000000010100000100000000000000000000000
010000000110000000000111100111001000001100111100000000
110000000000000000000100000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000001111010000000000000000001101110011000000000000
000000011010000000000110000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000010110111101000001100111110000000
000001010000000000000110000000100000110011000000000100
110010110000001000000000010000001001001100111100000000
100000010001010001000010000000001001110011000010000000

.logic_tile 13 26
000000000001001111100000011111011110100000010000000000
000000000000000111100011110011101101000000010000000000
011000000000001101100000000001011110010111100000000000
000000000000000001000000000011001000000111010000000000
010000000001010000000111100000000000000000000000000000
010000000000000000000110000000000000000000000000000000
000010000000000001100111000001111010001101000100000000
000001000000000000000000001101000000001000000000000000
000010110000000111000000000000011100001100110000000000
000001010000000000100011110000001111110011000000000000
000000010010000001000011000111000001001100110000000000
000000110000001001000000000000101100110011000000000000
000000010000001001100110010001101110010000000000000000
000000010000000001000011001101001110110000000000000000
110000010000000101000000000101100001000000110000000000
100000010000001001100000001101101101000011110010100000

.logic_tile 14 26
000000000000001000000111110000000000000000000000000000
000000000000001111000111000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110110101001000111000110010100001
010000000000000000000010010001111111110000110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011010111111100111100000000000000
000000010000000000000110001101001001111101100000000100
000000010000000001000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000111000000000010000100000000
000010011110000001000000001011100000000000000000000000

.logic_tile 15 26
000000001110000000000000000101000000000000000000000000
000000000000000000000010101011100000000001000010000001
011001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000111000000000000000000000000000000
110000000001000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000010000000
000000010000000000000010001001001101000010000010000100
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000001100000100000100000000
000000010000000000000000000000010000000000000000000100
110000010000000000000000000000001010000100000100000000
100000010000000000000000000000010000000000000000100000

.logic_tile 16 26
000000000000100101000000000000000001000000100100000000
000000000001000111000010100000001010000000000010000000
011000000000000101100010110001111100111101010000000000
000000000000001001100010101101111111011110100000000000
110001000000100001000010110001111000010111100000000000
010000101000010000000011011001101011000111010000000000
000000000000001111000110100101001110000000000010000001
000000000000000111100010000000000000001000000010100001
000010010000000000000000000000011100000100000100000000
000000010110000000000011100000000000000000000010000000
000000010000000001000000010101101111000110100000000000
000010010000000000000010001111111110001111110000000000
000000011100100001000111000101111011011111110000000000
000000010001000000000110110001101000111111110000000000
110001010010000000000000001000000000000000000000000000
100000010000000001000000001001001000000000100010000000

.logic_tile 17 26
000001000010001000000110101101001110000000010000000000
000010000000000011000010110011101010100000010000000000
011000100000001000000111100101100000000000000100000000
000001000000000111010110110000000000000001000010000000
110000000000001101000010011001101110000000110000000000
110000000110001001100010101001111100000000010000000000
000001000001000011100111100001011010010111100000000000
000000000001010000100011110101111100000111010010000000
000000010001000111100110000111111011001000000000000000
000000010001010001000100000111111111101000000000000000
000000010000100001000110010101011101010111100010000000
000010010001010001000010011011111100001011100000000000
000000011101000101000111010001011101010000100010000010
000000010000101111000111010000111000101000010001000000
110000010000010000000010010001000001000000000010000000
100000010000100000000011010000001001000001000000000000

.logic_tile 18 26
000000000000001111100111001101100001000001000100000001
000000000000000111100010110001001001000011100000000000
011000000000001111000110001101001100001001010000000000
000000000000001011100010110111101000000000000000000000
000000000000000101100110001011111100001000000000000000
000000000000000101000010100101011001000000000000000000
000000000000001101000010010101111111010111100000000000
000000000000000111100011000111101011001011100000000000
000001010000000000000111101011001000010111100000000000
000000110000000001000010001111111000001011100000000000
000000010000101001100111110011001111000110100000000000
000010010001011011000011100101111000001111110000000000
001010010000001001100011100001101111010000110110000000
000001010000000111000110010111111100110000110000000000
110000011110001111100111100101011100000000100000000000
100000010000000001000100000101011011000000110000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010010000110000000000000000000000000000
000000010000110000000000000000000000000000
000000010000000000000000000000000000000000
000000011110100000000000000000000000000000
000000110000000000000000000000000000000000
000001011000000000000000000000000000000000
000001010110000000000000000000000000000000
000010010000100000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000100000000
000000101010001101000011101011000000000010000001000000
011000001010000000000111100001000000000000000110000000
000100000010000101000011100000000000000001000000000000
010100000001001101000000010101001111010110000000000000
010100000000000111100011100000101111000001000000000000
000000000000000001000010100000001010000100000100000000
000000000000000000000000000000000000000000000000000100
000010010000000000000000010101011101010111100000000000
000001110000010111000011010011011110001011100000000000
000000010001010000000111101101101111000110100000000000
000001010000000000000100001111011001001111110000000000
000001010000000000000010000000000001000000100100000000
000000110000000101010000000000001011000000000000000000
110000010000001111100111101001111001001000000000000100
100000010000000001100011110111101001010100000000000000

.logic_tile 21 26
000000000001010101000000000011111010000110100000000000
000000000000101001100000000001111100001111110000000000
011000000000000000000000000000011100000010100000000000
000000000000000000000000000101011110000110000000100000
110000000000000000000000010001000000000000000100000000
110000000000001101000011110000000000000001000000000000
000001001100001000000000000000001100000100000101000000
000000000000000111000011100000010000000000000000000000
000010110000001000000010000000001010000100000100000000
000001010000000011000010000000010000000000000001000000
000000010000000101000011100000000001000000100100000000
000000010000000000100011110000001010000000000000000000
000000010000001000000010000011000000000000000100000000
000000011000000101000100000000100000000001000000000000
110001010000000000000000000000000001000000100100000000
100000010000000000000000000000001100000000000000100000

.logic_tile 22 26
000000000000000000000000010101001001001100111000000000
000000000000000000000011000000001101110011000000010000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001100110011000001000000
000000000100001000000000010011101000001100111000100000
000000000000001011000011010000001001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101110110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000010000000101101110011000000000010
000000010000000001000000000011101000001100111000000000
000000010000000000000010000000101111110011000000000001
000000010001010111100000000111101001001100111000000000
000000010000000001000010000000101101110011000000000000
000000010000000000000000000011001001001100111000000000
000000010000000000000010000000101100110011000000000010

.logic_tile 23 26
000000000000000000000110100000011111010110000000100000
000000000000000000000000001111011111000010000000000000
011000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000000
010000000000000111100111100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000010110000000000000000001111101000000111000000000000
000001010000000000000000001011110000000001000000100000
000001010000001000000000011011100001000010100000000000
000010110000001011000011001101001111000010010000000010
000000010000100000000010100000000000000000000000000000
000000010000010000000100000000000000000000000000000000
110000011110000000000010100000011010000100000100000000
100000010000000000000010000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010100000000000000010011111000000000000000000000
000000010000000000000010000000110000000001000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001001000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000010000011000000000000000100000000
000000010000000001000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000010000000000000000000100000001
000000000000000000000011011111000000000010000000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000011010000000000000000000000000000000000000000000
110000010000010000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000111100000001000000000000000000100000000
000000000000000000100000000101000000000010000001100000
011000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100000001001111110111000110000000000
000000000000000000000010001101011000110000110001100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001100000000000010100000
110000010000000000000010000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000010000000
010000000000000000000010000000000000000000100100000000
110000000000010000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000001000000000000000000000000100100000000
000000010000100000000000000000001101000000000010000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000001111000111111101101111101100000100000000
000000000000001101100010100101111111001100000010000000
011000000000000011100111100011000000000000000000000000
000000000000000000100000000000001110000000010000000000
000000000000000101100010110001011001000110100000000000
000000000000000000100010000101111011001111110000000000
000000000000001111100011111101101010001111110000000000
000000000000000111000011100001101000000110100000000000
000000010000000000000000010000001010010100000000000000
000000010001000101000011011101011000000100000000000000
000000010000000000000010001101101001010111100000000000
000000010000000101000110001011111010000111010000000000
000000010000001000000000001111100000000000010100000000
000000010000000011000010001011001101000000000000100000
110000010000001001100110011011111110001000000000000000
100000010000000111000010101111000000000000000000000000

.logic_tile 10 27
000000000000001000000111100000011010000100000100000000
000000000000000111000110010000010000000000000000000000
011011000000001000000000010011001011010111100000000000
000001000000000001000010011111111010001011100000000000
110000000000001000000110111111100000000001000000000000
110000000000001111000111100001001011000010100000000000
000000000110001000000000000001001110001011100000000000
000000000000001111000010010101101001101011010000000000
000000010000001001100000001111101001010111100000000000
000000010000000001000010011011111100001011100000000000
000000010001011111000000000011001010001011100000000000
000000010000000111100011111001011011101011010000000000
000000010000000111000010000011001000000000000000000000
000000010010000000100010000000011000001001010000000000
000000010000001000000010001111111001010111100000000000
000000010000001011000010000011111111000111010000000000

.logic_tile 11 27
000000000001000111100110000011001110100000000000000000
000000000000000111100110001111001101000000000000000000
011000000000000111000011101001001011000110100000000000
000000000000000000100110011011001001001111110000000000
010000000000000111000010111101001100001000000010000000
010000000000000101100010101101110000000000000000000000
000010100000000111100110011000000000001100110110000000
000001000000000111000011111101001000110011000001000000
000000010000001101100010110101100001000001000000000000
000000010110000001000110100111001101000010100000000000
000000010000000001100111001111111111100000000000000000
000000010000000000000010100111011111000000000000000000
000000010000001001100110100011101010100000000000000000
000000010000000101010000000011001011000000000000000000
110000010000001101100110110101111001010111100000000000
100000010000000101000010101001011000000111010000000000

.logic_tile 12 27
000000000000000001100110000101001000001100111100000000
000000000000000000000000000000000000110011000001010000
011000001000001001100000000000001000001100111100000000
000010100000000001000000000000001000110011000001000000
110000000000001000000000010101001000001100111100000000
010000000000000001000010000000100000110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000010000000000000000010000001001001100111100000000
000000010000100000000011000000001000110011000001000000
000000010000000000000000000000001001001100111100000000
000000110000000000000000000000001000110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000100000110011000010000000
110000010000000000000110010111101000001100111100000000
100000011101010000000010000000100000110011000001000000

.logic_tile 13 27
000010000000000000000010110001000000000000001000000000
000001000000000000000010000000100000000000000000001000
011000000000000000000110000011000001000000001000000000
000000000000000000000000000000101100000000000000000000
010000000000000000000111000101101001001100111000000000
110000000000000000000000000000001010110011000000000000
000000000000000001100010010011001001001100111000000000
000000000000000001000010000000101001110011000000000000
000000010000010000000110100101101000001100110000000000
000000011010100000000010001011100000110011000000000000
000001010000001101100000000001011010001001000100000000
000010010000000001000000001111110000000101000000000000
000000010000000000000110011000011111010000100100000101
000000010000000000000010101101001100010100000000000000
110000010000001000000000000111011010001001000100000000
100000110000000101000000001011110000000101000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
011010100000000101100000010000000001000000001000000000
000010100000000000000010100000001100000000000000000000
010010100000000000000011100001101000001100111000000000
110001000000000000000000000000000000110011000000000000
000000000100000000000110100101101000001100111000000000
000000001011010000000000000000100000110011000000000000
000000010000000000000000001000001000001100110000000000
000000010000000000000000001001000000110011000000000000
000000010000000001100000001000000000000010000100000000
000000011010000000000000000011000000000000000000000000
000000010000000000000110001011111000000010000000000001
000000010000000000000100001101001111000000000000100000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000010000000001110000100000110000000
000000000000000000000000000000010000000000000010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000111101001000000100011000001
110000100000000000000000000000111101000000000000000100
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000011010000000000000000000001100000100000100000000
000000010000000000000010000000000000000000000001000001
000000010000000000000010000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000000000000010000000000000000000000000000
100010110000000000000010110000000000000000000000000000

.logic_tile 16 27
000000000000100111000000011000000000000000000100100000
000000001001010000000010000101000000000010000000000000
011000000010001001100000001111100000000001000000000000
000000001010000001000010010001001011000001010000000000
010000000000000001000011000001001010111000110000000000
010000000000100001100010001011011011110000110000000000
000010000100000001000000010001111100010000000011000000
000010100000000000000011010000101011000000000011000001
000000010000000000000000010000000000000000000100000000
000000011100000000000011010101000000000010000000000000
000000010000100101100000000000000000000000100100000000
000000010000000001100000000000001010000000000000000000
000000010000000000000110101000011011000000000010000000
000000010000000000000110010011011001000100000011100000
110000010100000101100000000001101111011110110000000100
100000010000000000000000001111011100011101110000000000

.logic_tile 17 27
000000000000000000000011100011000000000000000100000000
000000000000000000000000000000100000000001000011000000
011000000000000000000010111011101101010111100000000000
000100000000000000000010100101001001000111010000000000
110000000000001000000110100001000000000000100000000000
110000000000001011000000000000101011000000000010100010
000000000000001000000111110000000000000000100110000001
000000000000000001000011000000001111000000000000000000
000000010000000000000111010000011010000100000100000000
000000010000000111000111010000010000000000000010000000
000000010000000001000000000111101101111011110000000000
000000010000011001100000000101011111101011010000000000
000000010000000000000011011011101111101000010000000000
000000010000001111000010111101001001110100010000000000
110000010000000011100000000000000001000000100100000000
100000010000001011100010000000001110000000000010000000

.logic_tile 18 27
000000000000000000000111110001000000000000000100100000
000000000000001101000010100000100000000001000000000000
011000000000000000000010110001100000000000000100000000
000000000000000000000111100000100000000001000000000000
110000000000000011100111000011100000000000000000000000
010000000000000101100000000000101011000000010000000000
000000000000000001000110111101111111010111100000100000
000000000000001001000011110101101101001011100000000000
000000010000000000000000010000001010000100000100000000
000000010100000001000011010000000000000000000000100000
000000010000000011100110000001001001010111100000000000
000000010000000000100100000111011011000111010000000000
000000010001010000000000001000011100010010100000000000
000000010000101101000000000101001100000010000000000000
110000010000000001000000001000001011000000000000000001
100000010000000000100000001001001101000110100000000000

.ramb_tile 19 27
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000010100000010000000000010001111111000100000100000000
000001000100100000000011100000001000001001010000100000
011000001010001011100000011011100001000001000100000000
000000000000000001000011010111001011000011010010000000
000000000000000000000111110011111010000111000000000000
000000000000000000000010000011000000000010000000000000
000000000000001101000000011111000000000001000110000000
000000000001001111100010000111001011000011010010000000
000000010000001000000000000111000001000011100000000000
000000010000000101000000000011001001000010000000000000
000010111110001001000010001101011010000001000110000000
000000010000001011100100000111100000001011000000000000
000000010000011001000000000000011100000010100000000000
000000010001110011000000000011011001000110000000000000
110000010000001000000000000000000000000000000000000000
100000010000000011000000000000000000000000000000000000

.logic_tile 21 27
000000000001000001100110100000000001000010100010000101
000000000000001111000011111101001001000010000001100111
011000000000001000000000010111101111010100100100000000
000000000000001111000010000000011111000000010000000000
000000000000001101100010010111101100000010000000000000
000000000000000001000010000101001000000000000000000000
000001000000000101000110000011101110010100100100000000
000010000000000000100010110000111101000000010000000000
000010110000001001000010011111000000000001100100000000
000001010000000011000011100001001111000001010000000001
000000010000000101100000010011000001000011100000000000
000000010000100000000011000101001100000010000000000000
000000010000000000000111001101101011100000000000000000
000000011110101111000100001101111010000000000000000000
110000010000101001100000000001001100000010000000000000
100000010001010001000011110001111001000000000000000000

.logic_tile 22 27
000000000000000011100000000111101000001100111000000000
000000000000000000100000000000001011110011000000010000
000010000000001000000000000011001001001100111000000000
000000000000000101000000000000101011110011000001000000
000000000000000101100010000101101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000001000000000000000101001000001100111000000000
000000000000100000000010000000101000110011000000000000
000000010000000000000000000011101000001100111000000000
000000010000000000000011110000101011110011000001000000
000000010000000101100111100101001001001100111000000000
000000010010000000000111110000001011110011000000000000
000000010000000000000000000101101001001100111000000000
000000010000000000000000000000101101110011000001000000
000000010000001000000000000101001001001100111000000000
000000010001000101000000000000101100110011000000000000

.logic_tile 23 27
000000000000001001100000001111011110000010000000000000
000000000000000101000000001101000000001011000000000000
011000000000001000000110000000011001000010100000000000
000100000000000011000011110111011111000110000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000011100110100001101110000100000110000001
000000000000000000100000000000011000001001010000000000
000001010000000000000000000000011001010000100110000000
000010010000000000000000001111011010000010100000000000
000000010000000001000010010000001111010100100110000000
000000010000000000100110100101011100000000100000000000
000000010000001000000111000101001111010110000000000000
000000010000001111000100000000101101000001000001000000
110000110000001000000000000001000001000010000000000000
100000010000000101000010110111001101000011100000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000100000000001000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000100000000
000000010000100000000000000001000000000010000001000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001010000000000001000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000111100010010001000000110000110000001000
000000000000000000000011111101000000110000110000000000
000000000000001000000000010001000000110000110000001000
000000000000000111000011010101100000110000110000000000
000000010000000000000111100111000000110000110000001000
000000010000000111000110011001100000110000110000000000
000000010000000111000000000111100000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000001111100000110000110000001000
000000000000000000000000000011100000110000110000000100
000000000000000111000000000101100000110000110000001000
000000000000000001100000001101000000110000110000000001
000000000000000000000000001011100000110000110000001100
000000000000000000000010001001000000110000110000000000
000000000000000001000000000001100000110000110000001000
000000000000000000000010001001000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000110001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000111000111100000000000000000000000000000
110000000000001101100000000000000000000000000000000000
000000000000000011000000011001101010101110100000000000
000000000000000000100010001101001010101111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001010000000000001000000
110000000000000000000000000000000000000000100110000000
100000000000000000000000000000001111000000000000000000

.logic_tile 4 28
000000000000000000000010111111001100101001000100000000
000000000000000101000111110111011111001001000000000010
011000000000000101000110101001001000110111100000000000
000000000000000101100011100111011010110111010000000000
000000000000001001100110111111011011101001010000000000
000000000000001101000011111001001110110110100010000000
000000000000001011100010100101101001101111110000000000
000000000000001011100100000101111001011110100000000000
000000000000000000000010100001001110110100000100000000
000000000000000000000100000101101110101000000001000000
000000000000000000000000001111111110100000110110000000
000000000000000000000000001111011110000000110000000000
000000000000000001000110000111011000100000000100000000
000000000000000011010000001101001110101001010000000010
110000000000001001000110010101111000110111110000000000
100000001110001011000011001101001010110010110000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000001100000000000000000000
000000000001000000000010000101011110010000000001000000
000000000000000111110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000110100000000000000000000000000001000000100000000100
000100000000000000000000001101001111000010100000100001
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000011010000000000100000000
100000000000000000000010000011001101010000000010000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000001100000100000110000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000010001100000000000000110000000
000000000000000000000010110000100000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001111000000000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000010000000001011000010100000000000000000000100000000
000001000000000101000010011101000000000010000000000000
011000000000000000000000001111001110111100010000000001
000000000000000000000000001111011101111100000000100000
010000000000000000000011100000000000000000000000000000
010000001001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000000000000010000101101101101001010010000000
000000000000100000000000001111011101110110100001000110
000000000000000001000000010000000001000000100110000000
000000000000000000000011000000001100000000000000000000
000001000000000001000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000010001000001000001000000000000
100000000000010000000011001001001010000010100000000010

.logic_tile 10 28
000000000000001011100110110101111110000010000000000000
000000000000000111000011011001010000000110000000000000
011000000000000101000010100011011000110000100100000000
010000000000010111100011100101101000010000100000000000
000000000000001000000010110000011111000000000000000000
000000000000000101000111000111001011010000000000000000
000000000000001101000010110011001111010111100000000000
000000000000001111000111100111011011001011100000000000
000000000000000001100111110101001001000110100000000000
000000000000000001000010000001111000001111110000000000
000000000000000000000111110000011000010010100100000010
000000000000000000000010001011011100010110100000000000
000000001000000101100010100001111001000000000000000000
000000000000000001000100001101011010100000000000000000
110000000000001000000000000011111001100000000100000000
100000000010001001000010000001101101010110100000000010

.logic_tile 11 28
000000000000001111000011101001011100111000100100000100
000000000000000001000110111101001000101000010001000000
011000000000001001100000011011111000000110100000000000
000000000000000011000010001011101100001111110000000000
110000000000000101000110000001111010100000000000000000
110000000000000001100010001001011010000000000000000000
000000000000001111000010001101011010101001000100000100
000000000000000001000010100011101011011101000000000000
000010100000001011100110111111111111100000000000000000
000001001100000101100010000111101111000000000000000000
000000000000000111100010111001100000000001000000000000
000000000000000000100011010101100000000000000000000000
000000000000000101100011010011001110100000000000000000
000000000000000000000010100111111100000000000000000000
010000000001011101100110110000001100010000100000000000
100000000000000101000010100101011001010010100010100110

.logic_tile 12 28
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000001010000
011000000000000001100000010111001000001100111100000001
000000000000000000000010000000000000110011000000000000
110000000000000000000110010101001000001100111100000000
110000000000000000000010000000100000110011000000000000
000000000000000000000110000101001000001100111100000000
000000000001000000000000000000100000110011000001000000
000010000000000000000000000111101000001100111100000000
000001000000000000000000000000000000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001001100011100000001001001100111100000000
000000000000000001000100000000001001110011000000000000
110000000000001000000000000101101000001100111100000000
100010100000000001000000000000100000110011000000000010

.logic_tile 13 28
000000000000000011100111110000000000000000000000000000
000000000000001101000110000000000000000000000000000000
011000000000000000000011100101111111000110100000100000
000000000000000000000000001011001001001111110000000000
110000000000000101010000000001000000000000000100000000
010000000000000000100000000000000000000001000000000000
000000000000000101100000000011101001010110000000100000
000000000000000000000000001001111110111111000000000000
000000000000000000000010000000000000000010000000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001110000000000000001000
000000000000001000000111100101100000000000001000000000
000000000000000101000100000000101001000000000000000000
000000000000000000000000000011101001001100111000000000
000000001110000000000000000000101011110011000000000000
000000000000000101110111100101101000001100111000000000
000000000000000000000100000000101110110011000000000000
000001000000000000000110110001101000001100111000000000
000011100000000000000010100000101101110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000001000000000000001101001001100111000000000
000000000000000101000000000000101010110011000000000000
000000000000000011100000000001101001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 15 28
000000000000000000000110111001000000000001000100000000
000000000000000000000010001011100000000000000000000000
011000000000001101000000000000000000000000000000000000
000000001110000101100000000000000000000000000000000000
110000101100000000000110011000000001000000000100000000
110000000000000000000010101011001000000000100000000000
000000000000000101100000000011111010000000000100000000
000010100000000000000000000000100000001000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
000000000000001000000111000001101110000010000000000000
000000000000000001000000001101001001000000000000000000
110000000000000000000000000000011100000000000100000000
100000000000000000000000001101010000000100000000000000

.logic_tile 16 28
000000000000001000000000011111011100111001010000000000
000000000000000011000011011101111000010110100000100000
011000000010000000000000001001001011100001010100100000
000100000000000000000000000101101100000010100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101011100111101011111010001000000100000000
000000000000000011000000000101000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000001000000111101101100000000000000000000000
000000000000000011010011101011100000000010000010000000
011000000000000000000111110001011011111000110000000001
000000000000000000000110001101011101110000110000000000
010000000000001000000000010001000000000000000100000000
010000000000000001000011110000100000000001000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011110011000000000001000000000000
000100000000000000000110011111100000000000000000100000
000100000000000000000000010001100000000000000100000000
000100000000000000000010000000100000000001000000000000
110000000010000000000000001011011000010111100000000000
100000000000000000000000000101111010000111010000100000

.logic_tile 18 28
000000000000001000000010010000000000000000000100100000
000000000000000101000110001111000000000010000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000011100111100000000000000000100100100000
110000000000000000000110000000001010000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000010000001011011010111100000000000
000000000000000000000100000001101010000111010000100000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000010010101001100001001000010000001
000000000000000000000010010001110000001101000001000010
110000000000000000000000000001001001010111100000000000
100000000000000000000000001111011001001011100000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 28
000000000000001111000010101101000000000010100000000000
000000000000001001000100001101001000000001100000000000
011000000000001111000111100000001100010100100100000000
000000000000000111000010110111011000000100000010000000
000000100000001000000110010001011010010100000100000000
000000000000000111000011110000001011001001000010000000
000000000000001000000010100001011000000010100000000000
000000000000000011000100000000011011001001000000000000
000000000110000000000000010001111001010100000010000001
000000000000000000000011100000101101101000010000000000
000000000100000000000000010001011000000110000000000000
000000000000000001000011000000001001000001010000000000
000000000000101000000000000000011111000110000000000000
000000000001010001000000000001001100000010100000000000
110000001010000001000000010111100001000001000100000000
100000000000001111100010000001001111000011010011000000

.logic_tile 21 28
000010000000100101100111010000000000000000000100000000
000001000001001101000010101001000000000010000000000000
011000000000000000000110100000001010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000010100000000001000000100100000000
110000000000000000000000000000001100000000000000100000
000000000000000000000000010001001110000110100000100000
000000000000000000000011101111001001001111110000000000
000000000000001000000110100000001100000100000100000000
000000000000000001000100000000010000000000000000100000
000000000000000000000000000101011110000010000000000000
000010000001000001000000000111101000000000000000000000
000000000000001001100010001001111010000010000000000000
000000000000001001000011111111111001000000000000000000
110000001100000001100010100000001100000000000000000000
100000000000000000100000001001000000000100000000100000

.logic_tile 22 28
000000000000000000000110000001101000001100111000000000
000000000000000000000100000000001101110011000001010000
000000000000000011000000000111001001001100111000000000
000000000000000000000000000000101000110011000001000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101010110011000001000000
000000001010000011000010100101101000001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000000000000110000111101001001100111000000000
000000000000000000000111110000101010110011000010000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001110110011000001000000
000000000000000000000111100001001001001100111000000000
000000000000100000000011100000101010110011000000000000
000000000000000000000000010101101001001100110000000000
000000000000001111000011100000101000110011000000000000

.logic_tile 23 28
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000011000000000000000000000000100110100000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001010000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100100
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
101000000000000000000000000000000000110000110000000000
000000000000000111100000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000010000000000000000000100000000
000000000000000000000010010111000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000101100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000001100000100000100100000
000000000000000000000000000000010000000000000010000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000111001000000000000000000100000000
000000000000010000000010001101000000000010000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000001010000000000000000000000000001000001000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110001000000000000000000000101100000000000000100000000
100010000000000000000000000000100000000001000001000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000100110000000
000000000000000000000000000000001100000000000000000000
110000000000000000000110100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000100100000000
000000000000000000100011100000001011000000000000000100
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000010001100000000000000100000000
000000000000000000000011000000100000000001000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000011000000000010000010000000
000000000000000001000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000111100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000010

.logic_tile 10 29
000000000000100001100011110000000000000000000000000000
000000000001000000000011110000000000000000000000000000
011000000000001000000000011001100000000010000000000100
000000000000001111000010001111000000000000000000100001
010000000000000101100111110000000000000000000000000000
010000000000000000000111100000000000000000000000000000
000000000000001000000111100000001100000000000000000000
000000000000000011000000001101000000000100000000000000
000001000000001000000110100001000000000000000100000000
000000100000000011000000000000000000000001000000000010
000001000000000000000000001001101010001111110000000000
000000000000000000000000000101111001001001010000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000100010000000000001101101010010111100000000000
000000000000100000000010000101101001001011100000000000

.logic_tile 11 29
000000000000000000000000000101000000000000000100000000
000000000000000011000000000000000000000001000000100000
011000000000000111100000000111001100100000000000000000
000000000000000000100000000011101111000000000000000000
010000000000000000000111111011111111100000000000000000
110000000000000001000110010111111100000000000000000000
000000000000000001100111101001000000000010000000100000
000000000000000001000000000101000000000000000000000010
000000000000001101100111010000001110010110000000000010
000000001100000101000011100111001101010110100000000000
000000000000001000000110101000000000000000000100000000
000000000000000101000011100111000000000010000000000000
000000000000001001000110111111001101000000010000000000
000000000010001001000010101101111111010000100001000000
000000000000000101100110011011111010011110100000000000
000000000000000001000010100001101011011101000000000000

.logic_tile 12 29
000000000000000000000000010111001000001100111110000000
000000000000000000000011000000000000110011000000010000
011000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000001000000
010000000000000000000110000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000001001100000000101001000001100111100100000
000000000000000001000000000000100000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000100000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000100000
000010000000001001100000000000001001001100111100000000
000001000000000001000000000000001001110011000000000000
110000001110000000000110000111101000001100110100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 13 29
000000000000100001100000011001101110000000000100000000
000000000000010000000010000001100000000010000000000000
011000001000100000000110010001111000000000000100000000
000000000000001001000110010111010000000001000000000000
010000000000000000000011101011101101100000000000000000
110000000000000000000000001101111101000000000000000000
000000000000001000000110000001001101011111110010000000
000000000000000111000000000001101010111111110010000000
000000000000001000000010101000000000000010000000000000
000000000000000001000000001101000000000000000000000000
000001000000000000000010110000011100000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000001111011110000000000100000000
000000001110000011000000000001000000000010000000000000
000000000000001000000110100001111110000000000100000000
000010000000000101000000000111010000000001000000000000

.logic_tile 14 29
000001000000000000000000000011101001001100111000000000
000010100000000000000010110000001111110011000000010000
000000000000000101000000000011001000001100111000000000
000000000000000000100000000000001110110011000000000000
000001000000000000000000000111001000001100111000000000
000000100000000000000000000000001001110011000000000000
000000000000001101100000000111101001001100111000000000
000000000000000101000000000000101101110011000000000000
000000000000001101100000000111001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000100101100010100111101000001100111000000000
000000000000000000000100000000101100110011000000000000
000000000000001000000000000001101001001100111000000000
000000000000000011000000000000001111110011000000000000
000000000000000000000111000111101001001100111000000000
000000000000010000000000000000101010110011000000000000

.logic_tile 15 29
000000000000000001100010000000001000010000000100000000
000000000000000000000000000000011010000000000000000000
011000000000000000000010100101100000000000000100000000
000000000000001101000010100000001001000000010000000000
010000000000001101100111000101101101000000000000000000
110000000000000101000100000000011001100000000001000000
000000000000001101100000000000011100000010000000000000
000000000000000001000000000111011000000000000000000000
000000000000000000000110001001111111000000000000000000
000000000000000000000000000011101000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001101000010000101001001000000100000000000
000000000001001000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000111100000000000000000000110100001
110000000000000000000000000101000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 17 29
000010100000100011100000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
011000000100000000000000000000000000000000100100000000
000000000000000000000011100000001000000000000000100001
110000000000100000000000000000000000000000100100000000
110000000000010000000000000000001100000000000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000011100000100000100000001
000000000010001011000000000000000000000000000000000000
000000000000000111100000000000000001000000100100000001
000000000000000000000000000000001110000000000000100000
000000000000100000000111100000000000000000000000000000
000001000001010000000100000000000000000000000000000000
110000000000000000000000000000011000000100000100100001
100000000000000011000000000000010000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000100100000011
000000000000000000000000000000001011000000000000000000
000000100000000000000011100111000000000000000100000000
000000000000000000000010000000100000000001000010100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000001000000100100100001
000000000000000000000000000000001011000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000001000111000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000011000000001000000000000000000
000000000000000000000011001001001111000010000000100000
000000000000000000000010010000000001000000100110000000
000000000000000000000011110000001101000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000011111111000000000010000000100000

.logic_tile 21 29
000000000000001000000110000000000000000000000100000000
000000001100001011000100001011000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000001001001110000011010000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011111100000000000000000000000100100000010
000000000000100001000000000000001110000000000000000000
110001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011001011000000111000000000000
000000000000000000000010001001010000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000000001000100000000
100000000000000000000000000011001011000011100000100000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000001000000100110000000
100000000000000000000000000000001101000000000000000010

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000001000000000000000000000110000110000001000
000000000000000111000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001010110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000001000000000000000000110000110000000000
000000010000000000000000000001000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000001000000000000101000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000000000000000000111000000110000110000001000
000000000000000111000000000000100000110000110000000000
000000000000000000000000000101100000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000010000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001111000000000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000111000000000010000001100000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.logic_tile 10 30
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000010
010000000000000101000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000001100000100000100000001
000000000000000000000000000000010000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111000000000000000000000
000000000000000000000000000000010000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000110000000001110001100110000000000
000000000000000000000100001011010000110011000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000110000000
110000000000000000000100000011001110000000100010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000111000000000001000100000000
100000000000000000000000001001000000000000000010000000

.logic_tile 14 30
000000000000001000000110000011001000001100110000000000
000000000000000001000011100000001001110011000000010000
011000000000000000000010000000011100000010000000000000
000000000000000000000100000000000000000000000000000000
010000000000000111000010000000000001000010000000000000
110000000000000000000010100000001011000000000000000000
000000000000000000000110001000001011000100000100000000
000000000000000000000010101101001001000000000000000000
000000000000000001100000000001100000000000100100000000
000000000000000000000000000001101010000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000000001000000001001000000000000000000000000
000000000000000000000110000001100000000011110001000000
000000000000000000000100000101101111000001110011000001
000000000000000000000000000101000001000000000100000000
000000000000000000000000001101001001000001000000000000

.logic_tile 15 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000001000000100100000000
000000000000000000000000000001001101000000000000100000
000000000000000000000000001011111100110111110000000000
000000000000001111000010001111101100110110110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000100100000
000000000000100000000010010111000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000000100000110100010
000000000000000000000000000001010000000000000000100000
000000000000001000000011100111000000000000000110100010
000000000000001101000000000000000000000001000010100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000001100000000000000000000001110000100000100100000
000000000000000000000000000000000000000000000000100000
011000000000000000000000000000000001000000100100100000
000000000000000000000000000000001100000000000000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
010011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000011000
000000111000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000011000
000000000000000000
000000000000000000
000000111000000010
000000001000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000011010000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000010000000000100
000001010000000001
000000000000000010
000011010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$36039$n229_$glb_sr
.sym 6 $abc$36039$n3110_$glb_ce
.sym 7 $abc$36039$n232_$glb_sr
.sym 8 $abc$36039$n3062_$glb_ce
.sym 9 clk12_$glb_clk
.sym 10 $abc$36039$n3046_$glb_ce
.sym 11 sys_rst_$glb_sr
.sym 12 $abc$36039$n3048_$glb_ce
.sym 13 spram_datain10[9]
.sym 14 spram_datain00[5]
.sym 15 spram_datain10[1]
.sym 16 spram_datain00[1]
.sym 17 spram_datain00[0]
.sym 18 spram_datain00[7]
.sym 19 spram_datain00[4]
.sym 20 spram_datain10[12]
.sym 21 spram_datain10[2]
.sym 24 spram_datain10[5]
.sym 26 spram_datain00[6]
.sym 27 spram_datain10[0]
.sym 28 spram_datain10[15]
.sym 30 spram_datain10[6]
.sym 32 spram_datain10[10]
.sym 33 spram_datain10[7]
.sym 34 spram_datain10[14]
.sym 35 spram_datain00[2]
.sym 36 spram_datain00[3]
.sym 38 spram_datain10[13]
.sym 39 spram_datain10[8]
.sym 40 spram_datain10[3]
.sym 41 spram_datain10[4]
.sym 44 spram_datain10[11]
.sym 45 spram_datain00[0]
.sym 46 spram_datain10[8]
.sym 47 spram_datain10[0]
.sym 48 spram_datain00[1]
.sym 49 spram_datain10[9]
.sym 50 spram_datain10[1]
.sym 51 spram_datain00[2]
.sym 52 spram_datain10[10]
.sym 53 spram_datain10[2]
.sym 54 spram_datain00[3]
.sym 55 spram_datain10[11]
.sym 56 spram_datain10[3]
.sym 57 spram_datain00[4]
.sym 58 spram_datain10[12]
.sym 59 spram_datain10[4]
.sym 60 spram_datain00[5]
.sym 61 spram_datain10[13]
.sym 62 spram_datain10[5]
.sym 63 spram_datain00[6]
.sym 64 spram_datain10[14]
.sym 65 spram_datain10[6]
.sym 66 spram_datain00[7]
.sym 67 spram_datain10[15]
.sym 68 spram_datain10[7]
.sym 101 $abc$36039$n2985
.sym 102 $abc$36039$n3006_1
.sym 103 $abc$36039$n2989_1
.sym 104 $abc$36039$n3048_1
.sym 105 $abc$36039$n3002_1
.sym 106 $abc$36039$n2993
.sym 107 $abc$36039$n2998_1
.sym 108 $abc$36039$n3010
.sym 116 $abc$36039$n3448
.sym 117 $abc$36039$n3454_1
.sym 118 spram_datain10[8]
.sym 119 spram_datain10[3]
.sym 120 $abc$36039$n3852
.sym 121 spram_datain00[3]
.sym 122 $abc$36039$n3846_1
.sym 123 spram_datain00[8]
.sym 131 spram_dataout10[0]
.sym 132 spram_dataout10[1]
.sym 133 spram_dataout10[2]
.sym 134 spram_dataout10[3]
.sym 135 spram_dataout10[4]
.sym 136 spram_dataout10[5]
.sym 137 spram_dataout10[6]
.sym 138 spram_dataout10[7]
.sym 170 array_muxed0[4]
.sym 203 spram_dataout00[9]
.sym 204 spram_datain00[5]
.sym 205 spram_dataout10[5]
.sym 206 spram_datain10[5]
.sym 208 spram_datain00[7]
.sym 209 spram_dataout10[7]
.sym 211 spram_datain10[2]
.sym 213 spram_dataout10[1]
.sym 216 spram_datain00[0]
.sym 218 spram_datain10[0]
.sym 219 $abc$36039$n3006_1
.sym 225 spram_datain10[14]
.sym 226 spram_dataout10[11]
.sym 237 spram_dataout10[2]
.sym 239 spram_datain10[6]
.sym 241 spram_datain10[10]
.sym 246 spram_datain00[6]
.sym 247 spram_dataout10[3]
.sym 248 spram_datain10[12]
.sym 249 spram_dataout10[4]
.sym 250 $abc$36039$n2989_1
.sym 252 spram_dataout10[0]
.sym 255 spram_datain10[7]
.sym 256 spram_dataout10[6]
.sym 257 array_muxed0[12]
.sym 260 spram_datain10[13]
.sym 264 spram_dataout10[12]
.sym 267 spram_datain10[11]
.sym 268 spram_datain10[9]
.sym 269 spram_dataout00[0]
.sym 270 spram_datain10[1]
.sym 271 spram_dataout00[1]
.sym 272 array_muxed0[8]
.sym 273 spram_dataout00[2]
.sym 275 spram_datain00[4]
.sym 276 spram_dataout00[3]
.sym 277 spram_datain00[1]
.sym 278 spram_dataout00[4]
.sym 279 array_muxed0[3]
.sym 280 spram_dataout00[5]
.sym 281 spram_dataout00[8]
.sym 282 spram_dataout00[6]
.sym 284 spram_datain00[3]
.sym 286 spram_dataout00[10]
.sym 287 array_muxed0[13]
.sym 288 spram_dataout10[15]
.sym 290 spram_datain10[4]
.sym 292 array_muxed0[2]
.sym 293 array_muxed0[6]
.sym 315 spram_datain10[15]
.sym 320 array_muxed0[7]
.sym 324 array_muxed0[9]
.sym 331 spram_datain00[2]
.sym 332 array_muxed0[5]
.sym 335 array_muxed0[10]
.sym 349 spram_dataout10[11]
.sym 353 spram_dataout00[9]
.sym 359 clk12_$glb_clk
.sym 365 array_muxed0[6]
.sym 367 spram_datain00[8]
.sym 368 spram_datain00[11]
.sym 370 spram_datain00[13]
.sym 371 spram_datain00[12]
.sym 373 array_muxed0[7]
.sym 374 array_muxed0[9]
.sym 375 array_muxed0[12]
.sym 376 array_muxed0[13]
.sym 378 spram_datain00[10]
.sym 380 spram_datain00[15]
.sym 381 array_muxed0[0]
.sym 382 array_muxed0[5]
.sym 383 array_muxed0[2]
.sym 384 array_muxed0[10]
.sym 386 array_muxed0[1]
.sym 387 spram_datain00[14]
.sym 388 array_muxed0[11]
.sym 389 array_muxed0[8]
.sym 390 array_muxed0[4]
.sym 391 array_muxed0[0]
.sym 393 spram_datain00[9]
.sym 394 array_muxed0[1]
.sym 395 array_muxed0[3]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain00[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain00[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain00[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain00[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain00[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain00[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain00[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain00[15]
.sym 451 spram_datain10[9]
.sym 452 spram_datain10[1]
.sym 453 spram_datain10[4]
.sym 454 spram_datain00[4]
.sym 455 spram_datain00[1]
.sym 456 spram_datain00[9]
.sym 457 spram_datain10[14]
.sym 458 spram_datain00[14]
.sym 466 spram_dataout10[8]
.sym 467 spram_dataout10[9]
.sym 468 spram_dataout10[10]
.sym 469 spram_dataout10[11]
.sym 470 spram_dataout10[12]
.sym 471 spram_dataout10[13]
.sym 472 spram_dataout10[14]
.sym 473 spram_dataout10[15]
.sym 514 spram_dataout10[8]
.sym 515 spram_maskwren10[2]
.sym 516 spram_datain10[15]
.sym 517 array_muxed1[8]
.sym 518 spram_datain00[11]
.sym 524 spram_dataout10[9]
.sym 525 spram_datain00[8]
.sym 526 array_muxed0[14]
.sym 529 spram_datain00[10]
.sym 530 spram_datain00[12]
.sym 531 array_muxed0[11]
.sym 533 spram_dataout10[13]
.sym 534 array_muxed0[0]
.sym 535 spram_dataout10[14]
.sym 537 array_muxed1[11]
.sym 539 slave_sel_r[2]
.sym 540 spram_datain00[15]
.sym 541 array_muxed0[0]
.sym 548 spram_dataout10[10]
.sym 557 array_muxed1[3]
.sym 558 spram_datain00[13]
.sym 561 array_muxed2[1]
.sym 563 spram_dataout00[14]
.sym 564 array_muxed0[1]
.sym 565 spram_dataout00[15]
.sym 571 array_muxed0[14]
.sym 572 array_muxed0[1]
.sym 573 spram_dataout00[11]
.sym 580 spram_maskwren10[2]
.sym 591 spram_wren0
.sym 592 array_muxed0[10]
.sym 593 $PACKER_VCC_NET
.sym 594 spram_maskwren00[0]
.sym 595 spram_maskwren00[0]
.sym 596 spram_maskwren00[2]
.sym 597 spram_maskwren00[2]
.sym 599 spram_wren0
.sym 600 array_muxed0[9]
.sym 601 $PACKER_VCC_NET
.sym 602 array_muxed0[7]
.sym 603 spram_maskwren10[2]
.sym 604 array_muxed0[3]
.sym 605 array_muxed0[8]
.sym 606 array_muxed0[5]
.sym 607 spram_maskwren10[0]
.sym 608 array_muxed0[4]
.sym 609 spram_maskwren10[2]
.sym 614 array_muxed0[6]
.sym 615 spram_maskwren10[0]
.sym 616 array_muxed0[13]
.sym 618 array_muxed0[11]
.sym 619 array_muxed0[12]
.sym 621 array_muxed0[2]
.sym 623 spram_maskwren10[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren10[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren10[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren10[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren00[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren00[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren00[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren00[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 693 spram_dataout00[0]
.sym 694 spram_dataout00[1]
.sym 695 spram_dataout00[2]
.sym 696 spram_dataout00[3]
.sym 697 spram_dataout00[4]
.sym 698 spram_dataout00[5]
.sym 699 spram_dataout00[6]
.sym 700 spram_dataout00[7]
.sym 741 spram_wren0
.sym 743 $PACKER_VCC_NET
.sym 744 array_muxed0[7]
.sym 745 spram_maskwren00[0]
.sym 746 spram_maskwren00[2]
.sym 747 array_muxed0[8]
.sym 750 array_muxed0[9]
.sym 752 spram_maskwren00[0]
.sym 754 spram_maskwren10[2]
.sym 755 array_muxed0[3]
.sym 765 spram_dataout00[7]
.sym 767 spram_maskwren10[0]
.sym 770 array_muxed0[11]
.sym 774 array_muxed0[6]
.sym 785 spram_maskwren00[2]
.sym 786 array_muxed0[9]
.sym 789 spram_dataout00[12]
.sym 794 $PACKER_GND_NET
.sym 797 array_muxed0[12]
.sym 809 $PACKER_VCC_NET
.sym 822 $PACKER_GND_NET
.sym 830 $PACKER_GND_NET
.sym 838 $PACKER_VCC_NET
.sym 846 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout00[8]
.sym 921 spram_dataout00[9]
.sym 922 spram_dataout00[10]
.sym 923 spram_dataout00[11]
.sym 924 spram_dataout00[12]
.sym 925 spram_dataout00[13]
.sym 926 spram_dataout00[14]
.sym 927 spram_dataout00[15]
.sym 942 picorv32.mem_rdata_q[14]
.sym 971 array_muxed0[10]
.sym 987 spram_dataout00[13]
.sym 1038 array_muxed0[5]
.sym 1355 basesoc_dat_w[7]
.sym 1387 basesoc_dat_w[7]
.sym 1434 array_muxed0[1]
.sym 1555 array_muxed0[4]
.sym 1566 picorv32.latched_is_lh
.sym 1577 $abc$36039$n3042
.sym 1626 $PACKER_VCC_NET
.sym 1640 $PACKER_GND_NET
.sym 1756 $abc$36039$n4185
.sym 1758 $abc$36039$n3710
.sym 1759 picorv32.irq_pending[4]
.sym 1760 $abc$36039$n4715
.sym 1764 picorv32.reg_out[7]
.sym 1801 $abc$36039$n4584_1
.sym 1804 array_muxed0[5]
.sym 1809 $abc$36039$n4584_1
.sym 1814 picorv32.irq_pending[7]
.sym 1835 picorv32.irq_pending[7]
.sym 1847 picorv32.cpu_state[0]
.sym 1851 picorv32.cpuregs_rs1[9]
.sym 1968 picorv32.irq_mask[9]
.sym 1971 picorv32.irq_mask[14]
.sym 1972 $abc$36039$n4638_1
.sym 1990 $abc$36039$n4646
.sym 2009 $abc$36039$n4175_1
.sym 2040 picorv32.irq_mask[0]
.sym 2043 picorv32.irq_state[1]
.sym 2047 $abc$36039$n3117
.sym 2057 $abc$36039$n4715
.sym 2071 $abc$36039$n3237
.sym 2080 $abc$36039$n3416
.sym 2081 picorv32.cpu_state[0]
.sym 2082 basesoc_timer0_eventmanager_storage
.sym 2085 picorv32.irq_mask[21]
.sym 2092 $abc$36039$n3237
.sym 2190 $abc$36039$n2916
.sym 2194 picorv32.irq_pending[22]
.sym 2195 picorv32.irq_pending[21]
.sym 2221 basesoc_picorv327[14]
.sym 2245 picorv32.irq_pending[19]
.sym 2283 picorv32.cpuregs_rs1[14]
.sym 2396 $abc$36039$n4720_1
.sym 2397 $abc$36039$n4721
.sym 2398 $abc$36039$n4239
.sym 2399 $abc$36039$n4236
.sym 2400 picorv32.irq_mask[21]
.sym 2402 picorv32.irq_mask[22]
.sym 2409 $abc$36039$n2912_1
.sym 2450 $abc$36039$n4726
.sym 2451 picorv32.irq_pending[21]
.sym 2468 $abc$36039$n3113
.sym 2487 picorv32.irq_mask[29]
.sym 2493 basesoc_picorv327[18]
.sym 2503 $PACKER_GND_NET
.sym 2605 $abc$36039$n4703
.sym 2607 picorv32.irq_mask[19]
.sym 2655 picorv32.cpu_state[0]
.sym 2676 $abc$36039$n3117
.sym 2700 $abc$36039$n4239
.sym 2702 $abc$36039$n4236
.sym 2705 picorv32.cpuregs_rs1[22]
.sym 2819 picorv32.irq_mask[20]
.sym 2828 $abc$36039$n2936
.sym 2845 $abc$36039$n3816_1
.sym 2861 $abc$36039$n3117
.sym 2868 $abc$36039$n3117
.sym 2874 $abc$36039$n2930
.sym 2906 picorv32.cpu_state[3]
.sym 2915 basesoc_timer0_eventmanager_storage
.sym 2917 picorv32.cpuregs_rs1[20]
.sym 2918 picorv32.cpu_state[0]
.sym 2925 $abc$36039$n3237
.sym 3067 $abc$36039$n4355
.sym 3072 picorv32.irq_pending[30]
.sym 3098 $abc$36039$n4709
.sym 3122 $abc$36039$n4734
.sym 3260 picorv32.reg_next_pc[23]
.sym 3261 $abc$36039$n4763
.sym 3347 basesoc_picorv327[18]
.sym 3349 $PACKER_GND_NET
.sym 3467 $abc$36039$n4253
.sym 3488 $abc$36039$n4254
.sym 3504 picorv32.cpu_state[0]
.sym 3538 basesoc_picorv327[17]
.sym 3558 $PACKER_GND_NET
.sym 3665 $PACKER_GND_NET
.sym 3676 picorv32.cpuregs_rs1[23]
.sym 3686 $abc$36039$n231
.sym 3712 $abc$36039$n3237
.sym 3713 $abc$36039$n3926_1
.sym 3770 basesoc_timer0_eventmanager_storage
.sym 3901 $abc$36039$n2768
.sym 4133 $abc$36039$n3042
.sym 4356 basesoc_picorv327[19]
.sym 5059 $abc$36039$n2938
.sym 5515 csrbankarray_csrbank2_addr0_w[2]
.sym 5517 csrbankarray_csrbank2_dat0_w[7]
.sym 5522 csrbankarray_csrbank2_dat0_w[3]
.sym 5710 csrbankarray_csrbank2_addr0_w[0]
.sym 5716 csrbankarray_csrbank2_dat0_w[0]
.sym 5719 csrbankarray_csrbank2_dat0_w[1]
.sym 5720 csrbankarray_csrbank2_dat0_w[2]
.sym 5723 led_rgba_pwm[0]
.sym 5939 csrbankarray_csrbank2_addr0_w[3]
.sym 5940 csrbankarray_csrbank2_addr0_w[1]
.sym 5957 led_rgba_pwm[2]
.sym 5967 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5968 led_dat_re
.sym 5969 csrbankarray_csrbank2_addr0_w[3]
.sym 5970 csrbankarray_csrbank2_dat0_w[5]
.sym 5972 csrbankarray_csrbank2_addr0_w[2]
.sym 5974 csrbankarray_csrbank2_dat0_w[7]
.sym 5976 csrbankarray_csrbank2_addr0_w[1]
.sym 5977 csrbankarray_csrbank2_dat0_w[6]
.sym 5979 csrbankarray_csrbank2_dat0_w[3]
.sym 5986 csrbankarray_csrbank2_addr0_w[0]
.sym 5987 csrbankarray_csrbank2_dat0_w[4]
.sym 5992 csrbankarray_csrbank2_dat0_w[0]
.sym 5995 csrbankarray_csrbank2_dat0_w[1]
.sym 5996 csrbankarray_csrbank2_dat0_w[2]
.sym 5998 csrbankarray_csrbank2_dat0_w[6]
.sym 5999 csrbankarray_csrbank2_ctrl0_w[0]
.sym 6001 csrbankarray_csrbank2_dat0_w[7]
.sym 6002 led_dat_re
.sym 6004 led_dat_re
.sym 6005 csrbankarray_csrbank2_dat0_w[0]
.sym 6008 csrbankarray_csrbank2_dat0_w[1]
.sym 6010 csrbankarray_csrbank2_addr0_w[0]
.sym 6011 csrbankarray_csrbank2_dat0_w[2]
.sym 6013 csrbankarray_csrbank2_addr0_w[1]
.sym 6014 csrbankarray_csrbank2_dat0_w[3]
.sym 6016 csrbankarray_csrbank2_addr0_w[2]
.sym 6017 csrbankarray_csrbank2_dat0_w[4]
.sym 6019 csrbankarray_csrbank2_addr0_w[3]
.sym 6020 csrbankarray_csrbank2_dat0_w[5]
.sym 6072 led_rgba_pwm[0]
.sym 6073 led_rgba_pwm[1]
.sym 6074 led_rgba_pwm[2]
.sym 6084 basesoc_ctrl_reset_reset_r
.sym 6120 csrbankarray_csrbank2_dat0_w[5]
.sym 6126 led_dat_re
.sym 6127 csrbankarray_csrbank2_dat0_w[6]
.sym 6138 csrbankarray_csrbank2_dat0_w[4]
.sym 6163 csrbankarray_csrbank2_ctrl0_w[0]
.sym 6171 led_rgba_pwm[1]
.sym 6188 clk12
.sym 6202 clk12
.sym 6366 csrbankarray_csrbank2_addr0_w[2]
.sym 6386 csrbankarray_csrbank2_dat0_w[7]
.sym 6389 csrbankarray_csrbank2_dat0_w[3]
.sym 6390 clk12
.sym 6392 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6420 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6428 led_rgba_pwm[0]
.sym 6432 led_rgba_pwm[2]
.sym 6447 led_rgba_pwm[1]
.sym 6456 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6459 led_rgba_pwm[0]
.sym 6462 led_rgba_pwm[1]
.sym 6465 led_rgba_pwm[2]
.sym 6673 spram_maskwren10[0]
.sym 6674 $abc$36039$n3451_1
.sym 6675 $abc$36039$n3855_1
.sym 6676 $abc$36039$n3842
.sym 6677 spram_maskwren00[0]
.sym 6678 $abc$36039$n3849
.sym 6679 spram_datain00[0]
.sym 6680 spram_datain10[0]
.sym 6716 spram_dataout10[2]
.sym 6717 array_muxed0[14]
.sym 6718 slave_sel_r[2]
.sym 6720 spram_dataout10[4]
.sym 6722 spram_dataout10[5]
.sym 6724 spram_dataout10[0]
.sym 6726 spram_dataout10[3]
.sym 6728 spram_dataout10[6]
.sym 6730 spram_dataout00[15]
.sym 6732 spram_dataout00[0]
.sym 6734 spram_dataout00[1]
.sym 6736 spram_dataout00[6]
.sym 6738 spram_dataout00[3]
.sym 6740 spram_dataout00[4]
.sym 6741 spram_dataout10[15]
.sym 6742 spram_dataout00[5]
.sym 6744 spram_dataout00[2]
.sym 6746 spram_dataout10[1]
.sym 6748 array_muxed0[14]
.sym 6749 spram_dataout00[6]
.sym 6750 spram_dataout10[6]
.sym 6751 slave_sel_r[2]
.sym 6754 slave_sel_r[2]
.sym 6755 spram_dataout00[2]
.sym 6756 spram_dataout10[2]
.sym 6757 array_muxed0[14]
.sym 6760 spram_dataout00[5]
.sym 6761 spram_dataout10[5]
.sym 6762 array_muxed0[14]
.sym 6763 slave_sel_r[2]
.sym 6766 spram_dataout10[15]
.sym 6767 array_muxed0[14]
.sym 6768 slave_sel_r[2]
.sym 6769 spram_dataout00[15]
.sym 6772 array_muxed0[14]
.sym 6773 spram_dataout00[1]
.sym 6774 spram_dataout10[1]
.sym 6775 slave_sel_r[2]
.sym 6778 spram_dataout10[4]
.sym 6779 array_muxed0[14]
.sym 6780 slave_sel_r[2]
.sym 6781 spram_dataout00[4]
.sym 6784 spram_dataout10[0]
.sym 6785 spram_dataout00[0]
.sym 6786 array_muxed0[14]
.sym 6787 slave_sel_r[2]
.sym 6790 slave_sel_r[2]
.sym 6791 array_muxed0[14]
.sym 6792 spram_dataout00[3]
.sym 6793 spram_dataout10[3]
.sym 6825 spram_datain10[11]
.sym 6826 spram_datain10[15]
.sym 6827 spram_datain00[11]
.sym 6828 spram_datain10[13]
.sym 6829 spram_datain00[15]
.sym 6830 spram_datain00[7]
.sym 6831 spram_datain10[7]
.sym 6832 spram_datain00[13]
.sym 6837 $abc$36039$n2985
.sym 6839 spram_datain10[10]
.sym 6840 slave_sel_r[2]
.sym 6841 array_muxed0[14]
.sym 6842 spram_dataout00[11]
.sym 6843 spram_datain10[6]
.sym 6845 $abc$36039$n3048_1
.sym 6846 spram_dataout00[15]
.sym 6847 $abc$36039$n3002_1
.sym 6848 $abc$36039$n3855_1
.sym 6863 spram_dataout10[13]
.sym 6866 $abc$36039$n3846_1
.sym 6868 $abc$36039$n3849
.sym 6869 $abc$36039$n2993
.sym 6871 $abc$36039$n2998_1
.sym 6873 spram_dataout00[7]
.sym 6874 $abc$36039$n3010
.sym 6875 spram_maskwren10[0]
.sym 6882 spram_dataout00[13]
.sym 6885 array_muxed1[13]
.sym 6890 array_muxed1[4]
.sym 6903 spram_dataout10[10]
.sym 6908 array_muxed1[8]
.sym 6909 array_muxed0[14]
.sym 6910 array_muxed1[3]
.sym 6911 spram_dataout10[12]
.sym 6915 spram_dataout10[8]
.sym 6916 spram_dataout00[12]
.sym 6917 array_muxed0[14]
.sym 6919 spram_dataout00[8]
.sym 6920 slave_sel_r[2]
.sym 6923 spram_dataout00[10]
.sym 6927 spram_dataout10[14]
.sym 6928 slave_sel_r[2]
.sym 6931 spram_dataout00[14]
.sym 6935 spram_dataout10[12]
.sym 6936 spram_dataout00[12]
.sym 6937 slave_sel_r[2]
.sym 6938 array_muxed0[14]
.sym 6941 array_muxed0[14]
.sym 6942 spram_dataout00[14]
.sym 6943 slave_sel_r[2]
.sym 6944 spram_dataout10[14]
.sym 6947 array_muxed1[8]
.sym 6949 array_muxed0[14]
.sym 6955 array_muxed1[3]
.sym 6956 array_muxed0[14]
.sym 6959 array_muxed0[14]
.sym 6960 spram_dataout10[10]
.sym 6961 slave_sel_r[2]
.sym 6962 spram_dataout00[10]
.sym 6965 array_muxed0[14]
.sym 6967 array_muxed1[3]
.sym 6971 spram_dataout10[8]
.sym 6972 spram_dataout00[8]
.sym 6973 slave_sel_r[2]
.sym 6974 array_muxed0[14]
.sym 6977 array_muxed0[14]
.sym 6978 array_muxed1[8]
.sym 7020 $abc$36039$n3448
.sym 7021 spram_datain10[7]
.sym 7022 array_muxed1[7]
.sym 7023 spram_datain10[13]
.sym 7024 $abc$36039$n3454_1
.sym 7025 array_muxed0[12]
.sym 7026 array_muxed1[15]
.sym 7027 spram_datain10[11]
.sym 7028 spram_dataout00[12]
.sym 7030 $abc$36039$n3852
.sym 7031 array_muxed0[14]
.sym 7036 spram_datain10[14]
.sym 7057 array_muxed1[9]
.sym 7058 array_muxed1[1]
.sym 7060 array_muxed1[14]
.sym 7065 array_muxed0[14]
.sym 7079 array_muxed1[4]
.sym 7084 array_muxed0[14]
.sym 7085 array_muxed1[9]
.sym 7089 array_muxed1[1]
.sym 7091 array_muxed0[14]
.sym 7096 array_muxed0[14]
.sym 7097 array_muxed1[4]
.sym 7101 array_muxed0[14]
.sym 7102 array_muxed1[4]
.sym 7106 array_muxed1[1]
.sym 7108 array_muxed0[14]
.sym 7112 array_muxed1[9]
.sym 7115 array_muxed0[14]
.sym 7118 array_muxed1[14]
.sym 7120 array_muxed0[14]
.sym 7125 array_muxed1[14]
.sym 7127 array_muxed0[14]
.sym 7167 array_muxed1[9]
.sym 7168 array_muxed1[1]
.sym 7170 array_muxed1[14]
.sym 7171 $abc$36039$n2997
.sym 7173 array_muxed0[8]
.sym 7174 array_muxed0[3]
.sym 7175 array_muxed0[6]
.sym 7187 array_muxed0[0]
.sym 7317 array_muxed0[13]
.sym 7321 array_muxed0[6]
.sym 7322 array_muxed0[2]
.sym 7471 $abc$36039$n2863
.sym 7480 $abc$36039$n3416
.sym 7604 array_muxed1[7]
.sym 7619 array_muxed0[12]
.sym 7621 picorv32.instr_maskirq
.sym 7630 $abc$36039$n3117
.sym 7743 $abc$36039$n4600_1
.sym 7745 picorv32.irq_pending[8]
.sym 7746 $abc$36039$n3416
.sym 7747 $abc$36039$n4584_1
.sym 7748 $abc$36039$n4599
.sym 7749 picorv32.irq_pending[7]
.sym 7750 $abc$36039$n3683
.sym 7763 picorv32.cpuregs_rs1[8]
.sym 7768 $abc$36039$n4584_1
.sym 7769 $abc$36039$n3113
.sym 7770 picorv32.cpu_state[2]
.sym 7771 picorv32.cpu_state[4]
.sym 7772 picorv32.cpuregs_rs1[7]
.sym 7773 picorv32.cpu_state[4]
.sym 7775 picorv32.cpuregs_rs1[0]
.sym 7778 picorv32.irq_state[1]
.sym 7890 $abc$36039$n3686
.sym 7891 picorv32.irq_mask[7]
.sym 7892 $abc$36039$n2915
.sym 7893 picorv32.irq_mask[3]
.sym 7894 $abc$36039$n5474_1
.sym 7895 picorv32.irq_mask[0]
.sym 7896 picorv32.irq_mask[4]
.sym 7897 $abc$36039$n3113
.sym 7902 $abc$36039$n2940_1
.sym 7903 $abc$36039$n5476_1
.sym 7905 $abc$36039$n3416
.sym 7907 picorv32.cpuregs_wrdata[5]
.sym 7909 picorv32.cpuregs_wrdata[6]
.sym 7914 picorv32.cpuregs_rs1[4]
.sym 7916 $abc$36039$n3416
.sym 7918 $abc$36039$n4584_1
.sym 7921 $abc$36039$n3113
.sym 7923 $abc$36039$n5473_1
.sym 7940 basesoc_timer0_eventmanager_pending_w
.sym 7942 $abc$36039$n3416
.sym 7945 picorv32.irq_pending[4]
.sym 7948 picorv32.cpu_state[0]
.sym 7949 basesoc_timer0_eventmanager_storage
.sym 7952 $abc$36039$n3710
.sym 7953 picorv32.irq_mask[4]
.sym 7958 picorv32.irq_state[1]
.sym 7960 picorv32.irq_mask[21]
.sym 7983 picorv32.irq_state[1]
.sym 7984 picorv32.irq_pending[4]
.sym 7985 picorv32.irq_mask[4]
.sym 7995 picorv32.irq_state[1]
.sym 7996 picorv32.cpu_state[0]
.sym 7997 picorv32.irq_mask[4]
.sym 8000 basesoc_timer0_eventmanager_pending_w
.sym 8001 $abc$36039$n3710
.sym 8002 basesoc_timer0_eventmanager_storage
.sym 8003 picorv32.irq_pending[4]
.sym 8007 $abc$36039$n3416
.sym 8009 picorv32.irq_mask[21]
.sym 8011 clk12_$glb_clk
.sym 8012 $abc$36039$n232_$glb_sr
.sym 8037 picorv32.irq_pending[9]
.sym 8038 $abc$36039$n4637
.sym 8039 $abc$36039$n4639_1
.sym 8040 $abc$36039$n5479_1
.sym 8041 picorv32.irq_pending[14]
.sym 8042 $abc$36039$n2920_1
.sym 8043 $abc$36039$n2914_1
.sym 8044 picorv32.irq_pending[10]
.sym 8046 $abc$36039$n4209
.sym 8050 basesoc_timer0_eventmanager_pending_w
.sym 8051 array_muxed0[1]
.sym 8052 picorv32.instr_maskirq
.sym 8054 $abc$36039$n3113
.sym 8057 $abc$36039$n4185
.sym 8058 picorv32.irq_mask[7]
.sym 8062 $abc$36039$n4750
.sym 8063 $abc$36039$n3117
.sym 8064 $abc$36039$n4584_1
.sym 8066 $abc$36039$n232
.sym 8068 $abc$36039$n3416
.sym 8069 basesoc_picorv327[9]
.sym 8071 $abc$36039$n3113
.sym 8080 picorv32.cpuregs_rs1[14]
.sym 8081 picorv32.irq_mask[9]
.sym 8089 $abc$36039$n3117
.sym 8092 picorv32.cpuregs_rs1[9]
.sym 8096 $abc$36039$n4639_1
.sym 8100 $abc$36039$n3416
.sym 8131 picorv32.cpuregs_rs1[9]
.sym 8147 picorv32.cpuregs_rs1[14]
.sym 8153 picorv32.irq_mask[9]
.sym 8154 $abc$36039$n3416
.sym 8156 $abc$36039$n4639_1
.sym 8157 $abc$36039$n3117
.sym 8158 clk12_$glb_clk
.sym 8159 $abc$36039$n232_$glb_sr
.sym 8184 picorv32.irq_mask[18]
.sym 8185 $abc$36039$n2929
.sym 8186 picorv32.irq_mask[10]
.sym 8187 $abc$36039$n4726
.sym 8188 $abc$36039$n5473_1
.sym 8189 $abc$36039$n2931_1
.sym 8190 $abc$36039$n2913
.sym 8191 picorv32.irq_mask[23]
.sym 8197 picorv32.irq_mask[1]
.sym 8198 $PACKER_GND_NET
.sym 8203 basesoc_picorv327[18]
.sym 8204 $abc$36039$n4876
.sym 8209 picorv32.cpuregs_rs1[18]
.sym 8213 $abc$36039$n4720_1
.sym 8214 picorv32.cpuregs_rs1[23]
.sym 8216 picorv32.instr_maskirq
.sym 8217 $abc$36039$n3117
.sym 8218 picorv32.cpuregs_rs1[21]
.sym 8219 picorv32.irq_pending[29]
.sym 8229 picorv32.irq_mask[21]
.sym 8237 picorv32.irq_pending[22]
.sym 8239 picorv32.irq_mask[22]
.sym 8252 $abc$36039$n3113
.sym 8254 picorv32.irq_pending[21]
.sym 8258 picorv32.irq_mask[21]
.sym 8259 picorv32.irq_mask[22]
.sym 8260 picorv32.irq_pending[21]
.sym 8261 picorv32.irq_pending[22]
.sym 8283 picorv32.irq_mask[22]
.sym 8285 picorv32.irq_pending[22]
.sym 8289 picorv32.irq_mask[21]
.sym 8291 picorv32.irq_pending[21]
.sym 8304 $abc$36039$n3113
.sym 8305 clk12_$glb_clk
.sym 8306 $abc$36039$n232_$glb_sr
.sym 8331 $abc$36039$n4722_1
.sym 8332 $abc$36039$n2927
.sym 8333 $abc$36039$n3687
.sym 8334 $abc$36039$n4727
.sym 8335 picorv32.irq_pending[23]
.sym 8336 $abc$36039$n2928_1
.sym 8337 $abc$36039$n4684_1
.sym 8338 picorv32.irq_pending[16]
.sym 8340 $abc$36039$n3103_1
.sym 8348 picorv32.cpuregs_rs1[9]
.sym 8349 $abc$36039$n5711
.sym 8351 picorv32.cpuregs_wrdata[9]
.sym 8356 $abc$36039$n4584_1
.sym 8357 picorv32.cpu_state[2]
.sym 8358 picorv32.cpu_state[4]
.sym 8359 picorv32.irq_pending[26]
.sym 8360 picorv32.irq_state[1]
.sym 8361 picorv32.cpu_state[4]
.sym 8362 picorv32.cpu_state[2]
.sym 8373 $abc$36039$n4721
.sym 8376 picorv32.irq_state[1]
.sym 8377 picorv32.irq_pending[21]
.sym 8382 $abc$36039$n4584_1
.sym 8384 picorv32.irq_pending[22]
.sym 8385 $abc$36039$n3416
.sym 8388 $abc$36039$n4722_1
.sym 8392 picorv32.irq_mask[21]
.sym 8394 picorv32.irq_mask[22]
.sym 8397 picorv32.cpuregs_rs1[22]
.sym 8399 $abc$36039$n3117
.sym 8402 picorv32.cpuregs_rs1[21]
.sym 8405 picorv32.cpuregs_rs1[22]
.sym 8406 $abc$36039$n4721
.sym 8407 $abc$36039$n4722_1
.sym 8408 $abc$36039$n4584_1
.sym 8412 picorv32.irq_mask[22]
.sym 8414 $abc$36039$n3416
.sym 8417 picorv32.irq_state[1]
.sym 8419 picorv32.irq_mask[22]
.sym 8420 picorv32.irq_pending[22]
.sym 8424 picorv32.irq_state[1]
.sym 8425 picorv32.irq_pending[21]
.sym 8426 picorv32.irq_mask[21]
.sym 8432 picorv32.cpuregs_rs1[21]
.sym 8441 picorv32.cpuregs_rs1[22]
.sym 8451 $abc$36039$n3117
.sym 8452 clk12_$glb_clk
.sym 8453 $abc$36039$n232_$glb_sr
.sym 8478 picorv32.irq_pending[26]
.sym 8479 picorv32.irq_pending[20]
.sym 8480 picorv32.irq_pending[19]
.sym 8481 $abc$36039$n2925
.sym 8482 $abc$36039$n3117
.sym 8483 picorv32.irq_pending[29]
.sym 8484 $abc$36039$n2930
.sym 8485 picorv32.irq_pending[31]
.sym 8491 $abc$36039$n4684_1
.sym 8492 $abc$36039$n4683_1
.sym 8494 $abc$36039$n3965
.sym 8501 $abc$36039$n2950
.sym 8503 $abc$36039$n3117
.sym 8505 picorv32.cpuregs_rs1[19]
.sym 8506 $abc$36039$n2934
.sym 8508 $abc$36039$n2928_1
.sym 8509 $abc$36039$n3117
.sym 8511 $abc$36039$n4584_1
.sym 8512 $abc$36039$n3416
.sym 8513 basesoc_picorv327[22]
.sym 8521 picorv32.cpuregs_rs1[19]
.sym 8537 $abc$36039$n3117
.sym 8538 $abc$36039$n3416
.sym 8546 picorv32.irq_mask[19]
.sym 8559 picorv32.irq_mask[19]
.sym 8560 $abc$36039$n3416
.sym 8571 picorv32.cpuregs_rs1[19]
.sym 8598 $abc$36039$n3117
.sym 8599 clk12_$glb_clk
.sym 8600 $abc$36039$n232_$glb_sr
.sym 8625 $abc$36039$n2934
.sym 8626 $abc$36039$n3680
.sym 8627 picorv32.irq_pending[30]
.sym 8628 $abc$36039$n2935
.sym 8629 $abc$36039$n3679
.sym 8630 $abc$36039$n4709
.sym 8631 $abc$36039$n2924
.sym 8632 $abc$36039$n3681
.sym 8640 $abc$36039$n2925
.sym 8641 $abc$36039$n4703
.sym 8646 picorv32.irq_pending[20]
.sym 8647 $abc$36039$n231
.sym 8649 $abc$36039$n232
.sym 8653 $abc$36039$n3117
.sym 8654 $abc$36039$n2924
.sym 8655 $abc$36039$n3113
.sym 8656 basesoc_picorv327[9]
.sym 8657 $abc$36039$n4750
.sym 8658 picorv32.cpuregs_rs1[27]
.sym 8659 $abc$36039$n3113
.sym 8683 picorv32.cpuregs_rs1[20]
.sym 8693 $abc$36039$n3117
.sym 8736 picorv32.cpuregs_rs1[20]
.sym 8745 $abc$36039$n3117
.sym 8746 clk12_$glb_clk
.sym 8747 $abc$36039$n232_$glb_sr
.sym 8772 $abc$36039$n2943
.sym 8773 picorv32.irq_pending[28]
.sym 8774 $abc$36039$n4750
.sym 8775 picorv32.irq_pending[25]
.sym 8776 $abc$36039$n4751
.sym 8777 picorv32.irq_pending[24]
.sym 8778 $abc$36039$n4739
.sym 8779 picorv32.irq_pending[27]
.sym 8798 $abc$36039$n2935
.sym 8802 picorv32.cpuregs_rs1[23]
.sym 8803 picorv32.instr_maskirq
.sym 8804 picorv32.cpuregs_rs1[18]
.sym 8806 picorv32.cpuregs_rs1[21]
.sym 8921 $abc$36039$n4254
.sym 8922 picorv32.irq_mask[27]
.sym 8924 $abc$36039$n4752
.sym 8934 picorv32.cpuregs_rs1[22]
.sym 8936 $abc$36039$n4236
.sym 8940 $abc$36039$n4239
.sym 8943 picorv32.irq_state[1]
.sym 8945 picorv32.cpu_state[2]
.sym 8948 picorv32.cpu_state[4]
.sym 8949 $abc$36039$n2762
.sym 8953 picorv32.cpu_state[4]
.sym 8954 picorv32.irq_mask[28]
.sym 9068 $abc$36039$n6287
.sym 9069 $abc$36039$n6289
.sym 9070 $abc$36039$n3237
.sym 9071 basesoc_uart_phy_tx_bitcount[3]
.sym 9072 basesoc_uart_phy_tx_bitcount[2]
.sym 9079 $abc$36039$n3708
.sym 9084 basesoc_picorv327[27]
.sym 9086 picorv32.cpuregs_wrdata[18]
.sym 9088 picorv32.cpu_state[0]
.sym 9089 picorv32.cpuregs_rs1[20]
.sym 9093 basesoc_picorv327[22]
.sym 9096 $PACKER_VCC_NET
.sym 9214 $abc$36039$n6283
.sym 9219 basesoc_uart_phy_tx_bitcount[0]
.sym 9221 picorv32.decoded_imm[26]
.sym 9229 $abc$36039$n3968_1
.sym 9231 $abc$36039$n5474
.sym 9236 picorv32.cpuregs_rs1[18]
.sym 9248 $abc$36039$n232
.sym 9368 $abc$36039$n3779
.sym 9369 basesoc_uart_phy_tx_busy
.sym 9372 basesoc_picorv327[1]
.sym 9376 $PACKER_GND_NET
.sym 9381 basesoc_picorv327[18]
.sym 9391 picorv32.instr_maskirq
.sym 9520 $PACKER_GND_NET
.sym 9674 basesoc_timer0_eventmanager_storage
.sym 9683 user_btn0
.sym 9685 $PACKER_VCC_NET
.sym 9687 $PACKER_VCC_NET
.sym 9801 waittimer0_count[3]
.sym 9802 waittimer0_count[4]
.sym 9803 waittimer0_count[2]
.sym 9804 $abc$36039$n3328
.sym 9805 waittimer0_count[8]
.sym 9806 waittimer0_count[10]
.sym 9807 waittimer0_count[5]
.sym 9809 sys_rst
.sym 9826 $abc$36039$n5999
.sym 9828 waittimer0_count[10]
.sym 9831 waittimer0_count[1]
.sym 9950 $abc$36039$n5987
.sym 9951 $abc$36039$n5989
.sym 9952 $abc$36039$n5991
.sym 9953 $abc$36039$n5993
.sym 9954 $abc$36039$n5995
.sym 9955 $abc$36039$n5997
.sym 10095 $abc$36039$n5999
.sym 10096 $abc$36039$n6001
.sym 10097 $abc$36039$n6003
.sym 10098 $abc$36039$n6005
.sym 10099 $abc$36039$n6007
.sym 10100 $abc$36039$n6009
.sym 10101 $abc$36039$n6011
.sym 10102 $abc$36039$n6013
.sym 10242 $abc$36039$n6015
.sym 10243 waittimer0_count[9]
.sym 10244 waittimer0_count[11]
.sym 10245 waittimer0_count[16]
.sym 10247 waittimer0_count[13]
.sym 10249 $abc$36039$n3327
.sym 10255 $PACKER_VCC_NET
.sym 10268 $abc$36039$n2938
.sym 10277 user_btn0
.sym 10405 $PACKER_VCC_NET
.sym 10688 led_dat_re
.sym 10849 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 10850 csrbankarray_csrbank2_ctrl0_w[2]
.sym 10990 basesoc_ctrl_reset_reset_r
.sym 10992 csrbankarray_csrbank2_dat0_w[2]
.sym 10994 csrbankarray_csrbank2_dat0_w[1]
.sym 10998 csrbankarray_csrbank2_dat0_w[0]
.sym 10999 csrbankarray_csrbank2_addr0_w[0]
.sym 11141 csrbankarray_csrbank2_addr0_w[3]
.sym 11147 csrbankarray_csrbank2_addr0_w[1]
.sym 11229 spram_datain00[12]
.sym 11230 spram_datain10[10]
.sym 11231 spram_datain00[5]
.sym 11232 spram_datain00[10]
.sym 11233 spram_datain00[6]
.sym 11234 spram_datain10[12]
.sym 11235 spram_datain10[6]
.sym 11236 spram_datain10[5]
.sym 11272 array_muxed2[0]
.sym 11276 spram_dataout10[13]
.sym 11277 slave_sel_r[2]
.sym 11278 array_muxed0[14]
.sym 11285 spram_dataout00[11]
.sym 11286 array_muxed1[0]
.sym 11287 spram_dataout00[9]
.sym 11293 spram_dataout00[7]
.sym 11297 spram_dataout10[9]
.sym 11298 spram_dataout10[11]
.sym 11301 spram_dataout10[7]
.sym 11302 spram_dataout00[13]
.sym 11305 array_muxed2[0]
.sym 11307 array_muxed0[14]
.sym 11310 array_muxed0[14]
.sym 11311 spram_dataout00[13]
.sym 11312 spram_dataout10[13]
.sym 11313 slave_sel_r[2]
.sym 11316 slave_sel_r[2]
.sym 11317 spram_dataout00[11]
.sym 11318 spram_dataout10[11]
.sym 11319 array_muxed0[14]
.sym 11322 array_muxed0[14]
.sym 11323 spram_dataout00[7]
.sym 11324 spram_dataout10[7]
.sym 11325 slave_sel_r[2]
.sym 11329 array_muxed2[0]
.sym 11331 array_muxed0[14]
.sym 11334 spram_dataout10[9]
.sym 11335 spram_dataout00[9]
.sym 11336 array_muxed0[14]
.sym 11337 slave_sel_r[2]
.sym 11342 array_muxed1[0]
.sym 11343 array_muxed0[14]
.sym 11346 array_muxed0[14]
.sym 11349 array_muxed1[0]
.sym 11357 spram_datain00[2]
.sym 11358 spram_maskwren00[2]
.sym 11359 spram_maskwren10[2]
.sym 11361 spram_datain10[2]
.sym 11367 array_muxed0[0]
.sym 11373 $abc$36039$n3451_1
.sym 11377 $abc$36039$n3842
.sym 11386 spram_datain00[2]
.sym 11389 spram_datain00[12]
.sym 11391 spram_dataout10[9]
.sym 11395 array_muxed1[10]
.sym 11396 spram_datain00[10]
.sym 11399 spram_maskwren00[0]
.sym 11406 spram_maskwren00[2]
.sym 11408 spram_maskwren10[2]
.sym 11409 array_muxed2[0]
.sym 11426 array_muxed1[0]
.sym 11443 array_muxed1[15]
.sym 11446 array_muxed0[14]
.sym 11449 array_muxed1[7]
.sym 11453 array_muxed1[11]
.sym 11454 array_muxed1[13]
.sym 11468 array_muxed0[14]
.sym 11470 array_muxed1[11]
.sym 11474 array_muxed1[15]
.sym 11475 array_muxed0[14]
.sym 11480 array_muxed0[14]
.sym 11482 array_muxed1[11]
.sym 11485 array_muxed0[14]
.sym 11486 array_muxed1[13]
.sym 11491 array_muxed1[15]
.sym 11494 array_muxed0[14]
.sym 11498 array_muxed1[7]
.sym 11499 array_muxed0[14]
.sym 11505 array_muxed1[7]
.sym 11506 array_muxed0[14]
.sym 11510 array_muxed1[13]
.sym 11511 array_muxed0[14]
.sym 11516 spiflash_counter[7]
.sym 11517 spiflash_counter[3]
.sym 11519 spiflash_counter[6]
.sym 11520 spiflash_counter[2]
.sym 11521 spiflash_counter[4]
.sym 11522 spiflash_counter[5]
.sym 11528 array_muxed0[11]
.sym 11534 slave_sel_r[2]
.sym 11538 spram_datain00[15]
.sym 11544 spram_datain10[2]
.sym 11547 spram_datain00[7]
.sym 11641 $abc$36039$n5888
.sym 11642 $abc$36039$n5890
.sym 11643 $abc$36039$n5892
.sym 11644 $abc$36039$n5894
.sym 11645 $abc$36039$n5896
.sym 11646 $abc$36039$n5898
.sym 11653 $abc$36039$n3371
.sym 11654 array_muxed0[11]
.sym 11658 $abc$36039$n2998_1
.sym 11659 $abc$36039$n3846_1
.sym 11660 $abc$36039$n3010
.sym 11661 $abc$36039$n3849
.sym 11662 $abc$36039$n2993
.sym 11772 $abc$36039$n3113
.sym 11776 spiflash_counter[0]
.sym 11777 array_muxed1[4]
.sym 11780 array_muxed1[13]
.sym 11784 $abc$36039$n3354
.sym 11892 basesoc_dat_w[7]
.sym 11898 basesoc_uart_phy_sink_payload_data[2]
.sym 11900 basesoc_uart_phy_sink_payload_data[3]
.sym 11917 $abc$36039$n4584_1
.sym 12011 $abc$36039$n4631_1
.sym 12013 picorv32.irq_mask[8]
.sym 12014 $abc$36039$n4607
.sym 12015 $abc$36039$n4632_1
.sym 12025 basesoc_dat_w[7]
.sym 12027 picorv32.decoded_imm[0]
.sym 12041 $abc$36039$n3682
.sym 12042 basesoc_dat_w[7]
.sym 12043 $abc$36039$n3416
.sym 12131 picorv32.irq_pending[5]
.sym 12132 picorv32.irq_pending[6]
.sym 12133 picorv32.irq_pending[11]
.sym 12134 $abc$36039$n2939_1
.sym 12135 $abc$36039$n2940_1
.sym 12136 $abc$36039$n4633
.sym 12137 $abc$36039$n2944_1
.sym 12138 picorv32.irq_pending[15]
.sym 12155 $abc$36039$n4584_1
.sym 12157 $abc$36039$n4599
.sym 12158 $abc$36039$n3113
.sym 12161 basesoc_picorv327[4]
.sym 12162 $abc$36039$n2762
.sym 12164 basesoc_picorv327[8]
.sym 12173 picorv32.irq_mask[7]
.sym 12175 $abc$36039$n3416
.sym 12177 picorv32.irq_mask[8]
.sym 12178 picorv32.irq_mask[4]
.sym 12180 $abc$36039$n4600_1
.sym 12185 picorv32.instr_maskirq
.sym 12187 basesoc_picorv327[4]
.sym 12188 picorv32.irq_pending[5]
.sym 12189 picorv32.irq_pending[6]
.sym 12190 picorv32.irq_pending[8]
.sym 12194 picorv32.irq_pending[7]
.sym 12196 picorv32.cpu_state[0]
.sym 12198 picorv32.cpu_state[2]
.sym 12199 $abc$36039$n3113
.sym 12202 picorv32.irq_pending[4]
.sym 12203 picorv32.cpu_state[4]
.sym 12205 basesoc_picorv327[4]
.sym 12206 picorv32.cpu_state[0]
.sym 12207 picorv32.cpu_state[4]
.sym 12208 picorv32.irq_pending[4]
.sym 12217 picorv32.irq_pending[8]
.sym 12220 picorv32.irq_mask[8]
.sym 12225 picorv32.cpu_state[2]
.sym 12226 picorv32.instr_maskirq
.sym 12231 picorv32.instr_maskirq
.sym 12232 picorv32.cpu_state[2]
.sym 12235 $abc$36039$n3416
.sym 12237 $abc$36039$n4600_1
.sym 12238 picorv32.irq_mask[4]
.sym 12242 picorv32.irq_mask[7]
.sym 12243 picorv32.irq_pending[7]
.sym 12247 picorv32.irq_pending[6]
.sym 12248 picorv32.irq_pending[7]
.sym 12249 picorv32.irq_pending[4]
.sym 12250 picorv32.irq_pending[5]
.sym 12251 $abc$36039$n3113
.sym 12252 clk12_$glb_clk
.sym 12253 $abc$36039$n232_$glb_sr
.sym 12254 $abc$36039$n2941
.sym 12255 picorv32.irq_pending[0]
.sym 12256 $abc$36039$n2937
.sym 12257 $abc$36039$n4591
.sym 12258 $abc$36039$n3682
.sym 12259 $abc$36039$n4592_1
.sym 12260 $abc$36039$n3685
.sym 12261 picorv32.irq_pending[12]
.sym 12266 $abc$36039$n4750
.sym 12268 $PACKER_VCC_NET
.sym 12271 picorv32.irq_pending[15]
.sym 12274 $abc$36039$n3416
.sym 12275 picorv32.irq_pending[6]
.sym 12276 $abc$36039$n4584_1
.sym 12277 picorv32.irq_pending[11]
.sym 12278 $abc$36039$n5474_1
.sym 12281 $abc$36039$n3416
.sym 12283 $abc$36039$n4584_1
.sym 12284 $abc$36039$n3113
.sym 12286 basesoc_picorv327[3]
.sym 12287 picorv32.irq_pending[3]
.sym 12288 picorv32.cpuregs_rs1[9]
.sym 12296 picorv32.cpuregs_rs1[7]
.sym 12297 picorv32.irq_pending[11]
.sym 12299 $abc$36039$n4646
.sym 12301 picorv32.irq_pending[4]
.sym 12302 picorv32.irq_state[1]
.sym 12303 picorv32.irq_pending[9]
.sym 12304 picorv32.irq_mask[7]
.sym 12305 picorv32.irq_pending[8]
.sym 12306 $abc$36039$n3117
.sym 12307 picorv32.cpuregs_rs1[0]
.sym 12309 picorv32.irq_pending[7]
.sym 12310 picorv32.irq_pending[10]
.sym 12312 picorv32.cpuregs_rs1[4]
.sym 12319 $abc$36039$n5473_1
.sym 12320 $abc$36039$n232
.sym 12321 picorv32.cpu_state[0]
.sym 12324 picorv32.cpuregs_rs1[3]
.sym 12325 picorv32.irq_mask[4]
.sym 12328 picorv32.irq_pending[11]
.sym 12329 picorv32.irq_pending[9]
.sym 12330 picorv32.irq_pending[10]
.sym 12331 picorv32.irq_pending[8]
.sym 12334 picorv32.cpuregs_rs1[7]
.sym 12340 picorv32.irq_mask[7]
.sym 12341 picorv32.irq_pending[7]
.sym 12342 picorv32.irq_pending[4]
.sym 12343 picorv32.irq_mask[4]
.sym 12347 picorv32.cpuregs_rs1[3]
.sym 12352 picorv32.irq_pending[10]
.sym 12353 picorv32.cpu_state[0]
.sym 12354 $abc$36039$n4646
.sym 12355 $abc$36039$n5473_1
.sym 12360 picorv32.cpuregs_rs1[0]
.sym 12365 picorv32.cpuregs_rs1[4]
.sym 12370 picorv32.cpu_state[0]
.sym 12371 $abc$36039$n232
.sym 12372 picorv32.irq_state[1]
.sym 12374 $abc$36039$n3117
.sym 12375 clk12_$glb_clk
.sym 12376 $abc$36039$n232_$glb_sr
.sym 12377 $abc$36039$n2921
.sym 12378 $abc$36039$n3684
.sym 12379 $abc$36039$n4697
.sym 12380 $abc$36039$n5480_1
.sym 12381 $abc$36039$n4696_1
.sym 12382 picorv32.irq_pending[13]
.sym 12383 $abc$36039$n2942
.sym 12384 $abc$36039$n4672_1
.sym 12386 picorv32.reg_next_pc[8]
.sym 12391 $abc$36039$n3117
.sym 12392 picorv32.cpuregs_rs1[21]
.sym 12393 $abc$36039$n3881_1
.sym 12394 picorv32.irq_pending[29]
.sym 12395 $abc$36039$n4720_1
.sym 12398 $abc$36039$n4715
.sym 12401 $abc$36039$n2937
.sym 12402 picorv32.irq_pending[1]
.sym 12403 $abc$36039$n2920_1
.sym 12404 picorv32.irq_mask[3]
.sym 12405 $abc$36039$n4584_1
.sym 12406 $abc$36039$n2943
.sym 12407 picorv32.cpu_state[0]
.sym 12410 picorv32.cpuregs_rs1[3]
.sym 12411 $abc$36039$n4637
.sym 12412 $abc$36039$n3113
.sym 12418 picorv32.irq_pending[9]
.sym 12420 picorv32.irq_mask[10]
.sym 12421 picorv32.irq_mask[9]
.sym 12422 picorv32.irq_mask[1]
.sym 12423 picorv32.cpu_state[4]
.sym 12424 picorv32.irq_mask[14]
.sym 12425 $abc$36039$n4638_1
.sym 12426 picorv32.irq_pending[1]
.sym 12428 $abc$36039$n2915
.sym 12429 $abc$36039$n3113
.sym 12432 picorv32.cpu_state[2]
.sym 12433 picorv32.cpu_state[0]
.sym 12434 $abc$36039$n2916
.sym 12435 basesoc_picorv327[9]
.sym 12438 picorv32.instr_maskirq
.sym 12441 picorv32.cpuregs_rs1[14]
.sym 12443 $abc$36039$n4584_1
.sym 12446 picorv32.irq_pending[14]
.sym 12448 picorv32.cpuregs_rs1[9]
.sym 12449 picorv32.irq_pending[10]
.sym 12451 picorv32.irq_pending[9]
.sym 12454 picorv32.irq_mask[9]
.sym 12457 $abc$36039$n4638_1
.sym 12458 $abc$36039$n4584_1
.sym 12459 picorv32.cpuregs_rs1[9]
.sym 12463 picorv32.cpu_state[0]
.sym 12464 picorv32.cpu_state[4]
.sym 12465 picorv32.irq_pending[9]
.sym 12466 basesoc_picorv327[9]
.sym 12469 picorv32.cpu_state[2]
.sym 12470 picorv32.instr_maskirq
.sym 12471 picorv32.cpuregs_rs1[14]
.sym 12472 picorv32.irq_mask[14]
.sym 12476 picorv32.irq_pending[14]
.sym 12477 picorv32.irq_mask[14]
.sym 12481 picorv32.irq_pending[14]
.sym 12482 picorv32.irq_mask[14]
.sym 12487 picorv32.irq_mask[1]
.sym 12488 $abc$36039$n2915
.sym 12489 $abc$36039$n2916
.sym 12490 picorv32.irq_pending[1]
.sym 12494 picorv32.irq_mask[10]
.sym 12496 picorv32.irq_pending[10]
.sym 12497 $abc$36039$n3113
.sym 12498 clk12_$glb_clk
.sym 12499 $abc$36039$n232_$glb_sr
.sym 12500 picorv32.irq_pending[2]
.sym 12501 $abc$36039$n4199
.sym 12502 $abc$36039$n4698_1
.sym 12503 $abc$36039$n2919
.sym 12504 $abc$36039$n2912_1
.sym 12505 $abc$36039$n2917_1
.sym 12506 picorv32.irq_pending[18]
.sym 12507 picorv32.cpuregs_wrdata[9]
.sym 12509 picorv32.cpuregs_rs1[7]
.sym 12512 $abc$36039$n3901
.sym 12515 picorv32.cpuregs_rs1[7]
.sym 12516 $abc$36039$n4206
.sym 12518 picorv32.cpuregs_rs1[0]
.sym 12519 picorv32.irq_state[1]
.sym 12520 picorv32.cpu_state[2]
.sym 12523 $abc$36039$n3614
.sym 12524 picorv32.irq_pending[3]
.sym 12526 $abc$36039$n4200
.sym 12527 $abc$36039$n7141
.sym 12528 picorv32.irq_state[1]
.sym 12529 $abc$36039$n3682
.sym 12531 picorv32.cpuregs_rs1[16]
.sym 12532 $abc$36039$n3117
.sym 12533 picorv32.irq_pending[2]
.sym 12534 basesoc_dat_w[7]
.sym 12535 $abc$36039$n3416
.sym 12543 $abc$36039$n3117
.sym 12544 $abc$36039$n4727
.sym 12546 picorv32.cpuregs_rs1[10]
.sym 12547 $abc$36039$n2914_1
.sym 12548 picorv32.irq_pending[10]
.sym 12549 picorv32.irq_pending[9]
.sym 12551 $abc$36039$n3416
.sym 12556 picorv32.irq_mask[23]
.sym 12559 picorv32.irq_mask[10]
.sym 12562 $abc$36039$n2917_1
.sym 12564 picorv32.cpuregs_rs1[23]
.sym 12565 picorv32.cpuregs_rs1[18]
.sym 12566 picorv32.instr_maskirq
.sym 12567 picorv32.irq_pending[29]
.sym 12568 picorv32.irq_mask[9]
.sym 12570 picorv32.irq_mask[29]
.sym 12571 picorv32.cpu_state[2]
.sym 12577 picorv32.cpuregs_rs1[18]
.sym 12582 picorv32.irq_pending[9]
.sym 12583 picorv32.irq_mask[9]
.sym 12589 picorv32.cpuregs_rs1[10]
.sym 12592 $abc$36039$n4727
.sym 12594 $abc$36039$n3416
.sym 12595 picorv32.irq_mask[23]
.sym 12598 picorv32.instr_maskirq
.sym 12599 picorv32.cpuregs_rs1[10]
.sym 12600 picorv32.irq_mask[10]
.sym 12601 picorv32.cpu_state[2]
.sym 12605 picorv32.irq_mask[10]
.sym 12606 picorv32.irq_pending[10]
.sym 12610 $abc$36039$n2914_1
.sym 12611 $abc$36039$n2917_1
.sym 12612 picorv32.irq_mask[29]
.sym 12613 picorv32.irq_pending[29]
.sym 12616 picorv32.cpuregs_rs1[23]
.sym 12620 $abc$36039$n3117
.sym 12621 clk12_$glb_clk
.sym 12622 $abc$36039$n232_$glb_sr
.sym 12623 picorv32.irq_mask[2]
.sym 12624 $abc$36039$n4683_1
.sym 12625 $abc$36039$n3688
.sym 12626 picorv32.irq_mask[16]
.sym 12627 $abc$36039$n2918_1
.sym 12628 $abc$36039$n2923
.sym 12629 $abc$36039$n4583
.sym 12630 $abc$36039$n4685
.sym 12635 picorv32.irq_mask[18]
.sym 12636 picorv32.cpuregs_rs1[4]
.sym 12637 $abc$36039$n2931_1
.sym 12639 $abc$36039$n5452
.sym 12640 $abc$36039$n3624
.sym 12642 picorv32.cpuregs_rs1[10]
.sym 12643 $abc$36039$n3113
.sym 12644 $abc$36039$n7145
.sym 12650 picorv32.irq_pending[31]
.sym 12651 basesoc_picorv327[8]
.sym 12652 basesoc_picorv327[4]
.sym 12653 $abc$36039$n2917_1
.sym 12654 basesoc_picorv327[16]
.sym 12656 picorv32.irq_pending[19]
.sym 12657 $abc$36039$n7150
.sym 12658 $abc$36039$n2762
.sym 12665 $abc$36039$n2929
.sym 12668 picorv32.irq_pending[23]
.sym 12670 $abc$36039$n3416
.sym 12671 picorv32.irq_mask[23]
.sym 12673 picorv32.irq_pending[20]
.sym 12675 $abc$36039$n3113
.sym 12677 $abc$36039$n2931_1
.sym 12678 $abc$36039$n2930
.sym 12679 picorv32.irq_pending[16]
.sym 12683 picorv32.irq_mask[16]
.sym 12685 picorv32.irq_pending[21]
.sym 12687 basesoc_picorv327[22]
.sym 12690 $abc$36039$n4728
.sym 12691 picorv32.cpu_state[0]
.sym 12692 picorv32.irq_pending[22]
.sym 12693 $abc$36039$n2928_1
.sym 12695 picorv32.cpu_state[4]
.sym 12697 picorv32.cpu_state[4]
.sym 12698 basesoc_picorv327[22]
.sym 12699 picorv32.cpu_state[0]
.sym 12700 picorv32.irq_pending[22]
.sym 12703 $abc$36039$n2930
.sym 12704 $abc$36039$n2931_1
.sym 12705 $abc$36039$n2929
.sym 12706 $abc$36039$n2928_1
.sym 12709 picorv32.irq_pending[23]
.sym 12710 picorv32.irq_pending[22]
.sym 12711 picorv32.irq_pending[20]
.sym 12712 picorv32.irq_pending[21]
.sym 12716 picorv32.irq_pending[23]
.sym 12717 $abc$36039$n4728
.sym 12718 picorv32.cpu_state[0]
.sym 12723 picorv32.irq_pending[23]
.sym 12724 picorv32.irq_mask[23]
.sym 12727 picorv32.irq_mask[23]
.sym 12730 picorv32.irq_pending[23]
.sym 12734 picorv32.irq_mask[16]
.sym 12735 $abc$36039$n3416
.sym 12741 picorv32.irq_mask[16]
.sym 12742 picorv32.irq_pending[16]
.sym 12743 $abc$36039$n3113
.sym 12744 clk12_$glb_clk
.sym 12745 $abc$36039$n232_$glb_sr
.sym 12746 $abc$36039$n3678
.sym 12747 $abc$36039$n2922
.sym 12748 $abc$36039$n4728
.sym 12749 $abc$36039$n4182
.sym 12750 picorv32.irq_pending[17]
.sym 12751 $abc$36039$n2936
.sym 12752 $abc$36039$n2932_1
.sym 12753 $abc$36039$n4178_1
.sym 12759 $abc$36039$n3046
.sym 12760 $abc$36039$n3117
.sym 12762 $abc$36039$n3605
.sym 12770 $abc$36039$n2933
.sym 12771 picorv32.irq_pending[3]
.sym 12772 $abc$36039$n3113
.sym 12774 $abc$36039$n3416
.sym 12776 $abc$36039$n4584_1
.sym 12777 basesoc_picorv327[3]
.sym 12780 picorv32.irq_pending[24]
.sym 12781 picorv32.irq_mask[29]
.sym 12788 picorv32.irq_mask[29]
.sym 12789 picorv32.irq_pending[19]
.sym 12795 picorv32.irq_pending[26]
.sym 12796 picorv32.irq_pending[20]
.sym 12797 picorv32.irq_mask[26]
.sym 12798 picorv32.irq_mask[19]
.sym 12800 picorv32.irq_pending[29]
.sym 12802 picorv32.irq_pending[31]
.sym 12803 picorv32.irq_mask[31]
.sym 12805 $abc$36039$n3113
.sym 12809 picorv32.irq_mask[20]
.sym 12814 $abc$36039$n3416
.sym 12815 $abc$36039$n232
.sym 12821 picorv32.irq_pending[26]
.sym 12823 picorv32.irq_mask[26]
.sym 12827 picorv32.irq_mask[20]
.sym 12829 picorv32.irq_pending[20]
.sym 12832 picorv32.irq_pending[19]
.sym 12834 picorv32.irq_mask[19]
.sym 12839 picorv32.irq_pending[19]
.sym 12841 picorv32.irq_mask[19]
.sym 12845 $abc$36039$n232
.sym 12846 $abc$36039$n3416
.sym 12851 picorv32.irq_pending[29]
.sym 12852 picorv32.irq_mask[29]
.sym 12856 picorv32.irq_pending[20]
.sym 12858 picorv32.irq_mask[20]
.sym 12863 picorv32.irq_pending[31]
.sym 12865 picorv32.irq_mask[31]
.sym 12866 $abc$36039$n3113
.sym 12867 clk12_$glb_clk
.sym 12868 $abc$36039$n232_$glb_sr
.sym 12869 picorv32.irq_mask[31]
.sym 12870 $abc$36039$n4690_1
.sym 12871 $abc$36039$n4689_1
.sym 12872 picorv32.irq_mask[17]
.sym 12873 picorv32.irq_mask[30]
.sym 12874 $abc$36039$n2926_1
.sym 12875 $abc$36039$n2933
.sym 12876 $abc$36039$n4692_1
.sym 12878 array_muxed0[0]
.sym 12883 picorv32.irq_mask[26]
.sym 12884 $abc$36039$n4182
.sym 12885 $abc$36039$n3117
.sym 12887 $abc$36039$n4179
.sym 12892 picorv32.cpuregs_rs1[26]
.sym 12894 picorv32.irq_pending[1]
.sym 12896 picorv32.irq_mask[3]
.sym 12898 $abc$36039$n2943
.sym 12899 basesoc_picorv327[2]
.sym 12900 picorv32.irq_pending[29]
.sym 12902 $abc$36039$n4691
.sym 12903 picorv32.cpu_state[0]
.sym 12911 $abc$36039$n3680
.sym 12915 picorv32.irq_pending[24]
.sym 12917 picorv32.irq_pending[31]
.sym 12918 picorv32.irq_pending[26]
.sym 12919 picorv32.irq_pending[28]
.sym 12920 picorv32.irq_pending[30]
.sym 12921 picorv32.irq_pending[25]
.sym 12923 picorv32.irq_pending[29]
.sym 12924 picorv32.irq_mask[20]
.sym 12925 picorv32.irq_pending[27]
.sym 12926 picorv32.irq_mask[31]
.sym 12928 picorv32.irq_pending[30]
.sym 12929 picorv32.irq_mask[25]
.sym 12930 picorv32.irq_mask[30]
.sym 12934 $abc$36039$n3416
.sym 12937 $abc$36039$n3113
.sym 12941 $abc$36039$n3681
.sym 12943 picorv32.irq_pending[30]
.sym 12945 picorv32.irq_mask[30]
.sym 12949 picorv32.irq_pending[31]
.sym 12950 picorv32.irq_pending[29]
.sym 12951 picorv32.irq_pending[30]
.sym 12952 picorv32.irq_pending[28]
.sym 12955 picorv32.irq_mask[30]
.sym 12957 picorv32.irq_pending[30]
.sym 12961 picorv32.irq_mask[25]
.sym 12962 picorv32.irq_pending[25]
.sym 12968 $abc$36039$n3680
.sym 12969 $abc$36039$n3681
.sym 12973 $abc$36039$n3416
.sym 12975 picorv32.irq_mask[20]
.sym 12981 picorv32.irq_mask[31]
.sym 12982 picorv32.irq_pending[31]
.sym 12985 picorv32.irq_pending[24]
.sym 12986 picorv32.irq_pending[27]
.sym 12987 picorv32.irq_pending[26]
.sym 12988 picorv32.irq_pending[25]
.sym 12989 $abc$36039$n3113
.sym 12990 clk12_$glb_clk
.sym 12991 $abc$36039$n232_$glb_sr
.sym 12992 $abc$36039$n4740
.sym 12993 $abc$36039$n4245
.sym 12994 $abc$36039$n4738
.sym 12995 picorv32.irq_mask[25]
.sym 12996 $abc$36039$n4733
.sym 12997 picorv32.irq_mask[29]
.sym 12998 picorv32.irq_mask[24]
.sym 12999 $abc$36039$n4763
.sym 13005 picorv32.cpu_state[2]
.sym 13006 $abc$36039$n7147
.sym 13007 picorv32.irq_pending[26]
.sym 13009 picorv32.decoded_imm_uj[30]
.sym 13010 picorv32.irq_mask[28]
.sym 13011 picorv32.cpuregs_wrdata[19]
.sym 13012 $abc$36039$n4584_1
.sym 13013 $abc$36039$n7144
.sym 13014 $abc$36039$n4770
.sym 13016 picorv32.irq_pending[3]
.sym 13017 picorv32.cpuregs_rs1[26]
.sym 13018 picorv32.cpuregs_rs1[16]
.sym 13019 basesoc_dat_w[7]
.sym 13020 picorv32.irq_state[1]
.sym 13021 $abc$36039$n5470
.sym 13024 $abc$36039$n2930
.sym 13027 $abc$36039$n4227
.sym 13036 $abc$36039$n3416
.sym 13038 picorv32.cpuregs_rs1[27]
.sym 13040 picorv32.irq_pending[27]
.sym 13041 $abc$36039$n4584_1
.sym 13042 picorv32.irq_pending[28]
.sym 13044 picorv32.irq_mask[27]
.sym 13046 $abc$36039$n4752
.sym 13051 $abc$36039$n3113
.sym 13052 picorv32.irq_pending[25]
.sym 13053 $abc$36039$n4751
.sym 13054 picorv32.irq_pending[24]
.sym 13055 picorv32.irq_mask[24]
.sym 13056 picorv32.irq_mask[28]
.sym 13060 picorv32.irq_mask[25]
.sym 13066 picorv32.irq_mask[27]
.sym 13067 picorv32.irq_pending[24]
.sym 13068 picorv32.irq_mask[24]
.sym 13069 picorv32.irq_pending[27]
.sym 13072 picorv32.irq_mask[28]
.sym 13073 picorv32.irq_pending[28]
.sym 13078 $abc$36039$n4751
.sym 13079 picorv32.cpuregs_rs1[27]
.sym 13080 $abc$36039$n4752
.sym 13081 $abc$36039$n4584_1
.sym 13084 picorv32.irq_pending[25]
.sym 13087 picorv32.irq_mask[25]
.sym 13090 picorv32.irq_mask[27]
.sym 13091 $abc$36039$n3416
.sym 13098 picorv32.irq_pending[24]
.sym 13099 picorv32.irq_mask[24]
.sym 13102 picorv32.irq_mask[25]
.sym 13105 $abc$36039$n3416
.sym 13108 picorv32.irq_pending[27]
.sym 13111 picorv32.irq_mask[27]
.sym 13112 $abc$36039$n3113
.sym 13113 clk12_$glb_clk
.sym 13114 $abc$36039$n232_$glb_sr
.sym 13115 $abc$36039$n3987
.sym 13116 $abc$36039$n4226
.sym 13117 picorv32.cpuregs_wrdata[20]
.sym 13118 $abc$36039$n3707
.sym 13119 $abc$36039$n4691
.sym 13120 $abc$36039$n4260
.sym 13121 picorv32.irq_pending[3]
.sym 13122 picorv32.cpuregs_wrdata[18]
.sym 13130 $abc$36039$n2934
.sym 13131 picorv32.irq_pending[28]
.sym 13132 $abc$36039$n5813
.sym 13135 $abc$36039$n3117
.sym 13136 $abc$36039$n2928_1
.sym 13137 $abc$36039$n4584_1
.sym 13138 picorv32.cpuregs_rs1[19]
.sym 13139 basesoc_picorv327[4]
.sym 13140 picorv32.cpu_state[4]
.sym 13141 basesoc_picorv327[16]
.sym 13142 $abc$36039$n2762
.sym 13143 $abc$36039$n2768
.sym 13145 picorv32.cpu_state[4]
.sym 13146 picorv32.cpuregs_wrdata[18]
.sym 13147 basesoc_picorv327[8]
.sym 13148 $abc$36039$n3987
.sym 13149 basesoc_picorv327[10]
.sym 13150 $abc$36039$n2917_1
.sym 13157 basesoc_picorv327[27]
.sym 13158 picorv32.cpuregs_rs1[27]
.sym 13159 picorv32.irq_mask[27]
.sym 13164 picorv32.cpu_state[4]
.sym 13167 $abc$36039$n3117
.sym 13171 picorv32.irq_pending[27]
.sym 13172 picorv32.cpu_state[0]
.sym 13180 picorv32.irq_state[1]
.sym 13201 picorv32.irq_pending[27]
.sym 13202 picorv32.irq_mask[27]
.sym 13204 picorv32.irq_state[1]
.sym 13210 picorv32.cpuregs_rs1[27]
.sym 13219 picorv32.cpu_state[4]
.sym 13220 picorv32.irq_pending[27]
.sym 13221 basesoc_picorv327[27]
.sym 13222 picorv32.cpu_state[0]
.sym 13235 $abc$36039$n3117
.sym 13236 clk12_$glb_clk
.sym 13237 $abc$36039$n232_$glb_sr
.sym 13238 $abc$36039$n3983_1
.sym 13239 $abc$36039$n3234
.sym 13240 $abc$36039$n3982_1
.sym 13241 $abc$36039$n4232
.sym 13242 $abc$36039$n3989
.sym 13243 $abc$36039$n3968_1
.sym 13244 $abc$36039$n3988
.sym 13245 $abc$36039$n3969
.sym 13246 picorv32.reg_next_pc[29]
.sym 13247 $abc$36039$n3103_1
.sym 13250 picorv32.cpuregs_rs1[29]
.sym 13251 basesoc_picorv327[9]
.sym 13253 $abc$36039$n3117
.sym 13254 picorv32.cpuregs_rs1[27]
.sym 13255 $abc$36039$n3779
.sym 13256 $abc$36039$n2924
.sym 13257 picorv32.cpuregs_wrdata[23]
.sym 13259 $abc$36039$n3923
.sym 13260 picorv32.cpuregs_rs1[27]
.sym 13261 picorv32.cpuregs_wrdata[20]
.sym 13262 picorv32.is_lui_auipc_jal
.sym 13263 basesoc_picorv327[3]
.sym 13270 picorv32.irq_pending[3]
.sym 13272 $abc$36039$n2900_1
.sym 13273 basesoc_picorv327[3]
.sym 13281 $abc$36039$n2762
.sym 13284 basesoc_uart_phy_tx_bitcount[3]
.sym 13293 basesoc_uart_phy_tx_bitcount[0]
.sym 13297 $abc$36039$n6287
.sym 13298 basesoc_uart_phy_tx_bitcount[1]
.sym 13301 basesoc_uart_phy_tx_bitcount[2]
.sym 13303 $abc$36039$n2768
.sym 13306 $abc$36039$n6289
.sym 13311 $nextpnr_ICESTORM_LC_1$O
.sym 13313 basesoc_uart_phy_tx_bitcount[0]
.sym 13317 $auto$alumacc.cc:474:replace_alu$5966.C[2]
.sym 13320 basesoc_uart_phy_tx_bitcount[1]
.sym 13323 $auto$alumacc.cc:474:replace_alu$5966.C[3]
.sym 13326 basesoc_uart_phy_tx_bitcount[2]
.sym 13327 $auto$alumacc.cc:474:replace_alu$5966.C[2]
.sym 13332 basesoc_uart_phy_tx_bitcount[3]
.sym 13333 $auto$alumacc.cc:474:replace_alu$5966.C[3]
.sym 13337 basesoc_uart_phy_tx_bitcount[3]
.sym 13338 basesoc_uart_phy_tx_bitcount[2]
.sym 13339 basesoc_uart_phy_tx_bitcount[1]
.sym 13344 $abc$36039$n2768
.sym 13345 $abc$36039$n6289
.sym 13348 $abc$36039$n6287
.sym 13349 $abc$36039$n2768
.sym 13358 $abc$36039$n2762
.sym 13359 clk12_$glb_clk
.sym 13360 sys_rst_$glb_sr
.sym 13361 $abc$36039$n2771
.sym 13362 $abc$36039$n2762
.sym 13363 $abc$36039$n5835
.sym 13364 basesoc_uart_phy_tx_bitcount[1]
.sym 13365 $abc$36039$n4044
.sym 13366 $abc$36039$n4043
.sym 13367 $abc$36039$n3939_1
.sym 13368 $abc$36039$n3938_1
.sym 13373 $abc$36039$n3979_1
.sym 13376 picorv32.cpuregs_rs1[21]
.sym 13377 picorv32.cpuregs_rs1[23]
.sym 13378 $abc$36039$n2935
.sym 13379 picorv32.cpuregs_rs1[18]
.sym 13384 $abc$36039$n3982_1
.sym 13393 picorv32.irq_pending[1]
.sym 13395 picorv32.cpu_state[0]
.sym 13396 $abc$36039$n2762
.sym 13402 $abc$36039$n2768
.sym 13412 $PACKER_VCC_NET
.sym 13420 $abc$36039$n2762
.sym 13424 basesoc_uart_phy_tx_bitcount[0]
.sym 13427 $abc$36039$n6283
.sym 13443 $PACKER_VCC_NET
.sym 13444 basesoc_uart_phy_tx_bitcount[0]
.sym 13471 $abc$36039$n6283
.sym 13473 $abc$36039$n2768
.sym 13481 $abc$36039$n2762
.sym 13482 clk12_$glb_clk
.sym 13483 sys_rst_$glb_sr
.sym 13484 $abc$36039$n4090_1
.sym 13487 $abc$36039$n4091_1
.sym 13492 basesoc_picorv327[21]
.sym 13493 $abc$36039$n4043
.sym 13497 picorv32.irq_state[1]
.sym 13498 $abc$36039$n4001
.sym 13499 picorv32.cpu_state[4]
.sym 13500 $abc$36039$n2974
.sym 13501 picorv32.cpu_state[2]
.sym 13503 basesoc_picorv327[18]
.sym 13505 $abc$36039$n2762
.sym 13513 basesoc_uart_phy_uart_clk_txen
.sym 13519 $abc$36039$n3926_1
.sym 13615 basesoc_picorv327[12]
.sym 13623 $PACKER_VCC_NET
.sym 13625 $abc$36039$n4075_1
.sym 13627 $PACKER_VCC_NET
.sym 13630 basesoc_picorv327[22]
.sym 13636 picorv32.cpu_state[4]
.sym 13742 $abc$36039$n3021
.sym 13744 $abc$36039$n232
.sym 13747 $abc$36039$n3119
.sym 13749 basesoc_picorv327[20]
.sym 13753 $abc$36039$n3032
.sym 13860 $abc$36039$n148
.sym 13862 $abc$36039$n2961
.sym 13866 picorv32.instr_maskirq
.sym 13870 sys_rst
.sym 13876 basesoc_uart_phy_storage[27]
.sym 13879 $abc$36039$n2938
.sym 13881 $abc$36039$n6003
.sym 13884 $abc$36039$n148
.sym 13888 sys_rst
.sym 13894 waittimer0_count[3]
.sym 13895 user_btn0
.sym 13897 $abc$36039$n5989
.sym 13898 $abc$36039$n5991
.sym 13899 $abc$36039$n5993
.sym 13903 user_btn0
.sym 13904 $abc$36039$n5987
.sym 13905 $abc$36039$n2938
.sym 13906 waittimer0_count[8]
.sym 13918 $abc$36039$n5999
.sym 13919 waittimer0_count[4]
.sym 13924 waittimer0_count[5]
.sym 13925 $abc$36039$n148
.sym 13928 user_btn0
.sym 13930 $abc$36039$n5989
.sym 13933 user_btn0
.sym 13934 $abc$36039$n5991
.sym 13939 user_btn0
.sym 13942 $abc$36039$n5987
.sym 13945 waittimer0_count[8]
.sym 13946 waittimer0_count[3]
.sym 13947 waittimer0_count[5]
.sym 13948 waittimer0_count[4]
.sym 13952 $abc$36039$n5999
.sym 13953 user_btn0
.sym 13960 $abc$36039$n148
.sym 13964 $abc$36039$n5993
.sym 13965 user_btn0
.sym 13973 $abc$36039$n2938
.sym 13974 clk12_$glb_clk
.sym 13975 sys_rst_$glb_sr
.sym 13976 $abc$36039$n144
.sym 13977 $abc$36039$n146
.sym 13978 $abc$36039$n3326
.sym 13979 waittimer0_count[6]
.sym 13980 $abc$36039$n3329
.sym 13981 eventmanager_status_w[0]
.sym 13982 waittimer0_count[7]
.sym 13983 $abc$36039$n2938
.sym 14005 waittimer0_count[8]
.sym 14007 $abc$36039$n2938
.sym 14017 $PACKER_VCC_NET
.sym 14018 waittimer0_count[4]
.sym 14019 waittimer0_count[2]
.sym 14023 waittimer0_count[5]
.sym 14025 waittimer0_count[3]
.sym 14027 waittimer0_count[1]
.sym 14028 $PACKER_VCC_NET
.sym 14031 $PACKER_VCC_NET
.sym 14036 waittimer0_count[6]
.sym 14037 waittimer0_count[0]
.sym 14039 waittimer0_count[7]
.sym 14049 $nextpnr_ICESTORM_LC_6$O
.sym 14052 waittimer0_count[0]
.sym 14055 $auto$alumacc.cc:474:replace_alu$5984.C[2]
.sym 14057 $PACKER_VCC_NET
.sym 14058 waittimer0_count[1]
.sym 14061 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 14063 $PACKER_VCC_NET
.sym 14064 waittimer0_count[2]
.sym 14065 $auto$alumacc.cc:474:replace_alu$5984.C[2]
.sym 14067 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 14069 $PACKER_VCC_NET
.sym 14070 waittimer0_count[3]
.sym 14071 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 14073 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 14075 waittimer0_count[4]
.sym 14076 $PACKER_VCC_NET
.sym 14077 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 14079 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 14081 waittimer0_count[5]
.sym 14082 $PACKER_VCC_NET
.sym 14083 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 14085 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 14087 waittimer0_count[6]
.sym 14088 $PACKER_VCC_NET
.sym 14089 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 14091 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 14093 waittimer0_count[7]
.sym 14094 $PACKER_VCC_NET
.sym 14095 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 14099 $abc$36039$n3330
.sym 14100 $abc$36039$n154
.sym 14101 $abc$36039$n152
.sym 14102 waittimer0_count[12]
.sym 14103 waittimer0_count[15]
.sym 14104 $abc$36039$n156
.sym 14105 waittimer0_count[14]
.sym 14106 $abc$36039$n150
.sym 14107 basesoc_dat_w[3]
.sym 14114 $PACKER_VCC_NET
.sym 14116 $abc$36039$n2938
.sym 14117 user_btn0
.sym 14119 $abc$36039$n2938
.sym 14123 waittimer0_count[0]
.sym 14126 $abc$36039$n3327
.sym 14135 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 14142 waittimer0_count[10]
.sym 14144 $PACKER_VCC_NET
.sym 14145 waittimer0_count[13]
.sym 14149 waittimer0_count[9]
.sym 14150 waittimer0_count[11]
.sym 14152 $PACKER_VCC_NET
.sym 14165 waittimer0_count[8]
.sym 14167 waittimer0_count[12]
.sym 14168 waittimer0_count[15]
.sym 14170 waittimer0_count[14]
.sym 14172 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 14174 $PACKER_VCC_NET
.sym 14175 waittimer0_count[8]
.sym 14176 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 14178 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 14180 waittimer0_count[9]
.sym 14181 $PACKER_VCC_NET
.sym 14182 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 14184 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 14186 $PACKER_VCC_NET
.sym 14187 waittimer0_count[10]
.sym 14188 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 14190 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 14192 $PACKER_VCC_NET
.sym 14193 waittimer0_count[11]
.sym 14194 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 14196 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 14198 $PACKER_VCC_NET
.sym 14199 waittimer0_count[12]
.sym 14200 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 14202 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 14204 $PACKER_VCC_NET
.sym 14205 waittimer0_count[13]
.sym 14206 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 14208 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 14210 waittimer0_count[14]
.sym 14211 $PACKER_VCC_NET
.sym 14212 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 14214 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 14216 $PACKER_VCC_NET
.sym 14217 waittimer0_count[15]
.sym 14218 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 14227 $abc$36039$n5983
.sym 14228 waittimer0_count[0]
.sym 14238 waittimer0_count[1]
.sym 14242 $abc$36039$n3075
.sym 14258 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 14264 $abc$36039$n6001
.sym 14265 waittimer0_count[11]
.sym 14266 $abc$36039$n6005
.sym 14268 $abc$36039$n156
.sym 14272 waittimer0_count[9]
.sym 14274 waittimer0_count[16]
.sym 14276 $abc$36039$n6009
.sym 14278 $PACKER_VCC_NET
.sym 14284 waittimer0_count[13]
.sym 14289 user_btn0
.sym 14290 $abc$36039$n2938
.sym 14296 $PACKER_VCC_NET
.sym 14298 waittimer0_count[16]
.sym 14299 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 14302 $abc$36039$n6001
.sym 14304 user_btn0
.sym 14309 user_btn0
.sym 14311 $abc$36039$n6005
.sym 14316 $abc$36039$n156
.sym 14326 user_btn0
.sym 14327 $abc$36039$n6009
.sym 14339 waittimer0_count[9]
.sym 14340 waittimer0_count[13]
.sym 14341 waittimer0_count[11]
.sym 14342 $abc$36039$n2938
.sym 14343 clk12_$glb_clk
.sym 14344 sys_rst_$glb_sr
.sym 14374 basesoc_adr[1]
.sym 14594 $abc$36039$n4919
.sym 14597 csrbankarray_csrbank2_ctrl0_w[0]
.sym 14598 csrbankarray_csrbank2_ctrl0_w[2]
.sym 14633 csrbankarray_csrbank2_dat0_re
.sym 14697 csrbankarray_csrbank2_dat0_re
.sym 14712 clk12_$glb_clk
.sym 14713 sys_rst_$glb_sr
.sym 14714 csrbankarray_csrbank2_addr0_w[0]
.sym 14717 csrbankarray_csrbank2_addr0_w[2]
.sym 14727 csrbankarray_csrbank2_dat0_re
.sym 14730 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 14737 csrbankarray_csrbank2_dat0_w[4]
.sym 15106 array_muxed1[5]
.sym 15111 array_muxed1[12]
.sym 15115 array_muxed1[10]
.sym 15122 array_muxed1[6]
.sym 15128 array_muxed0[14]
.sym 15135 array_muxed1[12]
.sym 15138 array_muxed0[14]
.sym 15141 array_muxed0[14]
.sym 15142 array_muxed1[10]
.sym 15148 array_muxed0[14]
.sym 15149 array_muxed1[5]
.sym 15153 array_muxed0[14]
.sym 15154 array_muxed1[10]
.sym 15160 array_muxed0[14]
.sym 15161 array_muxed1[6]
.sym 15165 array_muxed0[14]
.sym 15168 array_muxed1[12]
.sym 15171 array_muxed1[6]
.sym 15174 array_muxed0[14]
.sym 15179 array_muxed0[14]
.sym 15180 array_muxed1[5]
.sym 15198 basesoc_dat_w[7]
.sym 15201 array_muxed1[12]
.sym 15206 array_muxed1[5]
.sym 15208 $abc$36039$n3006_1
.sym 15209 array_muxed1[0]
.sym 15216 array_muxed1[6]
.sym 15219 array_muxed0[14]
.sym 15221 array_muxed1[2]
.sym 15225 array_muxed2[1]
.sym 15236 spram_maskwren00[2]
.sym 15275 array_muxed0[14]
.sym 15277 array_muxed1[2]
.sym 15282 array_muxed2[1]
.sym 15293 array_muxed2[1]
.sym 15299 array_muxed0[14]
.sym 15301 array_muxed1[2]
.sym 15304 array_muxed2[1]
.sym 15306 array_muxed0[14]
.sym 15311 array_muxed2[1]
.sym 15313 array_muxed0[14]
.sym 15323 array_muxed1[2]
.sym 15325 array_muxed0[14]
.sym 15347 $abc$36039$n3364
.sym 15348 $abc$36039$n3371
.sym 15349 $abc$36039$n2998
.sym 15350 $abc$36039$n3375
.sym 15352 spiflash_counter[1]
.sym 15353 $abc$36039$n3365_1
.sym 15364 array_muxed1[10]
.sym 15376 sys_rst
.sym 15390 $abc$36039$n5888
.sym 15391 $abc$36039$n5890
.sym 15393 $abc$36039$n5894
.sym 15400 $abc$36039$n5892
.sym 15402 $abc$36039$n5896
.sym 15403 $abc$36039$n5898
.sym 15406 $abc$36039$n2997
.sym 15415 $abc$36039$n3375
.sym 15421 $abc$36039$n5898
.sym 15423 $abc$36039$n3375
.sym 15428 $abc$36039$n3375
.sym 15429 $abc$36039$n5890
.sym 15439 $abc$36039$n5896
.sym 15440 $abc$36039$n3375
.sym 15445 $abc$36039$n3375
.sym 15447 $abc$36039$n5888
.sym 15451 $abc$36039$n5892
.sym 15454 $abc$36039$n3375
.sym 15457 $abc$36039$n3375
.sym 15458 $abc$36039$n5894
.sym 15467 $abc$36039$n2997
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15470 $abc$36039$n3354
.sym 15473 $abc$36039$n2841
.sym 15474 $abc$36039$n2840
.sym 15475 $abc$36039$n3358_1
.sym 15476 $abc$36039$n3376
.sym 15477 $abc$36039$n57
.sym 15484 array_muxed2[0]
.sym 15487 array_muxed0[8]
.sym 15489 array_muxed0[3]
.sym 15492 array_muxed0[9]
.sym 15499 basesoc_uart_phy_sink_payload_data[1]
.sym 15501 basesoc_uart_phy_sink_payload_data[0]
.sym 15511 spiflash_counter[7]
.sym 15512 spiflash_counter[3]
.sym 15514 spiflash_counter[6]
.sym 15515 spiflash_counter[2]
.sym 15516 spiflash_counter[1]
.sym 15524 spiflash_counter[4]
.sym 15525 spiflash_counter[5]
.sym 15526 spiflash_counter[0]
.sym 15543 $nextpnr_ICESTORM_LC_11$O
.sym 15546 spiflash_counter[0]
.sym 15549 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 15552 spiflash_counter[1]
.sym 15555 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 15558 spiflash_counter[2]
.sym 15559 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 15561 $auto$alumacc.cc:474:replace_alu$6011.C[4]
.sym 15564 spiflash_counter[3]
.sym 15565 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 15567 $auto$alumacc.cc:474:replace_alu$6011.C[5]
.sym 15570 spiflash_counter[4]
.sym 15571 $auto$alumacc.cc:474:replace_alu$6011.C[4]
.sym 15573 $auto$alumacc.cc:474:replace_alu$6011.C[6]
.sym 15576 spiflash_counter[5]
.sym 15577 $auto$alumacc.cc:474:replace_alu$6011.C[5]
.sym 15579 $auto$alumacc.cc:474:replace_alu$6011.C[7]
.sym 15581 spiflash_counter[6]
.sym 15583 $auto$alumacc.cc:474:replace_alu$6011.C[6]
.sym 15587 spiflash_counter[7]
.sym 15589 $auto$alumacc.cc:474:replace_alu$6011.C[7]
.sym 15593 basesoc_uart_phy_tx_reg[5]
.sym 15594 basesoc_uart_phy_tx_reg[2]
.sym 15595 basesoc_uart_phy_tx_reg[0]
.sym 15596 basesoc_uart_phy_tx_reg[1]
.sym 15597 basesoc_uart_phy_tx_reg[6]
.sym 15598 basesoc_uart_phy_tx_reg[7]
.sym 15599 basesoc_uart_phy_tx_reg[3]
.sym 15600 basesoc_uart_phy_tx_reg[4]
.sym 15610 $abc$36039$n57
.sym 15620 basesoc_dat_w[7]
.sym 15623 basesoc_picorv327[5]
.sym 15624 $abc$36039$n2768
.sym 15625 picorv32.cpu_state[4]
.sym 15626 picorv32.cpu_state[4]
.sym 15716 $abc$36039$n7129
.sym 15718 $abc$36039$n2765
.sym 15723 serial_tx
.sym 15740 picorv32.irq_pending[1]
.sym 15744 $abc$36039$n4188
.sym 15745 picorv32.cpuregs_rs1[1]
.sym 15746 $abc$36039$n4606
.sym 15747 $abc$36039$n4584_1
.sym 15749 picorv32.cpu_state[0]
.sym 15761 array_muxed1[7]
.sym 15833 array_muxed1[7]
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15839 $abc$36039$n4188
.sym 15840 $abc$36039$n4606
.sym 15841 $abc$36039$n4564_1
.sym 15842 $abc$36039$n4574_1
.sym 15843 picorv32.irq_mask[5]
.sym 15844 picorv32.irq_mask[6]
.sym 15845 $abc$36039$n4608
.sym 15846 $abc$36039$n4566_1
.sym 15848 picorv32.is_lui_auipc_jal
.sym 15849 picorv32.is_lui_auipc_jal
.sym 15854 $abc$36039$n2762
.sym 15855 sys_rst
.sym 15856 serial_tx
.sym 15859 $abc$36039$n2762
.sym 15861 $abc$36039$n4599
.sym 15863 picorv32.cpu_state[3]
.sym 15864 basesoc_picorv327[1]
.sym 15865 $abc$36039$n3117
.sym 15866 $abc$36039$n3117
.sym 15867 $abc$36039$n3237
.sym 15868 sys_rst
.sym 15869 $abc$36039$n3234
.sym 15870 $abc$36039$n3117
.sym 15872 picorv32.decoded_imm[0]
.sym 15873 picorv32.cpu_state[3]
.sym 15874 $abc$36039$n2939_1
.sym 15885 $abc$36039$n4633
.sym 15887 $abc$36039$n4632_1
.sym 15891 $abc$36039$n3117
.sym 15895 basesoc_picorv327[5]
.sym 15896 picorv32.cpu_state[4]
.sym 15899 $abc$36039$n3416
.sym 15900 $abc$36039$n4584_1
.sym 15901 picorv32.irq_mask[8]
.sym 15902 picorv32.cpuregs_rs1[8]
.sym 15908 picorv32.irq_mask[5]
.sym 15909 basesoc_picorv327[8]
.sym 15931 $abc$36039$n4632_1
.sym 15932 picorv32.cpuregs_rs1[8]
.sym 15933 $abc$36039$n4633
.sym 15934 $abc$36039$n4584_1
.sym 15944 picorv32.cpuregs_rs1[8]
.sym 15949 picorv32.cpu_state[4]
.sym 15950 $abc$36039$n3416
.sym 15951 basesoc_picorv327[5]
.sym 15952 picorv32.irq_mask[5]
.sym 15955 picorv32.irq_mask[8]
.sym 15956 picorv32.cpu_state[4]
.sym 15957 $abc$36039$n3416
.sym 15958 basesoc_picorv327[8]
.sym 15959 $abc$36039$n3117
.sym 15960 clk12_$glb_clk
.sym 15961 $abc$36039$n232_$glb_sr
.sym 15962 picorv32.irq_mask[11]
.sym 15963 $abc$36039$n2938_1
.sym 15964 $abc$36039$n5476_1
.sym 15965 $abc$36039$n4575
.sym 15966 picorv32.irq_mask[1]
.sym 15967 picorv32.irq_mask[15]
.sym 15968 $abc$36039$n4745
.sym 15969 $abc$36039$n4744
.sym 15975 picorv32.reg_out[23]
.sym 15980 $abc$36039$n4584_1
.sym 15982 $abc$36039$n5474_1
.sym 15984 picorv32.reg_next_pc[8]
.sym 15986 picorv32.irq_state[1]
.sym 15988 picorv32.irq_state[1]
.sym 15989 $abc$36039$n4631_1
.sym 15990 $abc$36039$n2944_1
.sym 15991 basesoc_dat_w[7]
.sym 15992 $abc$36039$n5480_1
.sym 15995 picorv32.irq_state[1]
.sym 16004 $abc$36039$n7135
.sym 16005 picorv32.irq_pending[8]
.sym 16007 picorv32.irq_mask[5]
.sym 16008 picorv32.irq_mask[6]
.sym 16013 picorv32.irq_pending[8]
.sym 16016 picorv32.irq_mask[8]
.sym 16019 picorv32.irq_pending[5]
.sym 16020 picorv32.irq_pending[6]
.sym 16021 $abc$36039$n3113
.sym 16024 picorv32.irq_mask[15]
.sym 16027 picorv32.irq_mask[11]
.sym 16029 picorv32.irq_pending[11]
.sym 16032 picorv32.cpu_state[0]
.sym 16033 picorv32.cpu_state[3]
.sym 16034 picorv32.irq_pending[15]
.sym 16036 picorv32.irq_mask[5]
.sym 16038 picorv32.irq_pending[5]
.sym 16042 picorv32.irq_mask[6]
.sym 16044 picorv32.irq_pending[6]
.sym 16049 picorv32.irq_pending[11]
.sym 16051 picorv32.irq_mask[11]
.sym 16054 picorv32.irq_pending[8]
.sym 16057 picorv32.irq_mask[8]
.sym 16061 picorv32.irq_mask[11]
.sym 16063 picorv32.irq_pending[11]
.sym 16066 picorv32.cpu_state[3]
.sym 16067 picorv32.cpu_state[0]
.sym 16068 $abc$36039$n7135
.sym 16069 picorv32.irq_pending[8]
.sym 16072 picorv32.irq_pending[5]
.sym 16073 picorv32.irq_mask[6]
.sym 16074 picorv32.irq_mask[5]
.sym 16075 picorv32.irq_pending[6]
.sym 16078 picorv32.irq_mask[15]
.sym 16081 picorv32.irq_pending[15]
.sym 16082 $abc$36039$n3113
.sym 16083 clk12_$glb_clk
.sym 16084 $abc$36039$n232_$glb_sr
.sym 16085 picorv32.irq_mask[13]
.sym 16086 $abc$36039$n4658
.sym 16087 picorv32.irq_mask[12]
.sym 16088 $abc$36039$n4659_1
.sym 16089 $abc$36039$n4174
.sym 16090 $abc$36039$n4657_1
.sym 16091 $abc$36039$n4565
.sym 16092 $abc$36039$n4209
.sym 16097 picorv32.irq_pending[7]
.sym 16101 picorv32.irq_pending[6]
.sym 16102 $abc$36039$n4744
.sym 16103 $abc$36039$n4637
.sym 16107 $abc$36039$n4584_1
.sym 16108 $abc$36039$n7135
.sym 16109 picorv32.latched_compr
.sym 16110 $abc$36039$n4174
.sym 16112 $abc$36039$n3570
.sym 16114 basesoc_picorv327[5]
.sym 16115 picorv32.cpu_state[2]
.sym 16116 picorv32.cpu_state[4]
.sym 16118 picorv32.cpu_state[4]
.sym 16119 picorv32.irq_pending[0]
.sym 16120 picorv32.cpuregs_rs1[11]
.sym 16127 $abc$36039$n3684
.sym 16129 picorv32.irq_mask[3]
.sym 16131 picorv32.irq_pending[13]
.sym 16132 picorv32.cpu_state[4]
.sym 16133 picorv32.irq_pending[12]
.sym 16134 $abc$36039$n3686
.sym 16135 $abc$36039$n2938_1
.sym 16137 $abc$36039$n2939_1
.sym 16138 $abc$36039$n2940_1
.sym 16139 picorv32.irq_mask[0]
.sym 16141 picorv32.irq_pending[15]
.sym 16142 picorv32.irq_pending[3]
.sym 16143 basesoc_picorv327[3]
.sym 16144 picorv32.irq_mask[12]
.sym 16145 $abc$36039$n3416
.sym 16146 picorv32.irq_pending[14]
.sym 16148 $abc$36039$n3685
.sym 16149 picorv32.cpu_state[0]
.sym 16150 $abc$36039$n2941
.sym 16151 picorv32.irq_pending[0]
.sym 16153 $abc$36039$n3113
.sym 16155 $abc$36039$n4592_1
.sym 16157 $abc$36039$n3683
.sym 16159 picorv32.irq_pending[3]
.sym 16160 picorv32.irq_pending[12]
.sym 16161 picorv32.irq_mask[12]
.sym 16162 picorv32.irq_mask[3]
.sym 16166 picorv32.irq_mask[0]
.sym 16168 picorv32.irq_pending[0]
.sym 16171 $abc$36039$n2938_1
.sym 16172 $abc$36039$n2940_1
.sym 16173 $abc$36039$n2939_1
.sym 16174 $abc$36039$n2941
.sym 16177 picorv32.irq_mask[3]
.sym 16179 $abc$36039$n3416
.sym 16180 $abc$36039$n4592_1
.sym 16183 $abc$36039$n3683
.sym 16184 $abc$36039$n3684
.sym 16185 $abc$36039$n3685
.sym 16186 $abc$36039$n3686
.sym 16189 basesoc_picorv327[3]
.sym 16190 picorv32.cpu_state[4]
.sym 16191 picorv32.cpu_state[0]
.sym 16192 picorv32.irq_pending[3]
.sym 16195 picorv32.irq_pending[15]
.sym 16196 picorv32.irq_pending[13]
.sym 16197 picorv32.irq_pending[14]
.sym 16198 picorv32.irq_pending[12]
.sym 16201 picorv32.irq_pending[12]
.sym 16204 picorv32.irq_mask[12]
.sym 16205 $abc$36039$n3113
.sym 16206 clk12_$glb_clk
.sym 16207 $abc$36039$n232_$glb_sr
.sym 16208 $abc$36039$n4663_1
.sym 16209 $abc$36039$n4665_1
.sym 16210 picorv32.cpuregs_wrdata[0]
.sym 16211 $abc$36039$n3184
.sym 16212 $abc$36039$n4664
.sym 16213 $abc$36039$n3923_1
.sym 16214 picorv32.cpuregs_rs1[0]
.sym 16215 $abc$36039$n3986
.sym 16219 $abc$36039$n3678
.sym 16223 $abc$36039$n4716_1
.sym 16224 $abc$36039$n4714_1
.sym 16225 $abc$36039$n4200
.sym 16226 $abc$36039$n3416
.sym 16227 $abc$36039$n7139
.sym 16228 $abc$36039$n4591
.sym 16232 picorv32.cpuregs_rs1[1]
.sym 16233 $abc$36039$n4702_1
.sym 16234 picorv32.irq_pending[1]
.sym 16235 picorv32.cpu_state[0]
.sym 16236 $abc$36039$n4584_1
.sym 16237 $abc$36039$n4738
.sym 16239 basesoc_picorv327[12]
.sym 16240 $abc$36039$n5798
.sym 16241 picorv32.cpu_state[0]
.sym 16242 picorv32.cpuregs_rs1[9]
.sym 16243 picorv32.irq_pending[1]
.sym 16249 picorv32.irq_mask[13]
.sym 16250 picorv32.irq_pending[1]
.sym 16252 picorv32.cpu_state[0]
.sym 16253 picorv32.irq_pending[14]
.sym 16254 picorv32.irq_pending[13]
.sym 16256 $abc$36039$n4672_1
.sym 16257 picorv32.irq_pending[2]
.sym 16258 picorv32.irq_pending[0]
.sym 16259 $abc$36039$n4698_1
.sym 16260 $abc$36039$n5479_1
.sym 16261 basesoc_picorv327[14]
.sym 16262 $abc$36039$n2944_1
.sym 16264 $abc$36039$n3416
.sym 16265 picorv32.irq_mask[18]
.sym 16267 $abc$36039$n3113
.sym 16269 picorv32.irq_pending[3]
.sym 16270 picorv32.irq_mask[0]
.sym 16271 picorv32.cpu_state[3]
.sym 16272 $abc$36039$n7141
.sym 16275 $abc$36039$n4697
.sym 16276 picorv32.cpu_state[4]
.sym 16277 $abc$36039$n2943
.sym 16278 basesoc_picorv327[18]
.sym 16284 picorv32.irq_mask[13]
.sym 16285 picorv32.irq_pending[13]
.sym 16288 picorv32.irq_pending[2]
.sym 16289 picorv32.irq_pending[3]
.sym 16290 picorv32.irq_pending[1]
.sym 16291 picorv32.irq_pending[0]
.sym 16294 picorv32.cpu_state[4]
.sym 16296 basesoc_picorv327[18]
.sym 16297 $abc$36039$n4698_1
.sym 16300 $abc$36039$n4672_1
.sym 16301 picorv32.cpu_state[3]
.sym 16302 $abc$36039$n7141
.sym 16303 $abc$36039$n5479_1
.sym 16306 picorv32.irq_mask[18]
.sym 16308 $abc$36039$n3416
.sym 16309 $abc$36039$n4697
.sym 16313 picorv32.irq_mask[13]
.sym 16314 picorv32.irq_pending[13]
.sym 16318 $abc$36039$n2944_1
.sym 16319 $abc$36039$n2943
.sym 16320 picorv32.irq_pending[0]
.sym 16321 picorv32.irq_mask[0]
.sym 16324 basesoc_picorv327[14]
.sym 16325 picorv32.irq_pending[14]
.sym 16326 picorv32.cpu_state[0]
.sym 16327 picorv32.cpu_state[4]
.sym 16328 $abc$36039$n3113
.sym 16329 clk12_$glb_clk
.sym 16330 $abc$36039$n232_$glb_sr
.sym 16331 $abc$36039$n3911
.sym 16332 picorv32.cpuregs_wrdata[1]
.sym 16333 $abc$36039$n3924_1
.sym 16334 picorv32.cpuregs_rs1[9]
.sym 16335 $abc$36039$n4349
.sym 16336 picorv32.cpuregs_rs1[11]
.sym 16337 picorv32.cpuregs_rs1[1]
.sym 16338 $abc$36039$n3951
.sym 16339 $abc$36039$n3622
.sym 16340 $abc$36039$n3923_1
.sym 16343 $abc$36039$n2921
.sym 16344 $abc$36039$n4584_1
.sym 16346 picorv32.irq_state[0]
.sym 16348 $abc$36039$n3183_1
.sym 16349 $abc$36039$n7140
.sym 16350 picorv32.irq_pending[19]
.sym 16352 $abc$36039$n3980
.sym 16353 $abc$36039$n4696_1
.sym 16354 picorv32.cpuregs_wrdata[0]
.sym 16355 $abc$36039$n3926_1
.sym 16356 $abc$36039$n3117
.sym 16357 picorv32.cpu_state[3]
.sym 16358 picorv32.irq_mask[0]
.sym 16359 sys_rst
.sym 16360 picorv32.irq_mask[2]
.sym 16361 picorv32.cpuregs_wrdata[9]
.sym 16362 $abc$36039$n3117
.sym 16363 $abc$36039$n231
.sym 16364 picorv32.decoded_imm[0]
.sym 16365 $abc$36039$n3234
.sym 16366 picorv32.cpu_state[3]
.sym 16372 picorv32.irq_mask[2]
.sym 16373 $abc$36039$n2929
.sym 16374 $abc$36039$n231
.sym 16376 $abc$36039$n2918_1
.sym 16377 picorv32.irq_mask[18]
.sym 16378 $abc$36039$n2942
.sym 16380 $abc$36039$n2921
.sym 16382 $abc$36039$n7145
.sym 16383 $abc$36039$n3113
.sym 16384 $abc$36039$n2937
.sym 16386 $abc$36039$n2913
.sym 16387 $abc$36039$n5452
.sym 16388 picorv32.irq_pending[2]
.sym 16390 picorv32.cpu_state[3]
.sym 16391 $abc$36039$n4200
.sym 16393 $abc$36039$n2920_1
.sym 16394 picorv32.irq_pending[18]
.sym 16397 $abc$36039$n4199
.sym 16398 picorv32.irq_state[1]
.sym 16401 picorv32.cpu_state[0]
.sym 16402 picorv32.irq_pending[18]
.sym 16405 picorv32.irq_mask[2]
.sym 16407 picorv32.irq_pending[2]
.sym 16411 picorv32.irq_state[1]
.sym 16412 $abc$36039$n5452
.sym 16413 $abc$36039$n2929
.sym 16414 $abc$36039$n231
.sym 16417 picorv32.cpu_state[3]
.sym 16418 picorv32.irq_pending[18]
.sym 16419 picorv32.cpu_state[0]
.sym 16420 $abc$36039$n7145
.sym 16423 $abc$36039$n2921
.sym 16424 picorv32.irq_mask[2]
.sym 16425 $abc$36039$n2920_1
.sym 16426 picorv32.irq_pending[2]
.sym 16429 $abc$36039$n2918_1
.sym 16430 $abc$36039$n2937
.sym 16431 $abc$36039$n2942
.sym 16432 $abc$36039$n2913
.sym 16436 picorv32.irq_pending[18]
.sym 16437 picorv32.irq_mask[18]
.sym 16442 picorv32.irq_mask[18]
.sym 16444 picorv32.irq_pending[18]
.sym 16449 $abc$36039$n4200
.sym 16450 $abc$36039$n4199
.sym 16451 $abc$36039$n3113
.sym 16452 clk12_$glb_clk
.sym 16453 $abc$36039$n232_$glb_sr
.sym 16454 $abc$36039$n4582_1
.sym 16455 $abc$36039$n3908
.sym 16456 picorv32.cpuregs_rs1[2]
.sym 16457 $abc$36039$n3604_1
.sym 16458 $abc$36039$n3610
.sym 16459 picorv32.reg_out[2]
.sym 16460 $abc$36039$n4581
.sym 16461 $abc$36039$n3925
.sym 16462 $abc$36039$n3628_1
.sym 16468 $abc$36039$n3899
.sym 16469 picorv32.cpuregs_rs1[9]
.sym 16470 picorv32.reg_next_pc[13]
.sym 16472 picorv32.irq_pending[24]
.sym 16473 picorv32.irq_pending[21]
.sym 16474 $abc$36039$n4726
.sym 16475 picorv32.cpuregs_wrdata[1]
.sym 16478 $abc$36039$n3400
.sym 16479 basesoc_dat_w[7]
.sym 16480 $abc$36039$n2923
.sym 16481 $abc$36039$n4768
.sym 16482 picorv32.irq_state[1]
.sym 16483 picorv32.cpuregs_wrdata[0]
.sym 16484 picorv32.irq_state[1]
.sym 16485 $abc$36039$n3985
.sym 16486 picorv32.cpuregs_rs1[1]
.sym 16488 picorv32.irq_state[1]
.sym 16489 $abc$36039$n4756
.sym 16495 basesoc_picorv327[2]
.sym 16496 $abc$36039$n2922
.sym 16498 $abc$36039$n2919
.sym 16500 $abc$36039$n4584_1
.sym 16501 $abc$36039$n2932_1
.sym 16502 $abc$36039$n4685
.sym 16503 picorv32.irq_pending[2]
.sym 16504 $abc$36039$n2927
.sym 16506 picorv32.cpuregs_rs1[16]
.sym 16507 picorv32.irq_pending[17]
.sym 16509 picorv32.irq_pending[18]
.sym 16510 picorv32.irq_pending[16]
.sym 16511 picorv32.cpu_state[0]
.sym 16513 picorv32.irq_pending[19]
.sym 16514 picorv32.irq_mask[16]
.sym 16516 picorv32.cpu_state[4]
.sym 16520 $abc$36039$n4684_1
.sym 16521 picorv32.cpuregs_rs1[2]
.sym 16522 $abc$36039$n3117
.sym 16525 basesoc_picorv327[16]
.sym 16531 picorv32.cpuregs_rs1[2]
.sym 16534 $abc$36039$n4584_1
.sym 16535 $abc$36039$n4684_1
.sym 16536 $abc$36039$n4685
.sym 16537 picorv32.cpuregs_rs1[16]
.sym 16540 picorv32.irq_pending[16]
.sym 16541 picorv32.irq_pending[18]
.sym 16542 picorv32.irq_pending[19]
.sym 16543 picorv32.irq_pending[17]
.sym 16549 picorv32.cpuregs_rs1[16]
.sym 16552 $abc$36039$n2927
.sym 16553 $abc$36039$n2922
.sym 16554 $abc$36039$n2932_1
.sym 16555 $abc$36039$n2919
.sym 16558 picorv32.irq_mask[16]
.sym 16561 picorv32.irq_pending[16]
.sym 16564 basesoc_picorv327[2]
.sym 16565 picorv32.irq_pending[2]
.sym 16566 picorv32.cpu_state[0]
.sym 16567 picorv32.cpu_state[4]
.sym 16570 basesoc_picorv327[16]
.sym 16571 picorv32.cpu_state[0]
.sym 16572 picorv32.cpu_state[4]
.sym 16573 picorv32.irq_pending[16]
.sym 16574 $abc$36039$n3117
.sym 16575 clk12_$glb_clk
.sym 16576 $abc$36039$n232_$glb_sr
.sym 16577 $abc$36039$n4177
.sym 16578 picorv32.irq_mask[26]
.sym 16579 $abc$36039$n3981
.sym 16580 picorv32.cpuregs_wrdata[2]
.sym 16581 $abc$36039$n4774
.sym 16582 $abc$36039$n3931
.sym 16583 $abc$36039$n4702_1
.sym 16584 $abc$36039$n3980_1
.sym 16585 $abc$36039$n3612
.sym 16589 basesoc_picorv327[2]
.sym 16591 basesoc_picorv327[1]
.sym 16594 $abc$36039$n2920_1
.sym 16597 $abc$36039$n3605
.sym 16598 $abc$36039$n5788
.sym 16599 picorv32.cpuregs_rs1[3]
.sym 16600 $abc$36039$n3907
.sym 16601 picorv32.latched_compr
.sym 16602 picorv32.cpu_state[4]
.sym 16603 $abc$36039$n4708_1
.sym 16604 picorv32.cpu_state[2]
.sym 16605 $abc$36039$n3610
.sym 16606 basesoc_picorv327[5]
.sym 16607 basesoc_picorv327[23]
.sym 16608 picorv32.irq_state[0]
.sym 16609 $abc$36039$n3570
.sym 16610 $abc$36039$n4689_1
.sym 16611 picorv32.irq_mask[29]
.sym 16612 picorv32.cpuregs_rs1[31]
.sym 16618 picorv32.cpu_state[4]
.sym 16620 picorv32.irq_pending[2]
.sym 16621 $abc$36039$n2925
.sym 16622 $abc$36039$n3682
.sym 16623 $abc$36039$n2926_1
.sym 16624 $abc$36039$n2933
.sym 16626 picorv32.irq_pending[26]
.sym 16627 $abc$36039$n4179
.sym 16628 $abc$36039$n3688
.sym 16629 picorv32.irq_mask[17]
.sym 16630 picorv32.irq_mask[2]
.sym 16631 $abc$36039$n2923
.sym 16632 $abc$36039$n7150
.sym 16633 basesoc_picorv327[23]
.sym 16634 $abc$36039$n2934
.sym 16635 picorv32.irq_mask[26]
.sym 16636 $abc$36039$n3687
.sym 16637 $abc$36039$n2935
.sym 16638 picorv32.irq_pending[17]
.sym 16639 $abc$36039$n2936
.sym 16640 $abc$36039$n2924
.sym 16642 picorv32.irq_pending[3]
.sym 16644 picorv32.cpu_state[3]
.sym 16645 $abc$36039$n3113
.sym 16646 $abc$36039$n3679
.sym 16648 picorv32.irq_state[1]
.sym 16649 picorv32.irq_mask[3]
.sym 16651 $abc$36039$n3682
.sym 16652 $abc$36039$n3679
.sym 16653 $abc$36039$n3687
.sym 16654 $abc$36039$n3688
.sym 16657 $abc$36039$n2925
.sym 16658 $abc$36039$n2924
.sym 16659 $abc$36039$n2926_1
.sym 16660 $abc$36039$n2923
.sym 16663 basesoc_picorv327[23]
.sym 16664 $abc$36039$n7150
.sym 16665 picorv32.cpu_state[4]
.sym 16666 picorv32.cpu_state[3]
.sym 16669 picorv32.irq_pending[3]
.sym 16671 picorv32.irq_state[1]
.sym 16672 picorv32.irq_mask[3]
.sym 16675 picorv32.irq_mask[17]
.sym 16677 picorv32.irq_pending[17]
.sym 16681 picorv32.irq_mask[26]
.sym 16683 picorv32.irq_pending[26]
.sym 16687 $abc$36039$n2933
.sym 16688 $abc$36039$n2936
.sym 16689 $abc$36039$n2934
.sym 16690 $abc$36039$n2935
.sym 16693 picorv32.irq_state[1]
.sym 16694 picorv32.irq_pending[2]
.sym 16695 picorv32.irq_mask[2]
.sym 16696 $abc$36039$n4179
.sym 16697 $abc$36039$n3113
.sym 16698 clk12_$glb_clk
.sym 16699 $abc$36039$n232_$glb_sr
.sym 16700 $abc$36039$n4746
.sym 16701 $abc$36039$n4768
.sym 16702 $abc$36039$n4757
.sym 16703 $abc$36039$n4775
.sym 16704 $abc$36039$n4769
.sym 16705 $abc$36039$n4756
.sym 16706 picorv32.irq_mask[28]
.sym 16707 $abc$36039$n4708_1
.sym 16708 picorv32.reg_pc[13]
.sym 16709 $abc$36039$n3931
.sym 16710 basesoc_dat_w[7]
.sym 16712 picorv32.cpuregs_rs1[26]
.sym 16714 $abc$36039$n4227
.sym 16715 picorv32.irq_state[1]
.sym 16716 picorv32.irq_pending[2]
.sym 16718 $abc$36039$n3416
.sym 16722 picorv32.cpuregs_rs1[5]
.sym 16723 $abc$36039$n7141
.sym 16724 $abc$36039$n4584_1
.sym 16725 basesoc_picorv327[7]
.sym 16726 picorv32.cpuregs_wrdata[2]
.sym 16727 picorv32.cpuregs_rs1[9]
.sym 16728 picorv32.cpu_state[0]
.sym 16729 picorv32.latched_rd[1]
.sym 16730 picorv32.irq_pending[1]
.sym 16731 picorv32.cpu_state[0]
.sym 16732 $abc$36039$n4702_1
.sym 16733 $abc$36039$n4738
.sym 16734 $abc$36039$n3570
.sym 16735 $abc$36039$n3970
.sym 16741 $abc$36039$n3416
.sym 16742 $abc$36039$n4690_1
.sym 16743 $abc$36039$n7144
.sym 16744 picorv32.irq_mask[17]
.sym 16750 picorv32.cpuregs_rs1[17]
.sym 16753 picorv32.irq_pending[17]
.sym 16754 picorv32.cpu_state[0]
.sym 16756 $abc$36039$n4692_1
.sym 16763 picorv32.irq_mask[28]
.sym 16764 picorv32.cpuregs_rs1[30]
.sym 16765 $abc$36039$n4691
.sym 16766 picorv32.irq_pending[28]
.sym 16767 picorv32.cpu_state[3]
.sym 16768 $abc$36039$n3117
.sym 16772 picorv32.cpuregs_rs1[31]
.sym 16774 picorv32.cpuregs_rs1[31]
.sym 16780 $abc$36039$n4691
.sym 16781 $abc$36039$n4692_1
.sym 16782 picorv32.cpu_state[3]
.sym 16783 $abc$36039$n7144
.sym 16786 $abc$36039$n3416
.sym 16787 $abc$36039$n4690_1
.sym 16789 picorv32.irq_mask[17]
.sym 16793 picorv32.cpuregs_rs1[17]
.sym 16799 picorv32.cpuregs_rs1[30]
.sym 16805 picorv32.irq_pending[28]
.sym 16807 picorv32.irq_mask[28]
.sym 16811 picorv32.irq_pending[17]
.sym 16813 picorv32.irq_mask[17]
.sym 16816 picorv32.irq_pending[17]
.sym 16819 picorv32.cpu_state[0]
.sym 16820 $abc$36039$n3117
.sym 16821 clk12_$glb_clk
.sym 16822 $abc$36039$n232_$glb_sr
.sym 16823 $abc$36039$n4732
.sym 16824 $abc$36039$n4758
.sym 16825 $abc$36039$n3646_1
.sym 16826 $abc$36039$n4241
.sym 16827 $abc$36039$n3664_1
.sym 16828 $abc$36039$n3971
.sym 16829 $abc$36039$n3650
.sym 16830 picorv32.cpuregs_rs1[22]
.sym 16836 $abc$36039$n3987
.sym 16837 $abc$36039$n2926_1
.sym 16839 $abc$36039$n4229
.sym 16840 $abc$36039$n4709
.sym 16842 picorv32.cpu_state[4]
.sym 16843 $abc$36039$n7150
.sym 16845 picorv32.irq_pending[31]
.sym 16846 picorv32.cpuregs_rs1[17]
.sym 16847 picorv32.cpu_state[3]
.sym 16848 $abc$36039$n3932_1
.sym 16849 $abc$36039$n3234
.sym 16850 picorv32.cpuregs_rs1[30]
.sym 16851 $abc$36039$n3926_1
.sym 16852 picorv32.cpuregs_rs1[28]
.sym 16853 picorv32.cpu_state[3]
.sym 16854 $abc$36039$n3117
.sym 16855 picorv32.cpuregs_rs1[25]
.sym 16856 sys_rst
.sym 16857 $abc$36039$n4233
.sym 16858 $abc$36039$n231
.sym 16864 $abc$36039$n4740
.sym 16867 picorv32.irq_pending[25]
.sym 16869 picorv32.irq_pending[24]
.sym 16870 basesoc_picorv327[25]
.sym 16875 $abc$36039$n3117
.sym 16877 $abc$36039$n3416
.sym 16878 $abc$36039$n4739
.sym 16879 $abc$36039$n4584_1
.sym 16881 picorv32.cpuregs_rs1[25]
.sym 16882 picorv32.cpu_state[4]
.sym 16884 picorv32.cpuregs_rs1[29]
.sym 16885 picorv32.irq_mask[29]
.sym 16886 picorv32.irq_mask[24]
.sym 16888 picorv32.cpu_state[0]
.sym 16890 picorv32.irq_state[1]
.sym 16895 picorv32.cpuregs_rs1[24]
.sym 16897 basesoc_picorv327[25]
.sym 16898 picorv32.cpu_state[0]
.sym 16899 picorv32.cpu_state[4]
.sym 16900 picorv32.irq_pending[25]
.sym 16903 picorv32.irq_state[1]
.sym 16905 picorv32.irq_pending[24]
.sym 16906 picorv32.irq_mask[24]
.sym 16909 $abc$36039$n4740
.sym 16910 picorv32.cpuregs_rs1[25]
.sym 16911 $abc$36039$n4584_1
.sym 16912 $abc$36039$n4739
.sym 16915 picorv32.cpuregs_rs1[25]
.sym 16921 $abc$36039$n3416
.sym 16923 picorv32.irq_mask[24]
.sym 16928 picorv32.cpuregs_rs1[29]
.sym 16935 picorv32.cpuregs_rs1[24]
.sym 16939 picorv32.irq_mask[29]
.sym 16942 $abc$36039$n3416
.sym 16943 $abc$36039$n3117
.sym 16944 clk12_$glb_clk
.sym 16945 $abc$36039$n232_$glb_sr
.sym 16946 $abc$36039$n3927
.sym 16947 $abc$36039$n3974
.sym 16948 $abc$36039$n5777
.sym 16949 $abc$36039$n5107
.sym 16950 picorv32.cpuregs_rs1[29]
.sym 16951 $abc$36039$n3666_1
.sym 16952 picorv32.cpuregs_rs1[20]
.sym 16953 picorv32.cpuregs_rs1[24]
.sym 16955 $abc$36039$n3832_1
.sym 16958 $abc$36039$n4875
.sym 16959 $abc$36039$n3926
.sym 16962 $abc$36039$n4245
.sym 16963 $abc$36039$n3899
.sym 16964 $abc$36039$n7155
.sym 16965 $abc$36039$n4732
.sym 16966 basesoc_picorv327[25]
.sym 16967 $abc$36039$n2933
.sym 16970 $abc$36039$n3400
.sym 16971 basesoc_dat_w[7]
.sym 16973 $abc$36039$n5780
.sym 16974 picorv32.irq_state[1]
.sym 16975 $abc$36039$n4734
.sym 16976 picorv32.irq_state[1]
.sym 16977 $abc$36039$n2900_1
.sym 16978 picorv32.irq_state[1]
.sym 16980 picorv32.irq_state[1]
.sym 16981 basesoc_picorv327[9]
.sym 16988 $abc$36039$n4226
.sym 16989 picorv32.irq_mask[3]
.sym 16990 $abc$36039$n4232
.sym 16993 $abc$36039$n3988
.sym 16996 $abc$36039$n5470
.sym 16997 picorv32.cpuregs_rs1[9]
.sym 16998 $abc$36039$n3707
.sym 17000 picorv32.irq_mask[29]
.sym 17001 picorv32.irq_pending[29]
.sym 17002 $abc$36039$n4227
.sym 17003 picorv32.cpu_state[0]
.sym 17004 $abc$36039$n3708
.sym 17006 picorv32.irq_state[1]
.sym 17008 picorv32.is_lui_auipc_jal
.sym 17009 picorv32.irq_pending[3]
.sym 17011 picorv32.cpu_state[4]
.sym 17012 basesoc_picorv327[17]
.sym 17013 $abc$36039$n2917_1
.sym 17014 picorv32.cpu_state[2]
.sym 17017 $abc$36039$n4233
.sym 17018 $abc$36039$n231
.sym 17020 $abc$36039$n3988
.sym 17021 picorv32.is_lui_auipc_jal
.sym 17022 picorv32.cpu_state[2]
.sym 17023 picorv32.cpuregs_rs1[9]
.sym 17026 picorv32.irq_state[1]
.sym 17027 $abc$36039$n231
.sym 17028 $abc$36039$n2917_1
.sym 17029 $abc$36039$n5470
.sym 17033 $abc$36039$n4232
.sym 17035 $abc$36039$n4233
.sym 17038 picorv32.irq_state[1]
.sym 17039 picorv32.cpu_state[0]
.sym 17041 picorv32.irq_mask[3]
.sym 17045 picorv32.cpu_state[4]
.sym 17046 basesoc_picorv327[17]
.sym 17050 picorv32.irq_pending[29]
.sym 17052 picorv32.irq_state[1]
.sym 17053 picorv32.irq_mask[29]
.sym 17056 $abc$36039$n3707
.sym 17057 $abc$36039$n3708
.sym 17058 picorv32.irq_pending[3]
.sym 17062 $abc$36039$n4226
.sym 17065 $abc$36039$n4227
.sym 17067 clk12_$glb_clk
.sym 17068 $abc$36039$n232_$glb_sr
.sym 17069 $abc$36039$n3932_1
.sym 17070 picorv32.cpuregs_rs1[30]
.sym 17071 $abc$36039$n5781
.sym 17072 $abc$36039$n3933_1
.sym 17073 $abc$36039$n3979_1
.sym 17074 picorv32.cpuregs_rs1[23]
.sym 17075 picorv32.cpuregs_rs1[18]
.sym 17076 $abc$36039$n3924
.sym 17077 picorv32.mem_rdata_q[31]
.sym 17078 $abc$36039$n3666_1
.sym 17083 $abc$36039$n4260
.sym 17084 $abc$36039$n4242
.sym 17087 picorv32.cpuregs_wrdata[20]
.sym 17089 $abc$36039$n4977
.sym 17090 basesoc_picorv327[2]
.sym 17093 picorv32.latched_compr
.sym 17095 basesoc_picorv327[5]
.sym 17096 $abc$36039$n4357
.sym 17097 basesoc_picorv327[5]
.sym 17098 basesoc_picorv327[23]
.sym 17100 picorv32.cpu_state[2]
.sym 17102 basesoc_picorv327[5]
.sym 17103 picorv32.cpuregs_rs1[24]
.sym 17111 $abc$36039$n231
.sym 17113 basesoc_picorv327[5]
.sym 17114 basesoc_picorv327[8]
.sym 17118 $abc$36039$n2768
.sym 17119 $abc$36039$n2930
.sym 17122 $abc$36039$n3989
.sym 17123 $abc$36039$n3926_1
.sym 17124 basesoc_picorv327[10]
.sym 17126 sys_rst
.sym 17129 $abc$36039$n2900_1
.sym 17130 $abc$36039$n5474
.sym 17131 basesoc_picorv327[7]
.sym 17133 $abc$36039$n3969
.sym 17134 $abc$36039$n3983_1
.sym 17136 picorv32.irq_state[1]
.sym 17137 $abc$36039$n2900_1
.sym 17138 $abc$36039$n3926_1
.sym 17139 $abc$36039$n2974
.sym 17141 basesoc_picorv327[9]
.sym 17144 $abc$36039$n2900_1
.sym 17146 basesoc_picorv327[7]
.sym 17149 $abc$36039$n2768
.sym 17150 sys_rst
.sym 17155 basesoc_picorv327[9]
.sym 17156 $abc$36039$n3926_1
.sym 17157 $abc$36039$n2974
.sym 17158 $abc$36039$n3983_1
.sym 17161 picorv32.irq_state[1]
.sym 17162 $abc$36039$n5474
.sym 17163 $abc$36039$n231
.sym 17164 $abc$36039$n2930
.sym 17167 $abc$36039$n2900_1
.sym 17169 basesoc_picorv327[8]
.sym 17173 $abc$36039$n3969
.sym 17174 $abc$36039$n3926_1
.sym 17175 basesoc_picorv327[7]
.sym 17176 $abc$36039$n2974
.sym 17179 $abc$36039$n2974
.sym 17180 $abc$36039$n3989
.sym 17181 $abc$36039$n3926_1
.sym 17182 basesoc_picorv327[10]
.sym 17185 basesoc_picorv327[5]
.sym 17187 $abc$36039$n2900_1
.sym 17192 $abc$36039$n4002
.sym 17193 $abc$36039$n4001
.sym 17194 $abc$36039$n3954_1
.sym 17195 $abc$36039$n4003
.sym 17196 $abc$36039$n3953_1
.sym 17197 $abc$36039$n2974
.sym 17198 picorv32.latched_compr
.sym 17199 $abc$36039$n3937
.sym 17201 picorv32.decoded_imm[25]
.sym 17204 picorv32.cpuregs_rs1[26]
.sym 17205 picorv32.cpuregs_rs1[18]
.sym 17206 picorv32.cpuregs_rs1[16]
.sym 17207 $abc$36039$n5470
.sym 17208 $abc$36039$n3234
.sym 17209 basesoc_picorv327[2]
.sym 17211 picorv32.irq_state[1]
.sym 17213 picorv32.cpuregs_rs1[30]
.sym 17214 basesoc_dat_w[7]
.sym 17215 $abc$36039$n5781
.sym 17216 picorv32.latched_rd[1]
.sym 17217 basesoc_picorv327[7]
.sym 17220 picorv32.cpu_state[0]
.sym 17221 picorv32.irq_pending[1]
.sym 17223 picorv32.cpu_state[0]
.sym 17224 $abc$36039$n2771
.sym 17226 picorv32.is_lui_auipc_jal
.sym 17235 $abc$36039$n2771
.sym 17236 $abc$36039$n2768
.sym 17237 $abc$36039$n4044
.sym 17238 basesoc_picorv327[3]
.sym 17239 $abc$36039$n3939_1
.sym 17241 basesoc_picorv327[18]
.sym 17242 $abc$36039$n3234
.sym 17243 $abc$36039$n2900_1
.sym 17244 basesoc_uart_phy_tx_bitcount[1]
.sym 17246 basesoc_uart_phy_tx_busy
.sym 17247 basesoc_uart_phy_tx_bitcount[0]
.sym 17248 basesoc_picorv327[16]
.sym 17249 basesoc_picorv327[1]
.sym 17250 basesoc_uart_phy_uart_clk_txen
.sym 17254 $abc$36039$n2974
.sym 17258 basesoc_uart_phy_uart_clk_txen
.sym 17261 $abc$36039$n3237
.sym 17264 $abc$36039$n3926_1
.sym 17266 basesoc_uart_phy_tx_busy
.sym 17267 basesoc_uart_phy_uart_clk_txen
.sym 17268 $abc$36039$n3234
.sym 17269 basesoc_uart_phy_tx_bitcount[0]
.sym 17272 basesoc_uart_phy_uart_clk_txen
.sym 17273 basesoc_uart_phy_tx_busy
.sym 17275 $abc$36039$n3234
.sym 17278 basesoc_uart_phy_tx_busy
.sym 17279 $abc$36039$n3237
.sym 17280 basesoc_uart_phy_uart_clk_txen
.sym 17281 basesoc_uart_phy_tx_bitcount[0]
.sym 17284 $abc$36039$n2768
.sym 17285 basesoc_uart_phy_tx_bitcount[1]
.sym 17291 $abc$36039$n2900_1
.sym 17292 basesoc_picorv327[16]
.sym 17296 $abc$36039$n2974
.sym 17297 $abc$36039$n3926_1
.sym 17298 basesoc_picorv327[18]
.sym 17299 $abc$36039$n4044
.sym 17303 $abc$36039$n2900_1
.sym 17304 basesoc_picorv327[1]
.sym 17308 $abc$36039$n2974
.sym 17309 $abc$36039$n3939_1
.sym 17310 basesoc_picorv327[3]
.sym 17311 $abc$36039$n3926_1
.sym 17312 $abc$36039$n2771
.sym 17313 clk12_$glb_clk
.sym 17314 sys_rst_$glb_sr
.sym 17315 $abc$36039$n4076_1
.sym 17316 grant
.sym 17317 $abc$36039$n4103_1
.sym 17318 $abc$36039$n4077_1
.sym 17319 $abc$36039$n4104
.sym 17320 $abc$36039$n4105
.sym 17321 $abc$36039$n4075_1
.sym 17322 $abc$36039$n4089_1
.sym 17324 basesoc_picorv327[10]
.sym 17325 $abc$36039$n2938
.sym 17327 picorv32.cpuregs_wrdata[18]
.sym 17328 picorv32.latched_rd[2]
.sym 17329 basesoc_picorv327[16]
.sym 17330 basesoc_picorv327[10]
.sym 17331 $abc$36039$n2900_1
.sym 17332 $abc$36039$n3937
.sym 17333 $abc$36039$n5835
.sym 17334 $abc$36039$n2768
.sym 17336 basesoc_picorv327[16]
.sym 17337 basesoc_picorv327[4]
.sym 17338 basesoc_picorv327[8]
.sym 17340 $abc$36039$n5835
.sym 17343 $abc$36039$n3926_1
.sym 17348 sys_rst
.sym 17349 $abc$36039$n3926_1
.sym 17350 $abc$36039$n3025
.sym 17359 $abc$36039$n4091_1
.sym 17363 basesoc_picorv327[25]
.sym 17367 $abc$36039$n2900_1
.sym 17368 basesoc_picorv327[23]
.sym 17369 $abc$36039$n2974
.sym 17374 $abc$36039$n3926_1
.sym 17389 $abc$36039$n3926_1
.sym 17390 $abc$36039$n4091_1
.sym 17391 $abc$36039$n2974
.sym 17392 basesoc_picorv327[25]
.sym 17408 $abc$36039$n2900_1
.sym 17409 basesoc_picorv327[23]
.sym 17438 $abc$36039$n3196
.sym 17440 picorv32.irq_pending[1]
.sym 17450 basesoc_picorv327[3]
.sym 17451 picorv32.is_lui_auipc_jal
.sym 17453 $abc$36039$n2900_1
.sym 17455 $abc$36039$n4089_1
.sym 17456 $abc$36039$n4119
.sym 17457 basesoc_picorv327[3]
.sym 17459 basesoc_picorv327[25]
.sym 17463 basesoc_dat_w[7]
.sym 17469 picorv32.irq_state[1]
.sym 17472 picorv32.irq_state[1]
.sym 17564 basesoc_picorv32_trap
.sym 17566 $abc$36039$n3025
.sym 17575 sys_rst
.sym 17576 picorv32.cpu_state[0]
.sym 17583 $abc$36039$n2948
.sym 17584 picorv32.irq_pending[1]
.sym 17587 user_btn0
.sym 17596 sys_rst
.sym 17686 picorv32.mem_state[0]
.sym 17691 picorv32.mem_state[1]
.sym 17692 $abc$36039$n3678
.sym 17696 picorv32.mem_do_prefetch
.sym 17698 $abc$36039$n3926_1
.sym 17702 basesoc_uart_phy_uart_clk_txen
.sym 17703 picorv32.cpu_state[1]
.sym 17746 $abc$36039$n6003
.sym 17747 user_btn0
.sym 17752 $abc$36039$n2938
.sym 17756 sys_rst
.sym 17801 sys_rst
.sym 17802 $abc$36039$n6003
.sym 17803 user_btn0
.sym 17804 $abc$36039$n2938
.sym 17805 clk12_$glb_clk
.sym 17809 $abc$36039$n6212
.sym 17810 $abc$36039$n6214
.sym 17812 basesoc_uart_phy_rx_bitcount[1]
.sym 17813 $abc$36039$n2939
.sym 17822 picorv32.cpu_state[4]
.sym 17838 $abc$36039$n3025
.sym 17839 $abc$36039$n3021
.sym 17840 sys_rst
.sym 17842 basesoc_we
.sym 17848 $abc$36039$n3330
.sym 17849 user_btn0
.sym 17850 $abc$36039$n3326
.sym 17852 $abc$36039$n3329
.sym 17853 $abc$36039$n156
.sym 17854 $abc$36039$n5995
.sym 17855 $abc$36039$n5997
.sym 17856 $abc$36039$n144
.sym 17857 user_btn0
.sym 17859 $abc$36039$n2938
.sym 17863 sys_rst
.sym 17865 $abc$36039$n146
.sym 17867 $abc$36039$n3328
.sym 17868 waittimer0_count[0]
.sym 17869 eventmanager_status_w[0]
.sym 17871 $abc$36039$n3327
.sym 17874 waittimer0_count[2]
.sym 17877 waittimer0_count[1]
.sym 17881 sys_rst
.sym 17882 user_btn0
.sym 17883 $abc$36039$n5995
.sym 17888 sys_rst
.sym 17889 $abc$36039$n5997
.sym 17890 user_btn0
.sym 17894 $abc$36039$n3327
.sym 17895 $abc$36039$n3329
.sym 17896 $abc$36039$n3328
.sym 17899 $abc$36039$n144
.sym 17905 waittimer0_count[0]
.sym 17906 $abc$36039$n156
.sym 17907 waittimer0_count[1]
.sym 17908 waittimer0_count[2]
.sym 17911 $abc$36039$n144
.sym 17912 $abc$36039$n3330
.sym 17913 $abc$36039$n146
.sym 17914 $abc$36039$n3326
.sym 17920 $abc$36039$n146
.sym 17923 eventmanager_status_w[0]
.sym 17924 sys_rst
.sym 17926 user_btn0
.sym 17927 $abc$36039$n2938
.sym 17928 clk12_$glb_clk
.sym 17935 waittimer0_count[1]
.sym 17938 $abc$36039$n2816
.sym 17944 eventmanager_status_w[0]
.sym 17955 waittimer0_count[0]
.sym 17972 $abc$36039$n154
.sym 17975 $abc$36039$n6007
.sym 17977 $abc$36039$n148
.sym 17982 $abc$36039$n2938
.sym 17985 $abc$36039$n6011
.sym 17986 $abc$36039$n6013
.sym 17987 $abc$36039$n6015
.sym 17989 $abc$36039$n152
.sym 17992 user_btn0
.sym 17993 user_btn0
.sym 17994 $abc$36039$n150
.sym 18000 sys_rst
.sym 18004 $abc$36039$n152
.sym 18005 $abc$36039$n154
.sym 18006 $abc$36039$n148
.sym 18007 $abc$36039$n150
.sym 18011 sys_rst
.sym 18012 user_btn0
.sym 18013 $abc$36039$n6013
.sym 18016 sys_rst
.sym 18017 $abc$36039$n6011
.sym 18018 user_btn0
.sym 18022 $abc$36039$n150
.sym 18029 $abc$36039$n154
.sym 18035 sys_rst
.sym 18036 user_btn0
.sym 18037 $abc$36039$n6015
.sym 18042 $abc$36039$n152
.sym 18047 $abc$36039$n6007
.sym 18048 user_btn0
.sym 18049 sys_rst
.sym 18050 $abc$36039$n2938
.sym 18051 clk12_$glb_clk
.sym 18067 basesoc_adr[1]
.sym 18073 $abc$36039$n3103
.sym 18078 user_btn0
.sym 18079 user_btn0
.sym 18099 $abc$36039$n5983
.sym 18100 waittimer0_count[0]
.sym 18105 user_btn0
.sym 18112 $abc$36039$n2938
.sym 18120 $PACKER_VCC_NET
.sym 18158 waittimer0_count[0]
.sym 18159 $PACKER_VCC_NET
.sym 18165 user_btn0
.sym 18166 $abc$36039$n5983
.sym 18173 $abc$36039$n2938
.sym 18174 clk12_$glb_clk
.sym 18175 sys_rst_$glb_sr
.sym 18185 basesoc_dat_w[7]
.sym 18299 csrbankarray_csrbank2_ctrl0_w[1]
.sym 18303 csrbankarray_csrbank2_ctrl0_w[3]
.sym 18323 basesoc_we
.sym 18324 csrbankarray_csrbank2_dat0_w[3]
.sym 18329 basesoc_dat_w[2]
.sym 18333 sys_rst
.sym 18422 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 18423 $abc$36039$n4921_1
.sym 18424 $abc$36039$n3004
.sym 18425 $abc$36039$n4923_1
.sym 18426 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 18427 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 18428 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 18429 $abc$36039$n4925
.sym 18453 csrbankarray_csrbank2_addr0_w[3]
.sym 18467 basesoc_adr[1]
.sym 18471 csrbankarray_csrbank2_addr0_w[0]
.sym 18472 basesoc_adr[0]
.sym 18474 $abc$36039$n3006
.sym 18476 basesoc_ctrl_reset_reset_r
.sym 18477 csrbankarray_csrbank2_ctrl0_w[0]
.sym 18489 basesoc_dat_w[2]
.sym 18514 csrbankarray_csrbank2_ctrl0_w[0]
.sym 18515 basesoc_adr[1]
.sym 18516 csrbankarray_csrbank2_addr0_w[0]
.sym 18517 basesoc_adr[0]
.sym 18534 basesoc_ctrl_reset_reset_r
.sym 18540 basesoc_dat_w[2]
.sym 18542 $abc$36039$n3006
.sym 18543 clk12_$glb_clk
.sym 18544 sys_rst_$glb_sr
.sym 18545 csrbankarray_csrbank2_dat0_w[3]
.sym 18546 csrbankarray_csrbank2_dat0_w[7]
.sym 18548 csrbankarray_csrbank2_dat0_w[1]
.sym 18550 csrbankarray_csrbank2_dat0_w[0]
.sym 18552 csrbankarray_csrbank2_dat0_w[2]
.sym 18558 basesoc_adr[0]
.sym 18559 csrbankarray_csrbank2_dat0_w[5]
.sym 18560 $abc$36039$n3006
.sym 18565 csrbankarray_csrbank2_dat0_w[6]
.sym 18566 basesoc_adr[1]
.sym 18569 csrbankarray_csrbank2_addr0_w[1]
.sym 18588 $abc$36039$n3004
.sym 18601 basesoc_dat_w[2]
.sym 18611 basesoc_ctrl_reset_reset_r
.sym 18619 basesoc_ctrl_reset_reset_r
.sym 18638 basesoc_dat_w[2]
.sym 18665 $abc$36039$n3004
.sym 18666 clk12_$glb_clk
.sym 18667 sys_rst_$glb_sr
.sym 18671 csrbankarray_csrbank2_addr0_w[3]
.sym 18674 csrbankarray_csrbank2_addr0_w[1]
.sym 18703 $abc$36039$n3004
.sym 18909 basesoc_picorv327[0]
.sym 19042 $abc$36039$n2989_1
.sym 19070 $abc$36039$n2997
.sym 19178 $abc$36039$n5884
.sym 19180 $abc$36039$n2997
.sym 19181 spiflash_counter[0]
.sym 19188 picorv32.irq_mask[26]
.sym 19189 $abc$36039$n4746
.sym 19191 array_muxed1[6]
.sym 19194 array_muxed0[14]
.sym 19195 array_muxed1[11]
.sym 19196 array_muxed1[2]
.sym 19197 array_muxed1[3]
.sym 19200 array_muxed1[8]
.sym 19201 array_muxed2[1]
.sym 19209 sys_rst
.sym 19211 $abc$36039$n2858
.sym 19221 $abc$36039$n2998
.sym 19222 spiflash_counter[6]
.sym 19223 $abc$36039$n2840
.sym 19225 $abc$36039$n3376
.sym 19227 spiflash_counter[7]
.sym 19230 $abc$36039$n3375
.sym 19232 spiflash_counter[4]
.sym 19233 spiflash_counter[5]
.sym 19235 $abc$36039$n3364
.sym 19238 spiflash_counter[0]
.sym 19239 sys_rst
.sym 19240 spiflash_counter[1]
.sym 19245 $abc$36039$n2997
.sym 19249 $abc$36039$n3365_1
.sym 19252 spiflash_counter[4]
.sym 19253 $abc$36039$n3365_1
.sym 19255 spiflash_counter[5]
.sym 19258 $abc$36039$n3365_1
.sym 19260 spiflash_counter[5]
.sym 19261 spiflash_counter[4]
.sym 19264 sys_rst
.sym 19265 spiflash_counter[0]
.sym 19266 $abc$36039$n3375
.sym 19267 $abc$36039$n2997
.sym 19271 $abc$36039$n3364
.sym 19273 $abc$36039$n3376
.sym 19282 spiflash_counter[1]
.sym 19285 $abc$36039$n3364
.sym 19289 spiflash_counter[7]
.sym 19290 $abc$36039$n2840
.sym 19291 spiflash_counter[6]
.sym 19298 $abc$36039$n2998
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19301 $abc$36039$n2980
.sym 19306 $abc$36039$n186
.sym 19311 $abc$36039$n4776
.sym 19313 $abc$36039$n3364
.sym 19314 $abc$36039$n3366_1
.sym 19316 array_muxed0[7]
.sym 19317 $abc$36039$n3371
.sym 19319 array_muxed0[9]
.sym 19320 picorv32.mem_rdata_q[10]
.sym 19322 $PACKER_VCC_NET
.sym 19324 spram_wren0
.sym 19326 basesoc_uart_phy_sink_payload_data[6]
.sym 19327 array_muxed0[12]
.sym 19333 basesoc_uart_phy_sink_payload_data[5]
.sym 19335 basesoc_uart_phy_sink_payload_data[4]
.sym 19336 basesoc_uart_phy_sink_payload_data[7]
.sym 19343 sys_rst
.sym 19345 spiflash_counter[0]
.sym 19354 $abc$36039$n2840
.sym 19355 spiflash_counter[1]
.sym 19358 spiflash_counter[7]
.sym 19359 spiflash_counter[3]
.sym 19361 spiflash_counter[6]
.sym 19362 spiflash_counter[2]
.sym 19363 $abc$36039$n3358_1
.sym 19369 $abc$36039$n2841
.sym 19371 spiflash_counter[4]
.sym 19372 spiflash_counter[5]
.sym 19375 spiflash_counter[1]
.sym 19376 $abc$36039$n3358_1
.sym 19377 spiflash_counter[2]
.sym 19378 spiflash_counter[3]
.sym 19393 spiflash_counter[6]
.sym 19394 spiflash_counter[4]
.sym 19395 spiflash_counter[5]
.sym 19396 spiflash_counter[7]
.sym 19399 spiflash_counter[1]
.sym 19400 spiflash_counter[3]
.sym 19401 spiflash_counter[2]
.sym 19402 spiflash_counter[0]
.sym 19406 $abc$36039$n2841
.sym 19407 spiflash_counter[0]
.sym 19411 spiflash_counter[1]
.sym 19412 spiflash_counter[3]
.sym 19413 spiflash_counter[2]
.sym 19414 $abc$36039$n3358_1
.sym 19417 sys_rst
.sym 19418 $abc$36039$n2841
.sym 19419 $abc$36039$n2840
.sym 19426 basesoc_uart_tx_fifo_produce[2]
.sym 19427 basesoc_uart_tx_fifo_produce[3]
.sym 19428 $abc$36039$n2858
.sym 19430 basesoc_uart_tx_fifo_produce[0]
.sym 19431 $abc$36039$n6702
.sym 19434 $abc$36039$n3941_1
.sym 19439 array_muxed0[10]
.sym 19445 $abc$36039$n4606
.sym 19447 $abc$36039$n3363
.sym 19452 array_muxed0[3]
.sym 19455 array_muxed0[6]
.sym 19466 basesoc_uart_phy_sink_payload_data[1]
.sym 19467 $abc$36039$n2765
.sym 19468 basesoc_uart_phy_tx_reg[1]
.sym 19470 basesoc_uart_phy_tx_reg[7]
.sym 19473 basesoc_uart_phy_tx_reg[5]
.sym 19474 basesoc_uart_phy_tx_reg[2]
.sym 19476 basesoc_uart_phy_sink_payload_data[0]
.sym 19477 basesoc_uart_phy_tx_reg[6]
.sym 19479 basesoc_uart_phy_tx_reg[3]
.sym 19486 basesoc_uart_phy_sink_payload_data[6]
.sym 19487 $abc$36039$n2768
.sym 19488 basesoc_uart_phy_tx_reg[4]
.sym 19490 basesoc_uart_phy_sink_payload_data[2]
.sym 19492 basesoc_uart_phy_sink_payload_data[3]
.sym 19493 basesoc_uart_phy_sink_payload_data[5]
.sym 19495 basesoc_uart_phy_sink_payload_data[4]
.sym 19496 basesoc_uart_phy_sink_payload_data[7]
.sym 19498 $abc$36039$n2768
.sym 19499 basesoc_uart_phy_sink_payload_data[5]
.sym 19501 basesoc_uart_phy_tx_reg[6]
.sym 19505 basesoc_uart_phy_sink_payload_data[2]
.sym 19506 basesoc_uart_phy_tx_reg[3]
.sym 19507 $abc$36039$n2768
.sym 19510 basesoc_uart_phy_sink_payload_data[0]
.sym 19511 basesoc_uart_phy_tx_reg[1]
.sym 19512 $abc$36039$n2768
.sym 19516 basesoc_uart_phy_sink_payload_data[1]
.sym 19517 $abc$36039$n2768
.sym 19519 basesoc_uart_phy_tx_reg[2]
.sym 19523 basesoc_uart_phy_tx_reg[7]
.sym 19524 $abc$36039$n2768
.sym 19525 basesoc_uart_phy_sink_payload_data[6]
.sym 19529 $abc$36039$n2768
.sym 19531 basesoc_uart_phy_sink_payload_data[7]
.sym 19534 $abc$36039$n2768
.sym 19535 basesoc_uart_phy_tx_reg[4]
.sym 19536 basesoc_uart_phy_sink_payload_data[3]
.sym 19540 basesoc_uart_phy_tx_reg[5]
.sym 19541 $abc$36039$n2768
.sym 19542 basesoc_uart_phy_sink_payload_data[4]
.sym 19544 $abc$36039$n2765
.sym 19545 clk12_$glb_clk
.sym 19546 sys_rst_$glb_sr
.sym 19547 $abc$36039$n2859
.sym 19551 basesoc_uart_tx_fifo_produce[1]
.sym 19558 picorv32.decoded_imm[2]
.sym 19559 basesoc_picorv327[1]
.sym 19565 sys_rst
.sym 19569 picorv32.decoded_imm[0]
.sym 19572 picorv32.cpu_state[0]
.sym 19574 $abc$36039$n3845
.sym 19577 $abc$36039$n7132
.sym 19578 picorv32.cpuregs_rs1[6]
.sym 19580 $abc$36039$n4564_1
.sym 19581 array_muxed0[6]
.sym 19582 $abc$36039$n5459_1
.sym 19590 basesoc_uart_phy_tx_reg[0]
.sym 19591 $abc$36039$n2768
.sym 19594 $abc$36039$n2762
.sym 19599 $abc$36039$n2762
.sym 19612 $abc$36039$n3237
.sym 19614 $abc$36039$n3234
.sym 19617 picorv32.decoded_imm[0]
.sym 19621 picorv32.decoded_imm[0]
.sym 19634 $abc$36039$n3234
.sym 19635 $abc$36039$n2762
.sym 19636 $abc$36039$n3237
.sym 19663 $abc$36039$n3237
.sym 19664 basesoc_uart_phy_tx_reg[0]
.sym 19665 $abc$36039$n2768
.sym 19667 $abc$36039$n2762
.sym 19668 clk12_$glb_clk
.sym 19669 sys_rst_$glb_sr
.sym 19670 $abc$36039$n5455_1
.sym 19671 $abc$36039$n4615_1
.sym 19672 array_muxed0[21]
.sym 19673 array_muxed0[6]
.sym 19674 $abc$36039$n3899_1
.sym 19675 $abc$36039$n4614
.sym 19676 $abc$36039$n4616_1
.sym 19677 $abc$36039$n3869_1
.sym 19680 basesoc_dat_w[7]
.sym 19682 $abc$36039$n5480_1
.sym 19683 picorv32.mem_rdata_latched[23]
.sym 19686 $abc$36039$n4631_1
.sym 19687 picorv32.decoded_rd[4]
.sym 19688 basesoc_uart_phy_sink_payload_data[1]
.sym 19690 basesoc_uart_phy_sink_payload_data[0]
.sym 19694 picorv32.irq_mask[7]
.sym 19695 picorv32.cpuregs_rs1[5]
.sym 19697 picorv32.cpuregs_rs1[7]
.sym 19698 picorv32.instr_maskirq
.sym 19699 $abc$36039$n2954
.sym 19705 $abc$36039$n2853
.sym 19711 $abc$36039$n7129
.sym 19712 picorv32.cpu_state[4]
.sym 19714 picorv32.irq_pending[0]
.sym 19715 picorv32.irq_pending[1]
.sym 19716 picorv32.cpu_state[0]
.sym 19717 $abc$36039$n4607
.sym 19719 picorv32.cpuregs_rs1[5]
.sym 19722 $abc$36039$n4584_1
.sym 19724 picorv32.cpu_state[0]
.sym 19725 $abc$36039$n4608
.sym 19726 $abc$36039$n4566_1
.sym 19727 picorv32.irq_pending[5]
.sym 19729 $abc$36039$n3117
.sym 19732 $abc$36039$n4565
.sym 19735 basesoc_picorv327[1]
.sym 19736 picorv32.cpu_state[3]
.sym 19737 $abc$36039$n7132
.sym 19738 picorv32.cpuregs_rs1[6]
.sym 19739 picorv32.irq_mask[5]
.sym 19740 picorv32.irq_state[1]
.sym 19741 basesoc_picorv327[0]
.sym 19744 picorv32.irq_pending[5]
.sym 19745 picorv32.irq_mask[5]
.sym 19746 picorv32.irq_state[1]
.sym 19750 picorv32.cpuregs_rs1[5]
.sym 19751 $abc$36039$n4584_1
.sym 19752 $abc$36039$n4608
.sym 19753 $abc$36039$n4607
.sym 19756 $abc$36039$n4566_1
.sym 19757 picorv32.irq_pending[0]
.sym 19758 picorv32.cpu_state[0]
.sym 19759 $abc$36039$n4565
.sym 19762 basesoc_picorv327[1]
.sym 19763 picorv32.irq_pending[1]
.sym 19764 picorv32.cpu_state[4]
.sym 19765 picorv32.cpu_state[0]
.sym 19769 picorv32.cpuregs_rs1[5]
.sym 19775 picorv32.cpuregs_rs1[6]
.sym 19780 picorv32.irq_pending[5]
.sym 19781 picorv32.cpu_state[0]
.sym 19782 picorv32.cpu_state[3]
.sym 19783 $abc$36039$n7132
.sym 19786 picorv32.cpu_state[4]
.sym 19787 $abc$36039$n7129
.sym 19788 basesoc_picorv327[0]
.sym 19789 picorv32.cpu_state[3]
.sym 19790 $abc$36039$n3117
.sym 19791 clk12_$glb_clk
.sym 19792 $abc$36039$n232_$glb_sr
.sym 19793 $abc$36039$n4194
.sym 19794 picorv32.reg_out[7]
.sym 19795 $abc$36039$n4676
.sym 19796 $abc$36039$n4677_1
.sym 19797 $abc$36039$n4618
.sym 19798 $abc$36039$n4678_1
.sym 19799 $abc$36039$n4191
.sym 19800 $abc$36039$n4624
.sym 19803 $abc$36039$n2950
.sym 19806 $PACKER_VCC_NET
.sym 19808 picorv32.irq_pending[0]
.sym 19810 picorv32.cpu_state[4]
.sym 19812 picorv32.reg_out[8]
.sym 19813 $abc$36039$n2768
.sym 19815 basesoc_dat_w[7]
.sym 19817 picorv32.irq_mask[1]
.sym 19818 $abc$36039$n4565
.sym 19819 array_muxed0[12]
.sym 19821 picorv32.cpuregs_rs1[6]
.sym 19822 picorv32.is_lui_auipc_jal
.sym 19823 $abc$36039$n3713
.sym 19824 picorv32.cpuregs_rs1[15]
.sym 19825 picorv32.is_lui_auipc_jal
.sym 19826 picorv32.reg_next_pc[11]
.sym 19827 picorv32.cpuregs_rs1[15]
.sym 19838 picorv32.cpuregs_rs1[1]
.sym 19840 $abc$36039$n4745
.sym 19842 picorv32.irq_mask[11]
.sym 19845 $abc$36039$n3117
.sym 19847 picorv32.irq_mask[15]
.sym 19849 picorv32.irq_pending[15]
.sym 19852 picorv32.cpu_state[2]
.sym 19853 picorv32.cpuregs_rs1[15]
.sym 19854 $abc$36039$n4746
.sym 19855 picorv32.cpu_state[4]
.sym 19856 basesoc_picorv327[26]
.sym 19858 picorv32.instr_maskirq
.sym 19862 picorv32.irq_mask[1]
.sym 19863 picorv32.irq_mask[26]
.sym 19864 $abc$36039$n3416
.sym 19865 picorv32.cpuregs_rs1[11]
.sym 19869 picorv32.cpuregs_rs1[11]
.sym 19874 picorv32.irq_mask[15]
.sym 19876 picorv32.irq_pending[15]
.sym 19879 picorv32.cpuregs_rs1[11]
.sym 19880 picorv32.irq_mask[11]
.sym 19881 picorv32.cpu_state[2]
.sym 19882 picorv32.instr_maskirq
.sym 19885 picorv32.instr_maskirq
.sym 19886 picorv32.cpu_state[2]
.sym 19887 picorv32.irq_mask[1]
.sym 19888 picorv32.cpuregs_rs1[1]
.sym 19893 picorv32.cpuregs_rs1[1]
.sym 19897 picorv32.cpuregs_rs1[15]
.sym 19903 $abc$36039$n4746
.sym 19904 picorv32.cpu_state[4]
.sym 19905 basesoc_picorv327[26]
.sym 19910 $abc$36039$n4745
.sym 19911 $abc$36039$n3416
.sym 19912 picorv32.irq_mask[26]
.sym 19913 $abc$36039$n3117
.sym 19914 clk12_$glb_clk
.sym 19915 $abc$36039$n232_$glb_sr
.sym 19916 $abc$36039$n4217
.sym 19917 picorv32.cpuregs_wrdata[8]
.sym 19918 $abc$36039$n4197
.sym 19919 $abc$36039$n4196
.sym 19920 $abc$36039$n4205
.sym 19921 $abc$36039$n4714_1
.sym 19922 array_muxed0[11]
.sym 19923 array_muxed0[12]
.sym 19925 $PACKER_VCC_NET
.sym 19926 $abc$36039$n3980_1
.sym 19929 $abc$36039$n4191
.sym 19930 $abc$36039$n4567
.sym 19931 $abc$36039$n4188
.sym 19933 $abc$36039$n4584_1
.sym 19934 $abc$36039$n4738
.sym 19935 $abc$36039$n4702_1
.sym 19936 $abc$36039$n4619
.sym 19937 picorv32.irq_pending[7]
.sym 19938 array_muxed0[5]
.sym 19939 basesoc_picorv327[15]
.sym 19941 picorv32.cpuregs_rs1[8]
.sym 19942 basesoc_picorv327[26]
.sym 19945 picorv32.cpuregs_rs1[4]
.sym 19946 $abc$36039$n3899
.sym 19947 array_muxed0[12]
.sym 19948 picorv32.reg_next_pc[23]
.sym 19949 basesoc_picorv327[13]
.sym 19950 basesoc_picorv327[13]
.sym 19951 $abc$36039$n3187
.sym 19957 $abc$36039$n7139
.sym 19959 picorv32.irq_mask[0]
.sym 19960 $abc$36039$n4659_1
.sym 19961 picorv32.irq_mask[1]
.sym 19962 $abc$36039$n4175_1
.sym 19964 picorv32.irq_pending[12]
.sym 19966 $abc$36039$n3416
.sym 19968 picorv32.cpu_state[3]
.sym 19969 picorv32.irq_state[1]
.sym 19970 picorv32.irq_state[1]
.sym 19971 picorv32.cpuregs_rs1[0]
.sym 19972 picorv32.irq_pending[12]
.sym 19973 picorv32.cpu_state[4]
.sym 19975 $abc$36039$n3117
.sym 19976 basesoc_picorv327[12]
.sym 19978 picorv32.cpu_state[0]
.sym 19979 picorv32.irq_pending[1]
.sym 19981 $abc$36039$n4584_1
.sym 19982 $abc$36039$n4658
.sym 19983 picorv32.irq_mask[12]
.sym 19984 picorv32.cpuregs_rs1[13]
.sym 19986 picorv32.cpuregs_rs1[12]
.sym 19987 picorv32.instr_maskirq
.sym 19988 picorv32.cpu_state[2]
.sym 19992 picorv32.cpuregs_rs1[13]
.sym 19996 picorv32.irq_mask[12]
.sym 19997 picorv32.cpu_state[4]
.sym 19998 basesoc_picorv327[12]
.sym 19999 $abc$36039$n3416
.sym 20002 picorv32.cpuregs_rs1[12]
.sym 20008 picorv32.irq_pending[12]
.sym 20009 $abc$36039$n7139
.sym 20010 picorv32.cpu_state[0]
.sym 20011 picorv32.cpu_state[3]
.sym 20014 picorv32.irq_pending[1]
.sym 20015 picorv32.irq_state[1]
.sym 20016 picorv32.irq_mask[1]
.sym 20017 $abc$36039$n4175_1
.sym 20020 $abc$36039$n4659_1
.sym 20021 picorv32.cpuregs_rs1[12]
.sym 20022 $abc$36039$n4584_1
.sym 20023 $abc$36039$n4658
.sym 20026 picorv32.irq_mask[0]
.sym 20027 picorv32.cpuregs_rs1[0]
.sym 20028 picorv32.cpu_state[2]
.sym 20029 picorv32.instr_maskirq
.sym 20033 picorv32.irq_pending[12]
.sym 20034 picorv32.irq_mask[12]
.sym 20035 picorv32.irq_state[1]
.sym 20036 $abc$36039$n3117
.sym 20037 clk12_$glb_clk
.sym 20038 $abc$36039$n232_$glb_sr
.sym 20039 $abc$36039$n3608
.sym 20040 picorv32.decoded_imm_uj[22]
.sym 20041 $abc$36039$n3620
.sym 20042 picorv32.cpuregs_rs1[13]
.sym 20043 picorv32.cpuregs_wrdata[11]
.sym 20044 picorv32.cpuregs_rs1[12]
.sym 20045 $abc$36039$n3614
.sym 20046 picorv32.cpuregs_rs1[7]
.sym 20048 picorv32.reg_out[22]
.sym 20053 $abc$36039$n4657_1
.sym 20054 sys_rst
.sym 20055 picorv32.irq_mask[0]
.sym 20056 picorv32.cpu_state[3]
.sym 20057 $abc$36039$n2939_1
.sym 20062 $abc$36039$n2878
.sym 20063 $abc$36039$n5459_1
.sym 20064 $abc$36039$n2940_1
.sym 20065 picorv32.cpuregs_wrdata[5]
.sym 20066 picorv32.cpuregs_rs1[12]
.sym 20067 picorv32.cpuregs_wrdata[6]
.sym 20068 picorv32.cpu_state[0]
.sym 20069 $abc$36039$n7132
.sym 20070 $abc$36039$n3845
.sym 20071 $abc$36039$n2950
.sym 20072 $abc$36039$n5799
.sym 20073 $abc$36039$n3416
.sym 20074 picorv32.cpuregs_rs1[6]
.sym 20080 $abc$36039$n3416
.sym 20081 $abc$36039$n4665_1
.sym 20082 $abc$36039$n3924_1
.sym 20083 picorv32.irq_state[1]
.sym 20084 $abc$36039$n4664
.sym 20085 picorv32.irq_pending[13]
.sym 20086 picorv32.irq_state[0]
.sym 20087 $abc$36039$n3986
.sym 20088 picorv32.irq_mask[13]
.sym 20089 $abc$36039$n7140
.sym 20090 picorv32.cpu_state[2]
.sym 20091 $abc$36039$n3184
.sym 20092 picorv32.latched_compr
.sym 20093 picorv32.cpu_state[4]
.sym 20094 $abc$36039$n3183_1
.sym 20095 $abc$36039$n3570
.sym 20096 $abc$36039$n5799
.sym 20097 picorv32.is_lui_auipc_jal
.sym 20098 picorv32.cpuregs_wrdata[0]
.sym 20099 $abc$36039$n4876
.sym 20100 $abc$36039$n231
.sym 20101 $abc$36039$n4584_1
.sym 20102 picorv32.cpuregs_rs1[0]
.sym 20103 picorv32.irq_mask[0]
.sym 20104 picorv32.cpu_state[0]
.sym 20105 picorv32.irq_pending[0]
.sym 20107 picorv32.cpuregs_rs1[13]
.sym 20110 basesoc_picorv327[13]
.sym 20111 picorv32.cpu_state[3]
.sym 20113 $abc$36039$n4664
.sym 20114 $abc$36039$n4665_1
.sym 20115 picorv32.cpuregs_rs1[13]
.sym 20116 $abc$36039$n4584_1
.sym 20119 picorv32.irq_pending[13]
.sym 20120 picorv32.cpu_state[3]
.sym 20121 picorv32.cpu_state[0]
.sym 20122 $abc$36039$n7140
.sym 20125 $abc$36039$n3184
.sym 20126 picorv32.latched_compr
.sym 20127 picorv32.irq_state[0]
.sym 20128 $abc$36039$n3183_1
.sym 20131 picorv32.irq_mask[0]
.sym 20133 picorv32.irq_state[1]
.sym 20134 picorv32.irq_pending[0]
.sym 20137 picorv32.cpu_state[4]
.sym 20138 basesoc_picorv327[13]
.sym 20139 $abc$36039$n3416
.sym 20140 picorv32.irq_mask[13]
.sym 20143 picorv32.cpu_state[2]
.sym 20144 $abc$36039$n3924_1
.sym 20145 picorv32.is_lui_auipc_jal
.sym 20146 picorv32.cpuregs_rs1[0]
.sym 20149 $abc$36039$n3570
.sym 20150 $abc$36039$n3986
.sym 20151 $abc$36039$n5799
.sym 20152 $abc$36039$n4876
.sym 20156 picorv32.cpuregs_wrdata[0]
.sym 20160 clk12_$glb_clk
.sym 20161 $abc$36039$n231
.sym 20162 picorv32.cpuregs_rs1[8]
.sym 20163 $abc$36039$n3902
.sym 20164 picorv32.cpuregs_rs1[4]
.sym 20165 $abc$36039$n3624
.sym 20166 picorv32.cpuregs_rs1[10]
.sym 20167 $abc$36039$n3945
.sym 20168 $abc$36039$n3628_1
.sym 20169 $abc$36039$n3968
.sym 20171 basesoc_picorv327[0]
.sym 20172 basesoc_picorv327[0]
.sym 20173 picorv32.cpuregs_rs1[2]
.sym 20174 $abc$36039$n4663_1
.sym 20175 $abc$36039$n3614
.sym 20176 $abc$36039$n3983
.sym 20177 picorv32.cpuregs_rs1[13]
.sym 20179 $abc$36039$n4756
.sym 20180 picorv32.cpuregs_wrdata[0]
.sym 20181 $abc$36039$n3608
.sym 20182 $abc$36039$n3605
.sym 20183 picorv32.cpuregs_rs1[14]
.sym 20186 basesoc_timer0_eventmanager_pending_w
.sym 20187 picorv32.cpuregs_rs1[5]
.sym 20188 $abc$36039$n231
.sym 20189 picorv32.cpuregs_wrdata[3]
.sym 20190 picorv32.instr_maskirq
.sym 20191 $abc$36039$n2954
.sym 20192 picorv32.irq_pending[20]
.sym 20193 picorv32.cpuregs_wrdata[4]
.sym 20194 $abc$36039$n4774
.sym 20195 picorv32.cpuregs_rs1[8]
.sym 20196 picorv32.cpuregs_rs1[7]
.sym 20197 $abc$36039$n3986
.sym 20203 $abc$36039$n5712
.sym 20204 picorv32.latched_compr
.sym 20207 $abc$36039$n5798
.sym 20210 picorv32.cpuregs_wrdata[9]
.sym 20211 $abc$36039$n4174
.sym 20212 $abc$36039$n3570
.sym 20214 $abc$36039$n231
.sym 20215 $abc$36039$n4349
.sym 20218 $abc$36039$n3925
.sym 20219 picorv32.decoded_imm[0]
.sym 20220 $abc$36039$n5711
.sym 20223 $abc$36039$n3400
.sym 20224 $abc$36039$n3945
.sym 20225 basesoc_picorv327[0]
.sym 20227 $abc$36039$n3911
.sym 20228 picorv32.cpuregs_wrdata[1]
.sym 20231 $abc$36039$n4876
.sym 20234 $abc$36039$n3951
.sym 20236 picorv32.cpuregs_wrdata[1]
.sym 20242 $abc$36039$n4174
.sym 20243 $abc$36039$n231
.sym 20244 picorv32.latched_compr
.sym 20248 $abc$36039$n3925
.sym 20250 $abc$36039$n3400
.sym 20251 $abc$36039$n4349
.sym 20254 $abc$36039$n4876
.sym 20255 $abc$36039$n3570
.sym 20256 $abc$36039$n5711
.sym 20257 $abc$36039$n3951
.sym 20260 picorv32.decoded_imm[0]
.sym 20262 basesoc_picorv327[0]
.sym 20266 $abc$36039$n3945
.sym 20267 $abc$36039$n5712
.sym 20268 $abc$36039$n4876
.sym 20269 $abc$36039$n3570
.sym 20272 $abc$36039$n3570
.sym 20273 $abc$36039$n4876
.sym 20274 $abc$36039$n5798
.sym 20275 $abc$36039$n3911
.sym 20278 picorv32.cpuregs_wrdata[9]
.sym 20283 clk12_$glb_clk
.sym 20285 picorv32.cpuregs_rs1[3]
.sym 20286 $abc$36039$n5717
.sym 20287 picorv32.cpuregs_wrdata[10]
.sym 20288 $abc$36039$n3618
.sym 20289 $abc$36039$n4202
.sym 20290 picorv32.cpuregs_rs1[6]
.sym 20291 $abc$36039$n3612
.sym 20292 $abc$36039$n3905
.sym 20293 $abc$36039$n4349
.sym 20297 $abc$36039$n5712
.sym 20298 $abc$36039$n4689_1
.sym 20299 $abc$36039$n3610
.sym 20300 $abc$36039$n3605
.sym 20302 $PACKER_VCC_NET
.sym 20304 $abc$36039$n3605
.sym 20305 picorv32.cpu_state[4]
.sym 20306 picorv32.cpu_state[2]
.sym 20307 $abc$36039$n4708_1
.sym 20308 $abc$36039$n3570
.sym 20309 picorv32.irq_mask[1]
.sym 20310 picorv32.is_lui_auipc_jal
.sym 20311 picorv32.cpuregs_rs1[15]
.sym 20312 picorv32.cpuregs_rs1[6]
.sym 20313 picorv32.is_lui_auipc_jal
.sym 20316 picorv32.cpuregs_rs1[11]
.sym 20317 $abc$36039$n4876
.sym 20319 $abc$36039$n3968
.sym 20320 picorv32.cpuregs_wrdata[2]
.sym 20326 picorv32.irq_mask[2]
.sym 20328 $abc$36039$n5788
.sym 20329 $abc$36039$n3605
.sym 20330 $abc$36039$n3926_1
.sym 20331 $abc$36039$n3570
.sym 20332 $abc$36039$n4583
.sym 20333 basesoc_picorv327[1]
.sym 20334 $abc$36039$n4582_1
.sym 20335 $abc$36039$n5459_1
.sym 20336 picorv32.cpuregs_rs1[2]
.sym 20337 picorv32.cpuregs_wrdata[2]
.sym 20338 $abc$36039$n3907
.sym 20339 $abc$36039$n4584_1
.sym 20340 picorv32.cpu_state[3]
.sym 20343 $abc$36039$n4876
.sym 20344 $abc$36039$n3605
.sym 20345 $abc$36039$n3416
.sym 20346 picorv32.reg_pc[2]
.sym 20348 $abc$36039$n3985
.sym 20351 $abc$36039$n3908
.sym 20352 $abc$36039$n3899
.sym 20353 picorv32.decoded_imm[2]
.sym 20354 $abc$36039$n2950
.sym 20355 picorv32.cpu_state[4]
.sym 20356 $abc$36039$n4581
.sym 20357 $abc$36039$n3986
.sym 20359 picorv32.reg_pc[2]
.sym 20360 picorv32.cpu_state[3]
.sym 20361 picorv32.decoded_imm[2]
.sym 20368 picorv32.cpuregs_wrdata[2]
.sym 20371 $abc$36039$n5788
.sym 20372 $abc$36039$n3570
.sym 20373 $abc$36039$n3908
.sym 20374 $abc$36039$n4876
.sym 20377 $abc$36039$n3899
.sym 20378 $abc$36039$n3985
.sym 20379 $abc$36039$n3605
.sym 20380 $abc$36039$n3986
.sym 20383 $abc$36039$n3605
.sym 20384 $abc$36039$n3907
.sym 20385 $abc$36039$n3908
.sym 20386 $abc$36039$n3899
.sym 20389 picorv32.cpuregs_rs1[2]
.sym 20390 $abc$36039$n4584_1
.sym 20391 $abc$36039$n4581
.sym 20392 $abc$36039$n5459_1
.sym 20395 picorv32.irq_mask[2]
.sym 20396 $abc$36039$n3416
.sym 20397 $abc$36039$n4583
.sym 20398 $abc$36039$n4582_1
.sym 20401 basesoc_picorv327[1]
.sym 20402 $abc$36039$n3926_1
.sym 20403 $abc$36039$n2950
.sym 20404 picorv32.cpu_state[4]
.sym 20406 clk12_$glb_clk
.sym 20408 picorv32.cpuregs_rs1[5]
.sym 20409 $abc$36039$n3942
.sym 20410 $abc$36039$n3626
.sym 20411 $abc$36039$n3948
.sym 20412 $abc$36039$n3616
.sym 20413 $abc$36039$n3898
.sym 20414 $abc$36039$n4251
.sym 20415 picorv32.cpuregs_rs1[15]
.sym 20416 $abc$36039$n3610
.sym 20417 basesoc_picorv32_trap
.sym 20418 basesoc_picorv32_trap
.sym 20420 basesoc_picorv327[7]
.sym 20421 basesoc_picorv327[12]
.sym 20422 picorv32.reg_out[2]
.sym 20423 $abc$36039$n3618
.sym 20424 $abc$36039$n5454
.sym 20426 $abc$36039$n5798
.sym 20427 $abc$36039$n3570
.sym 20428 $abc$36039$n3604_1
.sym 20430 picorv32.cpuregs_wrdata[2]
.sym 20431 picorv32.latched_rd[1]
.sym 20432 picorv32.reg_pc[2]
.sym 20433 basesoc_picorv327[26]
.sym 20434 basesoc_picorv327[13]
.sym 20435 array_muxed0[12]
.sym 20436 $abc$36039$n7153
.sym 20437 picorv32.reg_pc[8]
.sym 20438 $abc$36039$n3899
.sym 20439 picorv32.reg_next_pc[2]
.sym 20440 picorv32.reg_next_pc[23]
.sym 20441 picorv32.reg_pc[2]
.sym 20442 $abc$36039$n5719
.sym 20443 $abc$36039$n3570
.sym 20451 $abc$36039$n3981
.sym 20452 picorv32.reg_pc[2]
.sym 20453 picorv32.cpuregs_rs1[1]
.sym 20457 $abc$36039$n4177
.sym 20458 $abc$36039$n3416
.sym 20460 $abc$36039$n4775
.sym 20461 picorv32.reg_pc[8]
.sym 20462 $abc$36039$n3932_1
.sym 20463 picorv32.reg_next_pc[2]
.sym 20464 $abc$36039$n4178_1
.sym 20465 picorv32.cpuregs_rs1[8]
.sym 20466 picorv32.latched_compr
.sym 20467 $abc$36039$n3117
.sym 20469 picorv32.cpuregs_rs1[19]
.sym 20470 picorv32.is_lui_auipc_jal
.sym 20471 picorv32.irq_state[0]
.sym 20472 $abc$36039$n4704_1
.sym 20473 picorv32.irq_mask[31]
.sym 20474 picorv32.cpuregs_rs1[26]
.sym 20475 picorv32.cpu_state[2]
.sym 20477 $abc$36039$n4584_1
.sym 20478 $abc$36039$n231
.sym 20479 $abc$36039$n3941_1
.sym 20480 $abc$36039$n4703
.sym 20482 $abc$36039$n231
.sym 20483 picorv32.reg_pc[2]
.sym 20485 picorv32.latched_compr
.sym 20489 picorv32.cpuregs_rs1[26]
.sym 20495 picorv32.reg_pc[8]
.sym 20497 $abc$36039$n3941_1
.sym 20500 picorv32.reg_next_pc[2]
.sym 20501 picorv32.irq_state[0]
.sym 20502 $abc$36039$n4177
.sym 20503 $abc$36039$n4178_1
.sym 20506 $abc$36039$n4775
.sym 20508 $abc$36039$n3416
.sym 20509 picorv32.irq_mask[31]
.sym 20512 picorv32.cpu_state[2]
.sym 20513 $abc$36039$n3932_1
.sym 20514 picorv32.is_lui_auipc_jal
.sym 20515 picorv32.cpuregs_rs1[1]
.sym 20518 picorv32.cpuregs_rs1[19]
.sym 20519 $abc$36039$n4704_1
.sym 20520 $abc$36039$n4703
.sym 20521 $abc$36039$n4584_1
.sym 20524 picorv32.cpu_state[2]
.sym 20525 $abc$36039$n3981
.sym 20526 picorv32.is_lui_auipc_jal
.sym 20527 picorv32.cpuregs_rs1[8]
.sym 20528 $abc$36039$n3117
.sym 20529 clk12_$glb_clk
.sym 20530 $abc$36039$n232_$glb_sr
.sym 20531 $abc$36039$n3965
.sym 20532 $abc$36039$n6703
.sym 20533 $abc$36039$n4710_1
.sym 20534 $abc$36039$n5779
.sym 20535 $abc$36039$n3644
.sym 20536 $abc$36039$n4229
.sym 20537 $abc$36039$n3966
.sym 20538 $abc$36039$n4704_1
.sym 20539 basesoc_picorv328[15]
.sym 20543 $abc$36039$n3117
.sym 20544 picorv32.decoded_rs2[1]
.sym 20546 $abc$36039$n4233
.sym 20547 $abc$36039$n3947
.sym 20548 picorv32.cpuregs_wrdata[13]
.sym 20549 $abc$36039$n231
.sym 20550 $abc$36039$n3932_1
.sym 20552 picorv32.cpuregs_wrdata[9]
.sym 20555 picorv32.cpuregs_rs1[19]
.sym 20556 $abc$36039$n3650
.sym 20557 picorv32.cpuregs_wrdata[5]
.sym 20558 $abc$36039$n3416
.sym 20559 $abc$36039$n3605
.sym 20560 picorv32.cpu_state[0]
.sym 20561 basesoc_picorv327[28]
.sym 20562 $abc$36039$n3845
.sym 20563 $abc$36039$n4251
.sym 20564 $abc$36039$n3965
.sym 20565 $abc$36039$n3605
.sym 20566 $abc$36039$n6703
.sym 20574 $abc$36039$n3416
.sym 20577 picorv32.irq_pending[31]
.sym 20579 basesoc_picorv327[28]
.sym 20580 picorv32.irq_pending[30]
.sym 20581 $abc$36039$n4758
.sym 20582 $abc$36039$n4757
.sym 20584 picorv32.irq_mask[30]
.sym 20585 picorv32.cpu_state[4]
.sym 20586 $abc$36039$n4709
.sym 20588 $abc$36039$n4770
.sym 20590 $abc$36039$n4710_1
.sym 20591 picorv32.irq_pending[26]
.sym 20592 picorv32.cpu_state[3]
.sym 20593 picorv32.cpuregs_rs1[20]
.sym 20594 $abc$36039$n4584_1
.sym 20596 $abc$36039$n7153
.sym 20597 picorv32.cpuregs_rs1[28]
.sym 20598 $abc$36039$n4776
.sym 20599 $abc$36039$n3117
.sym 20600 $abc$36039$n4769
.sym 20601 picorv32.cpu_state[0]
.sym 20602 picorv32.irq_mask[28]
.sym 20605 picorv32.cpu_state[3]
.sym 20606 $abc$36039$n7153
.sym 20607 picorv32.cpu_state[0]
.sym 20608 picorv32.irq_pending[26]
.sym 20611 picorv32.irq_mask[30]
.sym 20612 $abc$36039$n3416
.sym 20613 $abc$36039$n4769
.sym 20617 $abc$36039$n4758
.sym 20618 basesoc_picorv327[28]
.sym 20619 picorv32.cpu_state[4]
.sym 20623 picorv32.irq_pending[31]
.sym 20625 $abc$36039$n4776
.sym 20626 picorv32.cpu_state[0]
.sym 20629 picorv32.cpu_state[0]
.sym 20631 $abc$36039$n4770
.sym 20632 picorv32.irq_pending[30]
.sym 20635 picorv32.irq_mask[28]
.sym 20637 $abc$36039$n4757
.sym 20638 $abc$36039$n3416
.sym 20641 picorv32.cpuregs_rs1[28]
.sym 20647 $abc$36039$n4709
.sym 20648 $abc$36039$n4710_1
.sym 20649 picorv32.cpuregs_rs1[20]
.sym 20650 $abc$36039$n4584_1
.sym 20651 $abc$36039$n3117
.sym 20652 clk12_$glb_clk
.sym 20653 $abc$36039$n232_$glb_sr
.sym 20654 $abc$36039$n3652_1
.sym 20655 $abc$36039$n3648_1
.sym 20656 $abc$36039$n4879
.sym 20657 $abc$36039$n4263
.sym 20658 picorv32.cpuregs_wrdata[17]
.sym 20659 picorv32.cpuregs_wrdata[24]
.sym 20660 picorv32.cpuregs_rs1[19]
.sym 20661 $abc$36039$n4223
.sym 20666 picorv32.irq_state[1]
.sym 20667 $abc$36039$n4734
.sym 20668 $abc$36039$n5472
.sym 20669 $abc$36039$n3400
.sym 20670 $abc$36039$n7146
.sym 20671 $abc$36039$n2923
.sym 20672 picorv32.cpuregs_wrdata[0]
.sym 20674 $abc$36039$n3985
.sym 20676 $abc$36039$n4768
.sym 20677 picorv32.irq_state[1]
.sym 20678 $abc$36039$n2878
.sym 20679 picorv32.cpuregs_rs1[20]
.sym 20680 $abc$36039$n5718
.sym 20681 picorv32.instr_maskirq
.sym 20682 $abc$36039$n5482
.sym 20683 $abc$36039$n2954
.sym 20684 $abc$36039$n231
.sym 20686 basesoc_picorv327[19]
.sym 20687 $abc$36039$n3968_1
.sym 20688 $abc$36039$n2925
.sym 20689 basesoc_timer0_eventmanager_pending_w
.sym 20695 $abc$36039$n3927
.sym 20696 picorv32.cpuregs_wrdata[22]
.sym 20697 $abc$36039$n5777
.sym 20699 $abc$36039$n3926
.sym 20700 $abc$36039$n4875
.sym 20701 picorv32.irq_state[0]
.sym 20702 picorv32.cpuregs_rs1[24]
.sym 20703 picorv32.reg_next_pc[23]
.sym 20704 $abc$36039$n7155
.sym 20706 picorv32.cpu_state[0]
.sym 20707 $abc$36039$n4733
.sym 20708 $abc$36039$n3971
.sym 20709 $abc$36039$n3899
.sym 20710 $abc$36039$n3970
.sym 20711 $abc$36039$n4584_1
.sym 20713 $abc$36039$n3570
.sym 20718 picorv32.cpu_state[3]
.sym 20719 picorv32.irq_state[1]
.sym 20720 $abc$36039$n4734
.sym 20721 picorv32.irq_pending[28]
.sym 20722 $abc$36039$n5813
.sym 20723 $abc$36039$n4876
.sym 20725 $abc$36039$n3605
.sym 20726 $abc$36039$n2928_1
.sym 20728 $abc$36039$n4584_1
.sym 20729 picorv32.cpuregs_rs1[24]
.sym 20730 $abc$36039$n4734
.sym 20731 $abc$36039$n4733
.sym 20734 picorv32.irq_pending[28]
.sym 20735 $abc$36039$n7155
.sym 20736 picorv32.cpu_state[3]
.sym 20737 picorv32.cpu_state[0]
.sym 20740 $abc$36039$n5777
.sym 20741 $abc$36039$n3899
.sym 20742 $abc$36039$n5813
.sym 20743 $abc$36039$n3605
.sym 20746 picorv32.reg_next_pc[23]
.sym 20747 picorv32.irq_state[0]
.sym 20748 picorv32.irq_state[1]
.sym 20749 $abc$36039$n2928_1
.sym 20752 $abc$36039$n3927
.sym 20753 $abc$36039$n3605
.sym 20754 $abc$36039$n3926
.sym 20755 $abc$36039$n3899
.sym 20760 picorv32.cpuregs_wrdata[22]
.sym 20764 $abc$36039$n3971
.sym 20765 $abc$36039$n3605
.sym 20766 $abc$36039$n3970
.sym 20767 $abc$36039$n3899
.sym 20770 $abc$36039$n4876
.sym 20771 $abc$36039$n3570
.sym 20772 $abc$36039$n4875
.sym 20773 $abc$36039$n3971
.sym 20775 clk12_$glb_clk
.sym 20777 $abc$36039$n3638
.sym 20778 $abc$36039$n4262
.sym 20779 $abc$36039$n3933
.sym 20780 picorv32.cpuregs_wrdata[26]
.sym 20781 picorv32.cpuregs_wrdata[23]
.sym 20782 picorv32.cpuregs_wrdata[30]
.sym 20783 picorv32.cpuregs_wrdata[29]
.sym 20784 $abc$36039$n5783
.sym 20785 $abc$36039$n3664_1
.sym 20786 $abc$36039$n4776
.sym 20789 picorv32.cpu_state[4]
.sym 20790 picorv32.cpuregs_wrdata[22]
.sym 20791 basesoc_picorv327[23]
.sym 20792 $abc$36039$n3660_1
.sym 20793 basesoc_picorv327[23]
.sym 20794 $abc$36039$n3570
.sym 20795 $abc$36039$n4224
.sym 20796 picorv32.cpuregs_rs1[31]
.sym 20797 picorv32.irq_state[0]
.sym 20798 $abc$36039$n3648_1
.sym 20799 $abc$36039$n4357
.sym 20800 $abc$36039$n5785
.sym 20801 $abc$36039$n4879
.sym 20802 $abc$36039$n3646_1
.sym 20803 $abc$36039$n3400
.sym 20804 picorv32.cpuregs_rs1[11]
.sym 20805 picorv32.is_lui_auipc_jal
.sym 20806 picorv32.irq_mask[1]
.sym 20807 basesoc_picorv327[1]
.sym 20808 picorv32.cpuregs_rs1[30]
.sym 20809 $abc$36039$n4876
.sym 20810 $abc$36039$n5494
.sym 20811 $abc$36039$n5776
.sym 20812 $abc$36039$n5106
.sym 20818 $abc$36039$n5776
.sym 20820 $abc$36039$n4876
.sym 20821 $abc$36039$n3570
.sym 20823 picorv32.cpuregs_wrdata[24]
.sym 20825 $abc$36039$n3924
.sym 20828 picorv32.cpuregs_wrdata[20]
.sym 20829 $abc$36039$n4977
.sym 20835 $abc$36039$n3974
.sym 20837 $abc$36039$n3605
.sym 20840 $abc$36039$n5718
.sym 20842 $abc$36039$n3927
.sym 20844 $abc$36039$n5777
.sym 20846 picorv32.cpuregs_wrdata[23]
.sym 20847 $abc$36039$n3899
.sym 20848 picorv32.cpuregs_wrdata[29]
.sym 20849 $abc$36039$n3923
.sym 20852 picorv32.cpuregs_wrdata[29]
.sym 20859 picorv32.cpuregs_wrdata[24]
.sym 20866 picorv32.cpuregs_wrdata[20]
.sym 20869 picorv32.cpuregs_wrdata[23]
.sym 20875 $abc$36039$n4977
.sym 20876 $abc$36039$n3570
.sym 20877 $abc$36039$n4876
.sym 20878 $abc$36039$n3927
.sym 20881 $abc$36039$n3924
.sym 20882 $abc$36039$n3899
.sym 20883 $abc$36039$n3605
.sym 20884 $abc$36039$n3923
.sym 20887 $abc$36039$n4876
.sym 20888 $abc$36039$n5777
.sym 20889 $abc$36039$n5776
.sym 20890 $abc$36039$n3570
.sym 20893 $abc$36039$n3570
.sym 20894 $abc$36039$n5718
.sym 20895 $abc$36039$n3974
.sym 20896 $abc$36039$n4876
.sym 20898 clk12_$glb_clk
.sym 20900 $abc$36039$n3936
.sym 20901 picorv32.cpuregs_rs1[16]
.sym 20902 picorv32.cpuregs_rs1[25]
.sym 20903 $abc$36039$n3658_1
.sym 20904 picorv32.cpuregs_rs1[26]
.sym 20905 $abc$36039$n3957
.sym 20906 picorv32.cpuregs_rs1[27]
.sym 20907 picorv32.cpuregs_rs1[21]
.sym 20909 $abc$36039$n3941_1
.sym 20913 $abc$36039$n5488
.sym 20914 $abc$36039$n3970
.sym 20915 picorv32.is_lui_auipc_jal
.sym 20916 $abc$36039$n3974
.sym 20917 picorv32.cpuregs_wrdata[16]
.sym 20918 basesoc_picorv327[17]
.sym 20924 basesoc_picorv327[3]
.sym 20925 picorv32.latched_compr
.sym 20926 picorv32.reg_next_pc[2]
.sym 20927 array_muxed0[12]
.sym 20929 picorv32.cpuregs_rs1[29]
.sym 20931 $abc$36039$n3570
.sym 20932 basesoc_picorv327[26]
.sym 20933 $abc$36039$n3899
.sym 20934 picorv32.cpuregs_rs1[22]
.sym 20935 $abc$36039$n3570
.sym 20942 $abc$36039$n3570
.sym 20943 $abc$36039$n5009
.sym 20944 $abc$36039$n5107
.sym 20945 $abc$36039$n5781
.sym 20946 picorv32.cpuregs_wrdata[30]
.sym 20947 $abc$36039$n3570
.sym 20948 $abc$36039$n5780
.sym 20951 $abc$36039$n3926_1
.sym 20952 $abc$36039$n2900_1
.sym 20954 $abc$36039$n2974
.sym 20955 basesoc_picorv327[2]
.sym 20956 $abc$36039$n3924
.sym 20959 basesoc_picorv327[0]
.sym 20963 $abc$36039$n3400
.sym 20964 picorv32.cpuregs_wrdata[18]
.sym 20966 $abc$36039$n3982_1
.sym 20967 $abc$36039$n4357
.sym 20968 $abc$36039$n3933_1
.sym 20969 $abc$36039$n4876
.sym 20971 $abc$36039$n3980_1
.sym 20972 $abc$36039$n5106
.sym 20974 $abc$36039$n3933_1
.sym 20975 basesoc_picorv327[2]
.sym 20976 $abc$36039$n2974
.sym 20977 $abc$36039$n3926_1
.sym 20980 $abc$36039$n4876
.sym 20981 $abc$36039$n3924
.sym 20982 $abc$36039$n3570
.sym 20983 $abc$36039$n5009
.sym 20989 picorv32.cpuregs_wrdata[18]
.sym 20993 $abc$36039$n2900_1
.sym 20995 basesoc_picorv327[0]
.sym 20998 $abc$36039$n3982_1
.sym 20999 $abc$36039$n4357
.sym 21000 $abc$36039$n3400
.sym 21001 $abc$36039$n3980_1
.sym 21004 $abc$36039$n5107
.sym 21005 $abc$36039$n5106
.sym 21006 $abc$36039$n4876
.sym 21007 $abc$36039$n3570
.sym 21010 $abc$36039$n3570
.sym 21011 $abc$36039$n4876
.sym 21012 $abc$36039$n5781
.sym 21013 $abc$36039$n5780
.sym 21016 picorv32.cpuregs_wrdata[30]
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$36039$n3779
.sym 21024 $abc$36039$n4068_1
.sym 21025 $abc$36039$n3952
.sym 21026 $abc$36039$n3997
.sym 21027 picorv32.decoded_imm_uj[30]
.sym 21028 $abc$36039$n4070_1
.sym 21029 $abc$36039$n4069_1
.sym 21030 $abc$36039$n4116
.sym 21031 picorv32.decoded_imm[2]
.sym 21034 $abc$36039$n2939
.sym 21035 $abc$36039$n5835
.sym 21036 picorv32.cpu_state[3]
.sym 21037 $abc$36039$n5009
.sym 21038 picorv32.cpuregs_rs1[28]
.sym 21039 $abc$36039$n3926_1
.sym 21041 $abc$36039$n4876
.sym 21042 $abc$36039$n3926_1
.sym 21044 picorv32.cpu_state[3]
.sym 21045 picorv32.cpuregs_wrdata[25]
.sym 21046 picorv32.cpuregs_rs1[25]
.sym 21047 $abc$36039$n232
.sym 21049 $abc$36039$n2974
.sym 21050 picorv32.cpuregs_rs1[20]
.sym 21051 picorv32.cpuregs_rs1[26]
.sym 21052 basesoc_picorv327[27]
.sym 21053 $abc$36039$n3708
.sym 21054 $abc$36039$n3845
.sym 21055 picorv32.cpuregs_rs1[19]
.sym 21056 picorv32.cpu_state[0]
.sym 21057 $abc$36039$n3605
.sym 21058 $abc$36039$n3064
.sym 21064 basesoc_picorv327[5]
.sym 21065 $abc$36039$n2900_1
.sym 21066 $abc$36039$n3954_1
.sym 21067 $abc$36039$n4003
.sym 21070 basesoc_picorv327[12]
.sym 21071 $abc$36039$n3938_1
.sym 21074 picorv32.cpuregs_rs1[11]
.sym 21075 picorv32.cpu_state[2]
.sym 21077 picorv32.is_lui_auipc_jal
.sym 21078 basesoc_picorv327[10]
.sym 21079 $abc$36039$n3926_1
.sym 21080 $abc$36039$n4002
.sym 21082 $abc$36039$n3064
.sym 21083 picorv32.cpu_state[2]
.sym 21084 basesoc_picorv327[3]
.sym 21085 $abc$36039$n2974
.sym 21087 $PACKER_GND_NET
.sym 21088 picorv32.cpuregs_rs1[2]
.sym 21090 $abc$36039$n2950
.sym 21091 picorv32.cpu_state[4]
.sym 21094 $abc$36039$n3926_1
.sym 21097 basesoc_picorv327[12]
.sym 21098 $abc$36039$n2974
.sym 21099 $abc$36039$n3926_1
.sym 21100 $abc$36039$n4003
.sym 21103 picorv32.cpu_state[2]
.sym 21104 picorv32.is_lui_auipc_jal
.sym 21105 picorv32.cpuregs_rs1[11]
.sym 21106 $abc$36039$n4002
.sym 21110 $abc$36039$n2900_1
.sym 21111 basesoc_picorv327[3]
.sym 21115 basesoc_picorv327[10]
.sym 21117 $abc$36039$n2900_1
.sym 21121 basesoc_picorv327[5]
.sym 21122 $abc$36039$n3926_1
.sym 21123 $abc$36039$n3954_1
.sym 21124 $abc$36039$n2974
.sym 21127 $abc$36039$n2950
.sym 21130 picorv32.cpu_state[4]
.sym 21136 $PACKER_GND_NET
.sym 21139 $abc$36039$n3938_1
.sym 21140 picorv32.cpu_state[2]
.sym 21141 picorv32.cpuregs_rs1[2]
.sym 21142 picorv32.is_lui_auipc_jal
.sym 21143 $abc$36039$n3064
.sym 21144 clk12_$glb_clk
.sym 21146 $abc$36039$n2853
.sym 21147 $abc$36039$n3193
.sym 21148 $abc$36039$n4016
.sym 21149 $abc$36039$n4017
.sym 21150 $abc$36039$n4029
.sym 21151 basesoc_picorv32_mem_instr
.sym 21152 $abc$36039$n4119
.sym 21153 $abc$36039$n4030
.sym 21156 basesoc_dat_w[7]
.sym 21158 picorv32.irq_state[1]
.sym 21159 $abc$36039$n2900_1
.sym 21160 $abc$36039$n2974
.sym 21161 $abc$36039$n3997
.sym 21162 $abc$36039$n5780
.sym 21163 $abc$36039$n3477
.sym 21164 picorv32.latched_rd[3]
.sym 21165 basesoc_picorv327[9]
.sym 21166 basesoc_picorv327[12]
.sym 21167 $abc$36039$n3926_1
.sym 21168 $abc$36039$n3400
.sym 21169 picorv32.latched_rd[1]
.sym 21173 basesoc_timer0_eventmanager_pending_w
.sym 21175 picorv32.mem_do_wdata
.sym 21176 $abc$36039$n2954
.sym 21177 $abc$36039$n2974
.sym 21187 $abc$36039$n4090_1
.sym 21188 grant
.sym 21189 basesoc_picorv327[25]
.sym 21190 picorv32.cpuregs_rs1[24]
.sym 21191 $abc$36039$n4104
.sym 21192 $abc$36039$n2974
.sym 21193 picorv32.is_lui_auipc_jal
.sym 21195 $abc$36039$n4076_1
.sym 21196 picorv32.cpu_state[2]
.sym 21197 basesoc_picorv327[21]
.sym 21198 basesoc_picorv327[23]
.sym 21199 picorv32.is_lui_auipc_jal
.sym 21200 $abc$36039$n4105
.sym 21203 basesoc_picorv32_mem_valid
.sym 21206 picorv32.cpuregs_rs1[22]
.sym 21207 $abc$36039$n2900_1
.sym 21208 $abc$36039$n3926_1
.sym 21211 picorv32.cpuregs_rs1[26]
.sym 21212 basesoc_picorv327[27]
.sym 21214 $abc$36039$n4077_1
.sym 21215 picorv32.cpu_state[2]
.sym 21216 basesoc_picorv32_mem_instr
.sym 21220 basesoc_picorv327[23]
.sym 21221 $abc$36039$n2974
.sym 21222 $abc$36039$n4077_1
.sym 21223 $abc$36039$n3926_1
.sym 21226 grant
.sym 21227 basesoc_picorv32_mem_valid
.sym 21229 basesoc_picorv32_mem_instr
.sym 21232 picorv32.is_lui_auipc_jal
.sym 21233 picorv32.cpuregs_rs1[26]
.sym 21234 $abc$36039$n4104
.sym 21235 picorv32.cpu_state[2]
.sym 21240 basesoc_picorv327[21]
.sym 21241 $abc$36039$n2900_1
.sym 21244 $abc$36039$n4105
.sym 21245 $abc$36039$n2974
.sym 21246 basesoc_picorv327[27]
.sym 21247 $abc$36039$n3926_1
.sym 21251 basesoc_picorv327[25]
.sym 21253 $abc$36039$n2900_1
.sym 21256 picorv32.is_lui_auipc_jal
.sym 21257 $abc$36039$n4076_1
.sym 21258 picorv32.cpu_state[2]
.sym 21259 picorv32.cpuregs_rs1[22]
.sym 21262 picorv32.is_lui_auipc_jal
.sym 21263 $abc$36039$n4090_1
.sym 21264 picorv32.cpuregs_rs1[24]
.sym 21265 picorv32.cpu_state[2]
.sym 21267 clk12_$glb_clk
.sym 21268 sys_rst_$glb_sr
.sym 21269 basesoc_picorv32_mem_valid
.sym 21270 $abc$36039$n3194
.sym 21271 $abc$36039$n4028
.sym 21273 $abc$36039$n4061
.sym 21274 $abc$36039$n4063
.sym 21275 $abc$36039$n3032
.sym 21276 $abc$36039$n4062
.sym 21278 $abc$36039$n2950
.sym 21281 basesoc_picorv327[5]
.sym 21282 picorv32.cpu_state[2]
.sym 21283 sys_rst
.sym 21284 basesoc_picorv327[23]
.sym 21285 basesoc_picorv327[21]
.sym 21286 basesoc_picorv327[5]
.sym 21287 $abc$36039$n4103_1
.sym 21288 $abc$36039$n2853
.sym 21292 $abc$36039$n4016
.sym 21293 $abc$36039$n2900_1
.sym 21295 picorv32.mem_do_rdata
.sym 21296 picorv32.cpu_state[2]
.sym 21297 picorv32.mem_state[0]
.sym 21298 picorv32.irq_mask[1]
.sym 21299 basesoc_picorv327[21]
.sym 21301 picorv32.cpu_state[2]
.sym 21302 $abc$36039$n2900_1
.sym 21310 picorv32.cpu_state[0]
.sym 21312 picorv32.cpu_state[2]
.sym 21322 picorv32.irq_mask[1]
.sym 21323 $abc$36039$n2948
.sym 21328 picorv32.irq_pending[1]
.sym 21334 $abc$36039$n3196
.sym 21336 picorv32.irq_pending[1]
.sym 21337 $abc$36039$n3119
.sym 21340 picorv32.irq_state[1]
.sym 21343 picorv32.irq_pending[1]
.sym 21344 picorv32.irq_state[1]
.sym 21345 picorv32.cpu_state[0]
.sym 21346 picorv32.irq_mask[1]
.sym 21355 picorv32.cpu_state[2]
.sym 21356 $abc$36039$n3196
.sym 21357 $abc$36039$n2948
.sym 21358 picorv32.irq_pending[1]
.sym 21389 $abc$36039$n3119
.sym 21390 clk12_$glb_clk
.sym 21391 $abc$36039$n232_$glb_sr
.sym 21392 $abc$36039$n3187
.sym 21394 $abc$36039$n3021
.sym 21395 basesoc_uart_phy_storage[28]
.sym 21397 $abc$36039$n2960
.sym 21398 basesoc_uart_phy_storage[27]
.sym 21399 $abc$36039$n2961
.sym 21400 $abc$36039$n3378
.sym 21403 $abc$36039$n3378
.sym 21404 picorv32.cpu_state[0]
.sym 21405 picorv32.latched_rd[1]
.sym 21407 basesoc_picorv327[19]
.sym 21412 picorv32.cpu_state[0]
.sym 21413 picorv32.is_lui_auipc_jal
.sym 21415 $abc$36039$n4028
.sym 21416 picorv32.mem_do_rinst
.sym 21417 basesoc_dat_w[1]
.sym 21419 picorv32.mem_state[1]
.sym 21423 picorv32.mem_do_rinst
.sym 21425 $abc$36039$n3062
.sym 21433 picorv32.cpu_state[1]
.sym 21444 basesoc_picorv32_trap
.sym 21453 $abc$36039$n232
.sym 21485 picorv32.cpu_state[1]
.sym 21497 basesoc_picorv32_trap
.sym 21499 $abc$36039$n232
.sym 21513 clk12_$glb_clk
.sym 21514 $abc$36039$n232_$glb_sr
.sym 21515 $abc$36039$n3119
.sym 21517 $abc$36039$n3073_1
.sym 21518 $abc$36039$n3188_1
.sym 21519 $abc$36039$n3191_1
.sym 21520 $abc$36039$n3189_1
.sym 21521 $abc$36039$n3186_1
.sym 21522 picorv32.irq_active
.sym 21523 picorv32.decoded_rd[5]
.sym 21524 $abc$36039$n2960
.sym 21527 basesoc_dat_w[4]
.sym 21528 basesoc_uart_phy_storage[27]
.sym 21529 $abc$36039$n3023
.sym 21533 basesoc_we
.sym 21536 $abc$36039$n2754
.sym 21538 $abc$36039$n3021
.sym 21539 $abc$36039$n232
.sym 21540 basesoc_timer0_eventmanager_storage
.sym 21548 picorv32.cpu_state[0]
.sym 21563 picorv32.mem_state[1]
.sym 21574 picorv32.mem_state[0]
.sym 21575 $abc$36039$n3188_1
.sym 21576 $abc$36039$n3021
.sym 21583 $abc$36039$n3025
.sym 21584 $abc$36039$n3191_1
.sym 21585 $abc$36039$n3189_1
.sym 21586 $abc$36039$n3186_1
.sym 21587 $abc$36039$n2954
.sym 21601 picorv32.mem_state[0]
.sym 21602 $abc$36039$n3186_1
.sym 21603 $abc$36039$n2954
.sym 21604 picorv32.mem_state[1]
.sym 21631 $abc$36039$n3191_1
.sym 21632 $abc$36039$n2954
.sym 21633 $abc$36039$n3188_1
.sym 21634 $abc$36039$n3189_1
.sym 21635 $abc$36039$n3025
.sym 21636 clk12_$glb_clk
.sym 21637 $abc$36039$n3021
.sym 21638 basesoc_uart_phy_rx_bitcount[3]
.sym 21639 basesoc_uart_phy_rx_bitcount[2]
.sym 21640 $abc$36039$n2818
.sym 21641 $abc$36039$n3246_1
.sym 21642 basesoc_uart_phy_rx_bitcount[0]
.sym 21643 $abc$36039$n6208
.sym 21644 $abc$36039$n2816
.sym 21645 $abc$36039$n3243
.sym 21650 basesoc_dat_w[7]
.sym 21655 picorv32.irq_active
.sym 21658 picorv32.irq_state[1]
.sym 21665 basesoc_timer0_eventmanager_pending_w
.sym 21673 $abc$36039$n2954
.sym 21680 basesoc_uart_phy_rx_busy
.sym 21684 eventmanager_status_w[0]
.sym 21685 user_btn0
.sym 21687 sys_rst
.sym 21690 $abc$36039$n2816
.sym 21692 basesoc_uart_phy_rx_bitcount[1]
.sym 21703 basesoc_uart_phy_rx_bitcount[3]
.sym 21704 basesoc_uart_phy_rx_bitcount[2]
.sym 21707 basesoc_uart_phy_rx_bitcount[0]
.sym 21708 waittimer0_count[0]
.sym 21711 $nextpnr_ICESTORM_LC_18$O
.sym 21713 basesoc_uart_phy_rx_bitcount[0]
.sym 21717 $auto$alumacc.cc:474:replace_alu$6038.C[2]
.sym 21719 basesoc_uart_phy_rx_bitcount[1]
.sym 21723 $auto$alumacc.cc:474:replace_alu$6038.C[3]
.sym 21726 basesoc_uart_phy_rx_bitcount[2]
.sym 21727 $auto$alumacc.cc:474:replace_alu$6038.C[2]
.sym 21732 basesoc_uart_phy_rx_bitcount[3]
.sym 21733 $auto$alumacc.cc:474:replace_alu$6038.C[3]
.sym 21743 basesoc_uart_phy_rx_bitcount[1]
.sym 21744 basesoc_uart_phy_rx_busy
.sym 21748 user_btn0
.sym 21749 sys_rst
.sym 21750 waittimer0_count[0]
.sym 21751 eventmanager_status_w[0]
.sym 21758 $abc$36039$n2816
.sym 21759 clk12_$glb_clk
.sym 21760 sys_rst_$glb_sr
.sym 21761 basesoc_timer0_eventmanager_storage
.sym 21773 sys_rst
.sym 21774 basesoc_uart_phy_rx_busy
.sym 21776 $abc$36039$n3246_1
.sym 21778 user_btn0
.sym 21780 sys_rst
.sym 21781 user_btn0
.sym 21791 picorv32.mem_do_rdata
.sym 21807 waittimer0_count[1]
.sym 21824 user_btn0
.sym 21829 $abc$36039$n2939
.sym 21865 waittimer0_count[1]
.sym 21866 user_btn0
.sym 21881 $abc$36039$n2939
.sym 21882 clk12_$glb_clk
.sym 21883 sys_rst_$glb_sr
.sym 21903 basesoc_timer0_eventmanager_storage
.sym 21917 basesoc_dat_w[1]
.sym 21918 basesoc_dat_w[3]
.sym 21919 $abc$36039$n3002
.sym 22020 basesoc_dat_w[2]
.sym 22031 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 22042 $abc$36039$n3002
.sym 22130 csrbankarray_csrbank2_dat0_w[4]
.sym 22154 basesoc_ctrl_reset_reset_r
.sym 22155 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 22159 $abc$36039$n2882
.sym 22161 basesoc_dat_w[1]
.sym 22162 csrbankarray_csrbank2_ctrl0_w[1]
.sym 22163 $abc$36039$n3207
.sym 22182 $abc$36039$n3006
.sym 22187 basesoc_dat_w[1]
.sym 22190 basesoc_dat_w[3]
.sym 22204 basesoc_dat_w[1]
.sym 22229 basesoc_dat_w[3]
.sym 22250 $abc$36039$n3006
.sym 22251 clk12_$glb_clk
.sym 22252 sys_rst_$glb_sr
.sym 22255 csrbankarray_csrbank2_dat0_re
.sym 22258 $abc$36039$n3002
.sym 22260 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 22270 $abc$36039$n3006
.sym 22284 basesoc_dat_w[4]
.sym 22285 basesoc_we
.sym 22294 csrbankarray_csrbank2_ctrl0_w[1]
.sym 22296 basesoc_adr[1]
.sym 22297 csrbankarray_csrbank2_dat0_w[1]
.sym 22298 csrbankarray_csrbank2_ctrl0_w[3]
.sym 22299 csrbankarray_csrbank2_dat0_w[0]
.sym 22300 sys_rst
.sym 22301 csrbankarray_csrbank2_ctrl0_w[2]
.sym 22302 basesoc_adr[0]
.sym 22303 $abc$36039$n4921_1
.sym 22304 basesoc_adr[1]
.sym 22305 $abc$36039$n4919
.sym 22306 basesoc_we
.sym 22307 csrbankarray_csrbank2_dat0_w[3]
.sym 22309 csrbankarray_csrbank2_dat0_w[2]
.sym 22313 csrbankarray_csrbank2_addr0_w[2]
.sym 22318 $abc$36039$n3378
.sym 22319 $abc$36039$n2882
.sym 22321 $abc$36039$n4923_1
.sym 22322 csrbankarray_csrbank2_addr0_w[1]
.sym 22323 $abc$36039$n3207
.sym 22324 csrbankarray_csrbank2_addr0_w[3]
.sym 22325 $abc$36039$n4925
.sym 22327 $abc$36039$n3207
.sym 22328 $abc$36039$n3378
.sym 22329 $abc$36039$n4923_1
.sym 22330 csrbankarray_csrbank2_addr0_w[2]
.sym 22333 csrbankarray_csrbank2_addr0_w[1]
.sym 22334 csrbankarray_csrbank2_ctrl0_w[1]
.sym 22335 basesoc_adr[0]
.sym 22336 basesoc_adr[1]
.sym 22339 sys_rst
.sym 22340 $abc$36039$n3378
.sym 22341 $abc$36039$n3207
.sym 22342 basesoc_we
.sym 22345 basesoc_adr[0]
.sym 22346 csrbankarray_csrbank2_dat0_w[2]
.sym 22347 csrbankarray_csrbank2_ctrl0_w[2]
.sym 22348 basesoc_adr[1]
.sym 22351 $abc$36039$n4921_1
.sym 22352 csrbankarray_csrbank2_dat0_w[1]
.sym 22353 $abc$36039$n2882
.sym 22354 $abc$36039$n3378
.sym 22357 csrbankarray_csrbank2_addr0_w[3]
.sym 22358 $abc$36039$n3207
.sym 22359 $abc$36039$n3378
.sym 22360 $abc$36039$n4925
.sym 22363 $abc$36039$n4919
.sym 22364 $abc$36039$n3378
.sym 22365 $abc$36039$n2882
.sym 22366 csrbankarray_csrbank2_dat0_w[0]
.sym 22369 basesoc_adr[1]
.sym 22370 csrbankarray_csrbank2_dat0_w[3]
.sym 22371 basesoc_adr[0]
.sym 22372 csrbankarray_csrbank2_ctrl0_w[3]
.sym 22374 clk12_$glb_clk
.sym 22375 sys_rst_$glb_sr
.sym 22384 basesoc_adr[0]
.sym 22393 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 22394 $abc$36039$n3004
.sym 22398 $abc$36039$n2882
.sym 22405 basesoc_dat_w[1]
.sym 22406 $abc$36039$n3002
.sym 22410 basesoc_dat_w[3]
.sym 22426 basesoc_ctrl_reset_reset_r
.sym 22431 basesoc_dat_w[1]
.sym 22432 basesoc_dat_w[2]
.sym 22436 basesoc_dat_w[3]
.sym 22443 basesoc_dat_w[7]
.sym 22444 $abc$36039$n3002
.sym 22453 basesoc_dat_w[3]
.sym 22456 basesoc_dat_w[7]
.sym 22468 basesoc_dat_w[1]
.sym 22481 basesoc_ctrl_reset_reset_r
.sym 22493 basesoc_dat_w[2]
.sym 22496 $abc$36039$n3002
.sym 22497 clk12_$glb_clk
.sym 22498 sys_rst_$glb_sr
.sym 22511 csrbankarray_csrbank2_dat0_w[3]
.sym 22515 csrbankarray_csrbank2_dat0_w[7]
.sym 22519 clk12
.sym 22530 $abc$36039$n3002
.sym 22558 $abc$36039$n3004
.sym 22565 basesoc_dat_w[1]
.sym 22570 basesoc_dat_w[3]
.sym 22593 basesoc_dat_w[3]
.sym 22609 basesoc_dat_w[1]
.sym 22619 $abc$36039$n3004
.sym 22620 clk12_$glb_clk
.sym 22621 sys_rst_$glb_sr
.sym 22745 basesoc_uart_tx_fifo_wrport_we
.sym 22754 sys_rst
.sym 22860 $abc$36039$n7142
.sym 22865 slave_sel_r[2]
.sym 22866 $abc$36039$n3048_1
.sym 22867 $abc$36039$n2985
.sym 22870 array_muxed0[14]
.sym 22872 $abc$36039$n3002_1
.sym 22873 $abc$36039$n3855_1
.sym 22916 spiflash_counter[0]
.sym 23022 array_muxed1[15]
.sym 23023 $abc$36039$n3454_1
.sym 23024 $abc$36039$n3852
.sym 23025 array_muxed1[7]
.sym 23029 array_muxed0[14]
.sym 23031 $abc$36039$n3448
.sym 23040 $abc$36039$n3842
.sym 23050 $abc$36039$n3364
.sym 23053 spiflash_counter[0]
.sym 23058 $abc$36039$n5884
.sym 23060 $PACKER_VCC_NET
.sym 23062 $abc$36039$n3366_1
.sym 23068 $abc$36039$n2997
.sym 23072 $abc$36039$n3376
.sym 23080 sys_rst
.sym 23084 $PACKER_VCC_NET
.sym 23086 spiflash_counter[0]
.sym 23096 $abc$36039$n3366_1
.sym 23097 $abc$36039$n3364
.sym 23098 sys_rst
.sym 23102 $abc$36039$n3364
.sym 23103 $abc$36039$n5884
.sym 23104 $abc$36039$n3376
.sym 23129 $abc$36039$n2997
.sym 23130 clk12_$glb_clk
.sym 23131 sys_rst_$glb_sr
.sym 23145 array_muxed0[8]
.sym 23147 array_muxed1[14]
.sym 23150 $abc$36039$n2997
.sym 23151 array_muxed1[1]
.sym 23152 $abc$36039$n2984
.sym 23154 $abc$36039$n3363
.sym 23155 array_muxed1[9]
.sym 23157 array_muxed0[11]
.sym 23158 $abc$36039$n186
.sym 23164 $abc$36039$n2980
.sym 23175 $abc$36039$n2980
.sym 23177 $abc$36039$n3363
.sym 23180 $abc$36039$n57
.sym 23207 $abc$36039$n57
.sym 23208 $abc$36039$n3363
.sym 23236 $abc$36039$n57
.sym 23252 $abc$36039$n2980
.sym 23253 clk12_$glb_clk
.sym 23267 $abc$36039$n4567
.sym 23268 $abc$36039$n4564_1
.sym 23269 $abc$36039$n5459_1
.sym 23270 array_muxed0[13]
.sym 23271 $abc$36039$n3845
.sym 23272 array_muxed0[2]
.sym 23275 $abc$36039$n4562_1
.sym 23283 array_muxed0[11]
.sym 23285 array_muxed0[6]
.sym 23287 basesoc_dat_w[3]
.sym 23289 basesoc_dat_w[6]
.sym 23297 sys_rst
.sym 23298 $abc$36039$n2858
.sym 23308 basesoc_uart_tx_fifo_produce[1]
.sym 23314 basesoc_uart_tx_fifo_produce[2]
.sym 23318 basesoc_uart_tx_fifo_produce[0]
.sym 23319 $PACKER_VCC_NET
.sym 23323 basesoc_uart_tx_fifo_produce[3]
.sym 23326 basesoc_uart_tx_fifo_wrport_we
.sym 23328 $nextpnr_ICESTORM_LC_17$O
.sym 23331 basesoc_uart_tx_fifo_produce[0]
.sym 23334 $auto$alumacc.cc:474:replace_alu$6032.C[2]
.sym 23337 basesoc_uart_tx_fifo_produce[1]
.sym 23340 $auto$alumacc.cc:474:replace_alu$6032.C[3]
.sym 23343 basesoc_uart_tx_fifo_produce[2]
.sym 23344 $auto$alumacc.cc:474:replace_alu$6032.C[2]
.sym 23348 basesoc_uart_tx_fifo_produce[3]
.sym 23350 $auto$alumacc.cc:474:replace_alu$6032.C[3]
.sym 23354 sys_rst
.sym 23356 basesoc_uart_tx_fifo_wrport_we
.sym 23367 basesoc_uart_tx_fifo_produce[0]
.sym 23368 $PACKER_VCC_NET
.sym 23373 basesoc_uart_tx_fifo_wrport_we
.sym 23375 $abc$36039$n2858
.sym 23376 clk12_$glb_clk
.sym 23377 sys_rst_$glb_sr
.sym 23378 basesoc_uart_phy_sink_payload_data[7]
.sym 23379 basesoc_uart_phy_sink_payload_data[6]
.sym 23380 basesoc_uart_phy_sink_payload_data[5]
.sym 23381 basesoc_uart_phy_sink_payload_data[4]
.sym 23382 basesoc_uart_phy_sink_payload_data[3]
.sym 23383 basesoc_uart_phy_sink_payload_data[2]
.sym 23384 basesoc_uart_phy_sink_payload_data[1]
.sym 23385 basesoc_uart_phy_sink_payload_data[0]
.sym 23390 $abc$36039$n2863
.sym 23391 sys_rst
.sym 23392 $abc$36039$n2954
.sym 23393 $abc$36039$n2863
.sym 23394 $abc$36039$n2858
.sym 23395 $abc$36039$n2853
.sym 23397 picorv32.mem_wordsize[0]
.sym 23398 $abc$36039$n3557
.sym 23399 basesoc_uart_tx_fifo_consume[2]
.sym 23401 basesoc_uart_tx_fifo_consume[3]
.sym 23403 $abc$36039$n3416
.sym 23404 picorv32.cpu_state[3]
.sym 23405 $PACKER_VCC_NET
.sym 23407 $PACKER_VCC_NET
.sym 23408 picorv32.irq_pending[6]
.sym 23409 picorv32.cpu_state[3]
.sym 23410 $abc$36039$n2859
.sym 23411 $PACKER_VCC_NET
.sym 23412 basesoc_picorv327[6]
.sym 23413 $abc$36039$n7133
.sym 23421 $abc$36039$n2859
.sym 23423 basesoc_uart_tx_fifo_produce[1]
.sym 23433 basesoc_uart_tx_fifo_produce[0]
.sym 23437 sys_rst
.sym 23448 basesoc_uart_tx_fifo_wrport_we
.sym 23452 basesoc_uart_tx_fifo_wrport_we
.sym 23454 sys_rst
.sym 23455 basesoc_uart_tx_fifo_produce[0]
.sym 23478 basesoc_uart_tx_fifo_produce[1]
.sym 23498 $abc$36039$n2859
.sym 23499 clk12_$glb_clk
.sym 23500 sys_rst_$glb_sr
.sym 23512 basesoc_picorv327[23]
.sym 23513 basesoc_dat_w[1]
.sym 23515 picorv32.is_lui_auipc_jal
.sym 23516 basesoc_uart_phy_sink_payload_data[4]
.sym 23517 basesoc_ctrl_reset_reset_r
.sym 23518 picorv32.is_lui_auipc_jal
.sym 23519 basesoc_dat_w[2]
.sym 23520 basesoc_uart_phy_sink_payload_data[7]
.sym 23522 basesoc_uart_phy_sink_payload_data[6]
.sym 23523 array_muxed0[12]
.sym 23524 basesoc_uart_phy_sink_payload_data[5]
.sym 23527 picorv32.cpuregs_wrdata[8]
.sym 23529 basesoc_uart_phy_sink_payload_data[3]
.sym 23530 $abc$36039$n4194
.sym 23531 basesoc_uart_phy_sink_payload_data[2]
.sym 23532 picorv32.reg_out[7]
.sym 23533 $abc$36039$n5455_1
.sym 23543 $abc$36039$n4615_1
.sym 23544 $abc$36039$n3042
.sym 23545 picorv32.decoded_imm[1]
.sym 23546 $abc$36039$n3899_1
.sym 23547 picorv32.cpu_state[0]
.sym 23548 picorv32.cpu_state[4]
.sym 23549 $abc$36039$n3845
.sym 23550 picorv32.reg_out[8]
.sym 23552 picorv32.reg_next_pc[23]
.sym 23553 $abc$36039$n4574_1
.sym 23555 picorv32.irq_mask[6]
.sym 23556 $abc$36039$n4616_1
.sym 23557 $abc$36039$n3869_1
.sym 23558 picorv32.cpuregs_rs1[6]
.sym 23559 picorv32.reg_out[23]
.sym 23560 $abc$36039$n3713
.sym 23561 $abc$36039$n4575
.sym 23562 $abc$36039$n4584_1
.sym 23563 $abc$36039$n3416
.sym 23564 picorv32.cpu_state[3]
.sym 23565 basesoc_picorv327[23]
.sym 23566 picorv32.reg_next_pc[8]
.sym 23568 picorv32.irq_pending[6]
.sym 23569 basesoc_picorv327[8]
.sym 23572 basesoc_picorv327[6]
.sym 23573 $abc$36039$n7133
.sym 23575 picorv32.cpu_state[3]
.sym 23576 $abc$36039$n4575
.sym 23577 $abc$36039$n4574_1
.sym 23578 picorv32.decoded_imm[1]
.sym 23581 basesoc_picorv327[6]
.sym 23582 picorv32.cpu_state[4]
.sym 23583 $abc$36039$n3416
.sym 23584 picorv32.irq_mask[6]
.sym 23588 basesoc_picorv327[23]
.sym 23589 $abc$36039$n3899_1
.sym 23590 $abc$36039$n3845
.sym 23593 $abc$36039$n3845
.sym 23594 basesoc_picorv327[8]
.sym 23596 $abc$36039$n3869_1
.sym 23599 $abc$36039$n3713
.sym 23600 picorv32.reg_out[23]
.sym 23602 picorv32.reg_next_pc[23]
.sym 23605 $abc$36039$n4615_1
.sym 23606 $abc$36039$n4584_1
.sym 23607 $abc$36039$n4616_1
.sym 23608 picorv32.cpuregs_rs1[6]
.sym 23611 picorv32.cpu_state[3]
.sym 23612 picorv32.irq_pending[6]
.sym 23613 $abc$36039$n7133
.sym 23614 picorv32.cpu_state[0]
.sym 23617 picorv32.reg_next_pc[8]
.sym 23619 picorv32.reg_out[8]
.sym 23620 $abc$36039$n3713
.sym 23621 $abc$36039$n3042
.sym 23622 clk12_$glb_clk
.sym 23633 array_muxed0[3]
.sym 23635 $abc$36039$n2853
.sym 23636 array_muxed0[3]
.sym 23638 $abc$36039$n4614
.sym 23639 picorv32.decoded_imm[1]
.sym 23640 picorv32.reg_next_pc[23]
.sym 23641 $abc$36039$n3187
.sym 23642 array_muxed0[21]
.sym 23644 array_muxed0[6]
.sym 23647 picorv32.cpuregs_rs1[4]
.sym 23649 array_muxed0[11]
.sym 23651 picorv32.mem_rdata_latched[31]
.sym 23653 picorv32.is_lui_auipc_jal
.sym 23655 basesoc_picorv327[8]
.sym 23658 picorv32.irq_state[1]
.sym 23665 picorv32.cpu_state[0]
.sym 23666 $abc$36039$n4625
.sym 23667 picorv32.irq_pending[7]
.sym 23668 $abc$36039$n4619
.sym 23669 picorv32.irq_mask[7]
.sym 23670 $abc$36039$n4678_1
.sym 23671 $abc$36039$n4584_1
.sym 23672 picorv32.cpu_state[4]
.sym 23673 picorv32.cpu_state[0]
.sym 23676 $abc$36039$n4677_1
.sym 23677 basesoc_picorv327[15]
.sym 23678 picorv32.irq_mask[15]
.sym 23679 picorv32.cpu_state[3]
.sym 23680 picorv32.cpuregs_rs1[7]
.sym 23683 picorv32.irq_pending[6]
.sym 23684 picorv32.irq_state[1]
.sym 23687 picorv32.irq_pending[15]
.sym 23688 $abc$36039$n4624
.sym 23689 picorv32.irq_pending[7]
.sym 23691 $abc$36039$n7142
.sym 23692 $abc$36039$n3416
.sym 23693 $abc$36039$n4618
.sym 23694 picorv32.irq_mask[6]
.sym 23695 picorv32.cpuregs_rs1[15]
.sym 23698 picorv32.irq_mask[7]
.sym 23699 picorv32.irq_state[1]
.sym 23701 picorv32.irq_pending[7]
.sym 23704 picorv32.cpu_state[0]
.sym 23705 picorv32.irq_pending[7]
.sym 23706 $abc$36039$n4618
.sym 23710 $abc$36039$n4677_1
.sym 23711 $abc$36039$n4678_1
.sym 23712 $abc$36039$n4584_1
.sym 23713 picorv32.cpuregs_rs1[15]
.sym 23716 picorv32.cpu_state[4]
.sym 23717 picorv32.irq_mask[15]
.sym 23718 basesoc_picorv327[15]
.sym 23719 $abc$36039$n3416
.sym 23722 $abc$36039$n4584_1
.sym 23723 $abc$36039$n4619
.sym 23724 picorv32.cpuregs_rs1[7]
.sym 23725 $abc$36039$n4624
.sym 23728 picorv32.cpu_state[3]
.sym 23729 picorv32.cpu_state[0]
.sym 23730 $abc$36039$n7142
.sym 23731 picorv32.irq_pending[15]
.sym 23734 picorv32.irq_mask[6]
.sym 23736 picorv32.irq_pending[6]
.sym 23737 picorv32.irq_state[1]
.sym 23741 $abc$36039$n3416
.sym 23742 $abc$36039$n4625
.sym 23743 picorv32.irq_mask[7]
.sym 23745 clk12_$glb_clk
.sym 23755 picorv32.reg_out[24]
.sym 23756 $abc$36039$n4625
.sym 23757 picorv32.cpuregs_rs1[15]
.sym 23759 picorv32.cpuregs_wrdata[5]
.sym 23760 $abc$36039$n5476_1
.sym 23761 picorv32.reg_out[21]
.sym 23762 $abc$36039$n3845
.sym 23763 picorv32.cpuregs_wrdata[6]
.sym 23764 $abc$36039$n2950
.sym 23765 $abc$36039$n4676
.sym 23768 picorv32.cpu_state[4]
.sym 23769 picorv32.reg_out[19]
.sym 23770 $abc$36039$n4190_1
.sym 23771 $abc$36039$n3570
.sym 23774 $abc$36039$n3042
.sym 23775 array_muxed0[11]
.sym 23776 picorv32.mem_rdata_latched[31]
.sym 23777 picorv32.reg_next_pc[15]
.sym 23778 $abc$36039$n6703
.sym 23779 $abc$36039$n3910
.sym 23780 $abc$36039$n3982
.sym 23781 picorv32.cpuregs_wrdata[8]
.sym 23782 $abc$36039$n5450
.sym 23789 $abc$36039$n3744
.sym 23790 $abc$36039$n3042
.sym 23791 $abc$36039$n3879_1
.sym 23792 $abc$36039$n2878
.sym 23793 $abc$36039$n231
.sym 23794 picorv32.reg_next_pc[8]
.sym 23797 $abc$36039$n2939_1
.sym 23798 $abc$36039$n4197
.sym 23799 $abc$36039$n4196
.sym 23801 picorv32.reg_next_pc[11]
.sym 23803 picorv32.reg_next_pc[15]
.sym 23804 basesoc_picorv327[13]
.sym 23806 $abc$36039$n5450
.sym 23807 $abc$36039$n4716_1
.sym 23808 $abc$36039$n4584_1
.sym 23810 picorv32.cpuregs_rs1[21]
.sym 23811 basesoc_picorv327[14]
.sym 23812 picorv32.irq_state[0]
.sym 23813 $abc$36039$n2938_1
.sym 23814 $abc$36039$n4715
.sym 23815 $abc$36039$n3845
.sym 23817 $abc$36039$n2940_1
.sym 23818 picorv32.irq_state[1]
.sym 23819 $abc$36039$n3881_1
.sym 23821 $abc$36039$n2938_1
.sym 23822 picorv32.irq_state[1]
.sym 23823 picorv32.reg_next_pc[15]
.sym 23824 picorv32.irq_state[0]
.sym 23829 $abc$36039$n4197
.sym 23830 $abc$36039$n4196
.sym 23833 picorv32.reg_next_pc[8]
.sym 23834 $abc$36039$n3744
.sym 23835 $abc$36039$n2878
.sym 23836 picorv32.irq_state[0]
.sym 23839 $abc$36039$n231
.sym 23840 $abc$36039$n2939_1
.sym 23841 picorv32.irq_state[1]
.sym 23842 $abc$36039$n5450
.sym 23845 picorv32.reg_next_pc[11]
.sym 23846 picorv32.irq_state[1]
.sym 23847 $abc$36039$n2940_1
.sym 23848 picorv32.irq_state[0]
.sym 23851 $abc$36039$n4716_1
.sym 23852 picorv32.cpuregs_rs1[21]
.sym 23853 $abc$36039$n4715
.sym 23854 $abc$36039$n4584_1
.sym 23857 $abc$36039$n3845
.sym 23859 basesoc_picorv327[13]
.sym 23860 $abc$36039$n3879_1
.sym 23864 $abc$36039$n3845
.sym 23865 basesoc_picorv327[14]
.sym 23866 $abc$36039$n3881_1
.sym 23867 $abc$36039$n3042
.sym 23868 clk12_$glb_clk
.sym 23878 picorv32.reg_out[18]
.sym 23881 $abc$36039$n3187
.sym 23882 $abc$36039$n4217
.sym 23883 $abc$36039$n3744
.sym 23884 array_muxed0[1]
.sym 23885 $abc$36039$n3879_1
.sym 23886 $abc$36039$n4774
.sym 23887 $abc$36039$n4218
.sym 23889 $abc$36039$n231
.sym 23890 picorv32.cpuregs_wrdata[4]
.sym 23891 picorv32.irq_pending[20]
.sym 23892 picorv32.latched_stalu
.sym 23893 $abc$36039$n4185
.sym 23894 $abc$36039$n4584_1
.sym 23895 $abc$36039$n5715
.sym 23896 picorv32.cpu_state[3]
.sym 23897 basesoc_picorv327[14]
.sym 23898 picorv32.irq_state[0]
.sym 23900 picorv32.cpuregs_wrdata[14]
.sym 23902 $abc$36039$n4244
.sym 23903 $PACKER_VCC_NET
.sym 23904 picorv32.decoded_imm_uj[22]
.sym 23913 $abc$36039$n3977
.sym 23914 $abc$36039$n4876
.sym 23915 $abc$36039$n4205
.sym 23918 $abc$36039$n3983
.sym 23919 $abc$36039$n5715
.sym 23920 $abc$36039$n3902
.sym 23921 $abc$36039$n3899
.sym 23922 $abc$36039$n3605
.sym 23926 $abc$36039$n3983
.sym 23927 $abc$36039$n3911
.sym 23930 $abc$36039$n5723
.sym 23931 $abc$36039$n3570
.sym 23932 $abc$36039$n3901
.sym 23934 $abc$36039$n4206
.sym 23936 picorv32.mem_rdata_latched[31]
.sym 23937 $abc$36039$n5710
.sym 23939 $abc$36039$n3910
.sym 23940 $abc$36039$n3982
.sym 23942 $abc$36039$n3980
.sym 23944 $abc$36039$n3605
.sym 23945 $abc$36039$n3910
.sym 23946 $abc$36039$n3911
.sym 23947 $abc$36039$n3899
.sym 23951 picorv32.mem_rdata_latched[31]
.sym 23956 $abc$36039$n3605
.sym 23957 $abc$36039$n3983
.sym 23958 $abc$36039$n3982
.sym 23959 $abc$36039$n3899
.sym 23962 $abc$36039$n5710
.sym 23963 $abc$36039$n3977
.sym 23964 $abc$36039$n4876
.sym 23965 $abc$36039$n3570
.sym 23969 $abc$36039$n4206
.sym 23970 $abc$36039$n4205
.sym 23974 $abc$36039$n4876
.sym 23975 $abc$36039$n3570
.sym 23976 $abc$36039$n5723
.sym 23977 $abc$36039$n3980
.sym 23980 $abc$36039$n3605
.sym 23981 $abc$36039$n3901
.sym 23982 $abc$36039$n3902
.sym 23983 $abc$36039$n3899
.sym 23986 $abc$36039$n5715
.sym 23987 $abc$36039$n3570
.sym 23988 $abc$36039$n4876
.sym 23989 $abc$36039$n3983
.sym 23990 $abc$36039$n3046_$glb_ce
.sym 23991 clk12_$glb_clk
.sym 23993 $abc$36039$n5719
.sym 23994 $abc$36039$n5725
.sym 23995 $abc$36039$n5710
.sym 23996 $abc$36039$n5723
.sym 23997 $abc$36039$n5712
.sym 23998 $abc$36039$n5714
.sym 23999 $abc$36039$n5711
.sym 24000 $abc$36039$n5713
.sym 24006 $abc$36039$n3713
.sym 24007 $abc$36039$n3977
.sym 24008 $abc$36039$n3968
.sym 24009 picorv32.decoded_imm_uj[22]
.sym 24010 $abc$36039$n4876
.sym 24011 $abc$36039$n3620
.sym 24013 $PACKER_GND_NET
.sym 24014 $abc$36039$n3713
.sym 24015 picorv32.reg_next_pc[11]
.sym 24019 picorv32.cpuregs_wrdata[4]
.sym 24020 picorv32.cpuregs_wrdata[7]
.sym 24021 picorv32.cpuregs_wrdata[15]
.sym 24022 picorv32.cpuregs_wrdata[11]
.sym 24023 $abc$36039$n3948
.sym 24024 picorv32.cpuregs_wrdata[8]
.sym 24025 picorv32.cpuregs_wrdata[3]
.sym 24026 $abc$36039$n3944
.sym 24027 picorv32.latched_rd[4]
.sym 24028 picorv32.latched_rd[5]
.sym 24034 $abc$36039$n3605
.sym 24037 $abc$36039$n3944
.sym 24038 $abc$36039$n3570
.sym 24041 $abc$36039$n3948
.sym 24046 picorv32.cpuregs_wrdata[11]
.sym 24047 $abc$36039$n3945
.sym 24048 $abc$36039$n3605
.sym 24049 $abc$36039$n3951
.sym 24051 $abc$36039$n3902
.sym 24053 picorv32.cpuregs_wrdata[8]
.sym 24054 $abc$36039$n3950
.sym 24057 $abc$36039$n5713
.sym 24060 $abc$36039$n3899
.sym 24061 $abc$36039$n5759
.sym 24062 $abc$36039$n4876
.sym 24063 $abc$36039$n5714
.sym 24064 picorv32.cpuregs_wrdata[4]
.sym 24065 $abc$36039$n3968
.sym 24067 $abc$36039$n3570
.sym 24068 $abc$36039$n5713
.sym 24069 $abc$36039$n3968
.sym 24070 $abc$36039$n4876
.sym 24075 picorv32.cpuregs_wrdata[4]
.sym 24079 $abc$36039$n5759
.sym 24080 $abc$36039$n4876
.sym 24081 $abc$36039$n3570
.sym 24082 $abc$36039$n3902
.sym 24085 $abc$36039$n3605
.sym 24086 $abc$36039$n3951
.sym 24087 $abc$36039$n3899
.sym 24088 $abc$36039$n3950
.sym 24091 $abc$36039$n3570
.sym 24092 $abc$36039$n4876
.sym 24093 $abc$36039$n5714
.sym 24094 $abc$36039$n3948
.sym 24099 picorv32.cpuregs_wrdata[11]
.sym 24103 $abc$36039$n3605
.sym 24104 $abc$36039$n3944
.sym 24105 $abc$36039$n3945
.sym 24106 $abc$36039$n3899
.sym 24111 picorv32.cpuregs_wrdata[8]
.sym 24114 clk12_$glb_clk
.sym 24116 $abc$36039$n5715
.sym 24117 $abc$36039$n5716
.sym 24118 $abc$36039$n5758
.sym 24119 $abc$36039$n5759
.sym 24120 $abc$36039$n5726
.sym 24121 $abc$36039$n5788
.sym 24122 $abc$36039$n5798
.sym 24123 $abc$36039$n5799
.sym 24124 basesoc_dat_w[1]
.sym 24127 basesoc_dat_w[1]
.sym 24129 $abc$36039$n5711
.sym 24134 $abc$36039$n3570
.sym 24135 $abc$36039$n5719
.sym 24137 $abc$36039$n5725
.sym 24138 basesoc_picorv327[13]
.sym 24139 picorv32.cpuregs_wrdata[9]
.sym 24140 $abc$36039$n3950
.sym 24141 picorv32.cpuregs_rs1[4]
.sym 24142 basesoc_picorv327[8]
.sym 24143 $abc$36039$n5727
.sym 24144 picorv32.mem_rdata_latched[31]
.sym 24145 picorv32.cpuregs_rs1[10]
.sym 24146 picorv32.is_lui_auipc_jal
.sym 24147 $abc$36039$n3901
.sym 24148 $abc$36039$n3779
.sym 24149 $abc$36039$n3904
.sym 24150 picorv32.irq_state[1]
.sym 24151 $abc$36039$n4203
.sym 24158 $abc$36039$n5717
.sym 24159 $abc$36039$n5727
.sym 24162 picorv32.cpuregs_wrdata[6]
.sym 24163 $abc$36039$n231
.sym 24164 $abc$36039$n5454
.sym 24165 $abc$36039$n3570
.sym 24166 $abc$36039$n5717
.sym 24168 $abc$36039$n3605
.sym 24169 $abc$36039$n4202
.sym 24172 picorv32.cpuregs_wrdata[3]
.sym 24173 $abc$36039$n3904
.sym 24174 $abc$36039$n5716
.sym 24175 $abc$36039$n4203
.sym 24176 picorv32.irq_state[1]
.sym 24177 $abc$36039$n5726
.sym 24179 $abc$36039$n2931_1
.sym 24180 $abc$36039$n3905
.sym 24182 $abc$36039$n4876
.sym 24183 $abc$36039$n3899
.sym 24190 $abc$36039$n5726
.sym 24191 $abc$36039$n3905
.sym 24192 $abc$36039$n4876
.sym 24193 $abc$36039$n3570
.sym 24198 picorv32.cpuregs_wrdata[6]
.sym 24202 $abc$36039$n4203
.sym 24203 $abc$36039$n4202
.sym 24208 $abc$36039$n5717
.sym 24209 $abc$36039$n3605
.sym 24210 $abc$36039$n3899
.sym 24211 $abc$36039$n5727
.sym 24214 $abc$36039$n2931_1
.sym 24215 picorv32.irq_state[1]
.sym 24216 $abc$36039$n231
.sym 24217 $abc$36039$n5454
.sym 24220 $abc$36039$n3570
.sym 24221 $abc$36039$n4876
.sym 24222 $abc$36039$n5716
.sym 24223 $abc$36039$n5717
.sym 24226 $abc$36039$n3904
.sym 24227 $abc$36039$n3899
.sym 24228 $abc$36039$n3605
.sym 24229 $abc$36039$n3905
.sym 24233 picorv32.cpuregs_wrdata[3]
.sym 24237 clk12_$glb_clk
.sym 24239 $abc$36039$n3941
.sym 24240 $abc$36039$n3938
.sym 24241 $abc$36039$n3976
.sym 24242 $abc$36039$n3979
.sym 24243 $abc$36039$n3944
.sym 24244 $abc$36039$n3947
.sym 24245 $abc$36039$n3950
.sym 24246 $abc$36039$n3967
.sym 24249 basesoc_uart_tx_fifo_wrport_we
.sym 24251 $PACKER_VCC_NET
.sym 24252 $abc$36039$n4683_1
.sym 24253 $abc$36039$n3965
.sym 24254 $abc$36039$n3605
.sym 24255 picorv32.cpuregs_rs1[12]
.sym 24256 $abc$36039$n5799
.sym 24258 $abc$36039$n3650
.sym 24260 $abc$36039$n7132
.sym 24263 $abc$36039$n3910
.sym 24264 picorv32.cpuregs_wrdata[10]
.sym 24265 $abc$36039$n2931_1
.sym 24266 $PACKER_VCC_NET
.sym 24267 $abc$36039$n3982
.sym 24268 $PACKER_VCC_NET
.sym 24269 $abc$36039$n3779
.sym 24270 $abc$36039$n6703
.sym 24271 $PACKER_VCC_NET
.sym 24272 array_muxed0[11]
.sym 24273 $PACKER_VCC_NET
.sym 24282 picorv32.cpuregs_wrdata[10]
.sym 24283 $abc$36039$n3816_1
.sym 24284 $abc$36039$n4876
.sym 24286 $abc$36039$n2936
.sym 24289 $abc$36039$n2878
.sym 24290 $abc$36039$n5758
.sym 24291 $abc$36039$n3948
.sym 24293 picorv32.cpuregs_wrdata[15]
.sym 24295 $abc$36039$n3947
.sym 24297 $abc$36039$n3942
.sym 24298 $abc$36039$n3897
.sym 24299 picorv32.irq_state[1]
.sym 24301 $abc$36039$n3898
.sym 24302 $abc$36039$n3605
.sym 24303 $abc$36039$n3899
.sym 24304 $abc$36039$n3605
.sym 24306 $abc$36039$n3570
.sym 24307 $abc$36039$n5719
.sym 24309 $abc$36039$n3898
.sym 24310 picorv32.cpuregs_wrdata[5]
.sym 24313 $abc$36039$n4876
.sym 24314 $abc$36039$n5758
.sym 24315 $abc$36039$n3898
.sym 24316 $abc$36039$n3570
.sym 24320 picorv32.cpuregs_wrdata[15]
.sym 24325 $abc$36039$n3948
.sym 24326 $abc$36039$n3899
.sym 24327 $abc$36039$n3947
.sym 24328 $abc$36039$n3605
.sym 24334 picorv32.cpuregs_wrdata[10]
.sym 24337 $abc$36039$n3897
.sym 24338 $abc$36039$n3898
.sym 24339 $abc$36039$n3605
.sym 24340 $abc$36039$n3899
.sym 24345 picorv32.cpuregs_wrdata[5]
.sym 24349 $abc$36039$n2878
.sym 24350 $abc$36039$n3816_1
.sym 24351 $abc$36039$n2936
.sym 24352 picorv32.irq_state[1]
.sym 24355 $abc$36039$n3942
.sym 24356 $abc$36039$n4876
.sym 24357 $abc$36039$n3570
.sym 24358 $abc$36039$n5719
.sym 24360 clk12_$glb_clk
.sym 24362 $abc$36039$n3982
.sym 24363 $abc$36039$n5727
.sym 24364 $abc$36039$n3897
.sym 24365 $abc$36039$n3901
.sym 24366 $abc$36039$n3904
.sym 24367 $abc$36039$n3907
.sym 24368 $abc$36039$n3910
.sym 24369 $abc$36039$n3985
.sym 24370 $abc$36039$n3616
.sym 24371 $abc$36039$n7142
.sym 24375 $abc$36039$n2878
.sym 24378 $abc$36039$n3942
.sym 24380 $abc$36039$n3626
.sym 24381 $abc$36039$n231
.sym 24383 $abc$36039$n3938
.sym 24384 $abc$36039$n4070
.sym 24385 picorv32.cpuregs_wrdata[3]
.sym 24386 $abc$36039$n4072
.sym 24387 picorv32.cpu_state[3]
.sym 24388 $abc$36039$n3779
.sym 24389 picorv32.cpuregs_wrdata[14]
.sym 24390 $abc$36039$n4244
.sym 24391 $abc$36039$n3652_1
.sym 24392 $abc$36039$n3923
.sym 24393 basesoc_picorv327[14]
.sym 24394 $abc$36039$n5468
.sym 24395 $abc$36039$n5812
.sym 24396 $abc$36039$n6703
.sym 24397 basesoc_picorv327[20]
.sym 24403 picorv32.cpu_state[3]
.sym 24405 $abc$36039$n3899
.sym 24406 $abc$36039$n5812
.sym 24407 $abc$36039$n3967_1
.sym 24410 $abc$36039$n7146
.sym 24412 picorv32.is_lui_auipc_jal
.sym 24413 picorv32.cpuregs_rs1[6]
.sym 24415 $abc$36039$n4355
.sym 24416 picorv32.irq_state[1]
.sym 24417 $abc$36039$n3400
.sym 24418 $abc$36039$n5472
.sym 24419 picorv32.cpuregs_wrdata[19]
.sym 24420 $abc$36039$n3779
.sym 24421 basesoc_picorv327[20]
.sym 24422 $abc$36039$n3605
.sym 24423 basesoc_picorv327[19]
.sym 24424 picorv32.cpu_state[4]
.sym 24425 $abc$36039$n3966
.sym 24426 $abc$36039$n7147
.sym 24429 $abc$36039$n231
.sym 24430 $abc$36039$n5779
.sym 24431 picorv32.cpu_state[2]
.sym 24432 $abc$36039$n3968_1
.sym 24433 $abc$36039$n2925
.sym 24436 $abc$36039$n3968_1
.sym 24437 $abc$36039$n3400
.sym 24438 $abc$36039$n3966
.sym 24439 $abc$36039$n4355
.sym 24442 $abc$36039$n3779
.sym 24448 basesoc_picorv327[20]
.sym 24449 $abc$36039$n7147
.sym 24450 picorv32.cpu_state[3]
.sym 24451 picorv32.cpu_state[4]
.sym 24455 picorv32.cpuregs_wrdata[19]
.sym 24460 $abc$36039$n5779
.sym 24461 $abc$36039$n5812
.sym 24462 $abc$36039$n3899
.sym 24463 $abc$36039$n3605
.sym 24466 $abc$36039$n231
.sym 24467 $abc$36039$n5472
.sym 24468 $abc$36039$n2925
.sym 24469 picorv32.irq_state[1]
.sym 24472 $abc$36039$n3967_1
.sym 24473 picorv32.cpuregs_rs1[6]
.sym 24474 picorv32.is_lui_auipc_jal
.sym 24475 picorv32.cpu_state[2]
.sym 24478 $abc$36039$n7146
.sym 24479 picorv32.cpu_state[3]
.sym 24480 picorv32.cpu_state[4]
.sym 24481 basesoc_picorv327[19]
.sym 24483 clk12_$glb_clk
.sym 24485 $abc$36039$n3953
.sym 24486 $abc$36039$n3923
.sym 24487 $abc$36039$n3926
.sym 24488 $abc$36039$n3929
.sym 24489 $abc$36039$n3932
.sym 24490 $abc$36039$n3935
.sym 24491 $abc$36039$n3956
.sym 24492 $abc$36039$n3973
.sym 24493 $abc$36039$n3644
.sym 24494 picorv32.alu_out_q[2]
.sym 24499 picorv32.cpuregs_wrdata[2]
.sym 24500 picorv32.cpuregs_rs1[30]
.sym 24501 $abc$36039$n6703
.sym 24503 $abc$36039$n3967_1
.sym 24504 $abc$36039$n3646_1
.sym 24506 basesoc_picorv327[1]
.sym 24508 picorv32.is_lui_auipc_jal
.sym 24509 picorv32.cpuregs_wrdata[17]
.sym 24510 $abc$36039$n4259
.sym 24511 picorv32.cpuregs_wrdata[24]
.sym 24512 $abc$36039$n3935
.sym 24513 $abc$36039$n5778
.sym 24514 picorv32.cpuregs_wrdata[3]
.sym 24515 picorv32.latched_rd[5]
.sym 24516 picorv32.latched_rd[5]
.sym 24517 picorv32.cpuregs_rs1[26]
.sym 24518 picorv32.latched_rd[4]
.sym 24519 picorv32.latched_rd[5]
.sym 24520 picorv32.cpuregs_wrdata[7]
.sym 24528 $abc$36039$n4879
.sym 24529 $abc$36039$n5779
.sym 24531 $abc$36039$n3832_1
.sym 24532 $abc$36039$n3605
.sym 24533 $abc$36039$n3899
.sym 24535 $abc$36039$n4224
.sym 24536 picorv32.cpuregs_wrdata[21]
.sym 24539 $abc$36039$n5778
.sym 24540 $abc$36039$n3570
.sym 24541 $abc$36039$n4223
.sym 24542 $abc$36039$n5823
.sym 24544 $abc$36039$n4245
.sym 24545 $abc$36039$n5107
.sym 24546 $abc$36039$n4876
.sym 24547 $abc$36039$n5482
.sym 24548 picorv32.irq_state[1]
.sym 24549 $abc$36039$n2933
.sym 24550 $abc$36039$n4244
.sym 24551 $abc$36039$n2878
.sym 24552 $abc$36039$n5822
.sym 24554 $abc$36039$n5468
.sym 24556 $abc$36039$n2934
.sym 24557 $abc$36039$n231
.sym 24559 $abc$36039$n5823
.sym 24560 $abc$36039$n5107
.sym 24561 $abc$36039$n3605
.sym 24562 $abc$36039$n3899
.sym 24565 $abc$36039$n3899
.sym 24566 $abc$36039$n4879
.sym 24567 $abc$36039$n5822
.sym 24568 $abc$36039$n3605
.sym 24572 picorv32.cpuregs_wrdata[21]
.sym 24577 $abc$36039$n3832_1
.sym 24578 $abc$36039$n2878
.sym 24579 $abc$36039$n2934
.sym 24580 picorv32.irq_state[1]
.sym 24583 $abc$36039$n4223
.sym 24585 $abc$36039$n4224
.sym 24589 $abc$36039$n5482
.sym 24590 $abc$36039$n231
.sym 24591 $abc$36039$n4244
.sym 24592 $abc$36039$n4245
.sym 24595 $abc$36039$n4876
.sym 24596 $abc$36039$n5779
.sym 24597 $abc$36039$n5778
.sym 24598 $abc$36039$n3570
.sym 24601 $abc$36039$n5468
.sym 24602 $abc$36039$n231
.sym 24603 $abc$36039$n2933
.sym 24604 picorv32.irq_state[1]
.sym 24606 clk12_$glb_clk
.sym 24608 $abc$36039$n5823
.sym 24609 $abc$36039$n3970
.sym 24610 $abc$36039$n5822
.sym 24611 $abc$36039$n5813
.sym 24612 $abc$36039$n5812
.sym 24613 $abc$36039$n5797
.sym 24614 $abc$36039$n5786
.sym 24615 $abc$36039$n5782
.sym 24617 picorv32.reg_pc[8]
.sym 24620 picorv32.latched_compr
.sym 24621 $abc$36039$n4238
.sym 24622 picorv32.cpuregs_wrdata[21]
.sym 24623 picorv32.reg_pc[8]
.sym 24624 $abc$36039$n3899
.sym 24625 basesoc_picorv327[13]
.sym 24626 picorv32.reg_next_pc[23]
.sym 24627 $abc$36039$n7153
.sym 24628 $abc$36039$n4236
.sym 24629 $abc$36039$n4239
.sym 24630 picorv32.reg_pc[2]
.sym 24631 picorv32.cpuregs_rs1[29]
.sym 24632 $abc$36039$n3779
.sym 24633 picorv32.cpuregs_rs1[4]
.sym 24634 picorv32.irq_state[1]
.sym 24636 picorv32.cpuregs_wrdata[19]
.sym 24637 picorv32.cpuregs_wrdata[17]
.sym 24638 picorv32.cpu_state[2]
.sym 24639 picorv32.cpuregs_rs1[16]
.sym 24640 picorv32.decoded_imm_uj[30]
.sym 24641 picorv32.mem_rdata_latched[31]
.sym 24642 picorv32.irq_state[0]
.sym 24643 picorv32.is_lui_auipc_jal
.sym 24649 picorv32.irq_state[0]
.sym 24650 picorv32.reg_next_pc[30]
.sym 24651 $abc$36039$n231
.sym 24652 $abc$36039$n4263
.sym 24654 $abc$36039$n3605
.sym 24656 $abc$36039$n4250
.sym 24658 $abc$36039$n4251
.sym 24659 picorv32.cpuregs_wrdata[27]
.sym 24663 picorv32.cpuregs_wrdata[16]
.sym 24664 picorv32.reg_next_pc[29]
.sym 24666 $abc$36039$n4262
.sym 24668 $abc$36039$n4241
.sym 24670 $abc$36039$n4259
.sym 24672 $abc$36039$n5782
.sym 24673 $abc$36039$n5494
.sym 24675 $abc$36039$n4260
.sym 24676 $abc$36039$n4242
.sym 24678 $abc$36039$n3899
.sym 24680 $abc$36039$n5783
.sym 24682 $abc$36039$n5783
.sym 24683 $abc$36039$n3605
.sym 24684 $abc$36039$n3899
.sym 24685 $abc$36039$n5782
.sym 24688 $abc$36039$n5494
.sym 24689 picorv32.irq_state[0]
.sym 24690 picorv32.reg_next_pc[30]
.sym 24691 $abc$36039$n231
.sym 24695 picorv32.cpuregs_wrdata[27]
.sym 24702 $abc$36039$n4250
.sym 24703 $abc$36039$n4251
.sym 24706 $abc$36039$n4242
.sym 24707 $abc$36039$n4241
.sym 24712 $abc$36039$n4263
.sym 24714 $abc$36039$n4262
.sym 24718 picorv32.irq_state[0]
.sym 24719 $abc$36039$n4260
.sym 24720 picorv32.reg_next_pc[29]
.sym 24721 $abc$36039$n4259
.sym 24724 picorv32.cpuregs_wrdata[16]
.sym 24729 clk12_$glb_clk
.sym 24731 $abc$36039$n5209
.sym 24732 $abc$36039$n5009
.sym 24733 $abc$36039$n4977
.sym 24734 $abc$36039$n5724
.sym 24735 $abc$36039$n5722
.sym 24736 $abc$36039$n5721
.sym 24737 $abc$36039$n5720
.sym 24738 $abc$36039$n5718
.sym 24740 basesoc_ctrl_reset_reset_r
.sym 24741 basesoc_ctrl_reset_reset_r
.sym 24743 $abc$36039$n3638
.sym 24744 picorv32.reg_next_pc[30]
.sym 24745 picorv32.cpuregs_wrdata[27]
.sym 24747 basesoc_picorv327[28]
.sym 24749 $abc$36039$n6703
.sym 24752 $abc$36039$n4250
.sym 24753 $abc$36039$n3642_1
.sym 24754 picorv32.cpuregs_wrdata[18]
.sym 24755 $abc$36039$n2853
.sym 24756 $abc$36039$n3933
.sym 24757 $abc$36039$n5813
.sym 24758 $abc$36039$n4116
.sym 24759 picorv32.cpuregs_rs1[27]
.sym 24760 $abc$36039$n3779
.sym 24761 picorv32.cpuregs_wrdata[21]
.sym 24762 basesoc_picorv327[22]
.sym 24763 $abc$36039$n6703
.sym 24764 $PACKER_VCC_NET
.sym 24765 $PACKER_VCC_NET
.sym 24766 $PACKER_VCC_NET
.sym 24773 $abc$36039$n4876
.sym 24774 $abc$36039$n3933
.sym 24775 picorv32.cpuregs_wrdata[26]
.sym 24776 $abc$36039$n4876
.sym 24777 $abc$36039$n3957
.sym 24779 $abc$36039$n5783
.sym 24780 $abc$36039$n3936
.sym 24782 $abc$36039$n3935
.sym 24784 $abc$36039$n4879
.sym 24785 picorv32.cpuregs_wrdata[25]
.sym 24788 $abc$36039$n3936
.sym 24790 $abc$36039$n3570
.sym 24793 $abc$36039$n5721
.sym 24794 $abc$36039$n3605
.sym 24795 $abc$36039$n5787
.sym 24796 $abc$36039$n3899
.sym 24798 $abc$36039$n4878
.sym 24800 $abc$36039$n5722
.sym 24802 $abc$36039$n5720
.sym 24806 picorv32.cpuregs_wrdata[26]
.sym 24811 $abc$36039$n5783
.sym 24812 $abc$36039$n4876
.sym 24813 $abc$36039$n5787
.sym 24814 $abc$36039$n3570
.sym 24817 $abc$36039$n3570
.sym 24818 $abc$36039$n3957
.sym 24819 $abc$36039$n4876
.sym 24820 $abc$36039$n5720
.sym 24823 $abc$36039$n3935
.sym 24824 $abc$36039$n3605
.sym 24825 $abc$36039$n3899
.sym 24826 $abc$36039$n3936
.sym 24829 $abc$36039$n4876
.sym 24830 $abc$36039$n3936
.sym 24831 $abc$36039$n3570
.sym 24832 $abc$36039$n5721
.sym 24838 picorv32.cpuregs_wrdata[25]
.sym 24841 $abc$36039$n3933
.sym 24842 $abc$36039$n4876
.sym 24843 $abc$36039$n3570
.sym 24844 $abc$36039$n5722
.sym 24847 $abc$36039$n4879
.sym 24848 $abc$36039$n4876
.sym 24849 $abc$36039$n4878
.sym 24850 $abc$36039$n3570
.sym 24852 clk12_$glb_clk
.sym 24854 $abc$36039$n5106
.sym 24855 $abc$36039$n4875
.sym 24856 $abc$36039$n4878
.sym 24857 $abc$36039$n5776
.sym 24858 $abc$36039$n5778
.sym 24859 $abc$36039$n5780
.sym 24860 $abc$36039$n5784
.sym 24861 $abc$36039$n5787
.sym 24866 $abc$36039$n5482
.sym 24867 $abc$36039$n2878
.sym 24868 $abc$36039$n3957
.sym 24869 $abc$36039$n2974
.sym 24870 picorv32.instr_maskirq
.sym 24871 $abc$36039$n5718
.sym 24872 $abc$36039$n5474
.sym 24873 picorv32.cpuregs_rs1[18]
.sym 24874 $abc$36039$n3658_1
.sym 24875 $abc$36039$n231
.sym 24876 $PACKER_VCC_NET
.sym 24877 basesoc_picorv327[19]
.sym 24879 picorv32.cpu_state[3]
.sym 24880 $abc$36039$n3032
.sym 24881 picorv32.cpuregs_wrdata[20]
.sym 24882 basesoc_picorv327[20]
.sym 24883 $abc$36039$n2844
.sym 24884 basesoc_picorv327[9]
.sym 24885 basesoc_picorv327[14]
.sym 24886 $abc$36039$n3779
.sym 24887 picorv32.cpuregs_rs1[27]
.sym 24888 $abc$36039$n6703
.sym 24889 picorv32.cpuregs_wrdata[23]
.sym 24896 picorv32.is_lui_auipc_jal
.sym 24897 $abc$36039$n4117
.sym 24899 $abc$36039$n2900_1
.sym 24900 $abc$36039$n2974
.sym 24901 $abc$36039$n3477
.sym 24902 basesoc_picorv327[9]
.sym 24903 picorv32.cpuregs_rs1[4]
.sym 24907 $abc$36039$n3953_1
.sym 24908 basesoc_picorv327[20]
.sym 24909 $abc$36039$n4069_1
.sym 24910 picorv32.cpuregs_rs1[21]
.sym 24911 picorv32.mem_rdata_latched[31]
.sym 24912 $abc$36039$n232
.sym 24913 picorv32.is_lui_auipc_jal
.sym 24916 $abc$36039$n4070_1
.sym 24917 picorv32.cpu_state[2]
.sym 24919 picorv32.cpu_state[0]
.sym 24921 $abc$36039$n2900_1
.sym 24922 basesoc_picorv327[22]
.sym 24923 picorv32.cpuregs_rs1[28]
.sym 24926 $abc$36039$n3926_1
.sym 24929 picorv32.cpu_state[0]
.sym 24930 $abc$36039$n3477
.sym 24931 $abc$36039$n232
.sym 24934 $abc$36039$n4069_1
.sym 24935 picorv32.cpu_state[2]
.sym 24936 picorv32.is_lui_auipc_jal
.sym 24937 picorv32.cpuregs_rs1[21]
.sym 24940 picorv32.is_lui_auipc_jal
.sym 24941 $abc$36039$n3953_1
.sym 24942 picorv32.cpu_state[2]
.sym 24943 picorv32.cpuregs_rs1[4]
.sym 24946 $abc$36039$n2900_1
.sym 24948 basesoc_picorv327[9]
.sym 24954 picorv32.mem_rdata_latched[31]
.sym 24959 basesoc_picorv327[20]
.sym 24961 $abc$36039$n2900_1
.sym 24964 $abc$36039$n3926_1
.sym 24965 $abc$36039$n4070_1
.sym 24966 basesoc_picorv327[22]
.sym 24967 $abc$36039$n2974
.sym 24970 picorv32.is_lui_auipc_jal
.sym 24971 picorv32.cpu_state[2]
.sym 24972 picorv32.cpuregs_rs1[28]
.sym 24973 $abc$36039$n4117
.sym 24974 $abc$36039$n3046_$glb_ce
.sym 24975 clk12_$glb_clk
.sym 24985 basesoc_picorv327[23]
.sym 24990 basesoc_picorv327[21]
.sym 24991 $abc$36039$n4117
.sym 24992 $abc$36039$n5776
.sym 24993 $abc$36039$n4068_1
.sym 24994 $abc$36039$n3400
.sym 24995 $abc$36039$n3952
.sym 24996 $abc$36039$n5106
.sym 24998 basesoc_picorv327[18]
.sym 24999 $abc$36039$n5494
.sym 25000 picorv32.is_lui_auipc_jal
.sym 25001 $abc$36039$n3926_1
.sym 25003 picorv32.mem_do_wdata
.sym 25004 basesoc_dat_w[3]
.sym 25005 $abc$36039$n5778
.sym 25006 picorv32.decoded_imm_uj[30]
.sym 25008 picorv32.latched_rd[5]
.sym 25009 picorv32.cpuregs_rs1[28]
.sym 25010 picorv32.latched_rd[4]
.sym 25011 picorv32.latched_rd[5]
.sym 25012 $abc$36039$n3926_1
.sym 25018 basesoc_picorv32_mem_valid
.sym 25019 grant
.sym 25020 $abc$36039$n3042
.sym 25021 $abc$36039$n3845
.sym 25023 basesoc_picorv32_mem_instr
.sym 25027 basesoc_picorv327[27]
.sym 25032 basesoc_picorv327[16]
.sym 25033 basesoc_picorv327[12]
.sym 25036 $abc$36039$n3926_1
.sym 25037 $abc$36039$n4017
.sym 25038 picorv32.mem_do_wdata
.sym 25039 $abc$36039$n2974
.sym 25043 $abc$36039$n2844
.sym 25045 basesoc_picorv327[14]
.sym 25046 $abc$36039$n2900_1
.sym 25049 $abc$36039$n4030
.sym 25051 basesoc_picorv32_mem_valid
.sym 25052 grant
.sym 25054 basesoc_picorv32_mem_instr
.sym 25057 grant
.sym 25059 basesoc_picorv32_mem_instr
.sym 25060 $abc$36039$n2844
.sym 25063 $abc$36039$n3926_1
.sym 25064 $abc$36039$n2974
.sym 25065 basesoc_picorv327[14]
.sym 25066 $abc$36039$n4017
.sym 25069 $abc$36039$n2900_1
.sym 25072 basesoc_picorv327[12]
.sym 25075 $abc$36039$n4030
.sym 25076 basesoc_picorv327[16]
.sym 25077 $abc$36039$n3926_1
.sym 25078 $abc$36039$n2974
.sym 25083 $abc$36039$n3845
.sym 25087 basesoc_picorv327[27]
.sym 25090 $abc$36039$n2900_1
.sym 25095 $abc$36039$n2900_1
.sym 25096 basesoc_picorv327[14]
.sym 25097 $abc$36039$n3042
.sym 25098 clk12_$glb_clk
.sym 25099 picorv32.mem_do_wdata
.sym 25109 basesoc_picorv327[28]
.sym 25113 basesoc_picorv327[3]
.sym 25115 basesoc_picorv327[28]
.sym 25116 array_muxed0[12]
.sym 25117 picorv32.reg_next_pc[2]
.sym 25118 $PACKER_GND_NET
.sym 25119 basesoc_picorv327[24]
.sym 25120 basesoc_picorv327[16]
.sym 25121 $abc$36039$n3941_1
.sym 25123 basesoc_picorv327[26]
.sym 25126 picorv32.irq_state[0]
.sym 25129 picorv32.cpu_state[2]
.sym 25130 picorv32.irq_state[1]
.sym 25132 picorv32.cpu_state[2]
.sym 25134 picorv32.cpu_state[4]
.sym 25135 basesoc_uart_phy_storage[28]
.sym 25141 basesoc_picorv32_mem_valid
.sym 25142 $abc$36039$n232
.sym 25143 picorv32.cpuregs_rs1[20]
.sym 25144 $abc$36039$n2974
.sym 25146 $abc$36039$n2960
.sym 25148 $abc$36039$n4062
.sym 25149 $abc$36039$n3187
.sym 25150 $abc$36039$n3193
.sym 25151 picorv32.is_lui_auipc_jal
.sym 25152 $abc$36039$n3032
.sym 25153 $abc$36039$n4029
.sym 25154 $abc$36039$n4063
.sym 25155 basesoc_picorv327[19]
.sym 25156 $abc$36039$n2961
.sym 25157 $abc$36039$n2900_1
.sym 25158 $abc$36039$n3194
.sym 25159 picorv32.cpu_state[2]
.sym 25160 basesoc_picorv32_trap
.sym 25161 $abc$36039$n3926_1
.sym 25162 picorv32.mem_state[0]
.sym 25163 picorv32.mem_do_wdata
.sym 25164 basesoc_picorv327[21]
.sym 25166 picorv32.cpuregs_rs1[15]
.sym 25170 $abc$36039$n3021
.sym 25172 picorv32.mem_state[1]
.sym 25174 $abc$36039$n3193
.sym 25175 picorv32.mem_state[0]
.sym 25176 picorv32.mem_state[1]
.sym 25177 $abc$36039$n3194
.sym 25180 $abc$36039$n2960
.sym 25181 basesoc_picorv32_mem_valid
.sym 25182 $abc$36039$n3187
.sym 25183 picorv32.mem_do_wdata
.sym 25186 picorv32.cpuregs_rs1[15]
.sym 25187 picorv32.is_lui_auipc_jal
.sym 25188 picorv32.cpu_state[2]
.sym 25189 $abc$36039$n4029
.sym 25198 picorv32.cpu_state[2]
.sym 25199 $abc$36039$n4062
.sym 25200 picorv32.cpuregs_rs1[20]
.sym 25201 picorv32.is_lui_auipc_jal
.sym 25204 basesoc_picorv327[19]
.sym 25207 $abc$36039$n2900_1
.sym 25210 $abc$36039$n3193
.sym 25211 $abc$36039$n232
.sym 25212 $abc$36039$n2961
.sym 25213 basesoc_picorv32_trap
.sym 25216 $abc$36039$n2974
.sym 25217 $abc$36039$n4063
.sym 25218 basesoc_picorv327[21]
.sym 25219 $abc$36039$n3926_1
.sym 25220 $abc$36039$n3032
.sym 25221 clk12_$glb_clk
.sym 25222 $abc$36039$n3021
.sym 25236 $abc$36039$n232
.sym 25238 basesoc_picorv327[27]
.sym 25239 basesoc_picorv327[29]
.sym 25240 picorv32.cpuregs_rs1[19]
.sym 25242 $abc$36039$n3064
.sym 25243 $abc$36039$n3845
.sym 25244 $abc$36039$n3708
.sym 25245 $abc$36039$n4061
.sym 25246 $abc$36039$n2974
.sym 25249 $abc$36039$n2954
.sym 25254 $PACKER_VCC_NET
.sym 25266 $abc$36039$n2754
.sym 25269 $abc$36039$n2960
.sym 25271 $abc$36039$n3023
.sym 25274 basesoc_dat_w[3]
.sym 25277 basesoc_dat_w[4]
.sym 25278 picorv32.mem_do_rdata
.sym 25280 picorv32.mem_do_prefetch
.sym 25282 picorv32.mem_state[0]
.sym 25286 picorv32.mem_do_rinst
.sym 25287 picorv32.mem_state[1]
.sym 25297 picorv32.mem_do_rinst
.sym 25298 $abc$36039$n2960
.sym 25299 picorv32.mem_do_prefetch
.sym 25300 picorv32.mem_do_rdata
.sym 25312 $abc$36039$n3023
.sym 25316 basesoc_dat_w[4]
.sym 25327 picorv32.mem_state[1]
.sym 25330 picorv32.mem_state[0]
.sym 25336 basesoc_dat_w[3]
.sym 25340 picorv32.mem_state[0]
.sym 25341 picorv32.mem_state[1]
.sym 25343 $abc$36039$n2754
.sym 25344 clk12_$glb_clk
.sym 25345 sys_rst_$glb_sr
.sym 25358 $abc$36039$n2974
.sym 25360 $abc$36039$n2960
.sym 25362 $abc$36039$n3052
.sym 25364 picorv32.mem_do_wdata
.sym 25366 basesoc_uart_phy_storage[28]
.sym 25371 $abc$36039$n3021
.sym 25372 $abc$36039$n3378
.sym 25375 picorv32.cpu_state[3]
.sym 25377 picorv32.instr_retirq
.sym 25378 $abc$36039$n3119
.sym 25379 basesoc_uart_phy_storage[27]
.sym 25387 $abc$36039$n3187
.sym 25388 picorv32.cpu_state[2]
.sym 25389 $abc$36039$n3119
.sym 25390 picorv32.mem_do_rdata
.sym 25391 picorv32.mem_do_rinst
.sym 25393 picorv32.instr_retirq
.sym 25394 $abc$36039$n2961
.sym 25397 picorv32.mem_state[0]
.sym 25398 picorv32.irq_state[0]
.sym 25400 $abc$36039$n3062
.sym 25402 picorv32.mem_state[1]
.sym 25403 picorv32.cpu_state[0]
.sym 25406 $abc$36039$n3188_1
.sym 25408 picorv32.mem_do_wdata
.sym 25409 $abc$36039$n2954
.sym 25410 picorv32.irq_active
.sym 25413 $abc$36039$n3073_1
.sym 25416 $abc$36039$n3189_1
.sym 25420 $abc$36039$n3062
.sym 25421 picorv32.cpu_state[2]
.sym 25433 picorv32.cpu_state[2]
.sym 25434 picorv32.instr_retirq
.sym 25440 $abc$36039$n2961
.sym 25441 picorv32.mem_do_rinst
.sym 25444 picorv32.mem_state[1]
.sym 25445 picorv32.mem_do_wdata
.sym 25446 $abc$36039$n2954
.sym 25447 picorv32.mem_state[0]
.sym 25450 picorv32.mem_state[0]
.sym 25451 picorv32.mem_do_rinst
.sym 25452 picorv32.mem_do_rdata
.sym 25453 picorv32.mem_state[1]
.sym 25456 $abc$36039$n3187
.sym 25457 picorv32.mem_do_wdata
.sym 25458 $abc$36039$n3189_1
.sym 25459 $abc$36039$n3188_1
.sym 25462 picorv32.irq_active
.sym 25463 picorv32.cpu_state[0]
.sym 25464 $abc$36039$n3073_1
.sym 25465 picorv32.irq_state[0]
.sym 25466 $abc$36039$n3119
.sym 25467 clk12_$glb_clk
.sym 25468 $abc$36039$n232_$glb_sr
.sym 25478 picorv32.mem_rdata_q[12]
.sym 25487 picorv32.irq_mask[1]
.sym 25491 $abc$36039$n2900_1
.sym 25492 picorv32.cpu_state[2]
.sym 25494 picorv32.mem_do_wdata
.sym 25495 sys_rst
.sym 25499 $abc$36039$n3243
.sym 25512 $abc$36039$n2818
.sym 25513 $abc$36039$n3248
.sym 25514 basesoc_uart_phy_rx_busy
.sym 25515 $abc$36039$n6208
.sym 25518 sys_rst
.sym 25520 $abc$36039$n6212
.sym 25521 $abc$36039$n6214
.sym 25522 basesoc_uart_phy_rx_bitcount[0]
.sym 25523 basesoc_uart_phy_rx_bitcount[1]
.sym 25524 $PACKER_VCC_NET
.sym 25526 basesoc_uart_phy_rx_bitcount[3]
.sym 25527 basesoc_uart_phy_rx_bitcount[2]
.sym 25530 basesoc_uart_phy_rx_bitcount[0]
.sym 25543 basesoc_uart_phy_rx_busy
.sym 25545 $abc$36039$n6214
.sym 25549 $abc$36039$n6212
.sym 25550 basesoc_uart_phy_rx_busy
.sym 25556 sys_rst
.sym 25558 $abc$36039$n3248
.sym 25561 basesoc_uart_phy_rx_bitcount[0]
.sym 25562 basesoc_uart_phy_rx_bitcount[1]
.sym 25563 basesoc_uart_phy_rx_bitcount[2]
.sym 25564 basesoc_uart_phy_rx_bitcount[3]
.sym 25569 basesoc_uart_phy_rx_busy
.sym 25570 $abc$36039$n6208
.sym 25573 basesoc_uart_phy_rx_bitcount[0]
.sym 25575 $PACKER_VCC_NET
.sym 25579 basesoc_uart_phy_rx_busy
.sym 25580 sys_rst
.sym 25581 basesoc_uart_phy_rx_bitcount[0]
.sym 25582 $abc$36039$n3248
.sym 25585 basesoc_uart_phy_rx_bitcount[2]
.sym 25586 basesoc_uart_phy_rx_bitcount[1]
.sym 25587 basesoc_uart_phy_rx_bitcount[0]
.sym 25588 basesoc_uart_phy_rx_bitcount[3]
.sym 25589 $abc$36039$n2818
.sym 25590 clk12_$glb_clk
.sym 25591 sys_rst_$glb_sr
.sym 25600 basesoc_dat_w[1]
.sym 25603 basesoc_dat_w[1]
.sym 25605 picorv32.mem_do_rinst
.sym 25607 $abc$36039$n3248
.sym 25609 $abc$36039$n3062
.sym 25611 basesoc_dat_w[3]
.sym 25612 $abc$36039$n3246_1
.sym 25635 $abc$36039$n2920
.sym 25650 basesoc_ctrl_reset_reset_r
.sym 25669 basesoc_ctrl_reset_reset_r
.sym 25712 $abc$36039$n2920
.sym 25713 clk12_$glb_clk
.sym 25714 sys_rst_$glb_sr
.sym 25724 basesoc_uart_tx_fifo_wrport_we
.sym 25728 $PACKER_VCC_NET
.sym 25729 $abc$36039$n2920
.sym 25732 picorv32.cpu_state[0]
.sym 25735 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 25846 basesoc_dat_w[2]
.sym 25852 $abc$36039$n2882
.sym 25853 $PACKER_VCC_NET
.sym 25854 basesoc_timer0_eventmanager_pending_w
.sym 25857 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 25860 $abc$36039$n3207
.sym 25867 csrbankarray_csrbank2_dat0_w[4]
.sym 25872 $abc$36039$n3378
.sym 25981 basesoc_dat_w[4]
.sym 25982 picorv32.mem_do_rdata
.sym 25984 basesoc_we
.sym 25993 csrbankarray_csrbank2_dat0_w[4]
.sym 25995 sys_rst
.sym 26004 $abc$36039$n3002
.sym 26029 basesoc_dat_w[4]
.sym 26035 basesoc_dat_w[4]
.sym 26081 $abc$36039$n3002
.sym 26082 clk12_$glb_clk
.sym 26083 sys_rst_$glb_sr
.sym 26092 basesoc_we
.sym 26106 csrbankarray_csrbank2_dat0_w[5]
.sym 26112 $abc$36039$n3062
.sym 26135 csrbankarray_csrbank2_dat0_re
.sym 26138 $abc$36039$n2882
.sym 26142 csrbankarray_csrbank2_dat0_w[7]
.sym 26144 $abc$36039$n3378
.sym 26150 basesoc_we
.sym 26155 sys_rst
.sym 26170 $abc$36039$n2882
.sym 26172 basesoc_we
.sym 26173 $abc$36039$n3378
.sym 26188 csrbankarray_csrbank2_dat0_re
.sym 26190 sys_rst
.sym 26200 csrbankarray_csrbank2_dat0_w[7]
.sym 26202 $abc$36039$n3378
.sym 26203 $abc$36039$n2882
.sym 26205 clk12_$glb_clk
.sym 26206 sys_rst_$glb_sr
.sym 26216 basesoc_ctrl_reset_reset_r
.sym 26219 $abc$36039$n112
.sym 26222 $abc$36039$n2722
.sym 26226 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 26238 $abc$36039$n3002
.sym 26347 csrbankarray_csrbank2_ctrl0_w[1]
.sym 26527 sys_rst
.sym 26549 sys_rst
.sym 26631 picorv32.decoded_rd[3]
.sym 26675 $abc$36039$n3451_1
.sym 26767 $abc$36039$n3363
.sym 26770 picorv32.mem_rdata_latched[10]
.sym 26771 picorv32.mem_rdata_q[10]
.sym 26810 slave_sel_r[2]
.sym 26816 array_muxed0[11]
.sym 26831 basesoc_uart_tx_fifo_consume[0]
.sym 26869 $abc$36039$n5453_1
.sym 26870 $abc$36039$n5459_1
.sym 26871 $abc$36039$n4560_1
.sym 26872 picorv32.reg_out[0]
.sym 26873 $abc$36039$n4643
.sym 26875 $abc$36039$n4578_1
.sym 26911 array_muxed0[6]
.sym 26912 $abc$36039$n3371
.sym 26913 $abc$36039$n3010
.sym 26916 basesoc_dat_w[3]
.sym 26917 $abc$36039$n3849
.sym 26919 $abc$36039$n3846_1
.sym 26920 $abc$36039$n4649
.sym 26921 $abc$36039$n2998_1
.sym 26922 $abc$36039$n2993
.sym 26924 picorv32.mem_wordsize[0]
.sym 26925 $abc$36039$n3557
.sym 26928 picorv32.mem_wordsize[0]
.sym 26930 basesoc_picorv327[0]
.sym 26931 serial_tx
.sym 26971 basesoc_uart_tx_fifo_consume[1]
.sym 26972 $abc$36039$n3558
.sym 26973 $abc$36039$n4668_1
.sym 26974 $abc$36039$n4630
.sym 26975 $abc$36039$n2863
.sym 26976 $abc$36039$n4642_1
.sym 26977 $abc$36039$n4629
.sym 26978 $abc$36039$n3557
.sym 27014 array_muxed1[13]
.sym 27015 $abc$36039$n3556
.sym 27016 $abc$36039$n3026
.sym 27018 $abc$36039$n5458_1
.sym 27019 $abc$36039$n3354
.sym 27020 $abc$36039$n3001_1
.sym 27023 array_muxed1[4]
.sym 27026 $abc$36039$n5474_1
.sym 27029 basesoc_dat_w[5]
.sym 27032 $abc$36039$n3557
.sym 27034 $abc$36039$n3845
.sym 27045 basesoc_uart_tx_fifo_consume[3]
.sym 27048 $abc$36039$n6702
.sym 27051 basesoc_uart_tx_fifo_consume[2]
.sym 27056 $abc$36039$n6702
.sym 27057 basesoc_uart_tx_fifo_consume[1]
.sym 27060 basesoc_uart_tx_fifo_consume[0]
.sym 27064 $PACKER_VCC_NET
.sym 27068 basesoc_uart_tx_fifo_do_read
.sym 27070 $PACKER_VCC_NET
.sym 27072 $PACKER_VCC_NET
.sym 27073 picorv32.reg_out[10]
.sym 27074 $abc$36039$n4731
.sym 27075 $abc$36039$n4713_1
.sym 27076 $abc$36039$n4743
.sym 27077 picorv32.reg_out[14]
.sym 27078 $abc$36039$n4767
.sym 27079 picorv32.reg_out[8]
.sym 27080 $abc$36039$n4725
.sym 27081 $PACKER_VCC_NET
.sym 27082 $PACKER_VCC_NET
.sym 27083 $PACKER_VCC_NET
.sym 27084 $PACKER_VCC_NET
.sym 27085 $PACKER_VCC_NET
.sym 27086 $PACKER_VCC_NET
.sym 27087 $abc$36039$n6702
.sym 27088 $abc$36039$n6702
.sym 27089 basesoc_uart_tx_fifo_consume[0]
.sym 27090 basesoc_uart_tx_fifo_consume[1]
.sym 27092 basesoc_uart_tx_fifo_consume[2]
.sym 27093 basesoc_uart_tx_fifo_consume[3]
.sym 27100 clk12_$glb_clk
.sym 27101 basesoc_uart_tx_fifo_do_read
.sym 27102 $PACKER_VCC_NET
.sym 27115 $abc$36039$n3842
.sym 27116 picorv32.mem_wordsize[1]
.sym 27119 $abc$36039$n5455_1
.sym 27120 picorv32.is_sb_sh_sw
.sym 27124 $abc$36039$n3558
.sym 27125 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27127 picorv32.mem_rdata_latched[22]
.sym 27128 basesoc_dat_w[4]
.sym 27129 basesoc_uart_tx_fifo_wrport_we
.sym 27130 picorv32.latched_is_lu
.sym 27131 picorv32.mem_rdata_latched[18]
.sym 27134 basesoc_uart_tx_fifo_do_read
.sym 27135 basesoc_uart_tx_fifo_do_read
.sym 27136 $abc$36039$n4584_1
.sym 27137 $abc$36039$n3557
.sym 27138 picorv32.cpuregs_wrdata[6]
.sym 27143 basesoc_dat_w[4]
.sym 27146 basesoc_dat_w[7]
.sym 27147 basesoc_uart_tx_fifo_produce[1]
.sym 27148 basesoc_dat_w[1]
.sym 27149 basesoc_dat_w[6]
.sym 27152 basesoc_dat_w[2]
.sym 27154 basesoc_uart_tx_fifo_wrport_we
.sym 27155 basesoc_dat_w[3]
.sym 27158 basesoc_ctrl_reset_reset_r
.sym 27163 $PACKER_VCC_NET
.sym 27166 $abc$36039$n6702
.sym 27167 basesoc_dat_w[5]
.sym 27169 basesoc_uart_tx_fifo_produce[2]
.sym 27170 basesoc_uart_tx_fifo_produce[3]
.sym 27173 basesoc_uart_tx_fifo_produce[0]
.sym 27174 $abc$36039$n6702
.sym 27175 $abc$36039$n4724
.sym 27176 $abc$36039$n4761
.sym 27177 $abc$36039$n4766
.sym 27178 $abc$36039$n4742
.sym 27180 $abc$36039$n4700
.sym 27181 $abc$36039$n4730
.sym 27182 $abc$36039$n4712
.sym 27183 $abc$36039$n6702
.sym 27184 $abc$36039$n6702
.sym 27185 $abc$36039$n6702
.sym 27186 $abc$36039$n6702
.sym 27187 $abc$36039$n6702
.sym 27188 $abc$36039$n6702
.sym 27189 $abc$36039$n6702
.sym 27190 $abc$36039$n6702
.sym 27191 basesoc_uart_tx_fifo_produce[0]
.sym 27192 basesoc_uart_tx_fifo_produce[1]
.sym 27194 basesoc_uart_tx_fifo_produce[2]
.sym 27195 basesoc_uart_tx_fifo_produce[3]
.sym 27202 clk12_$glb_clk
.sym 27203 basesoc_uart_tx_fifo_wrport_we
.sym 27204 basesoc_ctrl_reset_reset_r
.sym 27205 basesoc_dat_w[1]
.sym 27206 basesoc_dat_w[2]
.sym 27207 basesoc_dat_w[3]
.sym 27208 basesoc_dat_w[4]
.sym 27209 basesoc_dat_w[5]
.sym 27210 basesoc_dat_w[6]
.sym 27211 basesoc_dat_w[7]
.sym 27212 $PACKER_VCC_NET
.sym 27217 array_muxed0[11]
.sym 27218 basesoc_picorv327[0]
.sym 27219 picorv32.is_lui_auipc_jal
.sym 27220 basesoc_dat_w[7]
.sym 27222 picorv32.decoded_imm[1]
.sym 27223 $abc$36039$n3026
.sym 27224 picorv32.decoded_imm[0]
.sym 27227 picorv32.mem_rdata_latched[31]
.sym 27228 $abc$36039$n186
.sym 27229 picorv32.mem_rdata_latched[24]
.sym 27232 $abc$36039$n4714_1
.sym 27233 picorv32.reg_out[19]
.sym 27237 picorv32.cpuregs_rs1[26]
.sym 27239 picorv32.mem_rdata_latched[21]
.sym 27240 picorv32.mem_rdata_latched[20]
.sym 27277 picorv32.reg_out[19]
.sym 27278 picorv32.reg_out[21]
.sym 27279 picorv32.reg_out[23]
.sym 27280 $abc$36039$n4760
.sym 27281 picorv32.cpuregs_wrdata[5]
.sym 27282 picorv32.cpuregs_wrdata[6]
.sym 27283 picorv32.reg_out[24]
.sym 27284 picorv32.reg_out[26]
.sym 27321 picorv32.mem_rdata_latched[31]
.sym 27323 $abc$36039$n3042
.sym 27327 basesoc_dat_w[6]
.sym 27330 $abc$36039$n4701_1
.sym 27331 $abc$36039$n4766
.sym 27332 picorv32.cpuregs_wrdata[5]
.sym 27333 picorv32.cpuregs_wrdata[4]
.sym 27334 picorv32.cpuregs_wrdata[6]
.sym 27335 $abc$36039$n3967
.sym 27336 picorv32.mem_wordsize[0]
.sym 27337 $abc$36039$n3980
.sym 27340 $abc$36039$n4696_1
.sym 27341 picorv32.irq_pending[19]
.sym 27342 basesoc_picorv327[0]
.sym 27379 picorv32.cpuregs_wrdata[15]
.sym 27380 $abc$36039$n3980
.sym 27381 picorv32.reg_out[20]
.sym 27382 $abc$36039$n3983
.sym 27383 picorv32.reg_out[28]
.sym 27384 picorv32.reg_out[29]
.sym 27385 picorv32.reg_out[18]
.sym 27386 picorv32.cpuregs_wrdata[4]
.sym 27421 picorv32.irq_state[0]
.sym 27423 $abc$36039$n7133
.sym 27425 $PACKER_VCC_NET
.sym 27426 $abc$36039$n4750
.sym 27427 picorv32.decoded_imm[3]
.sym 27428 picorv32.irq_pending[11]
.sym 27429 basesoc_picorv327[6]
.sym 27430 $abc$36039$n4187_1
.sym 27431 picorv32.cpu_state[3]
.sym 27432 $abc$36039$n4244
.sym 27433 picorv32.reg_out[23]
.sym 27434 $abc$36039$n4726
.sym 27435 picorv32.mem_rdata_latched[19]
.sym 27436 picorv32.reg_out[29]
.sym 27437 $abc$36039$n3845
.sym 27439 $abc$36039$n4732
.sym 27441 picorv32.reg_out[24]
.sym 27442 picorv32.reg_next_pc[13]
.sym 27443 picorv32.irq_pending[21]
.sym 27444 picorv32.irq_pending[24]
.sym 27481 $abc$36039$n3622
.sym 27482 $abc$36039$n3977
.sym 27483 picorv32.decoded_rs1[4]
.sym 27484 $abc$36039$n4095
.sym 27485 $abc$36039$n4211
.sym 27486 $abc$36039$n3632
.sym 27487 picorv32.decoded_rs1[5]
.sym 27488 picorv32.cpuregs_wrdata[13]
.sym 27520 picorv32.reg_out[29]
.sym 27523 picorv32.alu_out_q[8]
.sym 27524 picorv32.reg_out[18]
.sym 27526 picorv32.irq_pending[29]
.sym 27527 $abc$36039$n3881_1
.sym 27528 picorv32.cpuregs_wrdata[4]
.sym 27529 $abc$36039$n4194
.sym 27530 picorv32.cpuregs_wrdata[15]
.sym 27531 picorv32.reg_out[7]
.sym 27532 $abc$36039$n4720_1
.sym 27533 picorv32.cpuregs_wrdata[7]
.sym 27535 picorv32.cpuregs_wrdata[6]
.sym 27536 basesoc_uart_tx_fifo_wrport_we
.sym 27537 picorv32.mem_rdata_latched[16]
.sym 27538 picorv32.cpuregs_wrdata[5]
.sym 27539 picorv32.mem_rdata_latched[18]
.sym 27540 picorv32.mem_rdata_latched[22]
.sym 27542 basesoc_uart_tx_fifo_do_read
.sym 27543 $abc$36039$n7135
.sym 27544 $abc$36039$n3605
.sym 27545 $abc$36039$n4080
.sym 27546 picorv32.cpuregs_rs1[28]
.sym 27583 $abc$36039$n3571_1
.sym 27584 $abc$36039$n3049_1
.sym 27585 $abc$36039$n4086
.sym 27586 $abc$36039$n4080
.sym 27587 $abc$36039$n4088
.sym 27588 $abc$36039$n4082
.sym 27589 $abc$36039$n3570
.sym 27590 $abc$36039$n4084
.sym 27621 picorv32.alu_out_q[31]
.sym 27622 $abc$36039$n3632
.sym 27625 $abc$36039$n3012_1
.sym 27626 picorv32.decoded_imm[22]
.sym 27627 $abc$36039$n4212
.sym 27628 picorv32.irq_state[1]
.sym 27629 $abc$36039$n3779
.sym 27630 picorv32.decoded_imm[23]
.sym 27631 $abc$36039$n4203
.sym 27632 $abc$36039$n3614
.sym 27633 $abc$36039$n4206
.sym 27636 picorv32.decoded_imm[21]
.sym 27637 picorv32.mem_rdata_latched[20]
.sym 27638 picorv32.latched_rd[0]
.sym 27639 $abc$36039$n4095
.sym 27640 picorv32.mem_rdata_latched[21]
.sym 27641 $abc$36039$n3976
.sym 27643 picorv32.cpuregs_wrdata[12]
.sym 27644 picorv32.cpuregs_rs1[26]
.sym 27645 picorv32.mem_rdata_latched[24]
.sym 27646 picorv32.latched_rd[3]
.sym 27647 picorv32.latched_rd[2]
.sym 27648 picorv32.cpuregs_rs1[18]
.sym 27655 picorv32.cpuregs_wrdata[14]
.sym 27657 $PACKER_VCC_NET
.sym 27659 $abc$36039$n6703
.sym 27660 picorv32.cpuregs_wrdata[13]
.sym 27664 $abc$36039$n4095
.sym 27665 picorv32.cpuregs_wrdata[9]
.sym 27667 $abc$36039$n6703
.sym 27668 picorv32.cpuregs_wrdata[12]
.sym 27671 picorv32.cpuregs_wrdata[10]
.sym 27672 $abc$36039$n4080
.sym 27673 $abc$36039$n4086
.sym 27674 picorv32.cpuregs_wrdata[15]
.sym 27675 picorv32.cpuregs_wrdata[8]
.sym 27676 $abc$36039$n4084
.sym 27677 $abc$36039$n4088
.sym 27680 $PACKER_VCC_NET
.sym 27681 picorv32.cpuregs_wrdata[11]
.sym 27682 $abc$36039$n4082
.sym 27685 $abc$36039$n4076
.sym 27686 picorv32.decoded_rs1[3]
.sym 27687 $abc$36039$n4074
.sym 27688 picorv32.decoded_rs2[3]
.sym 27689 picorv32.decoded_rs2[4]
.sym 27690 picorv32.decoded_rs2[2]
.sym 27691 $abc$36039$n4072
.sym 27692 picorv32.decoded_rs1[2]
.sym 27693 $abc$36039$n6703
.sym 27694 $abc$36039$n6703
.sym 27695 $abc$36039$n6703
.sym 27696 $abc$36039$n6703
.sym 27697 $abc$36039$n6703
.sym 27698 $abc$36039$n6703
.sym 27699 $abc$36039$n6703
.sym 27700 $abc$36039$n6703
.sym 27701 $abc$36039$n4080
.sym 27702 $abc$36039$n4082
.sym 27704 $abc$36039$n4084
.sym 27705 $abc$36039$n4086
.sym 27706 $abc$36039$n4088
.sym 27707 $abc$36039$n4095
.sym 27712 clk12_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27715 picorv32.cpuregs_wrdata[10]
.sym 27716 picorv32.cpuregs_wrdata[11]
.sym 27717 picorv32.cpuregs_wrdata[12]
.sym 27718 picorv32.cpuregs_wrdata[13]
.sym 27719 picorv32.cpuregs_wrdata[14]
.sym 27720 picorv32.cpuregs_wrdata[15]
.sym 27721 picorv32.cpuregs_wrdata[8]
.sym 27722 picorv32.cpuregs_wrdata[9]
.sym 27727 picorv32.mem_rdata_latched[15]
.sym 27728 $abc$36039$n3570
.sym 27729 $abc$36039$n5450
.sym 27730 $abc$36039$n7145
.sym 27731 picorv32.reg_next_pc[15]
.sym 27732 $abc$36039$n3624
.sym 27733 $PACKER_VCC_NET
.sym 27735 $abc$36039$n5452
.sym 27739 $abc$36039$n4086
.sym 27740 picorv32.cpuregs_wrdata[5]
.sym 27741 picorv32.cpuregs_wrdata[4]
.sym 27742 $abc$36039$n3967
.sym 27743 $abc$36039$n4088
.sym 27744 $abc$36039$n4766
.sym 27745 $abc$36039$n4082
.sym 27746 $abc$36039$n4584_1
.sym 27747 picorv32.cpuregs_wrdata[0]
.sym 27748 $abc$36039$n4229
.sym 27749 $abc$36039$n4084
.sym 27750 picorv32.cpuregs_wrdata[6]
.sym 27757 picorv32.cpuregs_wrdata[0]
.sym 27761 picorv32.cpuregs_wrdata[4]
.sym 27762 picorv32.cpuregs_wrdata[7]
.sym 27764 picorv32.cpuregs_wrdata[6]
.sym 27765 picorv32.cpuregs_wrdata[5]
.sym 27767 picorv32.cpuregs_wrdata[3]
.sym 27768 $PACKER_VCC_NET
.sym 27769 picorv32.latched_rd[4]
.sym 27770 picorv32.latched_rd[5]
.sym 27771 picorv32.cpuregs_wrdata[2]
.sym 27773 $abc$36039$n3779
.sym 27774 $abc$36039$n6703
.sym 27776 picorv32.latched_rd[0]
.sym 27780 picorv32.latched_rd[1]
.sym 27781 picorv32.cpuregs_wrdata[1]
.sym 27782 $abc$36039$n6703
.sym 27784 picorv32.latched_rd[3]
.sym 27785 picorv32.latched_rd[2]
.sym 27787 $abc$36039$n4070
.sym 27788 picorv32.decoded_rs2[0]
.sym 27789 picorv32.decoded_rs2[1]
.sym 27790 $abc$36039$n3636_1
.sym 27791 $abc$36039$n3630_1
.sym 27792 $abc$36039$n4068
.sym 27793 $abc$36039$n3421_1
.sym 27794 $abc$36039$n3436
.sym 27795 $abc$36039$n6703
.sym 27796 $abc$36039$n6703
.sym 27797 $abc$36039$n6703
.sym 27798 $abc$36039$n6703
.sym 27799 $abc$36039$n6703
.sym 27800 $abc$36039$n6703
.sym 27801 $abc$36039$n6703
.sym 27802 $abc$36039$n6703
.sym 27803 picorv32.latched_rd[0]
.sym 27804 picorv32.latched_rd[1]
.sym 27806 picorv32.latched_rd[2]
.sym 27807 picorv32.latched_rd[3]
.sym 27808 picorv32.latched_rd[4]
.sym 27809 picorv32.latched_rd[5]
.sym 27814 clk12_$glb_clk
.sym 27815 $abc$36039$n3779
.sym 27816 picorv32.cpuregs_wrdata[0]
.sym 27817 picorv32.cpuregs_wrdata[1]
.sym 27818 picorv32.cpuregs_wrdata[2]
.sym 27819 picorv32.cpuregs_wrdata[3]
.sym 27820 picorv32.cpuregs_wrdata[4]
.sym 27821 picorv32.cpuregs_wrdata[5]
.sym 27822 picorv32.cpuregs_wrdata[6]
.sym 27823 picorv32.cpuregs_wrdata[7]
.sym 27824 $PACKER_VCC_NET
.sym 27826 picorv32.decoded_rs2[2]
.sym 27829 picorv32.irq_state[0]
.sym 27830 $abc$36039$n4072
.sym 27831 $abc$36039$n3046
.sym 27833 picorv32.cpuregs_wrdata[14]
.sym 27834 picorv32.mem_do_rinst
.sym 27835 $abc$36039$n3046
.sym 27836 picorv32.decoded_imm_uj[22]
.sym 27837 $abc$36039$n3605
.sym 27838 $abc$36039$n4584_1
.sym 27840 $abc$36039$n3652_1
.sym 27841 $abc$36039$n4074
.sym 27842 $abc$36039$n4230
.sym 27844 $abc$36039$n4068
.sym 27845 $abc$36039$n3845
.sym 27846 basesoc_picorv327[24]
.sym 27847 picorv32.cpuregs_wrdata[1]
.sym 27848 picorv32.latched_rd[0]
.sym 27849 picorv32.latched_rd[2]
.sym 27850 $abc$36039$n4070
.sym 27851 $abc$36039$n4732
.sym 27852 $abc$36039$n3899
.sym 27859 $abc$36039$n4074
.sym 27862 picorv32.cpuregs_wrdata[15]
.sym 27863 picorv32.cpuregs_wrdata[8]
.sym 27865 $abc$36039$n4076
.sym 27869 picorv32.cpuregs_wrdata[11]
.sym 27870 $abc$36039$n4070
.sym 27871 $abc$36039$n4072
.sym 27872 picorv32.cpuregs_wrdata[12]
.sym 27873 picorv32.cpuregs_wrdata[10]
.sym 27874 $abc$36039$n6703
.sym 27875 $PACKER_VCC_NET
.sym 27876 picorv32.cpuregs_wrdata[13]
.sym 27877 $PACKER_VCC_NET
.sym 27878 $abc$36039$n4068
.sym 27880 picorv32.cpuregs_wrdata[9]
.sym 27882 $abc$36039$n6703
.sym 27884 $abc$36039$n4077
.sym 27888 picorv32.cpuregs_wrdata[14]
.sym 27889 picorv32.cpuregs_wrdata[19]
.sym 27890 $abc$36039$n4220
.sym 27891 $abc$36039$n4734
.sym 27892 $abc$36039$n4077
.sym 27893 $abc$36039$n3381
.sym 27894 picorv32.reg_out[30]
.sym 27895 $abc$36039$n3967_1
.sym 27896 $abc$36039$n3427_1
.sym 27897 $abc$36039$n6703
.sym 27898 $abc$36039$n6703
.sym 27899 $abc$36039$n6703
.sym 27900 $abc$36039$n6703
.sym 27901 $abc$36039$n6703
.sym 27902 $abc$36039$n6703
.sym 27903 $abc$36039$n6703
.sym 27904 $abc$36039$n6703
.sym 27905 $abc$36039$n4068
.sym 27906 $abc$36039$n4070
.sym 27908 $abc$36039$n4072
.sym 27909 $abc$36039$n4074
.sym 27910 $abc$36039$n4076
.sym 27911 $abc$36039$n4077
.sym 27916 clk12_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 picorv32.cpuregs_wrdata[10]
.sym 27920 picorv32.cpuregs_wrdata[11]
.sym 27921 picorv32.cpuregs_wrdata[12]
.sym 27922 picorv32.cpuregs_wrdata[13]
.sym 27923 picorv32.cpuregs_wrdata[14]
.sym 27924 picorv32.cpuregs_wrdata[15]
.sym 27925 picorv32.cpuregs_wrdata[8]
.sym 27926 picorv32.cpuregs_wrdata[9]
.sym 27932 picorv32.latched_rd[4]
.sym 27933 basesoc_picorv323[5]
.sym 27934 $abc$36039$n3128
.sym 27935 basesoc_picorv328[12]
.sym 27936 picorv32.reg_next_pc[31]
.sym 27937 picorv32.cpuregs_wrdata[3]
.sym 27938 picorv32.reg_pc[6]
.sym 27939 picorv32.latched_rd[5]
.sym 27940 $abc$36039$n4182
.sym 27941 $abc$36039$n4179
.sym 27942 picorv32.decoded_rs2[1]
.sym 27943 $abc$36039$n4248
.sym 27944 $abc$36039$n4076
.sym 27945 $abc$36039$n3907
.sym 27946 picorv32.cpuregs_wrdata[31]
.sym 27947 $abc$36039$n3941_1
.sym 27948 basesoc_uart_tx_fifo_wrport_we
.sym 27949 picorv32.cpuregs_rs1[28]
.sym 27950 basesoc_uart_tx_fifo_do_read
.sym 27951 $abc$36039$n3605
.sym 27952 picorv32.cpuregs_rs1[3]
.sym 27953 $abc$36039$n4080
.sym 27954 $abc$36039$n4220
.sym 27961 $abc$36039$n3779
.sym 27963 $PACKER_VCC_NET
.sym 27966 $abc$36039$n6703
.sym 27967 picorv32.cpuregs_wrdata[5]
.sym 27968 $abc$36039$n6703
.sym 27970 picorv32.cpuregs_wrdata[4]
.sym 27974 picorv32.cpuregs_wrdata[2]
.sym 27976 picorv32.cpuregs_wrdata[3]
.sym 27977 picorv32.cpuregs_wrdata[6]
.sym 27979 picorv32.cpuregs_wrdata[0]
.sym 27980 picorv32.latched_rd[4]
.sym 27982 picorv32.cpuregs_wrdata[7]
.sym 27985 picorv32.cpuregs_wrdata[1]
.sym 27986 picorv32.latched_rd[5]
.sym 27987 picorv32.latched_rd[2]
.sym 27988 picorv32.latched_rd[3]
.sym 27989 picorv32.latched_rd[0]
.sym 27990 picorv32.latched_rd[1]
.sym 27991 $abc$36039$n3640_1
.sym 27992 picorv32.cpuregs_wrdata[21]
.sym 27993 picorv32.cpuregs_wrdata[22]
.sym 27994 $abc$36039$n3654_1
.sym 27995 $abc$36039$n6737
.sym 27996 $abc$36039$n3899
.sym 27997 $abc$36039$n4762
.sym 27998 $abc$36039$n3660_1
.sym 27999 $abc$36039$n6703
.sym 28000 $abc$36039$n6703
.sym 28001 $abc$36039$n6703
.sym 28002 $abc$36039$n6703
.sym 28003 $abc$36039$n6703
.sym 28004 $abc$36039$n6703
.sym 28005 $abc$36039$n6703
.sym 28006 $abc$36039$n6703
.sym 28007 picorv32.latched_rd[0]
.sym 28008 picorv32.latched_rd[1]
.sym 28010 picorv32.latched_rd[2]
.sym 28011 picorv32.latched_rd[3]
.sym 28012 picorv32.latched_rd[4]
.sym 28013 picorv32.latched_rd[5]
.sym 28018 clk12_$glb_clk
.sym 28019 $abc$36039$n3779
.sym 28020 picorv32.cpuregs_wrdata[0]
.sym 28021 picorv32.cpuregs_wrdata[1]
.sym 28022 picorv32.cpuregs_wrdata[2]
.sym 28023 picorv32.cpuregs_wrdata[3]
.sym 28024 picorv32.cpuregs_wrdata[4]
.sym 28025 picorv32.cpuregs_wrdata[5]
.sym 28026 picorv32.cpuregs_wrdata[6]
.sym 28027 picorv32.cpuregs_wrdata[7]
.sym 28028 $PACKER_VCC_NET
.sym 28029 picorv32.reg_next_pc[17]
.sym 28033 $abc$36039$n3994
.sym 28035 basesoc_picorv327[8]
.sym 28036 $abc$36039$n7144
.sym 28038 picorv32.decoded_imm_uj[30]
.sym 28039 picorv32.cpuregs_rs1[10]
.sym 28040 picorv32.cpuregs_wrdata[19]
.sym 28042 $abc$36039$n7147
.sym 28043 $abc$36039$n4770
.sym 28044 picorv32.alu_out_q[3]
.sym 28045 picorv32.latched_rd[3]
.sym 28047 $abc$36039$n4095
.sym 28048 $abc$36039$n3899
.sym 28049 picorv32.irq_state[1]
.sym 28050 picorv32.latched_rd[0]
.sym 28051 picorv32.cpuregs_rs1[18]
.sym 28052 picorv32.reg_pc[6]
.sym 28053 $abc$36039$n5781
.sym 28054 picorv32.latched_rd[3]
.sym 28055 picorv32.latched_rd[0]
.sym 28056 picorv32.latched_rd[1]
.sym 28063 $PACKER_VCC_NET
.sym 28065 $PACKER_VCC_NET
.sym 28070 $abc$36039$n4074
.sym 28071 $abc$36039$n4068
.sym 28072 $abc$36039$n4077
.sym 28073 $abc$36039$n4072
.sym 28074 picorv32.cpuregs_wrdata[24]
.sym 28075 $abc$36039$n6703
.sym 28077 $abc$36039$n4070
.sym 28078 picorv32.cpuregs_wrdata[27]
.sym 28082 $abc$36039$n4076
.sym 28083 picorv32.cpuregs_wrdata[28]
.sym 28084 picorv32.cpuregs_wrdata[31]
.sym 28086 $abc$36039$n6703
.sym 28087 picorv32.cpuregs_wrdata[25]
.sym 28088 picorv32.cpuregs_wrdata[26]
.sym 28090 picorv32.cpuregs_wrdata[30]
.sym 28091 picorv32.cpuregs_wrdata[29]
.sym 28093 $abc$36039$n3642_1
.sym 28094 picorv32.cpuregs_wrdata[27]
.sym 28095 picorv32.cpuregs_wrdata[25]
.sym 28096 picorv32.cpuregs_wrdata[16]
.sym 28097 $abc$36039$n3662
.sym 28098 $abc$36039$n4256
.sym 28099 picorv32.cpuregs_wrdata[28]
.sym 28100 $abc$36039$n3668
.sym 28101 $abc$36039$n6703
.sym 28102 $abc$36039$n6703
.sym 28103 $abc$36039$n6703
.sym 28104 $abc$36039$n6703
.sym 28105 $abc$36039$n6703
.sym 28106 $abc$36039$n6703
.sym 28107 $abc$36039$n6703
.sym 28108 $abc$36039$n6703
.sym 28109 $abc$36039$n4068
.sym 28110 $abc$36039$n4070
.sym 28112 $abc$36039$n4072
.sym 28113 $abc$36039$n4074
.sym 28114 $abc$36039$n4076
.sym 28115 $abc$36039$n4077
.sym 28120 clk12_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 picorv32.cpuregs_wrdata[26]
.sym 28124 picorv32.cpuregs_wrdata[27]
.sym 28125 picorv32.cpuregs_wrdata[28]
.sym 28126 picorv32.cpuregs_wrdata[29]
.sym 28127 picorv32.cpuregs_wrdata[30]
.sym 28128 picorv32.cpuregs_wrdata[31]
.sym 28129 picorv32.cpuregs_wrdata[24]
.sym 28130 picorv32.cpuregs_wrdata[25]
.sym 28132 picorv32.decoded_imm[10]
.sym 28135 $abc$36039$n3933
.sym 28136 $abc$36039$n2853
.sym 28137 $abc$36039$n3832_1
.sym 28138 $abc$36039$n4584_1
.sym 28139 array_muxed0[11]
.sym 28140 $abc$36039$n4360
.sym 28141 $abc$36039$n3779
.sym 28142 $abc$36039$n3640_1
.sym 28143 picorv32.reg_next_pc[21]
.sym 28144 picorv32.cpuregs_wrdata[21]
.sym 28145 picorv32.decoded_imm[11]
.sym 28146 $PACKER_VCC_NET
.sym 28147 picorv32.cpuregs_wrdata[22]
.sym 28148 $abc$36039$n5490
.sym 28149 $abc$36039$n2926_1
.sym 28150 $abc$36039$n4084
.sym 28151 $abc$36039$n4088
.sym 28152 $abc$36039$n4086
.sym 28153 picorv32.latched_rd[2]
.sym 28155 picorv32.cpuregs_rs1[17]
.sym 28156 $abc$36039$n3956
.sym 28157 picorv32.cpu_state[4]
.sym 28158 $abc$36039$n4082
.sym 28164 picorv32.cpuregs_wrdata[21]
.sym 28165 picorv32.cpuregs_wrdata[22]
.sym 28166 $abc$36039$n6703
.sym 28167 picorv32.cpuregs_wrdata[18]
.sym 28168 picorv32.latched_rd[4]
.sym 28169 picorv32.latched_rd[5]
.sym 28170 picorv32.latched_rd[2]
.sym 28172 $abc$36039$n6703
.sym 28174 $abc$36039$n3779
.sym 28175 picorv32.cpuregs_wrdata[23]
.sym 28183 picorv32.latched_rd[3]
.sym 28184 picorv32.cpuregs_wrdata[19]
.sym 28188 picorv32.cpuregs_wrdata[20]
.sym 28190 picorv32.cpuregs_wrdata[16]
.sym 28191 picorv32.cpuregs_wrdata[17]
.sym 28192 $PACKER_VCC_NET
.sym 28193 picorv32.latched_rd[0]
.sym 28194 picorv32.latched_rd[1]
.sym 28195 $abc$36039$n4048_1
.sym 28196 $abc$36039$n3954
.sym 28197 picorv32.cpuregs_rs1[17]
.sym 28198 $abc$36039$n3930
.sym 28199 $abc$36039$n3656
.sym 28200 $abc$36039$n5785
.sym 28201 picorv32.cpuregs_rs1[31]
.sym 28202 picorv32.cpuregs_rs1[28]
.sym 28203 $abc$36039$n6703
.sym 28204 $abc$36039$n6703
.sym 28205 $abc$36039$n6703
.sym 28206 $abc$36039$n6703
.sym 28207 $abc$36039$n6703
.sym 28208 $abc$36039$n6703
.sym 28209 $abc$36039$n6703
.sym 28210 $abc$36039$n6703
.sym 28211 picorv32.latched_rd[0]
.sym 28212 picorv32.latched_rd[1]
.sym 28214 picorv32.latched_rd[2]
.sym 28215 picorv32.latched_rd[3]
.sym 28216 picorv32.latched_rd[4]
.sym 28217 picorv32.latched_rd[5]
.sym 28222 clk12_$glb_clk
.sym 28223 $abc$36039$n3779
.sym 28224 picorv32.cpuregs_wrdata[16]
.sym 28225 picorv32.cpuregs_wrdata[17]
.sym 28226 picorv32.cpuregs_wrdata[18]
.sym 28227 picorv32.cpuregs_wrdata[19]
.sym 28228 picorv32.cpuregs_wrdata[20]
.sym 28229 picorv32.cpuregs_wrdata[21]
.sym 28230 picorv32.cpuregs_wrdata[22]
.sym 28231 picorv32.cpuregs_wrdata[23]
.sym 28232 $PACKER_VCC_NET
.sym 28233 basesoc_picorv328[16]
.sym 28237 picorv32.cpuregs_rs1[29]
.sym 28238 basesoc_picorv327[9]
.sym 28239 picorv32.irq_state[0]
.sym 28240 basesoc_picorv327[20]
.sym 28242 $abc$36039$n3668
.sym 28243 picorv32.irq_state[0]
.sym 28244 basesoc_picorv327[20]
.sym 28245 picorv32.reg_next_pc[26]
.sym 28246 $abc$36039$n2924
.sym 28248 $abc$36039$n5468
.sym 28249 basesoc_picorv327[24]
.sym 28250 basesoc_picorv327[25]
.sym 28251 picorv32.cpuregs_wrdata[16]
.sym 28252 $abc$36039$n3845
.sym 28256 $abc$36039$n4875
.sym 28257 $abc$36039$n4221
.sym 28258 $abc$36039$n4362
.sym 28260 picorv32.latched_rd[0]
.sym 28266 picorv32.cpuregs_wrdata[27]
.sym 28271 picorv32.cpuregs_wrdata[28]
.sym 28274 picorv32.cpuregs_wrdata[24]
.sym 28275 picorv32.cpuregs_wrdata[25]
.sym 28276 $abc$36039$n4095
.sym 28278 $PACKER_VCC_NET
.sym 28282 $abc$36039$n6703
.sym 28283 $PACKER_VCC_NET
.sym 28287 $abc$36039$n6703
.sym 28288 $abc$36039$n4084
.sym 28289 $abc$36039$n4088
.sym 28290 $abc$36039$n4086
.sym 28291 $abc$36039$n4080
.sym 28292 picorv32.cpuregs_wrdata[26]
.sym 28293 picorv32.cpuregs_wrdata[31]
.sym 28294 picorv32.cpuregs_wrdata[30]
.sym 28295 picorv32.cpuregs_wrdata[29]
.sym 28296 $abc$36039$n4082
.sym 28297 $abc$36039$n4034
.sym 28298 $abc$36039$n4117
.sym 28299 $abc$36039$n4014
.sym 28300 $abc$36039$n3477
.sym 28301 $abc$36039$n4051_1
.sym 28302 $abc$36039$n4050
.sym 28303 $abc$36039$n4047
.sym 28304 $abc$36039$n4015
.sym 28305 $abc$36039$n6703
.sym 28306 $abc$36039$n6703
.sym 28307 $abc$36039$n6703
.sym 28308 $abc$36039$n6703
.sym 28309 $abc$36039$n6703
.sym 28310 $abc$36039$n6703
.sym 28311 $abc$36039$n6703
.sym 28312 $abc$36039$n6703
.sym 28313 $abc$36039$n4080
.sym 28314 $abc$36039$n4082
.sym 28316 $abc$36039$n4084
.sym 28317 $abc$36039$n4086
.sym 28318 $abc$36039$n4088
.sym 28319 $abc$36039$n4095
.sym 28324 clk12_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 picorv32.cpuregs_wrdata[26]
.sym 28328 picorv32.cpuregs_wrdata[27]
.sym 28329 picorv32.cpuregs_wrdata[28]
.sym 28330 picorv32.cpuregs_wrdata[29]
.sym 28331 picorv32.cpuregs_wrdata[30]
.sym 28332 picorv32.cpuregs_wrdata[31]
.sym 28333 picorv32.cpuregs_wrdata[24]
.sym 28334 picorv32.cpuregs_wrdata[25]
.sym 28335 $abc$36039$n4042_1
.sym 28339 basesoc_picorv328[26]
.sym 28340 picorv32.cpuregs_wrdata[17]
.sym 28341 picorv32.cpuregs_rs1[23]
.sym 28342 $abc$36039$n4380
.sym 28343 $abc$36039$n3128
.sym 28344 picorv32.cpuregs_rs1[28]
.sym 28345 picorv32.decoded_imm_uj[30]
.sym 28346 picorv32.reg_pc[18]
.sym 28347 $abc$36039$n2935
.sym 28348 $abc$36039$n4259
.sym 28349 $abc$36039$n3979_1
.sym 28350 picorv32.cpuregs_wrdata[24]
.sym 28351 basesoc_uart_tx_fifo_wrport_we
.sym 28352 $abc$36039$n4977
.sym 28354 $abc$36039$n3941_1
.sym 28355 $abc$36039$n3941_1
.sym 28357 $abc$36039$n4080
.sym 28359 picorv32.cpuregs_wrdata[31]
.sym 28360 picorv32.latched_rd[0]
.sym 28361 picorv32.cpuregs_rs1[28]
.sym 28362 basesoc_uart_tx_fifo_do_read
.sym 28370 picorv32.latched_rd[0]
.sym 28371 $abc$36039$n6703
.sym 28372 picorv32.cpuregs_wrdata[19]
.sym 28376 picorv32.cpuregs_wrdata[22]
.sym 28377 picorv32.cpuregs_wrdata[21]
.sym 28378 $abc$36039$n3779
.sym 28379 picorv32.cpuregs_wrdata[17]
.sym 28380 $PACKER_VCC_NET
.sym 28385 picorv32.cpuregs_wrdata[20]
.sym 28386 $abc$36039$n6703
.sym 28387 picorv32.latched_rd[3]
.sym 28388 picorv32.latched_rd[4]
.sym 28389 picorv32.cpuregs_wrdata[16]
.sym 28392 picorv32.latched_rd[1]
.sym 28393 picorv32.cpuregs_wrdata[23]
.sym 28394 picorv32.latched_rd[5]
.sym 28395 picorv32.latched_rd[2]
.sym 28396 picorv32.cpuregs_wrdata[18]
.sym 28399 $abc$36039$n4115_1
.sym 28400 $abc$36039$n4118_1
.sym 28401 $abc$36039$n4013
.sym 28402 $abc$36039$n4096_1
.sym 28403 picorv32.mem_rdata_q[9]
.sym 28404 $abc$36039$n4097
.sym 28405 $abc$36039$n4098_1
.sym 28406 $abc$36039$n4099
.sym 28407 $abc$36039$n6703
.sym 28408 $abc$36039$n6703
.sym 28409 $abc$36039$n6703
.sym 28410 $abc$36039$n6703
.sym 28411 $abc$36039$n6703
.sym 28412 $abc$36039$n6703
.sym 28413 $abc$36039$n6703
.sym 28414 $abc$36039$n6703
.sym 28415 picorv32.latched_rd[0]
.sym 28416 picorv32.latched_rd[1]
.sym 28418 picorv32.latched_rd[2]
.sym 28419 picorv32.latched_rd[3]
.sym 28420 picorv32.latched_rd[4]
.sym 28421 picorv32.latched_rd[5]
.sym 28426 clk12_$glb_clk
.sym 28427 $abc$36039$n3779
.sym 28428 picorv32.cpuregs_wrdata[16]
.sym 28429 picorv32.cpuregs_wrdata[17]
.sym 28430 picorv32.cpuregs_wrdata[18]
.sym 28431 picorv32.cpuregs_wrdata[19]
.sym 28432 picorv32.cpuregs_wrdata[20]
.sym 28433 picorv32.cpuregs_wrdata[21]
.sym 28434 picorv32.cpuregs_wrdata[22]
.sym 28435 picorv32.cpuregs_wrdata[23]
.sym 28436 $PACKER_VCC_NET
.sym 28437 basesoc_picorv327[17]
.sym 28441 picorv32.cpuregs_rs1[16]
.sym 28442 $abc$36039$n4071_1
.sym 28443 $abc$36039$n2974
.sym 28444 $abc$36039$n4039
.sym 28445 basesoc_picorv327[18]
.sym 28446 basesoc_uart_phy_storage[28]
.sym 28447 basesoc_picorv327[17]
.sym 28448 $abc$36039$n2974
.sym 28449 $abc$36039$n4001
.sym 28450 basesoc_picorv327[19]
.sym 28451 $abc$36039$n3927_1
.sym 28452 picorv32.reg_pc[26]
.sym 28453 basesoc_picorv327[31]
.sym 28454 picorv32.cpuregs_rs1[30]
.sym 28456 picorv32.latched_rd[1]
.sym 28457 picorv32.latched_rd[3]
.sym 28460 $abc$36039$n4377
.sym 28462 picorv32.latched_rd[0]
.sym 28463 $abc$36039$n3478_1
.sym 28464 $abc$36039$n3926_1
.sym 28501 picorv32.decoded_rd[2]
.sym 28502 $abc$36039$n4130_1
.sym 28503 $abc$36039$n4132
.sym 28504 $abc$36039$n3478_1
.sym 28505 $abc$36039$n3479
.sym 28506 picorv32.decoded_rd[0]
.sym 28507 $abc$36039$n4131
.sym 28508 $abc$36039$n3845
.sym 28539 basesoc_picorv327[26]
.sym 28543 basesoc_picorv327[13]
.sym 28544 basesoc_picorv327[22]
.sym 28545 $PACKER_VCC_NET
.sym 28546 picorv32.cpuregs_rs1[27]
.sym 28547 $abc$36039$n2950
.sym 28550 $abc$36039$n2954
.sym 28551 $PACKER_VCC_NET
.sym 28552 $abc$36039$n4075_1
.sym 28553 $abc$36039$n4116
.sym 28554 $abc$36039$n2954
.sym 28559 picorv32.latched_rd[3]
.sym 28561 picorv32.latched_rd[2]
.sym 28564 picorv32.cpu_state[4]
.sym 28566 $abc$36039$n3124
.sym 28603 picorv32.latched_rd[3]
.sym 28604 picorv32.latched_rd[2]
.sym 28607 picorv32.latched_rd[0]
.sym 28609 $abc$36039$n3092
.sym 28610 $abc$36039$n3091
.sym 28646 basesoc_picorv327[14]
.sym 28647 $abc$36039$n232
.sym 28648 $abc$36039$n2844
.sym 28649 basesoc_picorv327[20]
.sym 28650 $abc$36039$n3378
.sym 28652 picorv32.mem_do_rinst
.sym 28653 picorv32.instr_retirq
.sym 28654 $abc$36039$n4130_1
.sym 28655 basesoc_uart_phy_storage[27]
.sym 28656 basesoc_picorv327[30]
.sym 28658 picorv32.latched_rd[0]
.sym 28667 $abc$36039$n3845
.sym 28668 $abc$36039$n3128
.sym 28705 $abc$36039$n2948
.sym 28707 $abc$36039$n2949
.sym 28708 picorv32.irq_delay
.sym 28709 $abc$36039$n2947
.sym 28710 $abc$36039$n3124
.sym 28711 $abc$36039$n2886_1
.sym 28712 $abc$36039$n2911
.sym 28747 $abc$36039$n3243
.sym 28748 $abc$36039$n3926_1
.sym 28749 $abc$36039$n3926_1
.sym 28750 picorv32.mem_do_wdata
.sym 28751 basesoc_dat_w[3]
.sym 28754 picorv32.instr_maskirq
.sym 28755 picorv32.latched_rd[5]
.sym 28756 $abc$36039$n3243
.sym 28757 picorv32.latched_rd[4]
.sym 28758 basesoc_uart_phy_storage[27]
.sym 28759 $abc$36039$n3103
.sym 28761 picorv32.mem_do_prefetch
.sym 28763 picorv32.latched_rd[0]
.sym 28766 $abc$36039$n3103
.sym 28767 $abc$36039$n3069
.sym 28768 $abc$36039$n2948
.sym 28769 picorv32.cpu_state[0]
.sym 28770 basesoc_uart_tx_fifo_wrport_we
.sym 28808 $abc$36039$n3181
.sym 28810 $abc$36039$n2909
.sym 28812 $abc$36039$n2908_1
.sym 28813 $abc$36039$n3103
.sym 28814 picorv32.mem_do_prefetch
.sym 28849 $abc$36039$n3400
.sym 28851 picorv32.irq_state[0]
.sym 28853 picorv32.irq_state[1]
.sym 28854 $abc$36039$n2888
.sym 28855 picorv32.cpu_state[2]
.sym 28857 picorv32.cpu_state[4]
.sym 28858 $abc$36039$n5011
.sym 28868 picorv32.mem_do_prefetch
.sym 28871 picorv32.cpu_state[1]
.sym 28912 picorv32.cpu_state[1]
.sym 28952 user_btn0
.sym 28954 $abc$36039$n2953_1
.sym 28956 picorv32.mem_do_prefetch
.sym 28960 $abc$36039$n3181
.sym 28969 $abc$36039$n2945_1
.sym 29017 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 29049 picorv32.cpu_state[3]
.sym 29053 picorv32.cpu_state[5]
.sym 29054 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 29056 picorv32.cpu_state[1]
.sym 29058 $abc$36039$n3075
.sym 29059 picorv32.cpu_state[3]
.sym 29062 $abc$36039$n232
.sym 29064 $abc$36039$n3075
.sym 29070 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 29159 csrbankarray_csrbank2_dat0_w[4]
.sym 29160 $abc$36039$n2882
.sym 29164 picorv32.mem_do_wdata
.sym 29167 csrbankarray_csrbank2_dat0_w[6]
.sym 29170 basesoc_adr[1]
.sym 29171 csrbankarray_csrbank2_dat0_w[5]
.sym 29177 $abc$36039$n3006
.sym 29215 csrbankarray_csrbank2_dat0_w[5]
.sym 29218 $abc$36039$n3006
.sym 29221 csrbankarray_csrbank2_dat0_w[6]
.sym 29260 $abc$36039$n3062
.sym 29321 $abc$36039$n112
.sym 29359 basesoc_dat_w[5]
.sym 29360 csrbankarray_csrbank2_dat0_w[6]
.sym 29365 sys_rst
.sym 29367 $abc$36039$n3002
.sym 29463 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 29465 $abc$36039$n2724
.sym 29468 $abc$36039$n2724
.sym 29560 csrbankarray_csrbank0_leds_out0_w[4]
.sym 29565 $abc$36039$n2722
.sym 29571 $abc$36039$n2720
.sym 29694 $abc$36039$n3062
.sym 29697 $abc$36039$n3062
.sym 29712 $abc$36039$n3062
.sym 29777 picorv32.decoded_rd[3]
.sym 29895 array_muxed1[12]
.sym 29899 array_muxed1[0]
.sym 29901 $abc$36039$n3006_1
.sym 29903 array_muxed1[5]
.sym 29933 $abc$36039$n3366_1
.sym 29936 $abc$36039$n4567
.sym 29941 $abc$36039$n3363
.sym 29943 $abc$36039$n3424_1
.sym 29961 picorv32.mem_rdata_latched[10]
.sym 30006 picorv32.mem_rdata_latched[10]
.sym 30037 $abc$36039$n3046_$glb_ce
.sym 30038 clk12_$glb_clk
.sym 30040 spiflash_bus_dat_r[9]
.sym 30041 spiflash_bus_dat_r[11]
.sym 30042 $abc$36039$n3848
.sym 30043 $abc$36039$n3851
.sym 30044 $abc$36039$n3845_1
.sym 30045 spiflash_bus_dat_r[8]
.sym 30046 spiflash_bus_dat_r[10]
.sym 30056 serial_tx
.sym 30057 array_muxed1[10]
.sym 30058 spiflash_bus_dat_r[15]
.sym 30065 picorv32.mem_wordsize[1]
.sym 30066 $abc$36039$n2845
.sym 30070 $abc$36039$n3039
.sym 30071 $abc$36039$n2954
.sym 30072 basesoc_picorv327[1]
.sym 30073 picorv32.mem_wordsize[1]
.sym 30085 picorv32.mem_rdata_q[10]
.sym 30087 $abc$36039$n2954
.sym 30099 $abc$36039$n3366_1
.sym 30100 $abc$36039$n3851
.sym 30102 $abc$36039$n3364
.sym 30108 picorv32.mem_rdata_latched[10]
.sym 30115 $abc$36039$n3364
.sym 30116 $abc$36039$n3366_1
.sym 30132 $abc$36039$n3851
.sym 30133 $abc$36039$n2954
.sym 30135 picorv32.mem_rdata_q[10]
.sym 30140 picorv32.mem_rdata_latched[10]
.sym 30161 clk12_$glb_clk
.sym 30163 $abc$36039$n4636_1
.sym 30164 $abc$36039$n3556
.sym 30165 $abc$36039$n4612
.sym 30166 picorv32.reg_out[6]
.sym 30167 $abc$36039$n4661
.sym 30168 picorv32.mem_rdata_q[14]
.sym 30169 $abc$36039$n4669_1
.sym 30170 $abc$36039$n5471_1
.sym 30175 array_muxed0[9]
.sym 30176 $abc$36039$n2984
.sym 30178 basesoc_dat_w[5]
.sym 30179 array_muxed2[0]
.sym 30180 array_muxed0[8]
.sym 30182 array_muxed0[3]
.sym 30183 slave_sel_r[1]
.sym 30185 $abc$36039$n3845
.sym 30190 $abc$36039$n3557
.sym 30191 $abc$36039$n3845_1
.sym 30198 $abc$36039$n3556
.sym 30204 $abc$36039$n5453_1
.sym 30205 $abc$36039$n3558
.sym 30207 $abc$36039$n3043
.sym 30208 $abc$36039$n3845_1
.sym 30210 $abc$36039$n5458_1
.sym 30212 $abc$36039$n4567
.sym 30215 $abc$36039$n3851
.sym 30218 $abc$36039$n3424_1
.sym 30220 $abc$36039$n4567
.sym 30221 $abc$36039$n4564_1
.sym 30222 $abc$36039$n4560_1
.sym 30225 picorv32.mem_wordsize[1]
.sym 30226 $abc$36039$n4578_1
.sym 30228 picorv32.mem_wordsize[0]
.sym 30229 $abc$36039$n3556
.sym 30230 $abc$36039$n3039
.sym 30232 basesoc_picorv327[1]
.sym 30234 $abc$36039$n4562_1
.sym 30237 $abc$36039$n3556
.sym 30238 $abc$36039$n3558
.sym 30239 $abc$36039$n4560_1
.sym 30240 $abc$36039$n3043
.sym 30243 $abc$36039$n4567
.sym 30244 $abc$36039$n4578_1
.sym 30245 $abc$36039$n3558
.sym 30246 $abc$36039$n5458_1
.sym 30250 $abc$36039$n3424_1
.sym 30251 $abc$36039$n3845_1
.sym 30252 basesoc_picorv327[1]
.sym 30255 $abc$36039$n4564_1
.sym 30256 $abc$36039$n5453_1
.sym 30257 $abc$36039$n4562_1
.sym 30258 $abc$36039$n4567
.sym 30261 $abc$36039$n3851
.sym 30262 picorv32.mem_wordsize[1]
.sym 30263 $abc$36039$n4578_1
.sym 30264 picorv32.mem_wordsize[0]
.sym 30273 $abc$36039$n3851
.sym 30274 $abc$36039$n3039
.sym 30276 basesoc_picorv327[1]
.sym 30284 clk12_$glb_clk
.sym 30286 $abc$36039$n3555_1
.sym 30287 $abc$36039$n3082
.sym 30288 $abc$36039$n4655
.sym 30289 $abc$36039$n4563
.sym 30290 $abc$36039$n3841
.sym 30291 $abc$36039$n4621
.sym 30292 picorv32.mem_rdata_latched[8]
.sym 30293 picorv32.mem_rdata_q[8]
.sym 30295 picorv32.mem_rdata_q[14]
.sym 30298 basesoc_dat_w[4]
.sym 30299 picorv32.mem_rdata_latched[22]
.sym 30300 $abc$36039$n4613
.sym 30301 $abc$36039$n3043
.sym 30303 $abc$36039$n57
.sym 30304 $abc$36039$n3557
.sym 30305 picorv32.mem_rdata_latched[18]
.sym 30306 $abc$36039$n3443
.sym 30307 $abc$36039$n3556
.sym 30308 picorv32.latched_is_lu
.sym 30311 picorv32.reg_out[8]
.sym 30313 picorv32.reg_out[0]
.sym 30314 $abc$36039$n4661
.sym 30316 $abc$36039$n3557
.sym 30317 spiflash_i
.sym 30320 $abc$36039$n3558
.sym 30321 picorv32.mem_rdata_q[10]
.sym 30328 picorv32.mem_wordsize[0]
.sym 30329 basesoc_uart_tx_fifo_consume[0]
.sym 30330 basesoc_picorv327[0]
.sym 30331 picorv32.mem_wordsize[1]
.sym 30334 $abc$36039$n3557
.sym 30335 basesoc_uart_tx_fifo_consume[1]
.sym 30337 $abc$36039$n4560_1
.sym 30338 $abc$36039$n4630
.sym 30339 $abc$36039$n4643
.sym 30341 $abc$36039$n4669_1
.sym 30343 picorv32.mem_wordsize[1]
.sym 30344 sys_rst
.sym 30347 basesoc_uart_tx_fifo_do_read
.sym 30348 picorv32.mem_wordsize[0]
.sym 30349 $abc$36039$n4628
.sym 30351 $abc$36039$n3845_1
.sym 30354 $abc$36039$n2863
.sym 30361 basesoc_uart_tx_fifo_consume[1]
.sym 30367 picorv32.mem_wordsize[1]
.sym 30368 basesoc_picorv327[0]
.sym 30372 $abc$36039$n4628
.sym 30373 $abc$36039$n4669_1
.sym 30378 $abc$36039$n4560_1
.sym 30379 picorv32.mem_wordsize[1]
.sym 30380 picorv32.mem_wordsize[0]
.sym 30384 basesoc_uart_tx_fifo_do_read
.sym 30385 sys_rst
.sym 30386 basesoc_uart_tx_fifo_consume[0]
.sym 30390 $abc$36039$n4643
.sym 30391 $abc$36039$n4628
.sym 30396 $abc$36039$n4628
.sym 30397 $abc$36039$n3557
.sym 30398 $abc$36039$n4630
.sym 30399 $abc$36039$n3845_1
.sym 30402 picorv32.mem_wordsize[0]
.sym 30403 picorv32.mem_wordsize[1]
.sym 30406 $abc$36039$n2863
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 picorv32.mem_rdata_latched[7]
.sym 30410 picorv32.reg_out[12]
.sym 30411 $abc$36039$n4623
.sym 30412 $abc$36039$n4620
.sym 30413 $abc$36039$n4675_1
.sym 30414 picorv32.mem_rdata_q[15]
.sym 30415 picorv32.mem_rdata_q[7]
.sym 30416 $abc$36039$n4622
.sym 30417 basesoc_dat_w[1]
.sym 30419 picorv32.cpuregs_rs1[23]
.sym 30420 $abc$36039$n3570
.sym 30421 basesoc_uart_tx_fifo_consume[1]
.sym 30423 basesoc_uart_tx_fifo_consume[0]
.sym 30424 picorv32.mem_rdata_latched[21]
.sym 30425 $abc$36039$n3558
.sym 30426 $abc$36039$n3843_1
.sym 30427 picorv32.mem_rdata_latched[20]
.sym 30429 basesoc_uart_tx_fifo_consume[0]
.sym 30430 picorv32.mem_rdata_latched[24]
.sym 30431 picorv32.mem_rdata_q[21]
.sym 30433 $abc$36039$n4619
.sym 30434 $abc$36039$n4567
.sym 30435 $abc$36039$n4628
.sym 30436 $abc$36039$n4707_1
.sym 30437 $abc$36039$n3046
.sym 30438 $abc$36039$n4567
.sym 30439 $abc$36039$n3424_1
.sym 30441 picorv32.cpu_state[0]
.sym 30442 picorv32.mem_rdata_latched[7]
.sym 30444 $abc$36039$n4567
.sym 30451 $abc$36039$n4567
.sym 30452 $abc$36039$n3430_1
.sym 30453 picorv32.latched_is_lu
.sym 30455 $abc$36039$n4642_1
.sym 30456 $abc$36039$n4629
.sym 30457 $abc$36039$n3424_1
.sym 30458 $abc$36039$n4567
.sym 30459 $abc$36039$n3026
.sym 30460 $abc$36039$n4668_1
.sym 30463 $abc$36039$n5474_1
.sym 30465 $abc$36039$n3557
.sym 30473 $abc$36039$n4631_1
.sym 30475 $abc$36039$n4627
.sym 30476 $abc$36039$n3039
.sym 30478 $abc$36039$n3439_1
.sym 30479 $abc$36039$n5480_1
.sym 30483 $abc$36039$n5474_1
.sym 30484 $abc$36039$n4567
.sym 30485 $abc$36039$n4627
.sym 30486 $abc$36039$n4642_1
.sym 30489 $abc$36039$n3424_1
.sym 30491 picorv32.latched_is_lu
.sym 30492 $abc$36039$n3557
.sym 30495 $abc$36039$n3430_1
.sym 30497 $abc$36039$n3557
.sym 30498 picorv32.latched_is_lu
.sym 30501 picorv32.latched_is_lu
.sym 30502 $abc$36039$n3557
.sym 30503 $abc$36039$n3039
.sym 30507 $abc$36039$n4627
.sym 30508 $abc$36039$n4567
.sym 30509 $abc$36039$n5480_1
.sym 30510 $abc$36039$n4668_1
.sym 30514 $abc$36039$n3026
.sym 30515 picorv32.latched_is_lu
.sym 30516 $abc$36039$n3557
.sym 30519 $abc$36039$n4629
.sym 30520 $abc$36039$n4567
.sym 30521 $abc$36039$n4627
.sym 30522 $abc$36039$n4631_1
.sym 30525 $abc$36039$n3439_1
.sym 30527 picorv32.latched_is_lu
.sym 30528 $abc$36039$n3557
.sym 30530 clk12_$glb_clk
.sym 30532 picorv32.reg_out[13]
.sym 30533 $abc$36039$n4627
.sym 30534 $abc$36039$n4635_1
.sym 30535 $abc$36039$n4674_1
.sym 30536 $abc$36039$n4681_1
.sym 30537 $abc$36039$n4773
.sym 30538 $abc$36039$n4619
.sym 30539 $abc$36039$n4628
.sym 30544 picorv32.reg_out[10]
.sym 30545 picorv32.mem_rdata_q[7]
.sym 30547 sys_rst
.sym 30548 $abc$36039$n3430_1
.sym 30549 picorv32.latched_is_lu
.sym 30550 picorv32.decoded_imm[19]
.sym 30551 $abc$36039$n3014
.sym 30552 $abc$36039$n2954
.sym 30553 picorv32.reg_out[12]
.sym 30554 $abc$36039$n4599
.sym 30555 $abc$36039$n3557
.sym 30556 picorv32.cpuregs_rs1[17]
.sym 30557 picorv32.mem_wordsize[1]
.sym 30558 $abc$36039$n3980
.sym 30559 picorv32.reg_out[26]
.sym 30560 picorv32.reg_out[9]
.sym 30561 picorv32.reg_out[14]
.sym 30562 $abc$36039$n3039
.sym 30563 picorv32.reg_next_pc[6]
.sym 30564 $abc$36039$n3439_1
.sym 30565 picorv32.reg_out[8]
.sym 30566 $abc$36039$n3022
.sym 30567 $abc$36039$n4657_1
.sym 30576 $abc$36039$n4743
.sym 30577 $abc$36039$n4701_1
.sym 30580 $abc$36039$n4725
.sym 30582 $abc$36039$n4731
.sym 30583 $abc$36039$n4713_1
.sym 30586 $abc$36039$n4767
.sym 30587 $abc$36039$n3557
.sym 30588 picorv32.latched_is_lu
.sym 30590 $abc$36039$n4627
.sym 30592 $abc$36039$n3022
.sym 30593 $abc$36039$n4681_1
.sym 30594 $abc$36039$n4567
.sym 30598 $abc$36039$n4567
.sym 30601 $abc$36039$n4681_1
.sym 30604 $abc$36039$n4567
.sym 30606 $abc$36039$n4681_1
.sym 30607 $abc$36039$n4627
.sym 30608 $abc$36039$n4567
.sym 30609 $abc$36039$n4725
.sym 30612 $abc$36039$n3022
.sym 30614 $abc$36039$n3557
.sym 30615 picorv32.latched_is_lu
.sym 30618 $abc$36039$n4767
.sym 30619 $abc$36039$n4567
.sym 30620 $abc$36039$n4681_1
.sym 30621 $abc$36039$n4627
.sym 30624 $abc$36039$n4743
.sym 30625 $abc$36039$n4681_1
.sym 30626 $abc$36039$n4627
.sym 30627 $abc$36039$n4567
.sym 30636 $abc$36039$n4567
.sym 30637 $abc$36039$n4701_1
.sym 30638 $abc$36039$n4627
.sym 30639 $abc$36039$n4681_1
.sym 30642 $abc$36039$n4731
.sym 30643 $abc$36039$n4627
.sym 30644 $abc$36039$n4567
.sym 30645 $abc$36039$n4681_1
.sym 30648 $abc$36039$n4713_1
.sym 30649 $abc$36039$n4681_1
.sym 30650 $abc$36039$n4627
.sym 30651 $abc$36039$n4567
.sym 30655 picorv32.reg_out[9]
.sym 30656 $abc$36039$n4772
.sym 30657 picorv32.reg_out[15]
.sym 30658 $abc$36039$n4687_1
.sym 30659 $abc$36039$n5477_1
.sym 30660 $abc$36039$n4754
.sym 30661 $abc$36039$n4706
.sym 30662 $abc$36039$n4694
.sym 30667 $abc$36039$n3557
.sym 30669 $abc$36039$n3845
.sym 30672 picorv32.mem_rdata_latched[19]
.sym 30673 $abc$36039$n4584_1
.sym 30674 $abc$36039$n3845
.sym 30676 picorv32.reg_out[29]
.sym 30677 picorv32.reg_next_pc[8]
.sym 30678 picorv32.reg_out[24]
.sym 30679 picorv32.mem_rdata_latched[23]
.sym 30680 $abc$36039$n3836_1
.sym 30681 picorv32.decoded_rd[4]
.sym 30682 $abc$36039$n3714_1
.sym 30685 picorv32.cpu_state[0]
.sym 30686 $abc$36039$n4663_1
.sym 30687 $abc$36039$n4756
.sym 30688 $abc$36039$n4755
.sym 30689 $abc$36039$n4653
.sym 30690 $abc$36039$n3983
.sym 30696 $abc$36039$n4584_1
.sym 30697 $abc$36039$n4627
.sym 30698 $abc$36039$n4187_1
.sym 30699 $abc$36039$n4742
.sym 30700 $abc$36039$n4681_1
.sym 30701 picorv32.irq_state[0]
.sym 30702 $abc$36039$n4744
.sym 30703 $abc$36039$n4712
.sym 30704 $abc$36039$n4724
.sym 30705 $abc$36039$n4761
.sym 30707 picorv32.reg_next_pc[5]
.sym 30708 picorv32.cpuregs_rs1[26]
.sym 30709 $abc$36039$n4700
.sym 30710 $abc$36039$n4730
.sym 30711 $abc$36039$n4714_1
.sym 30712 $abc$36039$n4702_1
.sym 30713 picorv32.cpu_state[0]
.sym 30714 $abc$36039$n4732
.sym 30715 picorv32.irq_pending[19]
.sym 30718 picorv32.irq_pending[21]
.sym 30719 $abc$36039$n4567
.sym 30721 $abc$36039$n4190_1
.sym 30722 picorv32.cpuregs_rs1[23]
.sym 30723 picorv32.reg_next_pc[6]
.sym 30724 $abc$36039$n4191
.sym 30725 $abc$36039$n4726
.sym 30726 $abc$36039$n4188
.sym 30727 picorv32.irq_pending[24]
.sym 30729 $abc$36039$n4702_1
.sym 30730 picorv32.cpu_state[0]
.sym 30731 $abc$36039$n4700
.sym 30732 picorv32.irq_pending[19]
.sym 30735 $abc$36039$n4712
.sym 30736 picorv32.irq_pending[21]
.sym 30737 picorv32.cpu_state[0]
.sym 30738 $abc$36039$n4714_1
.sym 30741 $abc$36039$n4584_1
.sym 30742 $abc$36039$n4724
.sym 30743 $abc$36039$n4726
.sym 30744 picorv32.cpuregs_rs1[23]
.sym 30747 $abc$36039$n4567
.sym 30748 $abc$36039$n4761
.sym 30749 $abc$36039$n4627
.sym 30750 $abc$36039$n4681_1
.sym 30753 picorv32.reg_next_pc[5]
.sym 30754 picorv32.irq_state[0]
.sym 30755 $abc$36039$n4187_1
.sym 30756 $abc$36039$n4188
.sym 30759 picorv32.irq_state[0]
.sym 30760 picorv32.reg_next_pc[6]
.sym 30761 $abc$36039$n4191
.sym 30762 $abc$36039$n4190_1
.sym 30765 picorv32.irq_pending[24]
.sym 30766 picorv32.cpu_state[0]
.sym 30767 $abc$36039$n4732
.sym 30768 $abc$36039$n4730
.sym 30771 picorv32.cpuregs_rs1[26]
.sym 30772 $abc$36039$n4584_1
.sym 30773 $abc$36039$n4742
.sym 30774 $abc$36039$n4744
.sym 30776 clk12_$glb_clk
.sym 30778 picorv32.cpuregs_wrdata[7]
.sym 30779 picorv32.cpuregs_wrdata[12]
.sym 30780 $abc$36039$n3744
.sym 30781 $abc$36039$n4653
.sym 30782 picorv32.reg_out[17]
.sym 30783 $abc$36039$n3881_1
.sym 30784 picorv32.reg_out[31]
.sym 30785 $abc$36039$n3879_1
.sym 30788 $abc$36039$n3899
.sym 30790 $abc$36039$n4637
.sym 30792 picorv32.alu_out_q[21]
.sym 30793 $abc$36039$n4653_1
.sym 30794 picorv32.reg_out[21]
.sym 30795 picorv32.reg_next_pc[5]
.sym 30796 picorv32.reg_out[23]
.sym 30797 $abc$36039$n7136
.sym 30798 $abc$36039$n4744
.sym 30799 picorv32.instr_lui
.sym 30800 picorv32.cpuregs_wrdata[5]
.sym 30801 picorv32.mem_rdata_latched[16]
.sym 30802 picorv32.instr_jal
.sym 30803 picorv32.reg_out[17]
.sym 30804 picorv32.mem_rdata_latched[17]
.sym 30805 $abc$36039$n2995
.sym 30806 picorv32.reg_out[0]
.sym 30807 $abc$36039$n5442
.sym 30808 $abc$36039$n4689_1
.sym 30809 spiflash_i
.sym 30810 picorv32.cpu_state[4]
.sym 30811 $abc$36039$n4708_1
.sym 30812 picorv32.cpuregs_rs1[31]
.sym 30813 $abc$36039$n3066
.sym 30822 $abc$36039$n4708_1
.sym 30823 $abc$36039$n5442
.sym 30824 $abc$36039$n4696_1
.sym 30825 $abc$36039$n4706
.sym 30828 $abc$36039$n4184_1
.sym 30829 picorv32.cpuregs_rs1[18]
.sym 30830 $abc$36039$n4760
.sym 30832 $abc$36039$n4754
.sym 30833 picorv32.irq_pending[29]
.sym 30834 $abc$36039$n4694
.sym 30835 picorv32.cpuregs_wrdata[7]
.sym 30836 $abc$36039$n4185
.sym 30838 $abc$36039$n4218
.sym 30840 $abc$36039$n231
.sym 30841 $abc$36039$n4584_1
.sym 30842 picorv32.cpuregs_rs1[28]
.sym 30843 $abc$36039$n4217
.sym 30844 picorv32.cpuregs_wrdata[12]
.sym 30845 picorv32.cpu_state[0]
.sym 30847 $abc$36039$n4756
.sym 30848 $abc$36039$n4762
.sym 30850 picorv32.irq_pending[20]
.sym 30853 $abc$36039$n4217
.sym 30855 $abc$36039$n4218
.sym 30861 picorv32.cpuregs_wrdata[12]
.sym 30864 $abc$36039$n4706
.sym 30865 picorv32.cpu_state[0]
.sym 30866 picorv32.irq_pending[20]
.sym 30867 $abc$36039$n4708_1
.sym 30871 picorv32.cpuregs_wrdata[7]
.sym 30876 $abc$36039$n4584_1
.sym 30877 picorv32.cpuregs_rs1[28]
.sym 30878 $abc$36039$n4754
.sym 30879 $abc$36039$n4756
.sym 30882 picorv32.cpu_state[0]
.sym 30883 $abc$36039$n4762
.sym 30884 picorv32.irq_pending[29]
.sym 30885 $abc$36039$n4760
.sym 30888 $abc$36039$n4584_1
.sym 30889 picorv32.cpuregs_rs1[18]
.sym 30890 $abc$36039$n4694
.sym 30891 $abc$36039$n4696_1
.sym 30894 $abc$36039$n231
.sym 30895 $abc$36039$n4184_1
.sym 30896 $abc$36039$n4185
.sym 30897 $abc$36039$n5442
.sym 30899 clk12_$glb_clk
.sym 30901 $abc$36039$n3836_1
.sym 30902 $abc$36039$n3183_1
.sym 30903 $abc$36039$n3063
.sym 30904 $abc$36039$n4876
.sym 30905 $abc$36039$n3839
.sym 30906 $abc$36039$n387
.sym 30907 $abc$36039$n3058
.sym 30908 $abc$36039$n4265
.sym 30909 $abc$36039$n3859_1
.sym 30912 picorv32.latched_rd[3]
.sym 30913 $abc$36039$n4193
.sym 30914 $abc$36039$n4184_1
.sym 30915 picorv32.cpuregs_rs1[18]
.sym 30916 $abc$36039$n4716_1
.sym 30917 $abc$36039$n7139
.sym 30918 $abc$36039$n4200
.sym 30919 picorv32.reg_out[20]
.sym 30920 picorv32.reg_out[19]
.sym 30921 $abc$36039$n4591
.sym 30922 picorv32.cpuregs_wrdata[12]
.sym 30923 picorv32.reg_out[28]
.sym 30925 picorv32.alu_out_q[0]
.sym 30926 $abc$36039$n3570
.sym 30927 $abc$36039$n4584_1
.sym 30928 $abc$36039$n3046
.sym 30929 $abc$36039$n3796
.sym 30930 $abc$36039$n4567
.sym 30931 $abc$36039$n4567
.sym 30933 basesoc_picorv327[15]
.sym 30934 $abc$36039$n4762
.sym 30935 picorv32.mem_rdata_latched[7]
.sym 30936 $abc$36039$n3913_1
.sym 30942 $abc$36039$n2921
.sym 30944 picorv32.irq_state[0]
.sym 30945 $abc$36039$n4095
.sym 30946 $abc$36039$n4211
.sym 30947 picorv32.reg_next_pc[13]
.sym 30949 $abc$36039$n4212
.sym 30954 $abc$36039$n4088
.sym 30955 $abc$36039$n3967
.sym 30956 picorv32.irq_state[1]
.sym 30958 $abc$36039$n3605
.sym 30961 $abc$36039$n3968
.sym 30962 $abc$36039$n3064_1
.sym 30963 $abc$36039$n3899
.sym 30965 picorv32.cpuregs_wrdata[13]
.sym 30966 $abc$36039$n3976
.sym 30967 $abc$36039$n3977
.sym 30968 $abc$36039$n3065_1
.sym 30973 $abc$36039$n3066
.sym 30975 $abc$36039$n3967
.sym 30976 $abc$36039$n3968
.sym 30977 $abc$36039$n3605
.sym 30978 $abc$36039$n3899
.sym 30983 picorv32.cpuregs_wrdata[13]
.sym 30988 $abc$36039$n4088
.sym 30993 $abc$36039$n3065_1
.sym 30994 $abc$36039$n3066
.sym 30996 $abc$36039$n3064_1
.sym 30999 picorv32.irq_state[0]
.sym 31000 picorv32.irq_state[1]
.sym 31001 $abc$36039$n2921
.sym 31002 picorv32.reg_next_pc[13]
.sym 31005 $abc$36039$n3976
.sym 31006 $abc$36039$n3605
.sym 31007 $abc$36039$n3899
.sym 31008 $abc$36039$n3977
.sym 31012 $abc$36039$n4095
.sym 31017 $abc$36039$n4212
.sym 31018 $abc$36039$n4211
.sym 31022 clk12_$glb_clk
.sym 31024 picorv32.decoded_rs1[1]
.sym 31025 $abc$36039$n3634_1
.sym 31026 $abc$36039$n3065_1
.sym 31027 $abc$36039$n3939
.sym 31028 $abc$36039$n3064_1
.sym 31029 picorv32.cpuregs_rs1[14]
.sym 31030 $abc$36039$n2978
.sym 31031 picorv32.decoded_rs1[0]
.sym 31034 picorv32.latched_rd[2]
.sym 31036 $abc$36039$n2921
.sym 31037 $abc$36039$n7140
.sym 31038 basesoc_picorv327[0]
.sym 31039 picorv32.irq_state[0]
.sym 31040 picorv32.irq_state[0]
.sym 31042 picorv32.mem_wordsize[0]
.sym 31043 picorv32.latched_stalu
.sym 31045 $abc$36039$n3183_1
.sym 31046 $abc$36039$n3695
.sym 31047 picorv32.decoded_imm_uj[6]
.sym 31048 picorv32.cpuregs_rs1[17]
.sym 31049 picorv32.mem_wordsize[1]
.sym 31050 $abc$36039$n4876
.sym 31051 basesoc_picorv323[5]
.sym 31053 $abc$36039$n2878
.sym 31054 picorv32.reg_out[14]
.sym 31055 $abc$36039$n3980
.sym 31058 $abc$36039$n4265
.sym 31059 picorv32.cpuregs_wrdata[13]
.sym 31065 $abc$36039$n3571_1
.sym 31066 picorv32.decoded_rs1[3]
.sym 31067 picorv32.decoded_rs1[4]
.sym 31068 picorv32.mem_rdata_latched[19]
.sym 31069 $abc$36039$n3839
.sym 31071 picorv32.decoded_rs1[5]
.sym 31072 $abc$36039$n4084
.sym 31073 picorv32.mem_rdata_latched[18]
.sym 31074 picorv32.decoded_rs1[3]
.sym 31075 picorv32.decoded_rs1[4]
.sym 31076 picorv32.mem_rdata_latched[17]
.sym 31077 $abc$36039$n3839
.sym 31078 picorv32.mem_rdata_latched[15]
.sym 31079 picorv32.mem_rdata_latched[16]
.sym 31080 picorv32.decoded_rs1[2]
.sym 31081 picorv32.decoded_rs1[1]
.sym 31082 $abc$36039$n3046
.sym 31083 $abc$36039$n4086
.sym 31085 picorv32.latched_rd[3]
.sym 31088 picorv32.decoded_rs1[0]
.sym 31095 picorv32.latched_rd[2]
.sym 31098 picorv32.decoded_rs1[5]
.sym 31099 picorv32.decoded_rs1[3]
.sym 31100 picorv32.decoded_rs1[2]
.sym 31101 picorv32.decoded_rs1[4]
.sym 31104 picorv32.latched_rd[2]
.sym 31105 $abc$36039$n4086
.sym 31106 $abc$36039$n4084
.sym 31107 picorv32.latched_rd[3]
.sym 31110 picorv32.decoded_rs1[3]
.sym 31111 $abc$36039$n3046
.sym 31112 $abc$36039$n3839
.sym 31113 picorv32.mem_rdata_latched[18]
.sym 31116 picorv32.decoded_rs1[0]
.sym 31117 picorv32.mem_rdata_latched[15]
.sym 31118 $abc$36039$n3046
.sym 31119 $abc$36039$n3839
.sym 31122 picorv32.decoded_rs1[4]
.sym 31123 picorv32.mem_rdata_latched[19]
.sym 31124 $abc$36039$n3839
.sym 31125 $abc$36039$n3046
.sym 31128 picorv32.mem_rdata_latched[16]
.sym 31129 picorv32.decoded_rs1[1]
.sym 31130 $abc$36039$n3046
.sym 31131 $abc$36039$n3839
.sym 31134 picorv32.decoded_rs1[1]
.sym 31136 $abc$36039$n3571_1
.sym 31137 picorv32.decoded_rs1[0]
.sym 31140 $abc$36039$n3839
.sym 31141 picorv32.mem_rdata_latched[17]
.sym 31142 $abc$36039$n3046
.sym 31143 picorv32.decoded_rs1[2]
.sym 31147 picorv32.decoded_rs2[5]
.sym 31148 $abc$36039$n3046
.sym 31149 $abc$36039$n3606_1
.sym 31150 $abc$36039$n4215
.sym 31151 $abc$36039$n4214
.sym 31152 picorv32.cpuregs_wrdata[14]
.sym 31153 $abc$36039$n3768
.sym 31154 $abc$36039$n3605
.sym 31158 $abc$36039$n2912_1
.sym 31159 $abc$36039$n4668
.sym 31160 $abc$36039$n3899
.sym 31161 picorv32.decoded_imm[17]
.sym 31162 picorv32.latched_rd[0]
.sym 31163 picorv32.reg_next_pc[13]
.sym 31164 $abc$36039$n3407
.sym 31165 $abc$36039$n4677
.sym 31166 $abc$36039$n3845
.sym 31167 $abc$36039$n4230
.sym 31168 $abc$36039$n3634_1
.sym 31169 $abc$36039$n4686
.sym 31171 picorv32.decoded_rs2[4]
.sym 31172 $abc$36039$n3836_1
.sym 31173 picorv32.decoded_rd[4]
.sym 31174 $abc$36039$n3714_1
.sym 31175 $abc$36039$n4257
.sym 31176 $abc$36039$n4635
.sym 31177 picorv32.cpuregs_rs1[14]
.sym 31178 $abc$36039$n3605
.sym 31179 picorv32.mem_rdata_latched[23]
.sym 31180 picorv32.decoded_rs2[5]
.sym 31181 picorv32.cpuregs_rs1[13]
.sym 31182 $abc$36039$n3046
.sym 31190 picorv32.mem_rdata_latched[23]
.sym 31192 picorv32.mem_rdata_latched[22]
.sym 31198 $abc$36039$n4086
.sym 31200 picorv32.mem_rdata_latched[24]
.sym 31203 $abc$36039$n4084
.sym 31204 $abc$36039$n4076
.sym 31205 $abc$36039$n3046
.sym 31208 picorv32.decoded_rs2[4]
.sym 31209 picorv32.decoded_rs2[2]
.sym 31210 $abc$36039$n4072
.sym 31214 $abc$36039$n4074
.sym 31215 picorv32.decoded_rs2[3]
.sym 31222 $abc$36039$n3046
.sym 31223 picorv32.decoded_rs2[4]
.sym 31224 picorv32.mem_rdata_latched[24]
.sym 31229 $abc$36039$n4086
.sym 31233 picorv32.decoded_rs2[3]
.sym 31235 picorv32.mem_rdata_latched[23]
.sym 31236 $abc$36039$n3046
.sym 31239 $abc$36039$n4074
.sym 31245 $abc$36039$n4076
.sym 31252 $abc$36039$n4072
.sym 31258 picorv32.decoded_rs2[2]
.sym 31259 picorv32.mem_rdata_latched[22]
.sym 31260 $abc$36039$n3046
.sym 31266 $abc$36039$n4084
.sym 31268 clk12_$glb_clk
.sym 31270 $abc$36039$n4179
.sym 31271 basesoc_picorv323[5]
.sym 31272 $abc$36039$n4689
.sym 31273 $abc$36039$n3426_1
.sym 31274 $abc$36039$n4233
.sym 31275 basesoc_picorv328[12]
.sym 31276 picorv32.cpuregs_wrdata[3]
.sym 31277 $abc$36039$n4722
.sym 31281 picorv32.decoded_rd[3]
.sym 31282 $abc$36039$n4076
.sym 31283 $abc$36039$n4248
.sym 31284 $abc$36039$n4680
.sym 31285 $abc$36039$n2920_1
.sym 31287 $abc$36039$n3605
.sym 31288 picorv32.cpuregs_rs1[3]
.sym 31289 picorv32.reg_next_pc[21]
.sym 31290 picorv32.decoded_rs2[3]
.sym 31291 basesoc_picorv327[1]
.sym 31292 $abc$36039$n2963
.sym 31293 $abc$36039$n7135
.sym 31294 picorv32.cpu_state[2]
.sym 31296 spiflash_i
.sym 31297 picorv32.cpu_state[4]
.sym 31298 basesoc_picorv327[21]
.sym 31299 picorv32.instr_jal
.sym 31300 $abc$36039$n5011
.sym 31301 picorv32.cpu_state[4]
.sym 31302 $abc$36039$n4635
.sym 31303 picorv32.cpuregs_rs1[31]
.sym 31304 $abc$36039$n3605
.sym 31305 picorv32.irq_state[0]
.sym 31311 $abc$36039$n4076
.sym 31312 $abc$36039$n3046
.sym 31313 $abc$36039$n4074
.sym 31314 $abc$36039$n3979
.sym 31316 $abc$36039$n4068
.sym 31317 $abc$36039$n4072
.sym 31319 $abc$36039$n3941
.sym 31320 picorv32.mem_rdata_latched[20]
.sym 31321 picorv32.mem_rdata_latched[21]
.sym 31323 picorv32.latched_rd[4]
.sym 31325 $abc$36039$n3980
.sym 31326 $abc$36039$n3605
.sym 31327 $abc$36039$n4070
.sym 31328 picorv32.decoded_rs2[0]
.sym 31329 $abc$36039$n3942
.sym 31330 $abc$36039$n3426_1
.sym 31331 picorv32.decoded_rs2[1]
.sym 31333 $abc$36039$n3899
.sym 31335 picorv32.latched_rd[3]
.sym 31337 picorv32.latched_rd[2]
.sym 31341 $abc$36039$n3899
.sym 31344 picorv32.decoded_rs2[1]
.sym 31345 $abc$36039$n3046
.sym 31347 picorv32.mem_rdata_latched[21]
.sym 31350 $abc$36039$n4068
.sym 31356 $abc$36039$n4070
.sym 31362 $abc$36039$n3899
.sym 31363 $abc$36039$n3942
.sym 31364 $abc$36039$n3941
.sym 31365 $abc$36039$n3605
.sym 31368 $abc$36039$n3899
.sym 31369 $abc$36039$n3979
.sym 31370 $abc$36039$n3605
.sym 31371 $abc$36039$n3980
.sym 31374 $abc$36039$n3046
.sym 31376 picorv32.decoded_rs2[0]
.sym 31377 picorv32.mem_rdata_latched[20]
.sym 31381 picorv32.latched_rd[4]
.sym 31382 $abc$36039$n4076
.sym 31383 $abc$36039$n3426_1
.sym 31386 picorv32.latched_rd[3]
.sym 31387 $abc$36039$n4074
.sym 31388 picorv32.latched_rd[2]
.sym 31389 $abc$36039$n4072
.sym 31391 clk12_$glb_clk
.sym 31393 $abc$36039$n3712
.sym 31394 $abc$36039$n3714_1
.sym 31395 $abc$36039$n4635
.sym 31396 $abc$36039$n3713
.sym 31397 $abc$36039$n3994
.sym 31398 $abc$36039$n3913_1
.sym 31399 $abc$36039$n3995
.sym 31400 spiflash_i
.sym 31401 $abc$36039$n6771
.sym 31402 picorv32.latched_stalu
.sym 31404 picorv32.latched_rd[0]
.sym 31405 picorv32.reg_pc[6]
.sym 31406 $abc$36039$n7141
.sym 31407 $abc$36039$n4227
.sym 31408 $abc$36039$n3792_1
.sym 31409 picorv32.decoded_rs2[0]
.sym 31410 $abc$36039$n4722
.sym 31411 picorv32.cpuregs_rs1[5]
.sym 31412 picorv32.reg_next_pc[20]
.sym 31413 $abc$36039$n3636_1
.sym 31414 picorv32.decoded_imm_uj[27]
.sym 31415 $abc$36039$n4707
.sym 31416 $abc$36039$n4689
.sym 31417 $abc$36039$n4719
.sym 31418 $abc$36039$n4762
.sym 31419 picorv32.reg_pc[8]
.sym 31420 $abc$36039$n3913_1
.sym 31421 $abc$36039$n3974
.sym 31422 $abc$36039$n4567
.sym 31423 picorv32.mem_rdata_latched[7]
.sym 31424 basesoc_picorv327[15]
.sym 31425 picorv32.reg_next_pc[30]
.sym 31426 $abc$36039$n3796
.sym 31427 picorv32.is_lui_auipc_jal
.sym 31428 picorv32.reg_out[2]
.sym 31434 $abc$36039$n4070
.sym 31435 basesoc_picorv327[24]
.sym 31438 picorv32.reg_next_pc[16]
.sym 31439 $abc$36039$n4068
.sym 31440 $abc$36039$n4584_1
.sym 31441 $abc$36039$n3436
.sym 31442 $abc$36039$n4229
.sym 31443 $abc$36039$n7151
.sym 31444 picorv32.irq_state[0]
.sym 31446 $abc$36039$n4766
.sym 31447 $abc$36039$n4230
.sym 31448 $abc$36039$n3421_1
.sym 31449 $abc$36039$n3427_1
.sym 31450 picorv32.decoded_rs2[5]
.sym 31452 $abc$36039$n3046
.sym 31453 picorv32.cpuregs_rs1[30]
.sym 31454 picorv32.cpu_state[3]
.sym 31455 $abc$36039$n3941_1
.sym 31456 $abc$36039$n2923
.sym 31457 picorv32.cpu_state[4]
.sym 31460 picorv32.latched_rd[1]
.sym 31461 picorv32.reg_pc[6]
.sym 31462 picorv32.irq_state[1]
.sym 31463 $abc$36039$n4768
.sym 31465 picorv32.latched_rd[0]
.sym 31469 $abc$36039$n4230
.sym 31470 $abc$36039$n4229
.sym 31473 picorv32.irq_state[0]
.sym 31474 picorv32.reg_next_pc[16]
.sym 31475 picorv32.irq_state[1]
.sym 31476 $abc$36039$n2923
.sym 31479 $abc$36039$n7151
.sym 31480 basesoc_picorv327[24]
.sym 31481 picorv32.cpu_state[3]
.sym 31482 picorv32.cpu_state[4]
.sym 31486 $abc$36039$n3046
.sym 31488 picorv32.decoded_rs2[5]
.sym 31491 $abc$36039$n3427_1
.sym 31492 $abc$36039$n3436
.sym 31494 $abc$36039$n3421_1
.sym 31497 $abc$36039$n4766
.sym 31498 $abc$36039$n4768
.sym 31499 picorv32.cpuregs_rs1[30]
.sym 31500 $abc$36039$n4584_1
.sym 31503 picorv32.reg_pc[6]
.sym 31504 $abc$36039$n3941_1
.sym 31509 picorv32.latched_rd[1]
.sym 31510 $abc$36039$n4070
.sym 31511 $abc$36039$n4068
.sym 31512 picorv32.latched_rd[0]
.sym 31514 clk12_$glb_clk
.sym 31516 picorv32.reg_pc[20]
.sym 31517 $abc$36039$n3832_1
.sym 31518 picorv32.reg_pc[16]
.sym 31519 picorv32.reg_pc[19]
.sym 31520 picorv32.reg_pc[14]
.sym 31521 $abc$36039$n4764
.sym 31522 $abc$36039$n4719
.sym 31523 picorv32.reg_pc[8]
.sym 31524 $abc$36039$n6745
.sym 31528 $abc$36039$n4353
.sym 31529 $abc$36039$n3987
.sym 31530 picorv32.irq_state[0]
.sym 31531 $abc$36039$n3713
.sym 31532 $abc$36039$n4354
.sym 31533 $abc$36039$n7150
.sym 31534 picorv32.reg_next_pc[16]
.sym 31535 picorv32.reg_pc[10]
.sym 31537 $abc$36039$n3714_1
.sym 31539 $abc$36039$n7151
.sym 31540 picorv32.cpu_state[3]
.sym 31541 picorv32.mem_wordsize[1]
.sym 31542 $abc$36039$n3713
.sym 31543 $abc$36039$n4265
.sym 31544 picorv32.cpuregs_rs1[17]
.sym 31545 $abc$36039$n2878
.sym 31546 picorv32.latched_rd[1]
.sym 31547 picorv32.latched_stalu
.sym 31548 $abc$36039$n5478
.sym 31549 picorv32.cpuregs_wrdata[25]
.sym 31550 $abc$36039$n4876
.sym 31551 $abc$36039$n231
.sym 31558 $abc$36039$n231
.sym 31559 $abc$36039$n5478
.sym 31561 $abc$36039$n3381
.sym 31563 $abc$36039$n4763
.sym 31566 $abc$36039$n3779
.sym 31568 picorv32.reg_next_pc[21]
.sym 31569 $abc$36039$n3932
.sym 31570 $abc$36039$n3933
.sym 31571 $abc$36039$n4584_1
.sym 31572 $abc$36039$n3973
.sym 31573 picorv32.latched_compr
.sym 31574 $abc$36039$n4238
.sym 31576 $abc$36039$n3605
.sym 31578 $abc$36039$n4764
.sym 31579 $abc$36039$n5786
.sym 31580 $abc$36039$n4235
.sym 31581 $abc$36039$n3974
.sym 31582 picorv32.cpuregs_rs1[29]
.sym 31584 picorv32.irq_state[0]
.sym 31585 $abc$36039$n5785
.sym 31586 $abc$36039$n3899
.sym 31587 $abc$36039$n4236
.sym 31588 $abc$36039$n4239
.sym 31590 $abc$36039$n3899
.sym 31591 $abc$36039$n5785
.sym 31592 $abc$36039$n5786
.sym 31593 $abc$36039$n3605
.sym 31596 $abc$36039$n4236
.sym 31597 picorv32.irq_state[0]
.sym 31598 $abc$36039$n4235
.sym 31599 picorv32.reg_next_pc[21]
.sym 31602 $abc$36039$n5478
.sym 31603 $abc$36039$n231
.sym 31604 $abc$36039$n4239
.sym 31605 $abc$36039$n4238
.sym 31608 $abc$36039$n3974
.sym 31609 $abc$36039$n3899
.sym 31610 $abc$36039$n3605
.sym 31611 $abc$36039$n3973
.sym 31616 picorv32.latched_compr
.sym 31621 $abc$36039$n3779
.sym 31626 picorv32.cpuregs_rs1[29]
.sym 31627 $abc$36039$n4584_1
.sym 31628 $abc$36039$n4763
.sym 31629 $abc$36039$n4764
.sym 31632 $abc$36039$n3605
.sym 31633 $abc$36039$n3933
.sym 31634 $abc$36039$n3932
.sym 31635 $abc$36039$n3899
.sym 31637 clk12_$glb_clk
.sym 31638 $abc$36039$n3381
.sym 31639 $abc$36039$n4021
.sym 31640 $abc$36039$n4266
.sym 31641 picorv32.cpuregs_wrdata[31]
.sym 31642 $abc$36039$n4022
.sym 31643 $abc$36039$n3857
.sym 31644 $abc$36039$n4250
.sym 31645 basesoc_picorv328[16]
.sym 31646 $abc$36039$n4235
.sym 31647 $abc$36039$n6737
.sym 31648 $abc$36039$n7156
.sym 31651 $abc$36039$n4361
.sym 31653 $abc$36039$n4677
.sym 31654 basesoc_picorv327[12]
.sym 31655 $abc$36039$n4362
.sym 31657 $abc$36039$n7155
.sym 31658 picorv32.reg_pc[20]
.sym 31659 $abc$36039$n3654_1
.sym 31660 picorv32.alu_out_q[30]
.sym 31661 $abc$36039$n4686
.sym 31662 picorv32.reg_pc[16]
.sym 31663 picorv32.reg_pc[16]
.sym 31664 $abc$36039$n3857
.sym 31665 picorv32.reg_pc[19]
.sym 31666 picorv32.cpuregs_rs1[13]
.sym 31668 basesoc_picorv328[16]
.sym 31669 picorv32.cpuregs_rs1[14]
.sym 31670 picorv32.decoded_rd[4]
.sym 31671 picorv32.irq_state[1]
.sym 31672 $abc$36039$n4257
.sym 31673 $abc$36039$n3400
.sym 31674 $abc$36039$n2974
.sym 31681 $abc$36039$n3954
.sym 31683 $abc$36039$n4257
.sym 31685 $abc$36039$n5797
.sym 31686 $abc$36039$n4253
.sym 31687 $abc$36039$n4254
.sym 31688 picorv32.irq_state[1]
.sym 31689 $abc$36039$n3605
.sym 31690 $abc$36039$n4220
.sym 31691 $abc$36039$n3930
.sym 31692 $abc$36039$n5781
.sym 31693 $abc$36039$n3899
.sym 31695 $abc$36039$n4248
.sym 31696 $abc$36039$n5490
.sym 31697 $abc$36039$n4247
.sym 31699 $abc$36039$n3929
.sym 31700 $abc$36039$n5488
.sym 31701 $abc$36039$n231
.sym 31704 $abc$36039$n3953
.sym 31706 $abc$36039$n3605
.sym 31707 $abc$36039$n2926_1
.sym 31708 $abc$36039$n4221
.sym 31709 $abc$36039$n4256
.sym 31713 $abc$36039$n3605
.sym 31714 $abc$36039$n5781
.sym 31715 $abc$36039$n3899
.sym 31716 $abc$36039$n5797
.sym 31719 $abc$36039$n231
.sym 31720 $abc$36039$n5488
.sym 31721 $abc$36039$n4254
.sym 31722 $abc$36039$n4253
.sym 31725 $abc$36039$n4248
.sym 31728 $abc$36039$n4247
.sym 31731 $abc$36039$n4221
.sym 31733 $abc$36039$n4220
.sym 31737 $abc$36039$n3899
.sym 31738 $abc$36039$n3929
.sym 31739 $abc$36039$n3930
.sym 31740 $abc$36039$n3605
.sym 31743 picorv32.irq_state[1]
.sym 31744 $abc$36039$n5490
.sym 31745 $abc$36039$n231
.sym 31746 $abc$36039$n2926_1
.sym 31749 $abc$36039$n4256
.sym 31750 $abc$36039$n4257
.sym 31755 $abc$36039$n3954
.sym 31756 $abc$36039$n3899
.sym 31757 $abc$36039$n3953
.sym 31758 $abc$36039$n3605
.sym 31762 $abc$36039$n3164
.sym 31763 $abc$36039$n4247
.sym 31764 $abc$36039$n2878
.sym 31765 basesoc_picorv328[25]
.sym 31766 basesoc_picorv328[26]
.sym 31767 $abc$36039$n231
.sym 31768 $abc$36039$n4049
.sym 31769 $abc$36039$n4041
.sym 31770 $abc$36039$n3662
.sym 31774 $abc$36039$n4369
.sym 31776 $abc$36039$n2969_1
.sym 31777 picorv32.reg_next_pc[31]
.sym 31778 $abc$36039$n3941_1
.sym 31779 $abc$36039$n4242
.sym 31780 basesoc_picorv327[2]
.sym 31781 $abc$36039$n3941_1
.sym 31782 $abc$36039$n3128
.sym 31783 $abc$36039$n4248
.sym 31784 picorv32.cpuregs_rs1[3]
.sym 31785 picorv32.cpuregs_wrdata[31]
.sym 31786 picorv32.cpu_state[2]
.sym 31787 $abc$36039$n4635
.sym 31788 $abc$36039$n5785
.sym 31790 picorv32.cpuregs_rs1[31]
.sym 31791 picorv32.instr_jal
.sym 31792 $abc$36039$n3605
.sym 31793 picorv32.cpu_state[4]
.sym 31794 basesoc_picorv327[21]
.sym 31795 $abc$36039$n3164
.sym 31796 $abc$36039$n5011
.sym 31797 picorv32.latched_branch
.sym 31804 picorv32.cpu_state[2]
.sym 31805 $abc$36039$n3899
.sym 31806 $abc$36039$n5724
.sym 31807 picorv32.cpuregs_wrdata[17]
.sym 31808 $abc$36039$n3956
.sym 31811 $abc$36039$n5209
.sym 31813 picorv32.cpuregs_wrdata[31]
.sym 31814 $abc$36039$n3930
.sym 31816 $abc$36039$n5785
.sym 31817 picorv32.cpuregs_wrdata[28]
.sym 31818 $abc$36039$n3605
.sym 31819 $abc$36039$n3570
.sym 31822 $abc$36039$n4876
.sym 31825 $abc$36039$n4049
.sym 31826 picorv32.is_lui_auipc_jal
.sym 31828 $abc$36039$n3954
.sym 31829 $abc$36039$n3957
.sym 31832 picorv32.cpuregs_rs1[18]
.sym 31833 $abc$36039$n5784
.sym 31836 picorv32.cpuregs_rs1[18]
.sym 31837 picorv32.cpu_state[2]
.sym 31838 $abc$36039$n4049
.sym 31839 picorv32.is_lui_auipc_jal
.sym 31842 picorv32.cpuregs_wrdata[31]
.sym 31848 $abc$36039$n3570
.sym 31849 $abc$36039$n5784
.sym 31850 $abc$36039$n5785
.sym 31851 $abc$36039$n4876
.sym 31856 picorv32.cpuregs_wrdata[28]
.sym 31860 $abc$36039$n3899
.sym 31861 $abc$36039$n3956
.sym 31862 $abc$36039$n3605
.sym 31863 $abc$36039$n3957
.sym 31869 picorv32.cpuregs_wrdata[17]
.sym 31872 $abc$36039$n3954
.sym 31873 $abc$36039$n5209
.sym 31874 $abc$36039$n3570
.sym 31875 $abc$36039$n4876
.sym 31878 $abc$36039$n4876
.sym 31879 $abc$36039$n3570
.sym 31880 $abc$36039$n5724
.sym 31881 $abc$36039$n3930
.sym 31883 clk12_$glb_clk
.sym 31885 $abc$36039$n4067_1
.sym 31886 basesoc_picorv327[16]
.sym 31887 basesoc_picorv327[21]
.sym 31888 $abc$36039$n4037
.sym 31889 $abc$36039$n4035
.sym 31890 basesoc_picorv327[18]
.sym 31891 basesoc_picorv327[17]
.sym 31892 $abc$36039$n4040
.sym 31897 $abc$36039$n4377
.sym 31898 basesoc_picorv327[31]
.sym 31899 $abc$36039$n3234
.sym 31900 basesoc_picorv328[25]
.sym 31901 basesoc_picorv327[27]
.sym 31902 basesoc_picorv327[2]
.sym 31903 basesoc_dat_w[7]
.sym 31904 picorv32.irq_state[1]
.sym 31905 $abc$36039$n5484
.sym 31907 $abc$36039$n5470
.sym 31908 $abc$36039$n2878
.sym 31909 basesoc_picorv327[26]
.sym 31911 $abc$36039$n3400
.sym 31912 picorv32.is_lui_auipc_jal
.sym 31913 $abc$36039$n4368
.sym 31914 basesoc_picorv327[17]
.sym 31915 picorv32.mem_rdata_latched[7]
.sym 31916 picorv32.reg_pc[28]
.sym 31917 $abc$36039$n4367
.sym 31918 $abc$36039$n4567
.sym 31919 picorv32.is_lui_auipc_jal
.sym 31920 basesoc_picorv327[15]
.sym 31926 $abc$36039$n4048_1
.sym 31928 basesoc_picorv327[19]
.sym 31929 $abc$36039$n3400
.sym 31930 $abc$36039$n4051_1
.sym 31931 picorv32.cpuregs_rs1[16]
.sym 31932 picorv32.reg_pc[28]
.sym 31933 $abc$36039$n4015
.sym 31935 basesoc_picorv327[17]
.sym 31936 picorv32.cpuregs_rs1[13]
.sym 31939 $abc$36039$n231
.sym 31940 $abc$36039$n2900_1
.sym 31943 $abc$36039$n4367
.sym 31946 picorv32.cpu_state[2]
.sym 31947 $abc$36039$n3941_1
.sym 31948 picorv32.reg_pc[13]
.sym 31949 $abc$36039$n2974
.sym 31951 picorv32.is_lui_auipc_jal
.sym 31952 $abc$36039$n3926_1
.sym 31954 $abc$36039$n4035
.sym 31955 $abc$36039$n4050
.sym 31956 $abc$36039$n3478_1
.sym 31957 picorv32.latched_branch
.sym 31959 picorv32.is_lui_auipc_jal
.sym 31960 $abc$36039$n4035
.sym 31961 picorv32.cpu_state[2]
.sym 31962 picorv32.cpuregs_rs1[16]
.sym 31967 $abc$36039$n3941_1
.sym 31968 picorv32.reg_pc[28]
.sym 31971 picorv32.cpu_state[2]
.sym 31972 picorv32.cpuregs_rs1[13]
.sym 31973 picorv32.is_lui_auipc_jal
.sym 31974 $abc$36039$n4015
.sym 31978 $abc$36039$n231
.sym 31979 $abc$36039$n3478_1
.sym 31980 picorv32.latched_branch
.sym 31983 basesoc_picorv327[17]
.sym 31984 $abc$36039$n2900_1
.sym 31989 $abc$36039$n3926_1
.sym 31990 basesoc_picorv327[19]
.sym 31991 $abc$36039$n2974
.sym 31992 $abc$36039$n4051_1
.sym 31995 $abc$36039$n4048_1
.sym 31996 $abc$36039$n3400
.sym 31997 $abc$36039$n4050
.sym 31998 $abc$36039$n4367
.sym 32001 $abc$36039$n3941_1
.sym 32004 picorv32.reg_pc[13]
.sym 32008 $abc$36039$n4095_1
.sym 32009 basesoc_picorv327[25]
.sym 32010 picorv32.mem_rdata_latched[9]
.sym 32011 $abc$36039$n4106_1
.sym 32012 basesoc_picorv327[13]
.sym 32013 $abc$36039$n4102
.sym 32014 basesoc_picorv327[26]
.sym 32015 basesoc_picorv327[28]
.sym 32020 $abc$36039$n5490
.sym 32021 basesoc_picorv327[8]
.sym 32022 $abc$36039$n3165_1
.sym 32023 $abc$36039$n3937
.sym 32025 basesoc_picorv327[10]
.sym 32026 $abc$36039$n5835
.sym 32027 $abc$36039$n2768
.sym 32028 $abc$36039$n2900_1
.sym 32029 basesoc_picorv327[16]
.sym 32030 basesoc_picorv327[4]
.sym 32032 picorv32.cpu_state[3]
.sym 32033 picorv32.mem_wordsize[1]
.sym 32034 picorv32.reg_pc[13]
.sym 32037 picorv32.latched_rd[1]
.sym 32038 $abc$36039$n3926_1
.sym 32040 picorv32.cpuregs_rs1[25]
.sym 32041 $abc$36039$n3052
.sym 32042 picorv32.reg_pc[25]
.sym 32043 basesoc_picorv327[25]
.sym 32049 $abc$36039$n4119
.sym 32050 $abc$36039$n4118_1
.sym 32051 $abc$36039$n4014
.sym 32052 basesoc_picorv327[29]
.sym 32054 $abc$36039$n4116
.sym 32056 $abc$36039$n3941_1
.sym 32057 $abc$36039$n4362
.sym 32058 picorv32.cpu_state[2]
.sym 32060 $abc$36039$n2900_1
.sym 32062 $abc$36039$n4097
.sym 32064 $abc$36039$n4099
.sym 32066 picorv32.cpuregs_rs1[25]
.sym 32067 picorv32.mem_rdata_latched[9]
.sym 32068 picorv32.reg_pc[25]
.sym 32070 basesoc_picorv327[24]
.sym 32071 $abc$36039$n4377
.sym 32072 picorv32.is_lui_auipc_jal
.sym 32075 $abc$36039$n3926_1
.sym 32077 $abc$36039$n4016
.sym 32078 $abc$36039$n3400
.sym 32079 basesoc_picorv327[26]
.sym 32080 $abc$36039$n2974
.sym 32082 $abc$36039$n3400
.sym 32083 $abc$36039$n4118_1
.sym 32084 $abc$36039$n4377
.sym 32085 $abc$36039$n4116
.sym 32088 basesoc_picorv327[29]
.sym 32089 $abc$36039$n4119
.sym 32090 $abc$36039$n3926_1
.sym 32091 $abc$36039$n2974
.sym 32094 $abc$36039$n3400
.sym 32095 $abc$36039$n4362
.sym 32096 $abc$36039$n4014
.sym 32097 $abc$36039$n4016
.sym 32100 picorv32.is_lui_auipc_jal
.sym 32101 $abc$36039$n4097
.sym 32102 picorv32.cpuregs_rs1[25]
.sym 32103 picorv32.cpu_state[2]
.sym 32108 picorv32.mem_rdata_latched[9]
.sym 32112 $abc$36039$n3941_1
.sym 32114 picorv32.reg_pc[25]
.sym 32118 $abc$36039$n2974
.sym 32119 $abc$36039$n3926_1
.sym 32120 $abc$36039$n4099
.sym 32121 basesoc_picorv327[26]
.sym 32126 basesoc_picorv327[24]
.sym 32127 $abc$36039$n2900_1
.sym 32129 clk12_$glb_clk
.sym 32131 $abc$36039$n4023
.sym 32132 $abc$36039$n4056
.sym 32133 $abc$36039$n4055
.sym 32134 $abc$36039$n4020
.sym 32135 $abc$36039$n4567
.sym 32136 $abc$36039$n4024
.sym 32137 $abc$36039$n4054
.sym 32138 picorv32.instr_retirq
.sym 32143 $abc$36039$n4119
.sym 32144 basesoc_picorv327[24]
.sym 32145 $abc$36039$n3128
.sym 32146 $abc$36039$n2900_1
.sym 32147 $abc$36039$n4362
.sym 32148 basesoc_picorv327[29]
.sym 32149 $abc$36039$n4221
.sym 32150 picorv32.latched_rd[0]
.sym 32151 $abc$36039$n4089_1
.sym 32152 basesoc_picorv327[25]
.sym 32153 picorv32.mem_rdata_q[9]
.sym 32154 basesoc_picorv327[3]
.sym 32155 picorv32.mem_rdata_q[14]
.sym 32156 picorv32.cpu_state[3]
.sym 32157 $abc$36039$n2974
.sym 32159 $abc$36039$n2950
.sym 32160 picorv32.latched_rd[3]
.sym 32161 $abc$36039$n3845
.sym 32162 picorv32.decoded_rd[4]
.sym 32163 picorv32.latched_rd[1]
.sym 32164 $abc$36039$n3400
.sym 32166 $abc$36039$n2974
.sym 32172 picorv32.mem_do_rinst
.sym 32173 picorv32.latched_rd[2]
.sym 32174 $abc$36039$n4132
.sym 32176 picorv32.latched_rd[0]
.sym 32177 picorv32.cpuregs_rs1[30]
.sym 32178 $abc$36039$n4131
.sym 32179 $abc$36039$n3926_1
.sym 32180 $abc$36039$n2900_1
.sym 32182 picorv32.mem_rdata_latched[9]
.sym 32183 picorv32.mem_do_prefetch
.sym 32184 basesoc_picorv327[31]
.sym 32187 picorv32.mem_rdata_latched[7]
.sym 32188 picorv32.latched_rd[4]
.sym 32190 basesoc_picorv327[29]
.sym 32191 picorv32.is_lui_auipc_jal
.sym 32192 picorv32.cpu_state[2]
.sym 32195 picorv32.latched_rd[5]
.sym 32197 $abc$36039$n2974
.sym 32198 picorv32.latched_rd[1]
.sym 32200 $abc$36039$n3479
.sym 32201 picorv32.latched_rd[3]
.sym 32208 picorv32.mem_rdata_latched[9]
.sym 32211 picorv32.is_lui_auipc_jal
.sym 32212 $abc$36039$n4131
.sym 32213 picorv32.cpuregs_rs1[30]
.sym 32214 picorv32.cpu_state[2]
.sym 32217 basesoc_picorv327[29]
.sym 32220 $abc$36039$n2900_1
.sym 32223 picorv32.latched_rd[1]
.sym 32225 $abc$36039$n3479
.sym 32226 picorv32.latched_rd[0]
.sym 32229 picorv32.latched_rd[3]
.sym 32230 picorv32.latched_rd[2]
.sym 32231 picorv32.latched_rd[4]
.sym 32232 picorv32.latched_rd[5]
.sym 32238 picorv32.mem_rdata_latched[7]
.sym 32241 $abc$36039$n2974
.sym 32242 $abc$36039$n3926_1
.sym 32243 $abc$36039$n4132
.sym 32244 basesoc_picorv327[31]
.sym 32248 picorv32.mem_do_rinst
.sym 32250 picorv32.mem_do_prefetch
.sym 32251 $abc$36039$n3046_$glb_ce
.sym 32252 clk12_$glb_clk
.sym 32254 picorv32.latched_rd[4]
.sym 32255 $abc$36039$n2904_1
.sym 32256 picorv32.latched_rd[1]
.sym 32257 $abc$36039$n3401_1
.sym 32258 $abc$36039$n3052
.sym 32259 $abc$36039$n2973_1
.sym 32260 $abc$36039$n3110_1
.sym 32261 picorv32.latched_rd[5]
.sym 32263 $abc$36039$n232
.sym 32267 $abc$36039$n3941_1
.sym 32270 $abc$36039$n2900_1
.sym 32271 picorv32.mem_do_prefetch
.sym 32272 basesoc_picorv327[30]
.sym 32273 basesoc_uart_tx_fifo_do_read
.sym 32274 basesoc_picorv327[19]
.sym 32275 sys_rst
.sym 32276 $abc$36039$n2900_1
.sym 32277 basesoc_picorv327[20]
.sym 32278 picorv32.cpu_state[2]
.sym 32279 picorv32.instr_jal
.sym 32280 picorv32.cpu_state[4]
.sym 32281 picorv32.latched_branch
.sym 32282 $abc$36039$n232
.sym 32283 picorv32.instr_jal
.sym 32284 picorv32.irq_state[0]
.sym 32288 picorv32.instr_retirq
.sym 32289 $abc$36039$n232
.sym 32295 picorv32.decoded_rd[2]
.sym 32296 picorv32.latched_rd[2]
.sym 32300 picorv32.decoded_rd[0]
.sym 32301 $abc$36039$n3092
.sym 32302 picorv32.irq_state[0]
.sym 32303 picorv32.latched_rd[3]
.sym 32312 $abc$36039$n2952_1
.sym 32313 $abc$36039$n3052
.sym 32317 picorv32.cpu_state[2]
.sym 32318 $abc$36039$n3091
.sym 32321 $abc$36039$n3095
.sym 32322 picorv32.cpu_state[0]
.sym 32323 picorv32.latched_rd[0]
.sym 32324 $abc$36039$n2910_1
.sym 32326 picorv32.decoded_rd[3]
.sym 32328 $abc$36039$n3092
.sym 32329 picorv32.latched_rd[3]
.sym 32330 picorv32.decoded_rd[3]
.sym 32331 $abc$36039$n3095
.sym 32334 $abc$36039$n3095
.sym 32335 picorv32.decoded_rd[2]
.sym 32336 picorv32.latched_rd[2]
.sym 32337 $abc$36039$n3092
.sym 32352 $abc$36039$n3092
.sym 32353 picorv32.latched_rd[0]
.sym 32355 $abc$36039$n3091
.sym 32364 picorv32.cpu_state[2]
.sym 32367 $abc$36039$n2952_1
.sym 32370 picorv32.decoded_rd[0]
.sym 32371 $abc$36039$n2910_1
.sym 32372 picorv32.irq_state[0]
.sym 32373 picorv32.cpu_state[0]
.sym 32374 $abc$36039$n3052
.sym 32375 clk12_$glb_clk
.sym 32377 $abc$36039$n4171
.sym 32378 $abc$36039$n2952_1
.sym 32379 $abc$36039$n3095
.sym 32380 $abc$36039$n4172_1
.sym 32381 $abc$36039$n3400
.sym 32382 $abc$36039$n2910_1
.sym 32383 picorv32.cpu_state[2]
.sym 32384 picorv32.cpu_state[4]
.sym 32389 picorv32.latched_rd[3]
.sym 32390 basesoc_picorv327[31]
.sym 32391 $abc$36039$n3926_1
.sym 32392 picorv32.mem_rdata_q[26]
.sym 32393 picorv32.mem_rdata_q[27]
.sym 32395 picorv32.is_slli_srli_srai
.sym 32397 $abc$36039$n3927_1
.sym 32399 basesoc_uart_phy_uart_clk_txen
.sym 32400 picorv32.latched_rd[1]
.sym 32401 picorv32.latched_rd[1]
.sym 32402 $abc$36039$n3400
.sym 32403 $abc$36039$n3401_1
.sym 32404 $abc$36039$n2969_1
.sym 32406 picorv32.cpu_state[2]
.sym 32408 picorv32.cpu_state[0]
.sym 32418 $abc$36039$n2948
.sym 32419 $abc$36039$n2904_1
.sym 32420 $abc$36039$n3124
.sym 32421 picorv32.irq_delay
.sym 32424 $abc$36039$n2888
.sym 32425 $abc$36039$n3128
.sym 32428 $abc$36039$n2949
.sym 32431 $abc$36039$n2950
.sym 32433 $abc$36039$n2945_1
.sym 32435 $abc$36039$n2952_1
.sym 32436 $abc$36039$n3095
.sym 32438 picorv32.irq_mask[1]
.sym 32440 picorv32.decoder_trigger
.sym 32441 picorv32.cpu_state[4]
.sym 32442 $abc$36039$n232
.sym 32443 picorv32.cpu_state[2]
.sym 32445 $abc$36039$n2912_1
.sym 32446 picorv32.irq_mask[1]
.sym 32448 picorv32.irq_active
.sym 32449 $abc$36039$n232
.sym 32451 $abc$36039$n2888
.sym 32452 picorv32.irq_mask[1]
.sym 32454 picorv32.irq_active
.sym 32463 $abc$36039$n2950
.sym 32464 picorv32.cpu_state[4]
.sym 32465 $abc$36039$n232
.sym 32466 $abc$36039$n2952_1
.sym 32471 picorv32.irq_active
.sym 32475 picorv32.cpu_state[2]
.sym 32476 $abc$36039$n2904_1
.sym 32477 $abc$36039$n2948
.sym 32478 $abc$36039$n2949
.sym 32482 $abc$36039$n3095
.sym 32483 $abc$36039$n232
.sym 32484 $abc$36039$n2945_1
.sym 32487 $abc$36039$n2888
.sym 32488 picorv32.irq_active
.sym 32489 picorv32.irq_mask[1]
.sym 32490 $abc$36039$n3128
.sym 32493 picorv32.irq_delay
.sym 32494 $abc$36039$n2912_1
.sym 32495 picorv32.irq_active
.sym 32496 picorv32.decoder_trigger
.sym 32497 $abc$36039$n3124
.sym 32498 clk12_$glb_clk
.sym 32499 $abc$36039$n232_$glb_sr
.sym 32500 $abc$36039$n3179
.sym 32501 picorv32.latched_branch
.sym 32502 $abc$36039$n2972
.sym 32503 $abc$36039$n3402
.sym 32504 $abc$36039$n4170
.sym 32505 $abc$36039$n3146
.sym 32506 $abc$36039$n2965_1
.sym 32507 $abc$36039$n2966
.sym 32513 picorv32.cpu_state[2]
.sym 32515 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 32517 picorv32.cpu_state[4]
.sym 32519 $abc$36039$n132
.sym 32521 $abc$36039$n2945_1
.sym 32524 picorv32.cpu_state[3]
.sym 32525 $abc$36039$n2953_1
.sym 32526 picorv32.decoder_trigger
.sym 32533 $abc$36039$n2886_1
.sym 32542 picorv32.instr_jalr
.sym 32543 $abc$36039$n3095
.sym 32544 $abc$36039$n2909
.sym 32545 $abc$36039$n3069
.sym 32546 $abc$36039$n2910_1
.sym 32547 $abc$36039$n2953_1
.sym 32549 picorv32.instr_jal
.sym 32552 $abc$36039$n3103
.sym 32553 $abc$36039$n2947
.sym 32559 $abc$36039$n2945_1
.sym 32560 picorv32.instr_retirq
.sym 32563 picorv32.cpu_state[3]
.sym 32564 picorv32.decoder_trigger
.sym 32567 $abc$36039$n3069
.sym 32568 picorv32.cpu_state[0]
.sym 32580 picorv32.instr_jal
.sym 32581 picorv32.cpu_state[0]
.sym 32582 picorv32.decoder_trigger
.sym 32592 picorv32.instr_jal
.sym 32593 picorv32.cpu_state[0]
.sym 32594 $abc$36039$n2910_1
.sym 32595 $abc$36039$n2945_1
.sym 32604 $abc$36039$n2947
.sym 32605 picorv32.cpu_state[3]
.sym 32606 $abc$36039$n2909
.sym 32607 $abc$36039$n2953_1
.sym 32610 $abc$36039$n2945_1
.sym 32611 picorv32.instr_jal
.sym 32612 $abc$36039$n3095
.sym 32613 $abc$36039$n3069
.sym 32616 picorv32.instr_retirq
.sym 32618 picorv32.instr_jalr
.sym 32620 $abc$36039$n3103
.sym 32621 clk12_$glb_clk
.sym 32622 $abc$36039$n3069
.sym 32623 $abc$36039$n4609
.sym 32624 $abc$36039$n3704
.sym 32625 $abc$36039$n3069
.sym 32626 picorv32.cpu_state[0]
.sym 32627 picorv32.cpu_state[5]
.sym 32628 picorv32.cpu_state[6]
.sym 32629 picorv32.cpu_state[3]
.sym 32630 picorv32.decoder_trigger
.sym 32631 user_btn0
.sym 32636 picorv32.instr_jalr
.sym 32638 $abc$36039$n3402
.sym 32641 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 32643 eventmanager_status_w[0]
.sym 32645 $abc$36039$n3128
.sym 32648 basesoc_dat_w[7]
.sym 32652 picorv32.cpu_state[3]
.sym 32654 picorv32.decoder_trigger
.sym 32657 $abc$36039$n3378
.sym 32658 picorv32.mem_do_prefetch
.sym 32666 $abc$36039$n232
.sym 32683 picorv32.cpu_state[1]
.sym 32693 $abc$36039$n2886_1
.sym 32716 $abc$36039$n2886_1
.sym 32717 picorv32.cpu_state[1]
.sym 32718 $abc$36039$n232
.sym 32744 clk12_$glb_clk
.sym 32747 picorv32.decoder_pseudo_trigger
.sym 32755 basesoc_uart_eventmanager_storage[0]
.sym 32758 $abc$36039$n3048
.sym 32760 basesoc_uart_tx_fifo_wrport_we
.sym 32761 picorv32.cpu_state[0]
.sym 32762 basesoc_adr[1]
.sym 32763 picorv32.decoder_trigger
.sym 32764 $abc$36039$n3128
.sym 32766 picorv32.cpu_state[1]
.sym 32769 $abc$36039$n3069
.sym 32770 $abc$36039$n3069
.sym 32777 $abc$36039$n3204
.sym 32780 picorv32.irq_state[0]
.sym 32793 $abc$36039$n2882
.sym 32794 csrbankarray_csrbank2_dat0_w[4]
.sym 32817 $abc$36039$n3378
.sym 32856 $abc$36039$n2882
.sym 32857 $abc$36039$n3378
.sym 32859 csrbankarray_csrbank2_dat0_w[4]
.sym 32867 clk12_$glb_clk
.sym 32868 sys_rst_$glb_sr
.sym 32870 $abc$36039$n3073
.sym 32874 picorv32.mem_do_rdata
.sym 32889 picorv32.mem_do_prefetch
.sym 32901 $abc$36039$n5
.sym 32902 $abc$36039$n3400
.sym 32904 $abc$36039$n3378
.sym 32993 basesoc_ctrl_storage[23]
.sym 32994 basesoc_ctrl_storage[16]
.sym 32998 basesoc_ctrl_storage[19]
.sym 33013 $abc$36039$n3073
.sym 33026 basesoc_dat_w[2]
.sym 33034 sys_rst
.sym 33037 basesoc_we
.sym 33044 $abc$36039$n3002
.sym 33046 basesoc_dat_w[5]
.sym 33047 $abc$36039$n3204
.sym 33053 basesoc_dat_w[6]
.sym 33064 $abc$36039$n3378
.sym 33066 basesoc_dat_w[5]
.sym 33084 $abc$36039$n3204
.sym 33085 basesoc_we
.sym 33086 sys_rst
.sym 33087 $abc$36039$n3378
.sym 33104 basesoc_dat_w[6]
.sym 33112 $abc$36039$n3002
.sym 33113 clk12_$glb_clk
.sym 33114 sys_rst_$glb_sr
.sym 33115 basesoc_ctrl_storage[26]
.sym 33116 basesoc_ctrl_storage[24]
.sym 33118 basesoc_ctrl_storage[30]
.sym 33128 basesoc_ctrl_storage[19]
.sym 33139 basesoc_dat_w[6]
.sym 33141 basesoc_dat_w[7]
.sym 33173 $abc$36039$n5
.sym 33183 $abc$36039$n2722
.sym 33216 $abc$36039$n5
.sym 33235 $abc$36039$n2722
.sym 33236 clk12_$glb_clk
.sym 33239 basesoc_ctrl_storage[22]
.sym 33242 basesoc_ctrl_storage[17]
.sym 33250 $abc$36039$n2724
.sym 33254 basesoc_ctrl_storage[1]
.sym 33259 basesoc_ctrl_storage[24]
.sym 33263 basesoc_ctrl_storage[17]
.sym 33369 basesoc_dat_w[1]
.sym 33382 basesoc_ctrl_storage[22]
.sym 33601 picorv32.mem_rdata_q[14]
.sym 33717 spiflash_bus_dat_r[14]
.sym 33718 spiflash_bus_dat_r[15]
.sym 33722 $abc$36039$n3046
.sym 33723 $abc$36039$n3848
.sym 33735 $abc$36039$n2989_1
.sym 33737 sys_rst
.sym 33766 $abc$36039$n4636_1
.sym 33767 $abc$36039$n3047
.sym 33769 array_muxed0[10]
.sym 33771 $abc$36039$n4628
.sym 33776 array_muxed0[13]
.sym 33871 spiflash_bus_dat_r[13]
.sym 33872 $abc$36039$n3447_1
.sym 33873 $abc$36039$n3453
.sym 33874 spiflash_bus_dat_r[12]
.sym 33875 $abc$36039$n4662_1
.sym 33876 $abc$36039$n4649
.sym 33877 $abc$36039$n3450
.sym 33878 $abc$36039$n3854
.sym 33882 $abc$36039$n3839
.sym 33883 array_muxed1[8]
.sym 33884 array_muxed2[1]
.sym 33885 array_muxed1[6]
.sym 33886 array_muxed0[14]
.sym 33887 array_muxed1[3]
.sym 33891 picorv32.mem_rdata_q[13]
.sym 33892 array_muxed1[11]
.sym 33893 array_muxed1[2]
.sym 33895 picorv32.mem_wordsize[0]
.sym 33896 $abc$36039$n2954
.sym 33897 $abc$36039$n4719_1
.sym 33898 $abc$36039$n3855_1
.sym 33901 $abc$36039$n3048_1
.sym 33902 $abc$36039$n3557
.sym 33903 spiflash_bus_dat_r[15]
.sym 33904 picorv32.mem_wordsize[0]
.sym 33906 sys_rst
.sym 33912 array_muxed0[7]
.sym 33913 array_muxed0[9]
.sym 33917 $abc$36039$n3371
.sym 33918 array_muxed0[8]
.sym 33920 spiflash_bus_dat_r[9]
.sym 33923 slave_sel_r[1]
.sym 33926 spiflash_bus_dat_r[10]
.sym 33927 spiflash_bus_dat_r[23]
.sym 33931 $abc$36039$n2845
.sym 33932 $abc$36039$n3849
.sym 33934 spiflash_bus_dat_r[10]
.sym 33936 array_muxed0[6]
.sym 33937 $abc$36039$n3852
.sym 33939 $abc$36039$n2984
.sym 33941 spiflash_bus_dat_r[8]
.sym 33942 $abc$36039$n3846_1
.sym 33945 array_muxed0[7]
.sym 33946 $abc$36039$n3371
.sym 33947 spiflash_bus_dat_r[8]
.sym 33951 array_muxed0[9]
.sym 33953 $abc$36039$n3371
.sym 33954 spiflash_bus_dat_r[10]
.sym 33957 $abc$36039$n3849
.sym 33958 $abc$36039$n2845
.sym 33959 slave_sel_r[1]
.sym 33960 spiflash_bus_dat_r[9]
.sym 33963 spiflash_bus_dat_r[10]
.sym 33964 slave_sel_r[1]
.sym 33965 $abc$36039$n2845
.sym 33966 $abc$36039$n3852
.sym 33969 slave_sel_r[1]
.sym 33970 $abc$36039$n3846_1
.sym 33971 spiflash_bus_dat_r[8]
.sym 33972 $abc$36039$n2845
.sym 33975 array_muxed0[6]
.sym 33977 $abc$36039$n3371
.sym 33978 spiflash_bus_dat_r[23]
.sym 33981 array_muxed0[8]
.sym 33982 spiflash_bus_dat_r[9]
.sym 33984 $abc$36039$n3371
.sym 33991 $abc$36039$n2984
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33994 $abc$36039$n3047
.sym 33995 $abc$36039$n4656_1
.sym 33996 $abc$36039$n5456_1
.sym 33997 picorv32.decoded_imm_uj[14]
.sym 33998 picorv32.mem_rdata_latched[14]
.sym 33999 picorv32.decoded_imm_uj[0]
.sym 34000 $abc$36039$n4571
.sym 34001 $abc$36039$n4719_1
.sym 34004 picorv32.cpu_state[0]
.sym 34005 $abc$36039$n4689
.sym 34007 array_muxed0[9]
.sym 34008 $abc$36039$n3366_1
.sym 34009 $PACKER_VCC_NET
.sym 34010 $abc$36039$n3371
.sym 34011 $abc$36039$n3042
.sym 34012 $abc$36039$n3558
.sym 34013 $abc$36039$n3371
.sym 34014 spiflash_i
.sym 34015 spiflash_bus_dat_r[23]
.sym 34016 array_muxed0[7]
.sym 34017 spram_wren0
.sym 34018 $abc$36039$n3448
.sym 34020 $abc$36039$n3454_1
.sym 34021 $PACKER_GND_NET
.sym 34023 $abc$36039$n3852
.sym 34026 $PACKER_GND_NET
.sym 34027 array_muxed0[12]
.sym 34028 $abc$36039$n3854
.sym 34036 $abc$36039$n3556
.sym 34037 $abc$36039$n3453
.sym 34038 $abc$36039$n4628
.sym 34039 $abc$36039$n4662_1
.sym 34040 picorv32.mem_wordsize[1]
.sym 34042 $abc$36039$n5471_1
.sym 34043 $abc$36039$n4567
.sym 34045 $abc$36039$n3848
.sym 34046 $abc$36039$n3443
.sym 34047 basesoc_picorv327[1]
.sym 34048 picorv32.mem_wordsize[1]
.sym 34050 $abc$36039$n4613
.sym 34052 $abc$36039$n3558
.sym 34053 $abc$36039$n4612
.sym 34055 picorv32.mem_rdata_latched[14]
.sym 34060 $abc$36039$n4614
.sym 34061 $abc$36039$n4612
.sym 34062 $abc$36039$n3026
.sym 34064 picorv32.mem_wordsize[0]
.sym 34065 $abc$36039$n4571
.sym 34066 $abc$36039$n3557
.sym 34068 picorv32.mem_wordsize[1]
.sym 34069 $abc$36039$n3848
.sym 34070 picorv32.mem_wordsize[0]
.sym 34071 $abc$36039$n4571
.sym 34075 $abc$36039$n3557
.sym 34076 basesoc_picorv327[1]
.sym 34080 $abc$36039$n3453
.sym 34081 basesoc_picorv327[1]
.sym 34082 $abc$36039$n3026
.sym 34086 $abc$36039$n5471_1
.sym 34087 $abc$36039$n4614
.sym 34088 $abc$36039$n4567
.sym 34089 $abc$36039$n4613
.sym 34094 $abc$36039$n4662_1
.sym 34095 $abc$36039$n4628
.sym 34099 picorv32.mem_rdata_latched[14]
.sym 34104 $abc$36039$n3453
.sym 34105 picorv32.mem_wordsize[1]
.sym 34106 picorv32.mem_wordsize[0]
.sym 34107 $abc$36039$n4612
.sym 34110 $abc$36039$n3558
.sym 34111 $abc$36039$n3443
.sym 34112 $abc$36039$n3556
.sym 34113 $abc$36039$n4612
.sym 34115 clk12_$glb_clk
.sym 34117 picorv32.mem_rdata_q[21]
.sym 34118 $abc$36039$n3114
.sym 34119 picorv32.mem_rdata_q[18]
.sym 34120 picorv32.mem_rdata_q[24]
.sym 34121 picorv32.mem_rdata_q[16]
.sym 34122 picorv32.reg_out[1]
.sym 34123 picorv32.mem_rdata_q[22]
.sym 34124 $abc$36039$n3047_1
.sym 34127 picorv32.latched_rd[5]
.sym 34130 $abc$36039$n3424_1
.sym 34131 $abc$36039$n3046
.sym 34132 basesoc_picorv327[1]
.sym 34133 $abc$36039$n4707_1
.sym 34134 $abc$36039$n4628
.sym 34136 $abc$36039$n232
.sym 34137 picorv32.reg_out[6]
.sym 34138 $abc$36039$n4606
.sym 34139 array_muxed0[10]
.sym 34141 slave_sel_r[1]
.sym 34143 $abc$36039$n3124_1
.sym 34144 $abc$36039$n3052_1
.sym 34146 $abc$36039$n4614
.sym 34147 picorv32.decoded_imm[3]
.sym 34148 picorv32.mem_rdata_q[14]
.sym 34149 $abc$36039$n4567
.sym 34150 $abc$36039$n3101
.sym 34151 picorv32.decoded_imm[1]
.sym 34152 array_muxed0[21]
.sym 34159 $abc$36039$n3556
.sym 34163 $abc$36039$n3018
.sym 34164 $abc$36039$n2954
.sym 34165 picorv32.mem_rdata_q[8]
.sym 34166 $abc$36039$n3845_1
.sym 34167 $abc$36039$n4656_1
.sym 34168 $abc$36039$n2845
.sym 34170 basesoc_picorv327[1]
.sym 34172 $abc$36039$n3843_1
.sym 34174 $abc$36039$n3842
.sym 34176 picorv32.mem_rdata_q[10]
.sym 34177 picorv32.is_sb_sh_sw
.sym 34180 picorv32.mem_rdata_latched[8]
.sym 34181 $abc$36039$n3558
.sym 34182 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34188 $abc$36039$n4628
.sym 34189 $abc$36039$n3047_1
.sym 34192 $abc$36039$n3556
.sym 34194 $abc$36039$n3558
.sym 34197 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34198 picorv32.mem_rdata_q[10]
.sym 34199 picorv32.is_sb_sh_sw
.sym 34203 $abc$36039$n4656_1
.sym 34206 $abc$36039$n4628
.sym 34209 $abc$36039$n3558
.sym 34211 $abc$36039$n3556
.sym 34216 $abc$36039$n3843_1
.sym 34217 $abc$36039$n3842
.sym 34218 $abc$36039$n2845
.sym 34221 basesoc_picorv327[1]
.sym 34222 $abc$36039$n3047_1
.sym 34223 $abc$36039$n3018
.sym 34227 $abc$36039$n2954
.sym 34228 picorv32.mem_rdata_q[8]
.sym 34230 $abc$36039$n3845_1
.sym 34236 picorv32.mem_rdata_latched[8]
.sym 34238 clk12_$glb_clk
.sym 34240 picorv32.mem_rdata_latched[15]
.sym 34241 picorv32.decoded_imm[3]
.sym 34242 $abc$36039$n3081_1
.sym 34243 picorv32.decoded_imm[1]
.sym 34244 $abc$36039$n4737
.sym 34245 $abc$36039$n3112
.sym 34246 picorv32.decoded_imm[19]
.sym 34247 $abc$36039$n3124_1
.sym 34249 basesoc_dat_w[6]
.sym 34250 basesoc_dat_w[6]
.sym 34252 $abc$36039$n3555_1
.sym 34253 picorv32.instr_auipc
.sym 34254 $abc$36039$n2845
.sym 34255 $abc$36039$n3022
.sym 34256 picorv32.reg_out[26]
.sym 34257 $abc$36039$n3439_1
.sym 34258 basesoc_picorv327[1]
.sym 34259 $abc$36039$n3018
.sym 34260 $abc$36039$n2954
.sym 34261 $abc$36039$n3039
.sym 34262 picorv32.decoded_imm[0]
.sym 34264 $abc$36039$n4636_1
.sym 34265 $abc$36039$n4567
.sym 34266 $abc$36039$n4567
.sym 34267 $abc$36039$n4628
.sym 34268 array_muxed0[13]
.sym 34269 picorv32.decoded_imm[19]
.sym 34270 picorv32.latched_is_lu
.sym 34271 $abc$36039$n4627
.sym 34272 picorv32.mem_rdata_latched[17]
.sym 34273 picorv32.mem_rdata_latched[8]
.sym 34274 $abc$36039$n4695_1
.sym 34275 picorv32.reg_out[21]
.sym 34281 picorv32.mem_rdata_latched[7]
.sym 34282 $abc$36039$n4627
.sym 34283 $abc$36039$n4655
.sym 34284 $abc$36039$n4563
.sym 34286 $abc$36039$n4621
.sym 34289 $abc$36039$n3555_1
.sym 34290 basesoc_picorv327[1]
.sym 34292 $abc$36039$n2954
.sym 34293 $abc$36039$n3841
.sym 34294 $abc$36039$n4621
.sym 34295 picorv32.mem_rdata_q[7]
.sym 34296 $abc$36039$n3047_1
.sym 34297 picorv32.mem_rdata_latched[15]
.sym 34301 $abc$36039$n3439_1
.sym 34305 picorv32.mem_wordsize[0]
.sym 34306 basesoc_picorv327[0]
.sym 34307 $abc$36039$n4567
.sym 34310 picorv32.mem_wordsize[1]
.sym 34312 $abc$36039$n4657_1
.sym 34314 $abc$36039$n2954
.sym 34315 picorv32.mem_rdata_q[7]
.sym 34317 $abc$36039$n3841
.sym 34320 $abc$36039$n4627
.sym 34321 $abc$36039$n4655
.sym 34322 $abc$36039$n4567
.sym 34323 $abc$36039$n4657_1
.sym 34326 picorv32.mem_wordsize[1]
.sym 34327 picorv32.mem_wordsize[0]
.sym 34328 basesoc_picorv327[1]
.sym 34329 $abc$36039$n3841
.sym 34332 $abc$36039$n3841
.sym 34333 $abc$36039$n4621
.sym 34334 $abc$36039$n3555_1
.sym 34335 basesoc_picorv327[0]
.sym 34338 $abc$36039$n3047_1
.sym 34339 $abc$36039$n4621
.sym 34340 picorv32.mem_wordsize[1]
.sym 34341 picorv32.mem_wordsize[0]
.sym 34347 picorv32.mem_rdata_latched[15]
.sym 34350 picorv32.mem_rdata_latched[7]
.sym 34357 $abc$36039$n3439_1
.sym 34358 $abc$36039$n4563
.sym 34361 clk12_$glb_clk
.sym 34363 picorv32.mem_rdata_q[23]
.sym 34364 $abc$36039$n4748
.sym 34365 picorv32.mem_rdata_latched[17]
.sym 34366 picorv32.reg_out[11]
.sym 34367 $abc$36039$n3116
.sym 34368 $abc$36039$n4736
.sym 34369 picorv32.mem_rdata_q[17]
.sym 34370 $abc$36039$n4688
.sym 34376 $abc$36039$n2874
.sym 34377 picorv32.mem_rdata_latched[23]
.sym 34379 $abc$36039$n3557
.sym 34380 $abc$36039$n3120
.sym 34381 $abc$36039$n3556
.sym 34384 picorv32.decoded_rd[4]
.sym 34385 $abc$36039$n4755
.sym 34386 basesoc_picorv327[1]
.sym 34387 picorv32.latched_stalu
.sym 34390 picorv32.instr_lui
.sym 34391 picorv32.mem_wordsize[0]
.sym 34393 $abc$36039$n2954
.sym 34394 $abc$36039$n4719_1
.sym 34395 picorv32.reg_out[13]
.sym 34396 picorv32.reg_out[15]
.sym 34397 $abc$36039$n3796
.sym 34406 $abc$36039$n4623
.sym 34407 $abc$36039$n4620
.sym 34408 $abc$36039$n4675_1
.sym 34409 $abc$36039$n4661
.sym 34411 $abc$36039$n4622
.sym 34414 picorv32.latched_is_lh
.sym 34416 $abc$36039$n3018
.sym 34419 $abc$36039$n3557
.sym 34424 $abc$36039$n4636_1
.sym 34425 $abc$36039$n4567
.sym 34426 $abc$36039$n4567
.sym 34427 $abc$36039$n4628
.sym 34429 $abc$36039$n4627
.sym 34430 picorv32.latched_is_lu
.sym 34431 $abc$36039$n4663_1
.sym 34435 $abc$36039$n4628
.sym 34437 $abc$36039$n4627
.sym 34438 $abc$36039$n4661
.sym 34439 $abc$36039$n4663_1
.sym 34440 $abc$36039$n4567
.sym 34443 $abc$36039$n4620
.sym 34444 $abc$36039$n4628
.sym 34445 $abc$36039$n4622
.sym 34446 $abc$36039$n4623
.sym 34449 $abc$36039$n4627
.sym 34450 $abc$36039$n4567
.sym 34451 $abc$36039$n4636_1
.sym 34452 $abc$36039$n4628
.sym 34456 $abc$36039$n4675_1
.sym 34458 $abc$36039$n4628
.sym 34461 $abc$36039$n4675_1
.sym 34464 picorv32.latched_is_lh
.sym 34467 picorv32.latched_is_lu
.sym 34468 $abc$36039$n3557
.sym 34469 $abc$36039$n3018
.sym 34473 $abc$36039$n4567
.sym 34474 $abc$36039$n4620
.sym 34475 $abc$36039$n4623
.sym 34476 $abc$36039$n4622
.sym 34479 picorv32.latched_is_lu
.sym 34481 picorv32.latched_is_lh
.sym 34484 clk12_$glb_clk
.sym 34486 $abc$36039$n4680_1
.sym 34487 $abc$36039$n3895
.sym 34488 picorv32.reg_out[25]
.sym 34489 $abc$36039$n3796
.sym 34490 $abc$36039$n3126
.sym 34491 $abc$36039$n4718
.sym 34492 picorv32.reg_out[27]
.sym 34493 $abc$36039$n3128_1
.sym 34495 $abc$36039$n3042
.sym 34496 $abc$36039$n3042
.sym 34497 $abc$36039$n2878
.sym 34498 picorv32.reg_out[13]
.sym 34499 picorv32.instr_jal
.sym 34500 $abc$36039$n3066
.sym 34501 picorv32.reg_out[11]
.sym 34502 $abc$36039$n2995
.sym 34504 $abc$36039$n3018
.sym 34505 $PACKER_VCC_NET
.sym 34506 $abc$36039$n2768
.sym 34507 $abc$36039$n3557
.sym 34508 basesoc_dat_w[7]
.sym 34509 picorv32.mem_rdata_latched[17]
.sym 34510 picorv32.is_lui_auipc_jal
.sym 34511 picorv32.is_lb_lh_lw_lbu_lhu
.sym 34512 $abc$36039$n3713
.sym 34513 $abc$36039$n5461_1
.sym 34516 $abc$36039$n3713
.sym 34517 $PACKER_GND_NET
.sym 34518 picorv32.instr_jal
.sym 34519 picorv32.decoded_imm_uj[22]
.sym 34520 picorv32.decoded_imm_uj[16]
.sym 34527 $abc$36039$n7136
.sym 34528 $abc$36039$n4627
.sym 34529 $abc$36039$n4707_1
.sym 34530 $abc$36039$n4674_1
.sym 34531 $abc$36039$n4681_1
.sym 34532 $abc$36039$n4637
.sym 34533 $abc$36039$n4653_1
.sym 34536 $abc$36039$n4567
.sym 34537 $abc$36039$n4635_1
.sym 34538 $abc$36039$n4567
.sym 34539 $abc$36039$n4681_1
.sym 34540 $abc$36039$n4773
.sym 34542 $abc$36039$n4688
.sym 34543 picorv32.cpu_state[3]
.sym 34546 $abc$36039$n4695_1
.sym 34548 picorv32.irq_pending[11]
.sym 34549 picorv32.cpu_state[0]
.sym 34551 $abc$36039$n4755
.sym 34552 $abc$36039$n4676
.sym 34555 $abc$36039$n5476_1
.sym 34560 picorv32.cpu_state[3]
.sym 34561 $abc$36039$n4635_1
.sym 34562 $abc$36039$n7136
.sym 34563 $abc$36039$n4637
.sym 34566 $abc$36039$n4627
.sym 34567 $abc$36039$n4773
.sym 34568 $abc$36039$n4681_1
.sym 34569 $abc$36039$n4567
.sym 34572 $abc$36039$n4676
.sym 34573 $abc$36039$n4627
.sym 34574 $abc$36039$n4567
.sym 34575 $abc$36039$n4674_1
.sym 34578 $abc$36039$n4627
.sym 34579 $abc$36039$n4567
.sym 34580 $abc$36039$n4681_1
.sym 34581 $abc$36039$n4688
.sym 34584 $abc$36039$n4653_1
.sym 34585 $abc$36039$n5476_1
.sym 34586 picorv32.cpu_state[0]
.sym 34587 picorv32.irq_pending[11]
.sym 34590 $abc$36039$n4755
.sym 34591 $abc$36039$n4567
.sym 34592 $abc$36039$n4627
.sym 34593 $abc$36039$n4681_1
.sym 34596 $abc$36039$n4567
.sym 34597 $abc$36039$n4627
.sym 34598 $abc$36039$n4707_1
.sym 34599 $abc$36039$n4681_1
.sym 34602 $abc$36039$n4695_1
.sym 34603 $abc$36039$n4567
.sym 34604 $abc$36039$n4627
.sym 34605 $abc$36039$n4681_1
.sym 34607 clk12_$glb_clk
.sym 34609 $abc$36039$n5645
.sym 34610 picorv32.reg_out[22]
.sym 34611 picorv32.reg_out[3]
.sym 34612 $abc$36039$n3788_1
.sym 34613 $abc$36039$n3130
.sym 34614 picorv32.reg_out[16]
.sym 34615 $abc$36039$n3859_1
.sym 34616 $abc$36039$n4175_1
.sym 34617 basesoc_picorv327[21]
.sym 34619 $abc$36039$n4653
.sym 34620 basesoc_picorv327[21]
.sym 34621 picorv32.reg_out[9]
.sym 34623 picorv32.is_sb_sh_sw
.sym 34624 $abc$36039$n3796
.sym 34626 $abc$36039$n3913_1
.sym 34627 picorv32.reg_out[15]
.sym 34628 picorv32.instr_auipc
.sym 34629 picorv32.decoded_imm[20]
.sym 34630 $abc$36039$n4738
.sym 34631 array_muxed0[5]
.sym 34632 $abc$36039$n4567
.sym 34633 picorv32.decoded_imm_uj[24]
.sym 34634 $abc$36039$n3029
.sym 34635 picorv32.reg_next_pc[13]
.sym 34636 picorv32.reg_next_pc[14]
.sym 34637 $abc$36039$n3126
.sym 34639 picorv32.decoded_imm[24]
.sym 34640 $abc$36039$n4567
.sym 34641 picorv32.mem_rdata_q[14]
.sym 34642 $abc$36039$n3101
.sym 34643 $abc$36039$n3124_1
.sym 34644 $abc$36039$n2982_1
.sym 34650 picorv32.reg_out[8]
.sym 34651 picorv32.cpuregs_rs1[17]
.sym 34652 $abc$36039$n5448
.sym 34653 picorv32.reg_next_pc[13]
.sym 34654 picorv32.reg_out[14]
.sym 34655 $abc$36039$n4193
.sym 34656 $abc$36039$n4209
.sym 34657 picorv32.reg_next_pc[8]
.sym 34658 $abc$36039$n3760
.sym 34659 $abc$36039$n4772
.sym 34660 picorv32.reg_next_pc[14]
.sym 34661 $abc$36039$n4687_1
.sym 34665 $abc$36039$n3714_1
.sym 34666 $abc$36039$n231
.sym 34667 picorv32.reg_out[13]
.sym 34668 $abc$36039$n3744
.sym 34670 $abc$36039$n2878
.sym 34671 $abc$36039$n4208
.sym 34672 $abc$36039$n3713
.sym 34673 $abc$36039$n4774
.sym 34674 picorv32.alu_out_q[8]
.sym 34676 $abc$36039$n3713
.sym 34677 picorv32.cpuregs_rs1[31]
.sym 34678 $abc$36039$n4194
.sym 34679 picorv32.latched_stalu
.sym 34680 $abc$36039$n4584_1
.sym 34681 $abc$36039$n4689_1
.sym 34683 $abc$36039$n5448
.sym 34684 $abc$36039$n4194
.sym 34685 $abc$36039$n231
.sym 34686 $abc$36039$n4193
.sym 34689 $abc$36039$n4208
.sym 34690 $abc$36039$n4209
.sym 34691 $abc$36039$n3760
.sym 34692 $abc$36039$n2878
.sym 34695 picorv32.latched_stalu
.sym 34697 picorv32.reg_out[8]
.sym 34698 picorv32.alu_out_q[8]
.sym 34701 $abc$36039$n3713
.sym 34702 $abc$36039$n3744
.sym 34703 picorv32.reg_next_pc[8]
.sym 34704 $abc$36039$n3714_1
.sym 34707 $abc$36039$n4689_1
.sym 34708 picorv32.cpuregs_rs1[17]
.sym 34709 $abc$36039$n4687_1
.sym 34710 $abc$36039$n4584_1
.sym 34713 $abc$36039$n3713
.sym 34715 picorv32.reg_next_pc[14]
.sym 34716 picorv32.reg_out[14]
.sym 34719 picorv32.cpuregs_rs1[31]
.sym 34720 $abc$36039$n4584_1
.sym 34721 $abc$36039$n4772
.sym 34722 $abc$36039$n4774
.sym 34725 picorv32.reg_next_pc[13]
.sym 34727 picorv32.reg_out[13]
.sym 34728 $abc$36039$n3713
.sym 34730 clk12_$glb_clk
.sym 34732 $abc$36039$n3695
.sym 34733 picorv32.decoded_imm[24]
.sym 34734 picorv32.decoded_imm[22]
.sym 34735 picorv32.decoded_imm[23]
.sym 34736 picorv32.decoded_imm[16]
.sym 34737 $abc$36039$n4208
.sym 34738 picorv32.decoded_imm[21]
.sym 34739 picorv32.decoded_imm[15]
.sym 34740 picorv32.reg_out[17]
.sym 34742 picorv32.mem_rdata_q[14]
.sym 34743 picorv32.latched_rd[4]
.sym 34744 $abc$36039$n3760
.sym 34745 picorv32.reg_next_pc[6]
.sym 34746 $abc$36039$n5448
.sym 34747 picorv32.reg_out[9]
.sym 34748 basesoc_picorv323[5]
.sym 34750 $abc$36039$n7143
.sym 34751 picorv32.alu_out_q[19]
.sym 34752 $abc$36039$n4653
.sym 34753 picorv32.reg_next_pc[8]
.sym 34754 sys_rst
.sym 34755 $abc$36039$n2878
.sym 34756 picorv32.cpu_state[4]
.sym 34757 $abc$36039$n4567
.sym 34758 picorv32.decoded_imm[23]
.sym 34759 $abc$36039$n4683_1
.sym 34760 picorv32.mem_rdata_latched[17]
.sym 34761 picorv32.decoded_imm[7]
.sym 34762 picorv32.decoded_imm[19]
.sym 34763 picorv32.decoded_imm[31]
.sym 34764 picorv32.decoded_imm[18]
.sym 34765 picorv32.mem_rdata_latched[8]
.sym 34766 picorv32.latched_is_lu
.sym 34767 $abc$36039$n5458
.sym 34773 picorv32.reg_out[0]
.sym 34775 $abc$36039$n3065_1
.sym 34777 picorv32.alu_out_q[31]
.sym 34779 $abc$36039$n2978
.sym 34780 $abc$36039$n3066
.sym 34781 picorv32.latched_stalu
.sym 34783 $abc$36039$n3063
.sym 34785 $abc$36039$n3064_1
.sym 34786 $abc$36039$n387
.sym 34787 picorv32.reg_out[31]
.sym 34788 $abc$36039$n2995
.sym 34790 picorv32.alu_out_q[0]
.sym 34791 $abc$36039$n3779
.sym 34793 $abc$36039$n3713
.sym 34794 $abc$36039$n3029
.sym 34796 picorv32.latched_rd[4]
.sym 34797 $abc$36039$n3012_1
.sym 34798 $abc$36039$n3049_1
.sym 34800 $abc$36039$n2878
.sym 34801 $abc$36039$n4088
.sym 34802 picorv32.latched_rd[5]
.sym 34803 $abc$36039$n3058
.sym 34804 $abc$36039$n2982_1
.sym 34806 picorv32.alu_out_q[31]
.sym 34807 picorv32.reg_out[31]
.sym 34808 $abc$36039$n3713
.sym 34809 picorv32.latched_stalu
.sym 34812 picorv32.latched_stalu
.sym 34813 picorv32.reg_out[0]
.sym 34814 picorv32.alu_out_q[0]
.sym 34815 $abc$36039$n2878
.sym 34818 $abc$36039$n3065_1
.sym 34819 $abc$36039$n3064_1
.sym 34820 picorv32.latched_rd[5]
.sym 34821 $abc$36039$n3066
.sym 34825 $abc$36039$n3779
.sym 34830 $abc$36039$n2995
.sym 34831 $abc$36039$n3012_1
.sym 34832 $abc$36039$n2982_1
.sym 34833 $abc$36039$n3029
.sym 34836 $abc$36039$n3058
.sym 34837 $abc$36039$n3049_1
.sym 34838 $abc$36039$n3063
.sym 34839 $abc$36039$n2978
.sym 34843 $abc$36039$n4088
.sym 34845 picorv32.latched_rd[4]
.sym 34848 picorv32.reg_out[31]
.sym 34849 $abc$36039$n2878
.sym 34850 picorv32.latched_stalu
.sym 34851 picorv32.alu_out_q[31]
.sym 34853 clk12_$glb_clk
.sym 34854 $abc$36039$n387
.sym 34855 $abc$36039$n4686
.sym 34856 picorv32.decoded_imm[17]
.sym 34857 picorv32.decoded_imm[12]
.sym 34858 $abc$36039$n3108
.sym 34859 $abc$36039$n4668
.sym 34860 $abc$36039$n3102
.sym 34861 picorv32.decoded_imm[14]
.sym 34862 $abc$36039$n4230
.sym 34863 $abc$36039$n5011
.sym 34867 $abc$36039$n4790
.sym 34868 picorv32.decoded_rs2[4]
.sym 34869 picorv32.decoded_imm_uj[8]
.sym 34870 $abc$36039$n4257
.sym 34871 $abc$36039$n3714_1
.sym 34872 $abc$36039$n4641
.sym 34873 $abc$36039$n3614
.sym 34874 $abc$36039$n4653
.sym 34876 $abc$36039$n4644
.sym 34877 $abc$36039$n3608
.sym 34878 $abc$36039$n4635
.sym 34879 $abc$36039$n3938
.sym 34880 $abc$36039$n4668
.sym 34881 picorv32.latched_stalu
.sym 34882 picorv32.mem_wordsize[0]
.sym 34883 picorv32.decoded_imm[16]
.sym 34884 picorv32.decoded_imm[14]
.sym 34885 $abc$36039$n3796
.sym 34886 picorv32.instr_lui
.sym 34888 picorv32.latched_stalu
.sym 34889 $abc$36039$n231
.sym 34890 picorv32.reg_out[3]
.sym 34896 picorv32.latched_rd[1]
.sym 34897 $abc$36039$n3046
.sym 34899 $abc$36039$n4080
.sym 34900 $abc$36039$n3899
.sym 34901 $abc$36039$n4082
.sym 34902 picorv32.latched_rd[0]
.sym 34903 $abc$36039$n3605
.sym 34905 $abc$36039$n3938
.sym 34907 $abc$36039$n4876
.sym 34908 $abc$36039$n3839
.sym 34909 picorv32.cpuregs_wrdata[14]
.sym 34913 $abc$36039$n3570
.sym 34915 $abc$36039$n3939
.sym 34918 picorv32.decoded_rs1[5]
.sym 34922 $abc$36039$n5725
.sym 34923 $abc$36039$n3939
.sym 34932 $abc$36039$n4082
.sym 34935 $abc$36039$n3605
.sym 34936 $abc$36039$n3938
.sym 34937 $abc$36039$n3939
.sym 34938 $abc$36039$n3899
.sym 34942 $abc$36039$n3046
.sym 34943 picorv32.decoded_rs1[5]
.sym 34948 picorv32.cpuregs_wrdata[14]
.sym 34954 $abc$36039$n3046
.sym 34956 $abc$36039$n3839
.sym 34959 $abc$36039$n5725
.sym 34960 $abc$36039$n3939
.sym 34961 $abc$36039$n3570
.sym 34962 $abc$36039$n4876
.sym 34965 picorv32.latched_rd[0]
.sym 34966 $abc$36039$n4080
.sym 34967 picorv32.latched_rd[1]
.sym 34968 $abc$36039$n4082
.sym 34973 $abc$36039$n4080
.sym 34976 clk12_$glb_clk
.sym 34978 picorv32.decoded_rd[1]
.sym 34979 $abc$36039$n6751
.sym 34980 $abc$36039$n4692
.sym 34981 picorv32.decoded_imm_uj[29]
.sym 34982 $abc$36039$n3725
.sym 34983 picorv32.decoded_imm_uj[17]
.sym 34984 $abc$36039$n4671
.sym 34985 $abc$36039$n5461_1
.sym 34986 picorv32.latched_rd[1]
.sym 34988 picorv32.irq_state[1]
.sym 34989 picorv32.latched_rd[1]
.sym 34990 picorv32.reg_out[17]
.sym 34991 picorv32.decoded_imm[14]
.sym 34992 basesoc_picorv327[21]
.sym 34994 picorv32.mem_rdata_q[12]
.sym 34995 picorv32.reg_next_pc[27]
.sym 34996 $abc$36039$n5442
.sym 34997 $abc$36039$n4686
.sym 34998 $abc$36039$n3610
.sym 34999 $PACKER_VCC_NET
.sym 35000 spiflash_i
.sym 35001 picorv32.reg_next_pc[19]
.sym 35002 $abc$36039$n4844
.sym 35003 picorv32.is_lb_lh_lw_lbu_lhu
.sym 35004 $abc$36039$n4638
.sym 35005 $abc$36039$n2910_1
.sym 35006 picorv32.decoded_imm[5]
.sym 35007 $abc$36039$n2878
.sym 35008 $abc$36039$n3713
.sym 35009 $abc$36039$n5461_1
.sym 35010 picorv32.is_lui_auipc_jal
.sym 35011 picorv32.decoded_rd[1]
.sym 35012 $abc$36039$n2910_1
.sym 35013 $abc$36039$n3723
.sym 35021 $abc$36039$n3606_1
.sym 35022 picorv32.decoded_rs2[3]
.sym 35023 picorv32.decoded_rs2[4]
.sym 35024 picorv32.decoded_rs2[2]
.sym 35025 $abc$36039$n2920_1
.sym 35027 $abc$36039$n5462
.sym 35028 picorv32.alu_out_q[14]
.sym 35029 picorv32.reg_out[14]
.sym 35032 $abc$36039$n2963
.sym 35033 $abc$36039$n3768
.sym 35035 picorv32.decoded_rs2[5]
.sym 35037 $abc$36039$n5011
.sym 35038 picorv32.mem_do_rinst
.sym 35039 $abc$36039$n3046
.sym 35041 picorv32.latched_stalu
.sym 35043 picorv32.irq_state[0]
.sym 35044 picorv32.decoded_rs2[0]
.sym 35045 picorv32.decoded_rs2[1]
.sym 35046 $abc$36039$n4215
.sym 35047 $abc$36039$n4214
.sym 35048 picorv32.reg_next_pc[14]
.sym 35049 picorv32.irq_state[1]
.sym 35050 $abc$36039$n2878
.sym 35052 picorv32.decoded_rs2[5]
.sym 35060 picorv32.mem_do_rinst
.sym 35061 $abc$36039$n2963
.sym 35064 picorv32.decoded_rs2[5]
.sym 35065 picorv32.decoded_rs2[2]
.sym 35066 picorv32.decoded_rs2[4]
.sym 35067 picorv32.decoded_rs2[3]
.sym 35070 $abc$36039$n3768
.sym 35071 $abc$36039$n2878
.sym 35072 $abc$36039$n5462
.sym 35073 $abc$36039$n5011
.sym 35076 picorv32.reg_next_pc[14]
.sym 35077 picorv32.irq_state[1]
.sym 35078 $abc$36039$n2920_1
.sym 35079 picorv32.irq_state[0]
.sym 35083 $abc$36039$n4215
.sym 35084 $abc$36039$n4214
.sym 35088 picorv32.alu_out_q[14]
.sym 35090 picorv32.latched_stalu
.sym 35091 picorv32.reg_out[14]
.sym 35094 picorv32.decoded_rs2[1]
.sym 35095 $abc$36039$n3606_1
.sym 35097 picorv32.decoded_rs2[0]
.sym 35099 clk12_$glb_clk
.sym 35100 $abc$36039$n3046
.sym 35101 $abc$36039$n4707
.sym 35102 $abc$36039$n3721
.sym 35103 picorv32.reg_pc[13]
.sym 35104 $abc$36039$n3724
.sym 35105 picorv32.reg_pc[6]
.sym 35106 $abc$36039$n4181_1
.sym 35107 picorv32.reg_next_pc[3]
.sym 35108 $abc$36039$n4638
.sym 35110 picorv32.alu_out_q[14]
.sym 35111 picorv32.latched_branch
.sym 35112 $abc$36039$n4021
.sym 35113 basesoc_picorv327[7]
.sym 35114 picorv32.alu_out_q[0]
.sym 35115 basesoc_picorv327[12]
.sym 35116 basesoc_picorv327[15]
.sym 35117 $abc$36039$n3604_1
.sym 35118 picorv32.reg_pc[8]
.sym 35120 picorv32.is_lui_auipc_jal
.sym 35121 $abc$36039$n5454
.sym 35122 $abc$36039$n3618
.sym 35123 $abc$36039$n5462
.sym 35125 $abc$36039$n4238
.sym 35126 picorv32.reg_pc[6]
.sym 35127 $abc$36039$n4567
.sym 35128 basesoc_picorv327[13]
.sym 35129 picorv32.reg_next_pc[2]
.sym 35130 picorv32.decoded_imm[12]
.sym 35131 $abc$36039$n3941_1
.sym 35132 $abc$36039$n3714_1
.sym 35133 $abc$36039$n4671
.sym 35134 picorv32.reg_next_pc[14]
.sym 35135 basesoc_picorv327[3]
.sym 35136 picorv32.decoded_imm[24]
.sym 35142 picorv32.reg_next_pc[20]
.sym 35143 $abc$36039$n3714_1
.sym 35145 $abc$36039$n3713
.sym 35146 picorv32.decoded_imm[12]
.sym 35147 $abc$36039$n2969_1
.sym 35148 $abc$36039$n3792_1
.sym 35150 picorv32.decoded_rs2[5]
.sym 35151 $abc$36039$n3046
.sym 35153 picorv32.alu_out_q[2]
.sym 35154 $abc$36039$n3630_1
.sym 35155 $abc$36039$n3836_1
.sym 35156 picorv32.latched_stalu
.sym 35157 $abc$36039$n3616
.sym 35161 picorv32.reg_next_pc[31]
.sym 35162 $abc$36039$n2878
.sym 35163 $abc$36039$n4181_1
.sym 35164 picorv32.latched_rd[5]
.sym 35165 $abc$36039$n4182
.sym 35166 picorv32.decoded_imm[5]
.sym 35167 $abc$36039$n3721
.sym 35168 picorv32.irq_state[0]
.sym 35169 $abc$36039$n3128
.sym 35170 $abc$36039$n2878
.sym 35173 picorv32.reg_out[2]
.sym 35175 picorv32.alu_out_q[2]
.sym 35176 picorv32.latched_stalu
.sym 35177 picorv32.reg_out[2]
.sym 35178 $abc$36039$n2878
.sym 35181 $abc$36039$n2969_1
.sym 35183 picorv32.decoded_imm[5]
.sym 35184 $abc$36039$n3616
.sym 35187 $abc$36039$n3792_1
.sym 35188 $abc$36039$n3714_1
.sym 35189 picorv32.reg_next_pc[20]
.sym 35190 $abc$36039$n3713
.sym 35193 picorv32.decoded_rs2[5]
.sym 35194 $abc$36039$n3046
.sym 35196 picorv32.latched_rd[5]
.sym 35199 picorv32.reg_next_pc[20]
.sym 35200 picorv32.irq_state[0]
.sym 35201 $abc$36039$n3792_1
.sym 35202 $abc$36039$n2878
.sym 35205 $abc$36039$n2969_1
.sym 35207 $abc$36039$n3630_1
.sym 35208 picorv32.decoded_imm[12]
.sym 35211 $abc$36039$n3721
.sym 35212 $abc$36039$n4181_1
.sym 35213 $abc$36039$n2878
.sym 35214 $abc$36039$n4182
.sym 35217 picorv32.reg_next_pc[31]
.sym 35219 $abc$36039$n3714_1
.sym 35220 $abc$36039$n3836_1
.sym 35221 $abc$36039$n3128
.sym 35222 clk12_$glb_clk
.sym 35225 $abc$36039$n4350
.sym 35226 $abc$36039$n4351
.sym 35227 $abc$36039$n4352
.sym 35228 $abc$36039$n4353
.sym 35229 $abc$36039$n4354
.sym 35230 $abc$36039$n4355
.sym 35231 $abc$36039$n4356
.sym 35232 $abc$36039$n3816_1
.sym 35233 $abc$36039$n6791
.sym 35234 $abc$36039$n3046
.sym 35235 $abc$36039$n3848
.sym 35237 $abc$36039$n4647
.sym 35238 basesoc_picorv328[12]
.sym 35239 picorv32.alu_out_q[2]
.sym 35240 basesoc_picorv323[5]
.sym 35241 $abc$36039$n4638
.sym 35243 $abc$36039$n2969_1
.sym 35244 picorv32.latched_stalu
.sym 35245 $abc$36039$n231
.sym 35246 $abc$36039$n4233
.sym 35247 picorv32.reg_pc[13]
.sym 35248 basesoc_picorv327[7]
.sym 35249 picorv32.decoded_imm[7]
.sym 35250 basesoc_picorv327[5]
.sym 35251 picorv32.cpuregs_rs1[12]
.sym 35252 picorv32.decoded_imm[18]
.sym 35253 basesoc_picorv327[9]
.sym 35254 picorv32.decoded_imm[19]
.sym 35255 picorv32.decoded_imm[31]
.sym 35256 $abc$36039$n4567
.sym 35257 basesoc_picorv327[15]
.sym 35258 picorv32.latched_is_lu
.sym 35259 picorv32.cpu_state[4]
.sym 35265 picorv32.reg_pc[10]
.sym 35268 $abc$36039$n3713
.sym 35270 picorv32.reg_out[30]
.sym 35271 picorv32.alu_out_q[2]
.sym 35272 spiflash_i
.sym 35273 $abc$36039$n3712
.sym 35274 $abc$36039$n3714_1
.sym 35277 picorv32.cpu_state[2]
.sym 35280 picorv32.irq_state[0]
.sym 35282 picorv32.is_lui_auipc_jal
.sym 35283 picorv32.reg_out[2]
.sym 35284 picorv32.latched_stalu
.sym 35285 picorv32.cpuregs_rs1[10]
.sym 35286 picorv32.latched_branch
.sym 35287 $abc$36039$n3995
.sym 35289 picorv32.reg_next_pc[2]
.sym 35290 picorv32.reg_next_pc[30]
.sym 35291 $abc$36039$n3941_1
.sym 35292 $abc$36039$n3713
.sym 35294 picorv32.latched_branch
.sym 35296 picorv32.latched_store
.sym 35298 picorv32.alu_out_q[2]
.sym 35299 $abc$36039$n3713
.sym 35300 picorv32.reg_out[2]
.sym 35301 picorv32.latched_stalu
.sym 35304 picorv32.latched_branch
.sym 35305 picorv32.latched_store
.sym 35307 picorv32.irq_state[0]
.sym 35310 $abc$36039$n3714_1
.sym 35311 picorv32.reg_next_pc[2]
.sym 35313 $abc$36039$n3712
.sym 35317 picorv32.latched_store
.sym 35319 picorv32.latched_branch
.sym 35322 picorv32.cpuregs_rs1[10]
.sym 35323 picorv32.cpu_state[2]
.sym 35324 $abc$36039$n3995
.sym 35325 picorv32.is_lui_auipc_jal
.sym 35328 picorv32.reg_out[30]
.sym 35329 picorv32.reg_next_pc[30]
.sym 35331 $abc$36039$n3713
.sym 35334 picorv32.reg_pc[10]
.sym 35337 $abc$36039$n3941_1
.sym 35342 spiflash_i
.sym 35345 clk12_$glb_clk
.sym 35346 sys_rst_$glb_sr
.sym 35347 $abc$36039$n4357
.sym 35348 $abc$36039$n4358
.sym 35349 $abc$36039$n4359
.sym 35350 $abc$36039$n4360
.sym 35351 $abc$36039$n4361
.sym 35352 $abc$36039$n4362
.sym 35353 $abc$36039$n4363
.sym 35354 $abc$36039$n4364
.sym 35357 picorv32.reg_pc[19]
.sym 35358 $abc$36039$n3839
.sym 35360 $abc$36039$n4355
.sym 35362 $abc$36039$n4352
.sym 35363 basesoc_picorv327[4]
.sym 35364 $abc$36039$n4356
.sym 35365 basesoc_picorv328[16]
.sym 35367 $abc$36039$n7146
.sym 35368 $abc$36039$n5472
.sym 35369 picorv32.reg_pc[19]
.sym 35370 $abc$36039$n4351
.sym 35371 picorv32.reg_pc[14]
.sym 35372 $abc$36039$n4635
.sym 35373 basesoc_picorv327[19]
.sym 35374 picorv32.mem_wordsize[0]
.sym 35375 $abc$36039$n4719
.sym 35376 $abc$36039$n4363
.sym 35377 basesoc_picorv328[25]
.sym 35378 picorv32.is_lui_auipc_jal
.sym 35379 basesoc_picorv327[18]
.sym 35380 picorv32.decoded_imm[16]
.sym 35381 $abc$36039$n231
.sym 35382 picorv32.latched_store
.sym 35389 $abc$36039$n3714_1
.sym 35390 picorv32.alu_out_q[30]
.sym 35392 picorv32.reg_next_pc[30]
.sym 35396 basesoc_picorv327[29]
.sym 35398 $abc$36039$n7156
.sym 35399 $abc$36039$n3713
.sym 35401 $abc$36039$n4686
.sym 35403 $abc$36039$n4677
.sym 35404 $abc$36039$n4689
.sym 35405 $abc$36039$n4671
.sym 35406 $abc$36039$n4653
.sym 35409 picorv32.reg_out[30]
.sym 35410 picorv32.latched_stalu
.sym 35413 picorv32.cpu_state[3]
.sym 35414 $abc$36039$n3832_1
.sym 35419 picorv32.cpu_state[4]
.sym 35423 $abc$36039$n4689
.sym 35427 picorv32.reg_out[30]
.sym 35428 picorv32.alu_out_q[30]
.sym 35430 picorv32.latched_stalu
.sym 35435 $abc$36039$n4677
.sym 35440 $abc$36039$n4686
.sym 35448 $abc$36039$n4671
.sym 35451 $abc$36039$n7156
.sym 35452 picorv32.cpu_state[3]
.sym 35453 basesoc_picorv327[29]
.sym 35454 picorv32.cpu_state[4]
.sym 35457 picorv32.reg_next_pc[30]
.sym 35458 $abc$36039$n3714_1
.sym 35459 $abc$36039$n3713
.sym 35460 $abc$36039$n3832_1
.sym 35464 $abc$36039$n4653
.sym 35467 $abc$36039$n3062_$glb_ce
.sym 35468 clk12_$glb_clk
.sym 35469 $abc$36039$n232_$glb_sr
.sym 35470 $abc$36039$n4365
.sym 35471 $abc$36039$n4366
.sym 35472 $abc$36039$n4367
.sym 35473 $abc$36039$n4368
.sym 35474 $abc$36039$n4369
.sym 35475 $abc$36039$n4370
.sym 35476 $abc$36039$n4371
.sym 35477 $abc$36039$n4372
.sym 35480 picorv32.cpu_state[0]
.sym 35482 picorv32.reg_pc[20]
.sym 35483 $abc$36039$n4224
.sym 35484 picorv32.irq_state[0]
.sym 35485 picorv32.cpu_state[4]
.sym 35486 basesoc_picorv327[23]
.sym 35487 $abc$36039$n3648_1
.sym 35488 picorv32.reg_pc[16]
.sym 35489 $abc$36039$n4357
.sym 35490 picorv32.reg_pc[19]
.sym 35491 $abc$36039$n3660_1
.sym 35492 basesoc_picorv327[29]
.sym 35494 $abc$36039$n4844
.sym 35495 picorv32.is_lb_lh_lw_lbu_lhu
.sym 35496 basesoc_picorv327[16]
.sym 35497 $abc$36039$n4370
.sym 35498 basesoc_picorv327[21]
.sym 35499 picorv32.decoded_rd[1]
.sym 35500 $abc$36039$n3718_1
.sym 35501 $abc$36039$n4372
.sym 35502 picorv32.is_lui_auipc_jal
.sym 35503 $abc$36039$n2878
.sym 35504 $abc$36039$n2910_1
.sym 35505 $abc$36039$n4366
.sym 35511 $abc$36039$n5486
.sym 35512 $abc$36039$n4266
.sym 35513 $abc$36039$n5496
.sym 35514 $abc$36039$n5476
.sym 35516 $abc$36039$n231
.sym 35517 $abc$36039$n3713
.sym 35518 $abc$36039$n2969_1
.sym 35519 $abc$36039$n3796
.sym 35520 $abc$36039$n3941_1
.sym 35521 picorv32.reg_out[2]
.sym 35522 $abc$36039$n3128
.sym 35523 picorv32.reg_pc[14]
.sym 35525 picorv32.reg_next_pc[31]
.sym 35526 $abc$36039$n4265
.sym 35527 $abc$36039$n2878
.sym 35529 picorv32.irq_state[0]
.sym 35530 $abc$36039$n4022
.sym 35531 picorv32.irq_state[0]
.sym 35532 $abc$36039$n3638
.sym 35533 $abc$36039$n5011
.sym 35534 $abc$36039$n2924
.sym 35535 picorv32.reg_next_pc[2]
.sym 35536 picorv32.irq_state[1]
.sym 35538 picorv32.is_lui_auipc_jal
.sym 35539 picorv32.cpu_state[2]
.sym 35540 picorv32.decoded_imm[16]
.sym 35541 picorv32.reg_next_pc[26]
.sym 35542 picorv32.cpuregs_rs1[14]
.sym 35544 picorv32.is_lui_auipc_jal
.sym 35545 $abc$36039$n4022
.sym 35546 picorv32.cpuregs_rs1[14]
.sym 35547 picorv32.cpu_state[2]
.sym 35550 picorv32.reg_next_pc[31]
.sym 35551 picorv32.irq_state[1]
.sym 35552 $abc$36039$n2924
.sym 35553 picorv32.irq_state[0]
.sym 35556 $abc$36039$n4265
.sym 35557 $abc$36039$n4266
.sym 35558 $abc$36039$n5496
.sym 35559 $abc$36039$n231
.sym 35562 picorv32.reg_pc[14]
.sym 35563 $abc$36039$n3941_1
.sym 35569 picorv32.reg_out[2]
.sym 35570 $abc$36039$n3713
.sym 35571 picorv32.reg_next_pc[2]
.sym 35574 picorv32.reg_next_pc[26]
.sym 35575 $abc$36039$n5486
.sym 35576 $abc$36039$n231
.sym 35577 picorv32.irq_state[0]
.sym 35581 $abc$36039$n3638
.sym 35582 picorv32.decoded_imm[16]
.sym 35583 $abc$36039$n2969_1
.sym 35586 $abc$36039$n5476
.sym 35587 $abc$36039$n5011
.sym 35588 $abc$36039$n3796
.sym 35589 $abc$36039$n2878
.sym 35590 $abc$36039$n3128
.sym 35591 clk12_$glb_clk
.sym 35593 $abc$36039$n4373
.sym 35594 $abc$36039$n4374
.sym 35595 $abc$36039$n4375
.sym 35596 $abc$36039$n4376
.sym 35597 $abc$36039$n4377
.sym 35598 $abc$36039$n4378
.sym 35599 $abc$36039$n4379
.sym 35600 $abc$36039$n4380
.sym 35601 picorv32.cpu_state[2]
.sym 35603 picorv32.latched_rd[5]
.sym 35604 picorv32.cpu_state[2]
.sym 35605 picorv32.reg_pc[28]
.sym 35606 $abc$36039$n4719
.sym 35607 $abc$36039$n5488
.sym 35608 $abc$36039$n4368
.sym 35609 $abc$36039$n5496
.sym 35610 $abc$36039$n5476
.sym 35611 picorv32.reg_next_pc[30]
.sym 35612 $abc$36039$n3974
.sym 35613 basesoc_picorv327[26]
.sym 35614 $abc$36039$n5480
.sym 35615 $abc$36039$n5486
.sym 35616 $abc$36039$n4367
.sym 35617 $abc$36039$n3941_1
.sym 35618 basesoc_picorv327[17]
.sym 35619 basesoc_picorv327[25]
.sym 35620 $abc$36039$n4378
.sym 35621 picorv32.reg_next_pc[2]
.sym 35622 basesoc_picorv327[22]
.sym 35623 $abc$36039$n4567
.sym 35624 basesoc_picorv327[16]
.sym 35625 basesoc_picorv327[13]
.sym 35626 picorv32.reg_pc[2]
.sym 35627 picorv32.latched_store
.sym 35628 $abc$36039$n4374
.sym 35634 picorv32.latched_store
.sym 35635 $abc$36039$n3941_1
.sym 35636 picorv32.decoded_imm[25]
.sym 35638 $abc$36039$n4042_1
.sym 35639 $abc$36039$n231
.sym 35641 picorv32.decoded_imm[26]
.sym 35642 picorv32.irq_state[1]
.sym 35643 basesoc_picorv327[16]
.sym 35644 picorv32.cpuregs_rs1[17]
.sym 35645 $abc$36039$n5484
.sym 35646 $abc$36039$n3656
.sym 35647 $abc$36039$n2969_1
.sym 35648 basesoc_picorv328[16]
.sym 35652 $abc$36039$n3128
.sym 35653 $abc$36039$n3658_1
.sym 35655 picorv32.reg_pc[18]
.sym 35656 $abc$36039$n2935
.sym 35659 picorv32.cpu_state[2]
.sym 35660 $abc$36039$n2878
.sym 35661 $abc$36039$n5011
.sym 35662 picorv32.is_lui_auipc_jal
.sym 35664 picorv32.latched_branch
.sym 35668 basesoc_picorv328[16]
.sym 35669 basesoc_picorv327[16]
.sym 35673 $abc$36039$n231
.sym 35674 $abc$36039$n2935
.sym 35675 picorv32.irq_state[1]
.sym 35676 $abc$36039$n5484
.sym 35679 picorv32.latched_store
.sym 35680 picorv32.latched_branch
.sym 35685 $abc$36039$n3656
.sym 35686 picorv32.decoded_imm[25]
.sym 35688 $abc$36039$n2969_1
.sym 35691 $abc$36039$n2969_1
.sym 35692 picorv32.decoded_imm[26]
.sym 35694 $abc$36039$n3658_1
.sym 35698 $abc$36039$n5011
.sym 35699 $abc$36039$n2878
.sym 35704 $abc$36039$n3941_1
.sym 35706 picorv32.reg_pc[18]
.sym 35709 picorv32.cpuregs_rs1[17]
.sym 35710 picorv32.cpu_state[2]
.sym 35711 picorv32.is_lui_auipc_jal
.sym 35712 $abc$36039$n4042_1
.sym 35713 $abc$36039$n3128
.sym 35714 clk12_$glb_clk
.sym 35716 $abc$36039$n4046
.sym 35717 $abc$36039$n3165_1
.sym 35718 $abc$36039$n4036
.sym 35719 $abc$36039$n3996
.sym 35720 $abc$36039$n4033
.sym 35721 $abc$36039$n4066
.sym 35722 picorv32.reg_pc[26]
.sym 35723 $abc$36039$n4039
.sym 35726 basesoc_dat_w[6]
.sym 35728 $abc$36039$n3164
.sym 35730 basesoc_picorv327[25]
.sym 35731 picorv32.reg_pc[25]
.sym 35732 $abc$36039$n3926_1
.sym 35733 $abc$36039$n5835
.sym 35734 $abc$36039$n5478
.sym 35735 $abc$36039$n2969_1
.sym 35736 basesoc_picorv328[25]
.sym 35738 basesoc_picorv328[26]
.sym 35739 picorv32.reg_pc[13]
.sym 35740 $abc$36039$n4375
.sym 35741 picorv32.cpu_state[5]
.sym 35742 picorv32.is_sb_sh_sw
.sym 35743 basesoc_picorv327[28]
.sym 35744 basesoc_picorv327[15]
.sym 35747 picorv32.decoded_imm[31]
.sym 35748 $abc$36039$n4567
.sym 35750 picorv32.latched_is_lu
.sym 35751 picorv32.cpu_state[4]
.sym 35757 $abc$36039$n4067_1
.sym 35758 $abc$36039$n2900_1
.sym 35759 $abc$36039$n2974
.sym 35761 basesoc_picorv327[21]
.sym 35762 basesoc_picorv327[15]
.sym 35763 basesoc_picorv327[17]
.sym 35764 $abc$36039$n4041
.sym 35765 $abc$36039$n4034
.sym 35766 picorv32.reg_pc[16]
.sym 35767 $abc$36039$n4370
.sym 35768 $abc$36039$n4037
.sym 35769 picorv32.cpu_state[2]
.sym 35770 $abc$36039$n4043
.sym 35771 $abc$36039$n4047
.sym 35772 $abc$36039$n3926_1
.sym 35773 $abc$36039$n4046
.sym 35775 $abc$36039$n4366
.sym 35776 $abc$36039$n3400
.sym 35777 $abc$36039$n3941_1
.sym 35778 $abc$36039$n4066
.sym 35779 $abc$36039$n3400
.sym 35780 $abc$36039$n4068_1
.sym 35781 $abc$36039$n3927_1
.sym 35782 $abc$36039$n4071_1
.sym 35783 $abc$36039$n4036
.sym 35784 $abc$36039$n4039
.sym 35785 $abc$36039$n4033
.sym 35786 basesoc_picorv327[18]
.sym 35787 basesoc_picorv327[17]
.sym 35788 $abc$36039$n4040
.sym 35790 $abc$36039$n3400
.sym 35791 $abc$36039$n4370
.sym 35792 $abc$36039$n4071_1
.sym 35793 $abc$36039$n4068_1
.sym 35796 $abc$36039$n4034
.sym 35797 $abc$36039$n2974
.sym 35798 $abc$36039$n4033
.sym 35799 $abc$36039$n4037
.sym 35802 basesoc_picorv327[21]
.sym 35803 $abc$36039$n3927_1
.sym 35804 $abc$36039$n4067_1
.sym 35805 $abc$36039$n4066
.sym 35808 basesoc_picorv327[15]
.sym 35809 basesoc_picorv327[17]
.sym 35810 $abc$36039$n2900_1
.sym 35811 $abc$36039$n3926_1
.sym 35814 picorv32.reg_pc[16]
.sym 35815 $abc$36039$n4036
.sym 35816 $abc$36039$n3941_1
.sym 35817 picorv32.cpu_state[2]
.sym 35820 $abc$36039$n4047
.sym 35821 basesoc_picorv327[18]
.sym 35822 $abc$36039$n3927_1
.sym 35823 $abc$36039$n4046
.sym 35826 $abc$36039$n4040
.sym 35827 basesoc_picorv327[17]
.sym 35828 $abc$36039$n4039
.sym 35829 $abc$36039$n3927_1
.sym 35832 $abc$36039$n4041
.sym 35833 $abc$36039$n4366
.sym 35834 $abc$36039$n3400
.sym 35835 $abc$36039$n4043
.sym 35836 $abc$36039$n3110_$glb_ce
.sym 35837 clk12_$glb_clk
.sym 35839 $abc$36039$n4078_1
.sym 35840 $abc$36039$n4114
.sym 35841 basesoc_picorv327[22]
.sym 35842 $abc$36039$n4012
.sym 35843 $abc$36039$n4074_1
.sym 35844 $abc$36039$n4073_1
.sym 35845 $abc$36039$n4094
.sym 35846 $abc$36039$n4101
.sym 35852 $abc$36039$n2900_1
.sym 35853 basesoc_picorv327[18]
.sym 35854 $abc$36039$n2950
.sym 35855 $abc$36039$n3997
.sym 35856 basesoc_picorv327[12]
.sym 35857 basesoc_picorv327[21]
.sym 35858 basesoc_picorv327[9]
.sym 35859 $abc$36039$n3857
.sym 35860 $abc$36039$n3926_1
.sym 35861 $abc$36039$n3400
.sym 35862 picorv32.irq_state[1]
.sym 35864 $abc$36039$n4635
.sym 35865 basesoc_picorv327[19]
.sym 35867 basesoc_picorv327[26]
.sym 35868 $abc$36039$n4363
.sym 35869 $abc$36039$n4363
.sym 35870 basesoc_picorv327[18]
.sym 35871 $abc$36039$n3052
.sym 35872 picorv32.instr_maskirq
.sym 35873 picorv32.mem_wordsize[0]
.sym 35881 basesoc_picorv327[25]
.sym 35882 $abc$36039$n4013
.sym 35883 $abc$36039$n4096_1
.sym 35884 picorv32.mem_rdata_q[9]
.sym 35885 basesoc_picorv327[26]
.sym 35886 $abc$36039$n4098_1
.sym 35887 $abc$36039$n4103_1
.sym 35888 $abc$36039$n4115_1
.sym 35889 picorv32.cpu_state[2]
.sym 35891 $abc$36039$n4106_1
.sym 35892 basesoc_picorv327[13]
.sym 35893 $abc$36039$n4102
.sym 35894 picorv32.reg_pc[26]
.sym 35895 basesoc_picorv327[28]
.sym 35896 $abc$36039$n4095_1
.sym 35897 $abc$36039$n4114
.sym 35898 $abc$36039$n4374
.sym 35899 $abc$36039$n4012
.sym 35900 $abc$36039$n4375
.sym 35901 $abc$36039$n3400
.sym 35902 $abc$36039$n3927_1
.sym 35903 $abc$36039$n4101
.sym 35906 $abc$36039$n3941_1
.sym 35908 $abc$36039$n3848
.sym 35909 $abc$36039$n2954
.sym 35910 $abc$36039$n4094
.sym 35913 $abc$36039$n4374
.sym 35914 $abc$36039$n3400
.sym 35915 $abc$36039$n4098_1
.sym 35916 $abc$36039$n4096_1
.sym 35919 $abc$36039$n4094
.sym 35920 $abc$36039$n4095_1
.sym 35921 basesoc_picorv327[25]
.sym 35922 $abc$36039$n3927_1
.sym 35925 picorv32.mem_rdata_q[9]
.sym 35926 $abc$36039$n3848
.sym 35927 $abc$36039$n2954
.sym 35931 $abc$36039$n3941_1
.sym 35932 picorv32.cpu_state[2]
.sym 35933 picorv32.reg_pc[26]
.sym 35937 $abc$36039$n3927_1
.sym 35938 $abc$36039$n4012
.sym 35939 $abc$36039$n4013
.sym 35940 basesoc_picorv327[13]
.sym 35943 $abc$36039$n4103_1
.sym 35944 $abc$36039$n4106_1
.sym 35945 $abc$36039$n3400
.sym 35946 $abc$36039$n4375
.sym 35949 $abc$36039$n4102
.sym 35950 $abc$36039$n4101
.sym 35951 $abc$36039$n3927_1
.sym 35952 basesoc_picorv327[26]
.sym 35955 $abc$36039$n4115_1
.sym 35956 basesoc_picorv327[28]
.sym 35957 $abc$36039$n4114
.sym 35958 $abc$36039$n3927_1
.sym 35959 $abc$36039$n3110_$glb_ce
.sym 35960 clk12_$glb_clk
.sym 35962 $abc$36039$n4053
.sym 35963 $abc$36039$n4057
.sym 35964 basesoc_picorv327[14]
.sym 35965 $abc$36039$n4128
.sym 35966 $abc$36039$n4019
.sym 35967 $abc$36039$n4129
.sym 35968 basesoc_picorv327[30]
.sym 35969 basesoc_picorv327[19]
.sym 35974 basesoc_picorv327[5]
.sym 35975 $abc$36039$n2853
.sym 35976 sys_rst
.sym 35977 $abc$36039$n5011
.sym 35978 $abc$36039$n3164
.sym 35979 basesoc_picorv327[5]
.sym 35980 basesoc_picorv327[11]
.sym 35981 picorv32.cpuregs_rs1[31]
.sym 35982 $abc$36039$n4635
.sym 35983 $abc$36039$n4103_1
.sym 35984 basesoc_picorv327[23]
.sym 35985 basesoc_picorv327[22]
.sym 35986 picorv32.cpu_state[5]
.sym 35987 picorv32.decoded_rd[1]
.sym 35988 $abc$36039$n3927_1
.sym 35991 $abc$36039$n4844
.sym 35992 $abc$36039$n3718_1
.sym 35993 $abc$36039$n2904_1
.sym 35994 $abc$36039$n3400
.sym 35995 picorv32.is_lb_lh_lw_lbu_lhu
.sym 35996 $abc$36039$n2910_1
.sym 36004 $abc$36039$n4056
.sym 36005 $abc$36039$n3400
.sym 36006 $abc$36039$n3401_1
.sym 36007 $abc$36039$n3941_1
.sym 36008 $abc$36039$n4368
.sym 36009 picorv32.cpu_state[0]
.sym 36011 $abc$36039$n4023
.sym 36012 picorv32.cpu_state[2]
.sym 36013 $abc$36039$n3926_1
.sym 36014 picorv32.is_lui_auipc_jal
.sym 36015 basesoc_picorv327[13]
.sym 36016 basesoc_picorv327[15]
.sym 36018 $abc$36039$n2900_1
.sym 36019 picorv32.cpu_state[3]
.sym 36022 $abc$36039$n2974
.sym 36023 $abc$36039$n3839
.sym 36024 picorv32.reg_pc[19]
.sym 36025 picorv32.cpuregs_rs1[19]
.sym 36026 $abc$36039$n3927_1
.sym 36027 $abc$36039$n4021
.sym 36028 $abc$36039$n4363
.sym 36029 $abc$36039$n4055
.sym 36031 picorv32.cpu_state[2]
.sym 36032 $abc$36039$n4024
.sym 36034 basesoc_picorv327[19]
.sym 36036 $abc$36039$n4024
.sym 36037 $abc$36039$n2974
.sym 36038 basesoc_picorv327[15]
.sym 36039 $abc$36039$n3926_1
.sym 36042 $abc$36039$n4368
.sym 36043 $abc$36039$n3400
.sym 36044 $abc$36039$n3927_1
.sym 36045 basesoc_picorv327[19]
.sym 36048 $abc$36039$n3941_1
.sym 36049 $abc$36039$n4056
.sym 36050 picorv32.cpu_state[2]
.sym 36051 picorv32.reg_pc[19]
.sym 36054 $abc$36039$n4023
.sym 36055 $abc$36039$n3400
.sym 36056 $abc$36039$n4021
.sym 36057 $abc$36039$n4363
.sym 36060 picorv32.cpu_state[3]
.sym 36061 $abc$36039$n3401_1
.sym 36062 picorv32.cpu_state[0]
.sym 36068 basesoc_picorv327[13]
.sym 36069 $abc$36039$n2900_1
.sym 36072 picorv32.cpuregs_rs1[19]
.sym 36073 picorv32.cpu_state[2]
.sym 36074 picorv32.is_lui_auipc_jal
.sym 36075 $abc$36039$n4055
.sym 36079 $abc$36039$n3839
.sym 36082 $abc$36039$n3046_$glb_ce
.sym 36083 clk12_$glb_clk
.sym 36085 $abc$36039$n3677
.sym 36086 picorv32.instr_setq
.sym 36087 $abc$36039$n3719
.sym 36088 picorv32.instr_getq
.sym 36089 picorv32.instr_maskirq
.sym 36090 $abc$36039$n2959
.sym 36091 $abc$36039$n3717
.sym 36092 $abc$36039$n3927_1
.sym 36097 $abc$36039$n4028
.sym 36098 basesoc_picorv327[30]
.sym 36101 picorv32.is_lui_auipc_jal
.sym 36102 basesoc_picorv327[19]
.sym 36103 picorv32.cpu_state[2]
.sym 36104 basesoc_picorv327[15]
.sym 36105 picorv32.cpu_state[0]
.sym 36106 basesoc_picorv327[26]
.sym 36107 $abc$36039$n2969_1
.sym 36108 picorv32.cpu_state[2]
.sym 36110 picorv32.cpu_state[2]
.sym 36113 picorv32.is_sll_srl_sra
.sym 36114 $abc$36039$n4567
.sym 36115 $abc$36039$n3402
.sym 36117 picorv32.reg_next_pc[2]
.sym 36118 picorv32.latched_store
.sym 36120 picorv32.instr_retirq
.sym 36127 picorv32.is_slli_srli_srai
.sym 36128 $abc$36039$n3052
.sym 36131 $abc$36039$n2910_1
.sym 36132 $abc$36039$n3092
.sym 36133 picorv32.cpu_state[4]
.sym 36134 picorv32.decoded_rd[5]
.sym 36135 $abc$36039$n2952_1
.sym 36136 $abc$36039$n3095
.sym 36137 picorv32.decoded_rd[4]
.sym 36140 picorv32.cpu_state[2]
.sym 36141 picorv32.instr_retirq
.sym 36143 picorv32.instr_setq
.sym 36144 picorv32.latched_rd[1]
.sym 36145 picorv32.instr_getq
.sym 36146 picorv32.instr_maskirq
.sym 36147 picorv32.decoded_rd[1]
.sym 36148 $abc$36039$n3110_1
.sym 36150 picorv32.latched_rd[4]
.sym 36151 $abc$36039$n232
.sym 36153 picorv32.cpu_state[0]
.sym 36155 $abc$36039$n2974
.sym 36156 $abc$36039$n3050
.sym 36157 picorv32.latched_rd[5]
.sym 36159 picorv32.decoded_rd[4]
.sym 36160 $abc$36039$n3095
.sym 36161 $abc$36039$n3092
.sym 36162 picorv32.latched_rd[4]
.sym 36165 picorv32.instr_setq
.sym 36166 picorv32.instr_retirq
.sym 36167 picorv32.instr_getq
.sym 36168 picorv32.instr_maskirq
.sym 36171 $abc$36039$n3092
.sym 36172 picorv32.decoded_rd[1]
.sym 36173 picorv32.latched_rd[1]
.sym 36174 $abc$36039$n3095
.sym 36177 picorv32.cpu_state[2]
.sym 36179 picorv32.cpu_state[4]
.sym 36183 $abc$36039$n232
.sym 36186 $abc$36039$n3050
.sym 36189 picorv32.cpu_state[2]
.sym 36190 $abc$36039$n2974
.sym 36191 picorv32.is_slli_srli_srai
.sym 36192 $abc$36039$n232
.sym 36195 $abc$36039$n2952_1
.sym 36196 picorv32.instr_setq
.sym 36197 picorv32.latched_rd[5]
.sym 36198 picorv32.cpu_state[2]
.sym 36201 $abc$36039$n2910_1
.sym 36202 picorv32.cpu_state[0]
.sym 36203 picorv32.decoded_rd[5]
.sym 36204 $abc$36039$n3110_1
.sym 36205 $abc$36039$n3052
.sym 36206 clk12_$glb_clk
.sym 36208 $abc$36039$n3691
.sym 36209 $abc$36039$n2968
.sym 36210 picorv32.reg_next_pc[2]
.sym 36211 $abc$36039$n2967_1
.sym 36212 $abc$36039$n3716
.sym 36213 $abc$36039$n3676_1
.sym 36214 $abc$36039$n3050
.sym 36215 $abc$36039$n3180
.sym 36217 picorv32.mem_rdata_q[14]
.sym 36220 picorv32.mem_wordsize[1]
.sym 36221 basesoc_uart_phy_storage[27]
.sym 36222 $abc$36039$n3023
.sym 36223 $abc$36039$n2754
.sym 36224 $abc$36039$n3052
.sym 36225 $abc$36039$n3927_1
.sym 36226 basesoc_we
.sym 36227 picorv32.mem_rdata_q[28]
.sym 36228 $abc$36039$n2953_1
.sym 36229 $abc$36039$n3926_1
.sym 36231 basesoc_dat_w[4]
.sym 36232 $abc$36039$n3719
.sym 36234 picorv32.mem_do_rdata
.sym 36235 $abc$36039$n3401_1
.sym 36236 $abc$36039$n3064
.sym 36237 $abc$36039$n232
.sym 36238 picorv32.cpu_state[4]
.sym 36239 picorv32.is_sb_sh_sw
.sym 36240 picorv32.cpu_state[5]
.sym 36241 $abc$36039$n3148_1
.sym 36242 picorv32.latched_is_lu
.sym 36243 $abc$36039$n2968
.sym 36250 picorv32.instr_jal
.sym 36251 $abc$36039$n2972
.sym 36252 $abc$36039$n3401_1
.sym 36254 $abc$36039$n2973_1
.sym 36255 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36258 $abc$36039$n2904_1
.sym 36259 $abc$36039$n2945_1
.sym 36260 $abc$36039$n3402
.sym 36262 $abc$36039$n2910_1
.sym 36263 picorv32.cpu_state[2]
.sym 36264 $abc$36039$n2911
.sym 36265 $abc$36039$n3064
.sym 36266 picorv32.cpu_state[5]
.sym 36269 picorv32.cpu_state[3]
.sym 36271 picorv32.cpu_state[0]
.sym 36272 $abc$36039$n5011
.sym 36273 picorv32.is_sll_srl_sra
.sym 36274 $abc$36039$n2952_1
.sym 36276 $abc$36039$n4172_1
.sym 36277 picorv32.latched_store
.sym 36279 $abc$36039$n3092
.sym 36282 $abc$36039$n3402
.sym 36283 $abc$36039$n3092
.sym 36284 $abc$36039$n4172_1
.sym 36285 picorv32.cpu_state[5]
.sym 36289 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36291 picorv32.cpu_state[3]
.sym 36294 $abc$36039$n2910_1
.sym 36296 picorv32.cpu_state[0]
.sym 36300 picorv32.latched_store
.sym 36301 $abc$36039$n2952_1
.sym 36302 picorv32.cpu_state[2]
.sym 36303 $abc$36039$n2904_1
.sym 36306 $abc$36039$n3402
.sym 36307 picorv32.cpu_state[5]
.sym 36309 $abc$36039$n3401_1
.sym 36313 $abc$36039$n2911
.sym 36314 $abc$36039$n5011
.sym 36318 $abc$36039$n3064
.sym 36319 picorv32.instr_jal
.sym 36321 $abc$36039$n2945_1
.sym 36324 $abc$36039$n2973_1
.sym 36325 $abc$36039$n2972
.sym 36326 picorv32.is_sll_srl_sra
.sym 36329 clk12_$glb_clk
.sym 36331 $abc$36039$n3064
.sym 36332 $abc$36039$n3674
.sym 36333 picorv32.do_waitirq
.sym 36334 $abc$36039$n5445_1
.sym 36335 picorv32.latched_store
.sym 36336 $abc$36039$n3147_1
.sym 36337 $abc$36039$n5446_1
.sym 36338 $abc$36039$n5447_1
.sym 36343 $abc$36039$n132
.sym 36344 picorv32.mem_rdata_q[14]
.sym 36345 picorv32.mem_do_prefetch
.sym 36346 $abc$36039$n3378
.sym 36347 $abc$36039$n2752
.sym 36348 picorv32.irq_state[1]
.sym 36349 picorv32.cpu_state[3]
.sym 36351 picorv32.decoder_trigger
.sym 36352 $abc$36039$n3845
.sym 36353 $abc$36039$n3400
.sym 36356 picorv32.cpu_state[3]
.sym 36357 $abc$36039$n4635
.sym 36358 picorv32.decoder_trigger
.sym 36360 $abc$36039$n3400
.sym 36363 $abc$36039$n3050
.sym 36364 $abc$36039$n3071
.sym 36366 picorv32.mem_do_wdata
.sym 36372 $abc$36039$n4171
.sym 36373 $abc$36039$n2952_1
.sym 36374 $abc$36039$n3050
.sym 36375 $abc$36039$n2967_1
.sym 36376 picorv32.instr_jalr
.sym 36378 picorv32.cpu_state[3]
.sym 36379 $abc$36039$n2969_1
.sym 36380 picorv32.is_sll_srl_sra
.sym 36381 $abc$36039$n2968
.sym 36383 picorv32.cpu_state[0]
.sym 36384 picorv32.cpu_state[5]
.sym 36385 $abc$36039$n3128
.sym 36386 picorv32.cpu_state[2]
.sym 36387 $abc$36039$n3180
.sym 36390 picorv32.instr_retirq
.sym 36391 picorv32.cpu_state[1]
.sym 36392 picorv32.latched_store
.sym 36393 $abc$36039$n3146
.sym 36395 $abc$36039$n2966
.sym 36396 $abc$36039$n3179
.sym 36397 picorv32.latched_branch
.sym 36399 picorv32.is_sb_sh_sw
.sym 36401 $abc$36039$n3147_1
.sym 36403 $abc$36039$n3181
.sym 36405 picorv32.instr_retirq
.sym 36406 picorv32.cpu_state[2]
.sym 36407 picorv32.latched_branch
.sym 36412 $abc$36039$n3180
.sym 36413 $abc$36039$n3146
.sym 36414 $abc$36039$n3181
.sym 36417 $abc$36039$n2968
.sym 36418 $abc$36039$n2969_1
.sym 36419 $abc$36039$n3128
.sym 36420 $abc$36039$n2967_1
.sym 36424 picorv32.cpu_state[3]
.sym 36425 picorv32.cpu_state[1]
.sym 36426 picorv32.cpu_state[0]
.sym 36429 picorv32.latched_store
.sym 36430 picorv32.cpu_state[5]
.sym 36431 $abc$36039$n4171
.sym 36432 picorv32.cpu_state[1]
.sym 36435 $abc$36039$n3179
.sym 36436 $abc$36039$n3147_1
.sym 36437 $abc$36039$n2952_1
.sym 36438 picorv32.instr_jalr
.sym 36441 $abc$36039$n3128
.sym 36442 $abc$36039$n2969_1
.sym 36443 $abc$36039$n2968
.sym 36444 $abc$36039$n2966
.sym 36447 $abc$36039$n2967_1
.sym 36449 picorv32.is_sll_srl_sra
.sym 36450 picorv32.is_sb_sh_sw
.sym 36451 $abc$36039$n3050
.sym 36452 clk12_$glb_clk
.sym 36453 $abc$36039$n232_$glb_sr
.sym 36454 $abc$36039$n2962
.sym 36455 $abc$36039$n3080
.sym 36456 picorv32.mem_do_rinst
.sym 36457 $abc$36039$n3075
.sym 36458 $abc$36039$n3048
.sym 36459 $abc$36039$n3917
.sym 36460 $abc$36039$n2976
.sym 36463 picorv32.irq_state[1]
.sym 36466 $abc$36039$n232
.sym 36467 picorv32.is_alu_reg_imm
.sym 36468 $abc$36039$n232
.sym 36470 $abc$36039$n3246_1
.sym 36471 user_btn0
.sym 36472 sys_rst
.sym 36473 basesoc_uart_phy_rx_busy
.sym 36474 $abc$36039$n3204
.sym 36476 picorv32.is_sll_srl_sra
.sym 36477 sys_rst
.sym 36478 picorv32.cpu_state[5]
.sym 36496 $abc$36039$n3128
.sym 36497 $abc$36039$n3069
.sym 36498 $abc$36039$n3401_1
.sym 36499 picorv32.cpu_state[5]
.sym 36500 $abc$36039$n2953_1
.sym 36501 $abc$36039$n2965_1
.sym 36505 $abc$36039$n2972
.sym 36506 $abc$36039$n3402
.sym 36507 $abc$36039$n232
.sym 36508 $abc$36039$n3147_1
.sym 36509 picorv32.is_sb_sh_sw
.sym 36511 $abc$36039$n2962
.sym 36512 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36513 $abc$36039$n2968
.sym 36514 picorv32.cpu_state[1]
.sym 36516 picorv32.cpu_state[6]
.sym 36517 $abc$36039$n2976
.sym 36519 $abc$36039$n4609
.sym 36520 $abc$36039$n3704
.sym 36521 $abc$36039$n3046
.sym 36522 picorv32.cpu_state[0]
.sym 36523 picorv32.cpu_state[5]
.sym 36524 $abc$36039$n2908_1
.sym 36525 picorv32.cpu_state[3]
.sym 36528 $abc$36039$n2962
.sym 36529 $abc$36039$n3401_1
.sym 36530 $abc$36039$n3402
.sym 36534 picorv32.cpu_state[1]
.sym 36535 picorv32.cpu_state[0]
.sym 36536 $abc$36039$n3401_1
.sym 36541 $abc$36039$n2953_1
.sym 36543 $abc$36039$n232
.sym 36546 picorv32.cpu_state[5]
.sym 36547 $abc$36039$n2908_1
.sym 36548 picorv32.cpu_state[6]
.sym 36549 $abc$36039$n2962
.sym 36552 picorv32.cpu_state[5]
.sym 36553 picorv32.is_sb_sh_sw
.sym 36554 $abc$36039$n2976
.sym 36555 $abc$36039$n2972
.sym 36558 picorv32.cpu_state[6]
.sym 36559 $abc$36039$n2976
.sym 36560 $abc$36039$n3128
.sym 36561 $abc$36039$n2968
.sym 36564 $abc$36039$n2965_1
.sym 36565 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36566 $abc$36039$n3069
.sym 36567 picorv32.cpu_state[3]
.sym 36570 $abc$36039$n3046
.sym 36571 $abc$36039$n3147_1
.sym 36572 $abc$36039$n4609
.sym 36573 $abc$36039$n3704
.sym 36575 clk12_$glb_clk
.sym 36581 $abc$36039$n3071
.sym 36582 picorv32.mem_do_wdata
.sym 36590 basesoc_timer0_eventmanager_storage
.sym 36593 $abc$36039$n4167
.sym 36595 $abc$36039$n3378
.sym 36599 picorv32.cpu_state[5]
.sym 36600 $abc$36039$n5
.sym 36601 picorv32.mem_do_rinst
.sym 36603 $abc$36039$n2722
.sym 36604 picorv32.cpu_state[0]
.sym 36605 $abc$36039$n3048
.sym 36610 picorv32.cpu_state[3]
.sym 36612 basesoc_dat_w[3]
.sym 36626 $abc$36039$n4609
.sym 36659 $abc$36039$n4609
.sym 36698 clk12_$glb_clk
.sym 36699 $abc$36039$n232_$glb_sr
.sym 36703 basesoc_ctrl_storage[31]
.sym 36706 basesoc_ctrl_storage[29]
.sym 36707 $abc$36039$n2722
.sym 36709 picorv32.mem_do_wdata
.sym 36719 basesoc_dat_w[2]
.sym 36724 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 36725 $abc$36039$n112
.sym 36726 picorv32.mem_do_rdata
.sym 36729 basesoc_ctrl_reset_reset_r
.sym 36731 $abc$36039$n2722
.sym 36733 picorv32.latched_is_lu
.sym 36735 $abc$36039$n3203
.sym 36743 $abc$36039$n3073
.sym 36753 $abc$36039$n3069
.sym 36766 $abc$36039$n4615
.sym 36782 $abc$36039$n3069
.sym 36783 $abc$36039$n4615
.sym 36807 $abc$36039$n4615
.sym 36820 $abc$36039$n3073
.sym 36821 clk12_$glb_clk
.sym 36822 $abc$36039$n232_$glb_sr
.sym 36823 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 36824 $abc$36039$n4615
.sym 36825 $abc$36039$n4975_1
.sym 36826 $abc$36039$n4945_1
.sym 36827 $abc$36039$n4974_1
.sym 36828 $abc$36039$n4934
.sym 36829 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 36830 $abc$36039$n4931
.sym 36831 basesoc_dat_w[4]
.sym 36836 basesoc_ctrl_storage[29]
.sym 36838 $abc$36039$n2848
.sym 36839 $abc$36039$n2883
.sym 36842 $abc$36039$n3203
.sym 36843 basesoc_dat_w[7]
.sym 36848 $abc$36039$n3400
.sym 36852 $abc$36039$n3400
.sym 36853 $abc$36039$n2720
.sym 36854 basesoc_dat_w[7]
.sym 36858 $abc$36039$n2882
.sym 36875 $abc$36039$n2722
.sym 36882 basesoc_dat_w[3]
.sym 36886 basesoc_dat_w[7]
.sym 36889 basesoc_ctrl_reset_reset_r
.sym 36906 basesoc_dat_w[7]
.sym 36911 basesoc_ctrl_reset_reset_r
.sym 36935 basesoc_dat_w[3]
.sym 36943 $abc$36039$n2722
.sym 36944 clk12_$glb_clk
.sym 36945 sys_rst_$glb_sr
.sym 36946 basesoc_ctrl_storage[7]
.sym 36947 $abc$36039$n2720
.sym 36949 basesoc_ctrl_storage[0]
.sym 36950 $abc$36039$n2724
.sym 36951 basesoc_ctrl_storage[1]
.sym 36953 $abc$36039$n4944_1
.sym 36958 $abc$36039$n3302
.sym 36959 $abc$36039$n3200
.sym 36961 picorv32.irq_state[0]
.sym 36962 basesoc_ctrl_storage[23]
.sym 36963 basesoc_ctrl_bus_errors[0]
.sym 36965 basesoc_ctrl_storage[17]
.sym 36966 basesoc_ctrl_bus_errors[11]
.sym 36971 $abc$36039$n2724
.sym 36977 basesoc_we
.sym 36993 basesoc_ctrl_reset_reset_r
.sym 37001 basesoc_dat_w[2]
.sym 37005 $abc$36039$n2724
.sym 37013 basesoc_dat_w[6]
.sym 37023 basesoc_dat_w[2]
.sym 37027 basesoc_ctrl_reset_reset_r
.sym 37040 basesoc_dat_w[6]
.sym 37066 $abc$36039$n2724
.sym 37067 clk12_$glb_clk
.sym 37068 sys_rst_$glb_sr
.sym 37070 basesoc_ctrl_storage[15]
.sym 37071 basesoc_ctrl_storage[13]
.sym 37072 basesoc_ctrl_storage[11]
.sym 37076 basesoc_ctrl_storage[8]
.sym 37084 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 37088 $abc$36039$n2882
.sym 37089 basesoc_ctrl_storage[30]
.sym 37091 $abc$36039$n3400
.sym 37092 $abc$36039$n3206_1
.sym 37121 basesoc_dat_w[1]
.sym 37127 basesoc_dat_w[6]
.sym 37128 $abc$36039$n2722
.sym 37151 basesoc_dat_w[6]
.sym 37169 basesoc_dat_w[1]
.sym 37189 $abc$36039$n2722
.sym 37190 clk12_$glb_clk
.sym 37191 sys_rst_$glb_sr
.sym 37192 basesoc_ctrl_storage[27]
.sym 37206 clk12
.sym 37215 $abc$36039$n4943
.sym 37418 picorv32.decoded_imm_uj[12]
.sym 37436 $abc$36039$n3116
.sym 37439 picorv32.decoded_imm[22]
.sym 37549 picorv32.mem_rdata_q[20]
.sym 37550 picorv32.mem_rdata_q[13]
.sym 37553 picorv32.decoded_imm[23]
.sym 37558 $abc$36039$n2985
.sym 37560 array_muxed0[14]
.sym 37561 $abc$36039$n3002_1
.sym 37565 slave_sel_r[2]
.sym 37585 $abc$36039$n3371
.sym 37586 picorv32.mem_rdata_latched[20]
.sym 37591 $abc$36039$n2984
.sym 37593 picorv32.mem_rdata_latched[12]
.sym 37595 picorv32.mem_wordsize[1]
.sym 37598 $abc$36039$n3871_1
.sym 37599 picorv32.decoded_imm_uj[12]
.sym 37603 basesoc_picorv327[9]
.sym 37605 basesoc_picorv327[1]
.sym 37607 $abc$36039$n2845
.sym 37608 $abc$36039$n3014
.sym 37621 array_muxed0[12]
.sym 37625 spiflash_bus_dat_r[14]
.sym 37628 spiflash_bus_dat_r[13]
.sym 37640 $abc$36039$n3371
.sym 37644 array_muxed0[13]
.sym 37647 $abc$36039$n2984
.sym 37683 spiflash_bus_dat_r[13]
.sym 37684 $abc$36039$n3371
.sym 37685 array_muxed0[12]
.sym 37690 array_muxed0[13]
.sym 37691 $abc$36039$n3371
.sym 37692 spiflash_bus_dat_r[14]
.sym 37699 $abc$36039$n2984
.sym 37700 clk12_$glb_clk
.sym 37701 sys_rst_$glb_sr
.sym 37702 array_muxed0[7]
.sym 37703 picorv32.mem_rdata_latched[20]
.sym 37704 picorv32.mem_rdata_latched[13]
.sym 37705 $abc$36039$n4650_1
.sym 37706 picorv32.mem_rdata_latched[12]
.sym 37707 $abc$36039$n4588_1
.sym 37708 $abc$36039$n5463_1
.sym 37709 $abc$36039$n4603_1
.sym 37712 $abc$36039$n3114
.sym 37715 array_muxed0[12]
.sym 37716 array_muxed0[14]
.sym 37718 array_muxed1[7]
.sym 37719 picorv32.mem_rdata_q[13]
.sym 37721 array_muxed1[15]
.sym 37723 $PACKER_GND_NET
.sym 37728 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37729 $abc$36039$n3451_1
.sym 37730 $abc$36039$n2954
.sym 37731 $abc$36039$n5463_1
.sym 37732 $abc$36039$n3558
.sym 37733 $abc$36039$n3022
.sym 37734 picorv32.mem_rdata_q[20]
.sym 37735 picorv32.mem_wordsize[1]
.sym 37736 picorv32.reg_out[1]
.sym 37737 $abc$36039$n3103_1
.sym 37743 $abc$36039$n3371
.sym 37744 spiflash_bus_dat_r[11]
.sym 37746 spiflash_bus_dat_r[12]
.sym 37748 spiflash_bus_dat_r[14]
.sym 37750 array_muxed0[10]
.sym 37751 $abc$36039$n4628
.sym 37753 $abc$36039$n3451_1
.sym 37754 $abc$36039$n2984
.sym 37757 $abc$36039$n3450
.sym 37758 slave_sel_r[1]
.sym 37760 picorv32.mem_wordsize[0]
.sym 37761 picorv32.mem_wordsize[1]
.sym 37764 array_muxed0[11]
.sym 37767 spiflash_bus_dat_r[13]
.sym 37769 $abc$36039$n3855_1
.sym 37770 $abc$36039$n4650_1
.sym 37771 $abc$36039$n3448
.sym 37772 $abc$36039$n2845
.sym 37773 $abc$36039$n3454_1
.sym 37774 $abc$36039$n4603_1
.sym 37776 $abc$36039$n3371
.sym 37777 spiflash_bus_dat_r[12]
.sym 37779 array_muxed0[11]
.sym 37782 $abc$36039$n3448
.sym 37783 $abc$36039$n2845
.sym 37784 spiflash_bus_dat_r[12]
.sym 37785 slave_sel_r[1]
.sym 37788 slave_sel_r[1]
.sym 37789 $abc$36039$n3454_1
.sym 37790 $abc$36039$n2845
.sym 37791 spiflash_bus_dat_r[14]
.sym 37794 spiflash_bus_dat_r[11]
.sym 37795 $abc$36039$n3371
.sym 37796 array_muxed0[10]
.sym 37800 $abc$36039$n4603_1
.sym 37801 $abc$36039$n3450
.sym 37802 picorv32.mem_wordsize[1]
.sym 37803 picorv32.mem_wordsize[0]
.sym 37806 $abc$36039$n4628
.sym 37807 $abc$36039$n4650_1
.sym 37812 slave_sel_r[1]
.sym 37813 $abc$36039$n3451_1
.sym 37814 $abc$36039$n2845
.sym 37815 spiflash_bus_dat_r[13]
.sym 37818 $abc$36039$n3855_1
.sym 37819 slave_sel_r[1]
.sym 37820 spiflash_bus_dat_r[11]
.sym 37821 $abc$36039$n2845
.sym 37822 $abc$36039$n2984
.sym 37823 clk12_$glb_clk
.sym 37824 sys_rst_$glb_sr
.sym 37825 $abc$36039$n3534
.sym 37826 $abc$36039$n4596_1
.sym 37827 picorv32.mem_rdata_latched[22]
.sym 37828 $abc$36039$n4695_1
.sym 37829 picorv32.mem_rdata_latched[18]
.sym 37830 $abc$36039$n4707_1
.sym 37831 $abc$36039$n4701_1
.sym 37832 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37835 picorv32.decoded_imm[3]
.sym 37837 $abc$36039$n2984
.sym 37838 array_muxed0[8]
.sym 37839 array_muxed0[21]
.sym 37840 array_muxed1[14]
.sym 37841 array_muxed1[1]
.sym 37842 $abc$36039$n2984
.sym 37843 $abc$36039$n3363
.sym 37844 array_muxed0[7]
.sym 37845 array_muxed1[9]
.sym 37846 slave_sel_r[1]
.sym 37847 $abc$36039$n3052_1
.sym 37848 $abc$36039$n4567
.sym 37849 picorv32.mem_rdata_latched[15]
.sym 37850 array_muxed0[11]
.sym 37853 picorv32.decoded_imm[0]
.sym 37855 array_muxed0[1]
.sym 37856 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37859 $abc$36039$n3112
.sym 37866 $abc$36039$n232
.sym 37867 $abc$36039$n3556
.sym 37868 $abc$36039$n3453
.sym 37871 $abc$36039$n2954
.sym 37872 basesoc_picorv327[1]
.sym 37873 $abc$36039$n3046
.sym 37875 $abc$36039$n3447_1
.sym 37877 $abc$36039$n3557
.sym 37878 picorv32.mem_wordsize[0]
.sym 37879 picorv32.mem_rdata_q[14]
.sym 37883 $abc$36039$n4596_1
.sym 37884 $abc$36039$n3848
.sym 37885 $abc$36039$n3014
.sym 37886 picorv32.mem_rdata_latched[14]
.sym 37888 $abc$36039$n4571
.sym 37890 picorv32.latched_is_lu
.sym 37891 $PACKER_GND_NET
.sym 37892 $abc$36039$n3558
.sym 37893 picorv32.mem_wordsize[1]
.sym 37896 $abc$36039$n3443
.sym 37897 $abc$36039$n3052_1
.sym 37900 $abc$36039$n3046
.sym 37901 $abc$36039$n232
.sym 37905 $abc$36039$n4596_1
.sym 37906 picorv32.mem_wordsize[1]
.sym 37907 picorv32.mem_wordsize[0]
.sym 37908 $abc$36039$n3447_1
.sym 37911 $abc$36039$n4571
.sym 37912 $abc$36039$n3556
.sym 37913 $abc$36039$n3052_1
.sym 37914 $abc$36039$n3558
.sym 37920 picorv32.mem_rdata_latched[14]
.sym 37923 picorv32.mem_rdata_q[14]
.sym 37924 $abc$36039$n2954
.sym 37925 $abc$36039$n3453
.sym 37932 $PACKER_GND_NET
.sym 37935 basesoc_picorv327[1]
.sym 37937 $abc$36039$n3848
.sym 37938 $abc$36039$n3014
.sym 37941 picorv32.latched_is_lu
.sym 37943 $abc$36039$n3443
.sym 37944 $abc$36039$n3557
.sym 37945 $abc$36039$n3046_$glb_ce
.sym 37946 clk12_$glb_clk
.sym 37948 picorv32.decoded_imm[0]
.sym 37949 $abc$36039$n4573
.sym 37950 $abc$36039$n3122
.sym 37951 $abc$36039$n3843_1
.sym 37952 picorv32.mem_rdata_latched[16]
.sym 37953 picorv32.mem_rdata_latched[24]
.sym 37954 $abc$36039$n3075_1
.sym 37955 picorv32.mem_rdata_latched[21]
.sym 37958 picorv32.mem_rdata_q[24]
.sym 37959 picorv32.decoded_imm[21]
.sym 37960 array_muxed0[2]
.sym 37961 $abc$36039$n3465_1
.sym 37962 $abc$36039$n4562_1
.sym 37963 $abc$36039$n4695_1
.sym 37964 $abc$36039$n3845
.sym 37965 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37967 $abc$36039$n4567
.sym 37968 $abc$36039$n3047
.sym 37970 picorv32.mem_rdata_latched[14]
.sym 37971 array_muxed0[10]
.sym 37972 picorv32.mem_rdata_latched[22]
.sym 37973 $abc$36039$n4649
.sym 37975 picorv32.decoded_imm_uj[14]
.sym 37976 picorv32.mem_rdata_latched[18]
.sym 37977 picorv32.mem_rdata_latched[15]
.sym 37979 picorv32.mem_wordsize[1]
.sym 37980 $abc$36039$n4701_1
.sym 37982 picorv32.decoded_imm_uj[16]
.sym 37983 picorv32.mem_rdata_latched[20]
.sym 37990 spiflash_bus_dat_r[15]
.sym 37991 $abc$36039$n5456_1
.sym 37993 picorv32.instr_auipc
.sym 37996 $abc$36039$n2845
.sym 37998 picorv32.mem_rdata_latched[22]
.sym 37999 picorv32.instr_lui
.sym 38001 picorv32.mem_rdata_latched[18]
.sym 38004 $abc$36039$n3048_1
.sym 38006 $abc$36039$n4573
.sym 38007 $abc$36039$n3103_1
.sym 38009 picorv32.mem_rdata_latched[16]
.sym 38010 picorv32.mem_rdata_latched[24]
.sym 38012 picorv32.mem_rdata_latched[21]
.sym 38014 slave_sel_r[1]
.sym 38017 picorv32.mem_rdata_q[16]
.sym 38019 $abc$36039$n4567
.sym 38020 $abc$36039$n5455_1
.sym 38023 picorv32.mem_rdata_latched[21]
.sym 38028 picorv32.instr_lui
.sym 38029 picorv32.instr_auipc
.sym 38030 picorv32.mem_rdata_q[16]
.sym 38031 $abc$36039$n3103_1
.sym 38035 picorv32.mem_rdata_latched[18]
.sym 38040 picorv32.mem_rdata_latched[24]
.sym 38046 picorv32.mem_rdata_latched[16]
.sym 38052 $abc$36039$n4573
.sym 38053 $abc$36039$n5455_1
.sym 38054 $abc$36039$n4567
.sym 38055 $abc$36039$n5456_1
.sym 38060 picorv32.mem_rdata_latched[22]
.sym 38064 spiflash_bus_dat_r[15]
.sym 38065 slave_sel_r[1]
.sym 38066 $abc$36039$n2845
.sym 38067 $abc$36039$n3048_1
.sym 38069 clk12_$glb_clk
.sym 38071 $abc$36039$n4755
.sym 38072 picorv32.mem_rdata_latched[23]
.sym 38073 picorv32.decoded_imm_uj[1]
.sym 38074 picorv32.decoded_imm_uj[16]
.sym 38075 $abc$36039$n3077
.sym 38076 picorv32.decoded_imm_uj[3]
.sym 38077 $abc$36039$n3118
.sym 38078 $abc$36039$n4749
.sym 38081 picorv32.decoded_imm[1]
.sym 38082 picorv32.decoded_imm[14]
.sym 38086 $abc$36039$n2853
.sym 38087 picorv32.instr_lui
.sym 38088 $abc$36039$n2954
.sym 38089 basesoc_uart_tx_fifo_consume[2]
.sym 38090 sys_rst
.sym 38091 basesoc_uart_tx_fifo_consume[3]
.sym 38092 $abc$36039$n2954
.sym 38093 spiflash_bus_dat_r[7]
.sym 38094 $abc$36039$n3557
.sym 38095 $abc$36039$n3122
.sym 38096 $abc$36039$n3871_1
.sym 38097 basesoc_picorv327[1]
.sym 38098 picorv32.mem_rdata_q[24]
.sym 38100 $abc$36039$n3118
.sym 38102 picorv32.decoded_imm_uj[12]
.sym 38104 picorv32.mem_rdata_q[22]
.sym 38105 picorv32.decoded_imm[3]
.sym 38106 $abc$36039$n3001_1
.sym 38112 picorv32.mem_rdata_q[21]
.sym 38113 picorv32.instr_jal
.sym 38114 $abc$36039$n3081_1
.sym 38116 $abc$36039$n2874
.sym 38117 $abc$36039$n3101
.sym 38118 $abc$36039$n3120
.sym 38119 $abc$36039$n3047_1
.sym 38120 picorv32.mem_rdata_q[23]
.sym 38121 picorv32.instr_jal
.sym 38122 picorv32.decoded_imm_uj[19]
.sym 38125 picorv32.mem_rdata_q[15]
.sym 38126 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38127 $abc$36039$n3557
.sym 38129 $abc$36039$n3082
.sym 38131 picorv32.latched_is_lu
.sym 38132 $abc$36039$n3077
.sym 38133 $abc$36039$n3014
.sym 38135 picorv32.mem_rdata_q[8]
.sym 38136 $abc$36039$n3103_1
.sym 38139 picorv32.is_sb_sh_sw
.sym 38140 picorv32.instr_auipc
.sym 38141 picorv32.decoded_imm_uj[3]
.sym 38142 $abc$36039$n2954
.sym 38143 picorv32.instr_lui
.sym 38146 $abc$36039$n2954
.sym 38147 picorv32.mem_rdata_q[15]
.sym 38148 $abc$36039$n3047_1
.sym 38151 picorv32.instr_jal
.sym 38152 picorv32.decoded_imm_uj[3]
.sym 38154 $abc$36039$n3081_1
.sym 38157 $abc$36039$n2874
.sym 38158 $abc$36039$n3082
.sym 38160 picorv32.mem_rdata_q[23]
.sym 38163 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38164 picorv32.is_sb_sh_sw
.sym 38165 picorv32.mem_rdata_q[8]
.sym 38166 $abc$36039$n3077
.sym 38170 picorv32.latched_is_lu
.sym 38171 $abc$36039$n3557
.sym 38172 $abc$36039$n3014
.sym 38175 picorv32.instr_auipc
.sym 38176 picorv32.mem_rdata_q[15]
.sym 38177 $abc$36039$n3103_1
.sym 38178 picorv32.instr_lui
.sym 38181 $abc$36039$n3120
.sym 38182 $abc$36039$n3101
.sym 38183 picorv32.instr_jal
.sym 38184 picorv32.decoded_imm_uj[19]
.sym 38187 $abc$36039$n3103_1
.sym 38188 picorv32.mem_rdata_q[21]
.sym 38189 picorv32.instr_auipc
.sym 38190 picorv32.instr_lui
.sym 38191 $abc$36039$n3048_$glb_ce
.sym 38192 clk12_$glb_clk
.sym 38193 $abc$36039$n229_$glb_sr
.sym 38194 picorv32.decoded_imm_uj[21]
.sym 38195 picorv32.decoded_imm_uj[24]
.sym 38196 picorv32.decoded_imm_uj[11]
.sym 38197 picorv32.decoded_imm_uj[18]
.sym 38198 picorv32.decoded_imm_uj[2]
.sym 38199 picorv32.decoded_imm_uj[20]
.sym 38200 $abc$36039$n3098
.sym 38201 $abc$36039$n4682
.sym 38205 basesoc_picorv327[2]
.sym 38206 picorv32.is_lb_lh_lw_lbu_lhu
.sym 38207 basesoc_dat_w[2]
.sym 38208 picorv32.decoded_imm_uj[19]
.sym 38209 picorv32.decoded_imm_uj[16]
.sym 38210 basesoc_ctrl_reset_reset_r
.sym 38212 basesoc_dat_w[1]
.sym 38213 $abc$36039$n3854
.sym 38214 $abc$36039$n3103_1
.sym 38215 picorv32.is_lui_auipc_jal
.sym 38216 array_muxed0[12]
.sym 38217 picorv32.instr_jal
.sym 38219 picorv32.reg_out[27]
.sym 38220 picorv32.decoded_imm[20]
.sym 38221 picorv32.instr_jal
.sym 38222 $abc$36039$n3103_1
.sym 38224 $abc$36039$n5463_1
.sym 38225 picorv32.is_sb_sh_sw
.sym 38226 picorv32.instr_auipc
.sym 38227 picorv32.reg_out[25]
.sym 38228 picorv32.reg_out[1]
.sym 38229 $abc$36039$n3103_1
.sym 38236 picorv32.mem_rdata_latched[23]
.sym 38237 picorv32.latched_is_lu
.sym 38238 $abc$36039$n4627
.sym 38239 $abc$36039$n4737
.sym 38240 $abc$36039$n3103_1
.sym 38241 picorv32.mem_rdata_q[17]
.sym 38243 $abc$36039$n4649
.sym 38245 $abc$36039$n3052_1
.sym 38247 $abc$36039$n4681_1
.sym 38248 $abc$36039$n4567
.sym 38249 picorv32.mem_rdata_q[17]
.sym 38250 $abc$36039$n4749
.sym 38252 picorv32.instr_auipc
.sym 38253 picorv32.instr_lui
.sym 38255 $abc$36039$n5477_1
.sym 38259 $abc$36039$n3557
.sym 38261 picorv32.mem_rdata_latched[17]
.sym 38266 $abc$36039$n2954
.sym 38269 picorv32.mem_rdata_latched[23]
.sym 38274 $abc$36039$n4627
.sym 38275 $abc$36039$n4567
.sym 38276 $abc$36039$n4681_1
.sym 38277 $abc$36039$n4749
.sym 38280 $abc$36039$n2954
.sym 38281 $abc$36039$n3052_1
.sym 38283 picorv32.mem_rdata_q[17]
.sym 38286 $abc$36039$n4627
.sym 38287 $abc$36039$n5477_1
.sym 38288 $abc$36039$n4649
.sym 38289 $abc$36039$n4567
.sym 38292 picorv32.instr_lui
.sym 38293 picorv32.instr_auipc
.sym 38294 picorv32.mem_rdata_q[17]
.sym 38295 $abc$36039$n3103_1
.sym 38298 $abc$36039$n4681_1
.sym 38299 $abc$36039$n4737
.sym 38300 $abc$36039$n4627
.sym 38301 $abc$36039$n4567
.sym 38305 picorv32.mem_rdata_latched[17]
.sym 38310 $abc$36039$n3052_1
.sym 38311 picorv32.latched_is_lu
.sym 38312 $abc$36039$n3557
.sym 38315 clk12_$glb_clk
.sym 38317 $abc$36039$n3871_1
.sym 38318 picorv32.decoded_imm[4]
.sym 38319 picorv32.decoded_imm[18]
.sym 38320 $abc$36039$n3804_1
.sym 38321 $abc$36039$n3079
.sym 38322 picorv32.decoded_imm[11]
.sym 38323 $abc$36039$n3084
.sym 38324 picorv32.decoded_imm[20]
.sym 38325 picorv32.alu_out_q[6]
.sym 38327 picorv32.decoded_imm[24]
.sym 38328 picorv32.reg_next_pc[3]
.sym 38329 picorv32.mem_rdata_q[14]
.sym 38330 picorv32.decoded_imm[3]
.sym 38331 $abc$36039$n2982_1
.sym 38332 $abc$36039$n3187
.sym 38333 picorv32.instr_jal
.sym 38335 array_muxed0[21]
.sym 38336 picorv32.cpuregs_rs1[4]
.sym 38337 $abc$36039$n3029
.sym 38338 picorv32.decoded_imm_uj[24]
.sym 38339 $abc$36039$n3101
.sym 38340 array_muxed0[6]
.sym 38341 $abc$36039$n7149
.sym 38343 $abc$36039$n4656
.sym 38344 picorv32.mem_rdata_latched[31]
.sym 38345 picorv32.decoded_imm_uj[2]
.sym 38346 picorv32.decoded_imm_uj[3]
.sym 38347 $abc$36039$n3128_1
.sym 38348 picorv32.alu_out_q[1]
.sym 38349 picorv32.mem_rdata_latched[15]
.sym 38350 picorv32.decoded_imm[0]
.sym 38351 $abc$36039$n3112
.sym 38352 picorv32.decoded_imm[4]
.sym 38358 picorv32.instr_auipc
.sym 38359 $abc$36039$n4748
.sym 38360 $abc$36039$n4738
.sym 38362 picorv32.latched_stalu
.sym 38365 picorv32.instr_lui
.sym 38366 picorv32.mem_rdata_q[23]
.sym 38368 picorv32.reg_out[21]
.sym 38369 $abc$36039$n4719_1
.sym 38370 $abc$36039$n4567
.sym 38371 $abc$36039$n4736
.sym 38373 $abc$36039$n4682
.sym 38374 picorv32.mem_rdata_q[22]
.sym 38375 $abc$36039$n4627
.sym 38376 picorv32.reg_out[21]
.sym 38378 $abc$36039$n4681_1
.sym 38379 picorv32.cpu_state[3]
.sym 38380 $abc$36039$n4750
.sym 38381 $abc$36039$n7154
.sym 38382 $abc$36039$n3103_1
.sym 38383 picorv32.reg_next_pc[21]
.sym 38384 picorv32.alu_out_q[21]
.sym 38385 $abc$36039$n3713
.sym 38386 $abc$36039$n7152
.sym 38387 picorv32.cpu_state[3]
.sym 38389 picorv32.instr_lui
.sym 38391 $abc$36039$n4682
.sym 38392 $abc$36039$n4567
.sym 38393 $abc$36039$n4681_1
.sym 38394 $abc$36039$n4627
.sym 38398 $abc$36039$n3713
.sym 38399 picorv32.reg_out[21]
.sym 38400 picorv32.reg_next_pc[21]
.sym 38403 $abc$36039$n4738
.sym 38404 picorv32.cpu_state[3]
.sym 38405 $abc$36039$n4736
.sym 38406 $abc$36039$n7152
.sym 38409 picorv32.alu_out_q[21]
.sym 38410 picorv32.reg_out[21]
.sym 38412 picorv32.latched_stalu
.sym 38415 picorv32.mem_rdata_q[22]
.sym 38416 $abc$36039$n3103_1
.sym 38417 picorv32.instr_auipc
.sym 38418 picorv32.instr_lui
.sym 38421 $abc$36039$n4627
.sym 38422 $abc$36039$n4681_1
.sym 38423 $abc$36039$n4567
.sym 38424 $abc$36039$n4719_1
.sym 38427 picorv32.cpu_state[3]
.sym 38428 $abc$36039$n4748
.sym 38429 $abc$36039$n4750
.sym 38430 $abc$36039$n7154
.sym 38433 picorv32.mem_rdata_q[23]
.sym 38434 picorv32.instr_auipc
.sym 38435 $abc$36039$n3103_1
.sym 38436 picorv32.instr_lui
.sym 38438 clk12_$glb_clk
.sym 38440 $abc$36039$n3748_1
.sym 38441 picorv32.decoded_imm_uj[23]
.sym 38442 picorv32.decoded_imm_uj[15]
.sym 38443 $abc$36039$n4200
.sym 38444 $abc$36039$n3760
.sym 38445 $abc$36039$n4665
.sym 38446 picorv32.decoded_imm_uj[4]
.sym 38447 $abc$36039$n4656
.sym 38449 picorv32.alu_out_q[23]
.sym 38450 picorv32.decoded_imm[17]
.sym 38451 picorv32.decoded_imm[22]
.sym 38452 picorv32.decoded_imm[31]
.sym 38453 picorv32.cpu_state[4]
.sym 38454 picorv32.decoded_imm[7]
.sym 38456 $abc$36039$n3895
.sym 38457 $abc$36039$n2950
.sym 38458 picorv32.reg_out[25]
.sym 38459 array_muxed0[13]
.sym 38460 $abc$36039$n4190_1
.sym 38461 $abc$36039$n3845
.sym 38462 picorv32.reg_out[19]
.sym 38463 picorv32.decoded_imm[18]
.sym 38464 picorv32.decoded_imm[18]
.sym 38465 picorv32.mem_rdata_latched[15]
.sym 38466 picorv32.reg_out[16]
.sym 38467 $abc$36039$n7154
.sym 38468 picorv32.decoded_imm_uj[14]
.sym 38469 picorv32.reg_next_pc[21]
.sym 38470 picorv32.decoded_imm[11]
.sym 38471 picorv32.decoded_imm_uj[21]
.sym 38472 $abc$36039$n7152
.sym 38473 picorv32.reg_out[27]
.sym 38474 picorv32.decoded_imm_uj[16]
.sym 38475 picorv32.reg_next_pc[12]
.sym 38481 $abc$36039$n4680_1
.sym 38482 $abc$36039$n7143
.sym 38483 picorv32.instr_lui
.sym 38486 $abc$36039$n4718
.sym 38488 $abc$36039$n5461_1
.sym 38489 picorv32.alu_out_q[19]
.sym 38490 picorv32.latched_stalu
.sym 38491 $abc$36039$n3713
.sym 38493 $abc$36039$n2878
.sym 38494 $abc$36039$n3103_1
.sym 38496 $abc$36039$n5463_1
.sym 38498 picorv32.instr_auipc
.sym 38499 picorv32.reg_out[3]
.sym 38500 picorv32.reg_out[1]
.sym 38501 $abc$36039$n7149
.sym 38503 $abc$36039$n4591
.sym 38504 $abc$36039$n4683_1
.sym 38506 picorv32.cpu_state[3]
.sym 38507 $abc$36039$n4720_1
.sym 38508 picorv32.alu_out_q[1]
.sym 38509 picorv32.reg_next_pc[3]
.sym 38510 picorv32.reg_out[19]
.sym 38511 picorv32.mem_rdata_q[24]
.sym 38514 picorv32.alu_out_q[1]
.sym 38515 $abc$36039$n3713
.sym 38516 picorv32.latched_stalu
.sym 38517 picorv32.reg_out[1]
.sym 38520 $abc$36039$n4718
.sym 38521 $abc$36039$n7149
.sym 38522 $abc$36039$n4720_1
.sym 38523 picorv32.cpu_state[3]
.sym 38526 $abc$36039$n5463_1
.sym 38528 $abc$36039$n4591
.sym 38529 $abc$36039$n5461_1
.sym 38533 picorv32.latched_stalu
.sym 38534 picorv32.alu_out_q[19]
.sym 38535 picorv32.reg_out[19]
.sym 38538 picorv32.instr_lui
.sym 38539 picorv32.instr_auipc
.sym 38540 $abc$36039$n3103_1
.sym 38541 picorv32.mem_rdata_q[24]
.sym 38544 $abc$36039$n7143
.sym 38545 $abc$36039$n4680_1
.sym 38546 $abc$36039$n4683_1
.sym 38547 picorv32.cpu_state[3]
.sym 38550 picorv32.reg_out[3]
.sym 38551 picorv32.reg_next_pc[3]
.sym 38553 $abc$36039$n3713
.sym 38556 picorv32.reg_out[1]
.sym 38557 picorv32.alu_out_q[1]
.sym 38558 $abc$36039$n2878
.sym 38559 picorv32.latched_stalu
.sym 38561 clk12_$glb_clk
.sym 38564 $abc$36039$n4844
.sym 38565 $abc$36039$n4845
.sym 38566 $abc$36039$n4846
.sym 38567 $abc$36039$n4847
.sym 38568 $abc$36039$n4848
.sym 38569 $abc$36039$n4849
.sym 38570 $abc$36039$n4850
.sym 38572 picorv32.alu_out_q[12]
.sym 38573 picorv32.decoded_imm[23]
.sym 38574 $abc$36039$n4707
.sym 38575 picorv32.instr_lui
.sym 38576 picorv32.latched_stalu
.sym 38577 picorv32.reg_out[16]
.sym 38579 picorv32.reg_out[15]
.sym 38580 $abc$36039$n4218
.sym 38581 picorv32.reg_out[3]
.sym 38582 picorv32.alu_out_q[7]
.sym 38584 array_muxed0[1]
.sym 38585 picorv32.latched_stalu
.sym 38588 basesoc_picorv327[6]
.sym 38589 basesoc_picorv327[1]
.sym 38590 $abc$36039$n3788_1
.sym 38591 picorv32.decoded_imm_uj[10]
.sym 38592 picorv32.cpu_state[3]
.sym 38593 $abc$36039$n4852
.sym 38594 picorv32.irq_state[0]
.sym 38595 picorv32.decoded_imm_uj[12]
.sym 38596 picorv32.mem_rdata_latched[31]
.sym 38597 picorv32.decoded_imm[13]
.sym 38598 picorv32.reg_next_pc[26]
.sym 38604 picorv32.decoded_imm_uj[22]
.sym 38605 picorv32.decoded_imm_uj[23]
.sym 38607 picorv32.decoded_imm_uj[16]
.sym 38608 picorv32.decoded_imm_uj[24]
.sym 38609 $abc$36039$n3608
.sym 38610 picorv32.irq_state[0]
.sym 38612 $abc$36039$n3126
.sym 38613 picorv32.instr_jal
.sym 38614 picorv32.decoded_imm_uj[15]
.sym 38616 $abc$36039$n3130
.sym 38617 $abc$36039$n3101
.sym 38618 $abc$36039$n3124_1
.sym 38619 $abc$36039$n3128_1
.sym 38621 $abc$36039$n3114
.sym 38623 $abc$36039$n3112
.sym 38626 picorv32.decoded_rs2[1]
.sym 38627 picorv32.is_slli_srli_srai
.sym 38628 picorv32.instr_jal
.sym 38630 $abc$36039$n5458
.sym 38631 picorv32.decoded_imm_uj[21]
.sym 38634 $abc$36039$n231
.sym 38635 picorv32.reg_next_pc[12]
.sym 38638 picorv32.is_slli_srli_srai
.sym 38639 picorv32.decoded_rs2[1]
.sym 38640 $abc$36039$n3608
.sym 38643 $abc$36039$n3130
.sym 38644 picorv32.decoded_imm_uj[24]
.sym 38645 picorv32.instr_jal
.sym 38646 $abc$36039$n3101
.sym 38649 $abc$36039$n3101
.sym 38650 picorv32.instr_jal
.sym 38651 picorv32.decoded_imm_uj[22]
.sym 38652 $abc$36039$n3126
.sym 38655 picorv32.instr_jal
.sym 38656 $abc$36039$n3101
.sym 38657 picorv32.decoded_imm_uj[23]
.sym 38658 $abc$36039$n3128_1
.sym 38661 picorv32.instr_jal
.sym 38662 $abc$36039$n3114
.sym 38663 $abc$36039$n3101
.sym 38664 picorv32.decoded_imm_uj[16]
.sym 38667 $abc$36039$n5458
.sym 38668 picorv32.reg_next_pc[12]
.sym 38669 $abc$36039$n231
.sym 38670 picorv32.irq_state[0]
.sym 38673 picorv32.decoded_imm_uj[21]
.sym 38674 picorv32.instr_jal
.sym 38675 $abc$36039$n3101
.sym 38676 $abc$36039$n3124_1
.sym 38679 picorv32.decoded_imm_uj[15]
.sym 38680 $abc$36039$n3101
.sym 38681 $abc$36039$n3112
.sym 38682 picorv32.instr_jal
.sym 38683 $abc$36039$n3048_$glb_ce
.sym 38684 clk12_$glb_clk
.sym 38685 $abc$36039$n229_$glb_sr
.sym 38686 $abc$36039$n4851
.sym 38687 $abc$36039$n4852
.sym 38688 $abc$36039$n4853
.sym 38689 $abc$36039$n4854
.sym 38690 $abc$36039$n4855
.sym 38691 $abc$36039$n4856
.sym 38692 $abc$36039$n4857
.sym 38693 $abc$36039$n4858
.sym 38694 basesoc_picorv327[14]
.sym 38697 basesoc_picorv327[14]
.sym 38698 $abc$36039$n3713
.sym 38699 picorv32.decoded_imm_uj[5]
.sym 38700 $abc$36039$n3723
.sym 38701 $abc$36039$n2910_1
.sym 38702 picorv32.decoded_imm[24]
.sym 38703 $abc$36039$n4638
.sym 38704 $abc$36039$n3620
.sym 38705 picorv32.decoded_imm[5]
.sym 38706 $PACKER_GND_NET
.sym 38707 $abc$36039$n4844
.sym 38708 picorv32.reg_next_pc[11]
.sym 38709 $abc$36039$n2878
.sym 38710 $abc$36039$n4845
.sym 38711 picorv32.instr_auipc
.sym 38712 picorv32.decoded_rs2[1]
.sym 38713 picorv32.is_slli_srli_srai
.sym 38714 picorv32.instr_jal
.sym 38715 $abc$36039$n4704
.sym 38716 $abc$36039$n3103_1
.sym 38717 picorv32.decoded_imm[20]
.sym 38718 picorv32.instr_auipc
.sym 38719 $abc$36039$n4692
.sym 38720 picorv32.decoded_imm[17]
.sym 38721 picorv32.decoded_imm[15]
.sym 38727 $abc$36039$n3101
.sym 38728 picorv32.mem_rdata_q[14]
.sym 38729 picorv32.instr_auipc
.sym 38732 picorv32.decoded_imm_uj[17]
.sym 38733 $abc$36039$n3714_1
.sym 38734 $abc$36039$n3103_1
.sym 38735 picorv32.instr_jal
.sym 38736 $abc$36039$n3103_1
.sym 38737 picorv32.reg_next_pc[13]
.sym 38738 $abc$36039$n3764
.sym 38739 picorv32.reg_next_pc[19]
.sym 38740 picorv32.decoded_imm_uj[14]
.sym 38742 picorv32.mem_rdata_q[12]
.sym 38743 $abc$36039$n3116
.sym 38745 $abc$36039$n3713
.sym 38746 $abc$36039$n3108
.sym 38750 $abc$36039$n3788_1
.sym 38752 $abc$36039$n2878
.sym 38753 $abc$36039$n3713
.sym 38754 picorv32.irq_state[0]
.sym 38755 picorv32.decoded_imm_uj[12]
.sym 38756 $abc$36039$n3102
.sym 38757 picorv32.instr_lui
.sym 38760 $abc$36039$n3713
.sym 38761 $abc$36039$n3788_1
.sym 38762 $abc$36039$n3714_1
.sym 38763 picorv32.reg_next_pc[19]
.sym 38766 picorv32.instr_jal
.sym 38767 $abc$36039$n3101
.sym 38768 picorv32.decoded_imm_uj[17]
.sym 38769 $abc$36039$n3116
.sym 38772 $abc$36039$n3102
.sym 38773 picorv32.instr_jal
.sym 38774 $abc$36039$n3101
.sym 38775 picorv32.decoded_imm_uj[12]
.sym 38778 picorv32.mem_rdata_q[14]
.sym 38779 picorv32.instr_auipc
.sym 38780 picorv32.instr_lui
.sym 38781 $abc$36039$n3103_1
.sym 38784 $abc$36039$n3714_1
.sym 38785 picorv32.reg_next_pc[13]
.sym 38786 $abc$36039$n3764
.sym 38787 $abc$36039$n3713
.sym 38790 picorv32.instr_lui
.sym 38791 picorv32.instr_auipc
.sym 38792 $abc$36039$n3103_1
.sym 38793 picorv32.mem_rdata_q[12]
.sym 38796 picorv32.decoded_imm_uj[14]
.sym 38797 picorv32.instr_jal
.sym 38798 $abc$36039$n3101
.sym 38799 $abc$36039$n3108
.sym 38802 $abc$36039$n3788_1
.sym 38803 picorv32.irq_state[0]
.sym 38804 picorv32.reg_next_pc[19]
.sym 38805 $abc$36039$n2878
.sym 38806 $abc$36039$n3048_$glb_ce
.sym 38807 clk12_$glb_clk
.sym 38808 $abc$36039$n229_$glb_sr
.sym 38809 $abc$36039$n4859
.sym 38810 $abc$36039$n4860
.sym 38811 $abc$36039$n4861
.sym 38812 $abc$36039$n4862
.sym 38813 $abc$36039$n4863
.sym 38814 $abc$36039$n4864
.sym 38815 $abc$36039$n4865
.sym 38816 $abc$36039$n4866
.sym 38821 picorv32.instr_jal
.sym 38822 $abc$36039$n4238
.sym 38823 picorv32.reg_next_pc[13]
.sym 38825 picorv32.reg_next_pc[14]
.sym 38826 $abc$36039$n3764
.sym 38827 picorv32.decoded_imm[12]
.sym 38829 $abc$36039$n3714_1
.sym 38831 $abc$36039$n4662
.sym 38832 $abc$36039$n4671
.sym 38833 basesoc_picorv327[0]
.sym 38834 picorv32.decoded_imm[12]
.sym 38835 picorv32.decoded_imm_uj[30]
.sym 38836 $abc$36039$n3719
.sym 38837 $abc$36039$n4671
.sym 38838 $abc$36039$n4212
.sym 38839 $abc$36039$n3065
.sym 38840 $abc$36039$n2945_1
.sym 38841 picorv32.alu_out_q[3]
.sym 38842 $abc$36039$n4859
.sym 38843 picorv32.decoded_imm[0]
.sym 38844 picorv32.decoded_imm[4]
.sym 38850 picorv32.mem_rdata_latched[8]
.sym 38856 $abc$36039$n2945_1
.sym 38859 $abc$36039$n7130
.sym 38860 $abc$36039$n3796
.sym 38862 picorv32.cpu_state[3]
.sym 38863 picorv32.mem_rdata_latched[17]
.sym 38864 $abc$36039$n3768
.sym 38866 picorv32.mem_rdata_latched[31]
.sym 38868 $abc$36039$n4584_1
.sym 38869 $abc$36039$n3714_1
.sym 38870 $abc$36039$n4845
.sym 38871 picorv32.reg_next_pc[14]
.sym 38874 picorv32.instr_jal
.sym 38875 basesoc_picorv323[5]
.sym 38876 $abc$36039$n2910_1
.sym 38877 $abc$36039$n3714_1
.sym 38878 picorv32.cpuregs_rs1[3]
.sym 38879 picorv32.reg_next_pc[21]
.sym 38881 $abc$36039$n3713
.sym 38883 picorv32.mem_rdata_latched[8]
.sym 38892 basesoc_picorv323[5]
.sym 38895 $abc$36039$n3713
.sym 38896 $abc$36039$n3714_1
.sym 38897 picorv32.reg_next_pc[21]
.sym 38898 $abc$36039$n3796
.sym 38902 picorv32.mem_rdata_latched[31]
.sym 38907 $abc$36039$n2945_1
.sym 38908 $abc$36039$n2910_1
.sym 38909 $abc$36039$n4845
.sym 38910 picorv32.instr_jal
.sym 38916 picorv32.mem_rdata_latched[17]
.sym 38919 $abc$36039$n3714_1
.sym 38920 picorv32.reg_next_pc[14]
.sym 38921 $abc$36039$n3713
.sym 38922 $abc$36039$n3768
.sym 38925 picorv32.cpu_state[3]
.sym 38926 $abc$36039$n7130
.sym 38927 picorv32.cpuregs_rs1[3]
.sym 38928 $abc$36039$n4584_1
.sym 38929 $abc$36039$n3046_$glb_ce
.sym 38930 clk12_$glb_clk
.sym 38932 $abc$36039$n4867
.sym 38933 $abc$36039$n4868
.sym 38934 $abc$36039$n4869
.sym 38935 $abc$36039$n4870
.sym 38936 $abc$36039$n4871
.sym 38937 $abc$36039$n4872
.sym 38938 $abc$36039$n4873
.sym 38939 picorv32.latched_stalu
.sym 38940 picorv32.decoded_imm[22]
.sym 38941 $abc$36039$n7130
.sym 38944 $PACKER_VCC_NET
.sym 38945 basesoc_picorv327[7]
.sym 38946 $abc$36039$n3965
.sym 38947 $abc$36039$n7132
.sym 38948 $abc$36039$n6751
.sym 38949 picorv32.decoded_imm[23]
.sym 38951 $abc$36039$n5458
.sym 38953 $abc$36039$n4860
.sym 38954 $abc$36039$n3650
.sym 38955 $abc$36039$n4683_1
.sym 38956 picorv32.reg_next_pc[21]
.sym 38957 $abc$36039$n4692
.sym 38958 picorv32.decoded_imm[11]
.sym 38959 picorv32.decoded_imm_uj[29]
.sym 38960 $abc$36039$n4863
.sym 38961 $abc$36039$n5450
.sym 38962 $abc$36039$n2853
.sym 38963 $abc$36039$n5452
.sym 38964 $abc$36039$n4865
.sym 38965 $abc$36039$n4351
.sym 38966 picorv32.reg_out[16]
.sym 38967 $abc$36039$n4868
.sym 38974 $abc$36039$n3721
.sym 38975 picorv32.reg_out[3]
.sym 38976 $abc$36039$n3816_1
.sym 38977 $abc$36039$n4647
.sym 38978 $abc$36039$n5440
.sym 38979 $abc$36039$n2910_1
.sym 38980 $abc$36039$n4638
.sym 38981 $abc$36039$n4668
.sym 38983 $abc$36039$n231
.sym 38984 $abc$36039$n3724
.sym 38985 $abc$36039$n3725
.sym 38988 $abc$36039$n3723
.sym 38990 $abc$36039$n3718_1
.sym 38991 $abc$36039$n4635
.sym 38992 $abc$36039$n3713
.sym 38995 picorv32.reg_next_pc[3]
.sym 38996 picorv32.latched_stalu
.sym 38998 $abc$36039$n3714_1
.sym 39000 picorv32.irq_state[0]
.sym 39001 picorv32.alu_out_q[3]
.sym 39004 picorv32.reg_next_pc[26]
.sym 39006 $abc$36039$n3714_1
.sym 39007 $abc$36039$n3713
.sym 39008 picorv32.reg_next_pc[26]
.sym 39009 $abc$36039$n3816_1
.sym 39012 picorv32.alu_out_q[3]
.sym 39014 picorv32.latched_stalu
.sym 39015 picorv32.reg_out[3]
.sym 39021 $abc$36039$n4668
.sym 39024 $abc$36039$n3718_1
.sym 39025 $abc$36039$n2910_1
.sym 39026 $abc$36039$n4638
.sym 39027 $abc$36039$n4635
.sym 39030 $abc$36039$n4647
.sym 39036 $abc$36039$n231
.sym 39037 picorv32.reg_next_pc[3]
.sym 39038 $abc$36039$n5440
.sym 39039 picorv32.irq_state[0]
.sym 39042 $abc$36039$n3723
.sym 39043 $abc$36039$n4638
.sym 39044 $abc$36039$n3724
.sym 39045 $abc$36039$n3725
.sym 39048 $abc$36039$n3721
.sym 39049 $abc$36039$n3714_1
.sym 39050 $abc$36039$n3713
.sym 39051 picorv32.reg_next_pc[3]
.sym 39052 $abc$36039$n3062_$glb_ce
.sym 39053 clk12_$glb_clk
.sym 39054 $abc$36039$n232_$glb_sr
.sym 39055 picorv32.reg_next_pc[17]
.sym 39056 $abc$36039$n3718_1
.sym 39057 $abc$36039$n3964
.sym 39058 $abc$36039$n4677
.sym 39059 $abc$36039$n4698
.sym 39060 $abc$36039$n3814_1
.sym 39061 picorv32.reg_next_pc[21]
.sym 39062 $abc$36039$n3782_1
.sym 39063 picorv32.decoded_imm_uj[26]
.sym 39067 $abc$36039$n4635
.sym 39068 picorv32.reg_pc[14]
.sym 39069 $abc$36039$n4719
.sym 39070 picorv32.decoded_imm[16]
.sym 39071 basesoc_picorv327[18]
.sym 39072 picorv32.latched_stalu
.sym 39073 picorv32.decoded_imm[14]
.sym 39074 $abc$36039$n5440
.sym 39075 picorv32.is_lui_auipc_jal
.sym 39076 $abc$36039$n3626
.sym 39077 basesoc_picorv327[19]
.sym 39078 picorv32.decoded_imm_uj[31]
.sym 39079 $abc$36039$n4869
.sym 39080 basesoc_picorv327[6]
.sym 39081 picorv32.decoded_imm[9]
.sym 39082 $abc$36039$n4364
.sym 39083 $abc$36039$n4871
.sym 39084 $abc$36039$n4357
.sym 39085 picorv32.decoded_imm[8]
.sym 39086 picorv32.irq_state[0]
.sym 39087 picorv32.mem_do_rinst
.sym 39088 picorv32.cpu_state[3]
.sym 39089 picorv32.decoded_imm[13]
.sym 39090 picorv32.reg_next_pc[26]
.sym 39101 picorv32.decoded_imm[5]
.sym 39102 basesoc_picorv327[3]
.sym 39103 basesoc_picorv327[4]
.sym 39104 basesoc_picorv327[6]
.sym 39105 basesoc_picorv327[0]
.sym 39107 picorv32.decoded_imm[6]
.sym 39108 basesoc_picorv327[1]
.sym 39112 picorv32.decoded_imm[7]
.sym 39113 basesoc_picorv327[7]
.sym 39114 picorv32.decoded_imm[4]
.sym 39115 picorv32.decoded_imm[0]
.sym 39118 picorv32.decoded_imm[1]
.sym 39120 basesoc_picorv327[2]
.sym 39121 picorv32.decoded_imm[2]
.sym 39122 picorv32.decoded_imm[3]
.sym 39123 basesoc_picorv327[5]
.sym 39128 $auto$alumacc.cc:474:replace_alu$6008.C[1]
.sym 39130 picorv32.decoded_imm[0]
.sym 39131 basesoc_picorv327[0]
.sym 39134 $auto$alumacc.cc:474:replace_alu$6008.C[2]
.sym 39136 picorv32.decoded_imm[1]
.sym 39137 basesoc_picorv327[1]
.sym 39138 $auto$alumacc.cc:474:replace_alu$6008.C[1]
.sym 39140 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 39142 basesoc_picorv327[2]
.sym 39143 picorv32.decoded_imm[2]
.sym 39144 $auto$alumacc.cc:474:replace_alu$6008.C[2]
.sym 39146 $auto$alumacc.cc:474:replace_alu$6008.C[4]
.sym 39148 basesoc_picorv327[3]
.sym 39149 picorv32.decoded_imm[3]
.sym 39150 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 39152 $auto$alumacc.cc:474:replace_alu$6008.C[5]
.sym 39154 basesoc_picorv327[4]
.sym 39155 picorv32.decoded_imm[4]
.sym 39156 $auto$alumacc.cc:474:replace_alu$6008.C[4]
.sym 39158 $auto$alumacc.cc:474:replace_alu$6008.C[6]
.sym 39160 basesoc_picorv327[5]
.sym 39161 picorv32.decoded_imm[5]
.sym 39162 $auto$alumacc.cc:474:replace_alu$6008.C[5]
.sym 39164 $auto$alumacc.cc:474:replace_alu$6008.C[7]
.sym 39166 basesoc_picorv327[6]
.sym 39167 picorv32.decoded_imm[6]
.sym 39168 $auto$alumacc.cc:474:replace_alu$6008.C[6]
.sym 39170 $auto$alumacc.cc:474:replace_alu$6008.C[8]
.sym 39172 picorv32.decoded_imm[7]
.sym 39173 basesoc_picorv327[7]
.sym 39174 $auto$alumacc.cc:474:replace_alu$6008.C[7]
.sym 39178 $abc$36039$n3818_1
.sym 39179 $abc$36039$n3838_1
.sym 39180 $abc$36039$n3798
.sym 39181 $abc$36039$n3806_1
.sym 39182 $abc$36039$n3830_1
.sym 39183 $abc$36039$n3822_1
.sym 39184 picorv32.reg_next_pc[23]
.sym 39185 $abc$36039$n3826_1
.sym 39186 basesoc_picorv327[30]
.sym 39189 basesoc_picorv327[30]
.sym 39190 picorv32.cpu_state[5]
.sym 39191 $abc$36039$n2878
.sym 39192 basesoc_picorv327[21]
.sym 39193 picorv32.decoded_imm[6]
.sym 39194 $abc$36039$n4350
.sym 39195 basesoc_picorv327[16]
.sym 39196 basesoc_picorv327[1]
.sym 39197 $abc$36039$n3646_1
.sym 39198 $abc$36039$n4352
.sym 39199 $abc$36039$n3718_1
.sym 39200 basesoc_picorv327[16]
.sym 39201 $abc$36039$n3964
.sym 39202 picorv32.instr_jal
.sym 39203 $abc$36039$n3407
.sym 39204 picorv32.reg_next_pc[31]
.sym 39205 picorv32.is_slli_srli_srai
.sym 39206 $abc$36039$n3719
.sym 39207 picorv32.decoded_imm[2]
.sym 39208 basesoc_picorv327[11]
.sym 39209 $abc$36039$n4354
.sym 39210 picorv32.decoded_imm[20]
.sym 39211 picorv32.instr_auipc
.sym 39212 $abc$36039$n4692
.sym 39213 picorv32.decoded_imm[15]
.sym 39214 $auto$alumacc.cc:474:replace_alu$6008.C[8]
.sym 39220 basesoc_picorv327[9]
.sym 39223 picorv32.decoded_imm[12]
.sym 39224 basesoc_picorv327[15]
.sym 39228 basesoc_picorv327[13]
.sym 39233 picorv32.decoded_imm[10]
.sym 39234 basesoc_picorv327[11]
.sym 39237 picorv32.decoded_imm[15]
.sym 39238 basesoc_picorv327[12]
.sym 39240 picorv32.decoded_imm[11]
.sym 39241 picorv32.decoded_imm[9]
.sym 39244 basesoc_picorv327[8]
.sym 39245 picorv32.decoded_imm[8]
.sym 39246 basesoc_picorv327[10]
.sym 39247 picorv32.decoded_imm[14]
.sym 39249 picorv32.decoded_imm[13]
.sym 39250 basesoc_picorv327[14]
.sym 39251 $auto$alumacc.cc:474:replace_alu$6008.C[9]
.sym 39253 picorv32.decoded_imm[8]
.sym 39254 basesoc_picorv327[8]
.sym 39255 $auto$alumacc.cc:474:replace_alu$6008.C[8]
.sym 39257 $auto$alumacc.cc:474:replace_alu$6008.C[10]
.sym 39259 picorv32.decoded_imm[9]
.sym 39260 basesoc_picorv327[9]
.sym 39261 $auto$alumacc.cc:474:replace_alu$6008.C[9]
.sym 39263 $auto$alumacc.cc:474:replace_alu$6008.C[11]
.sym 39265 picorv32.decoded_imm[10]
.sym 39266 basesoc_picorv327[10]
.sym 39267 $auto$alumacc.cc:474:replace_alu$6008.C[10]
.sym 39269 $auto$alumacc.cc:474:replace_alu$6008.C[12]
.sym 39271 basesoc_picorv327[11]
.sym 39272 picorv32.decoded_imm[11]
.sym 39273 $auto$alumacc.cc:474:replace_alu$6008.C[11]
.sym 39275 $auto$alumacc.cc:474:replace_alu$6008.C[13]
.sym 39277 basesoc_picorv327[12]
.sym 39278 picorv32.decoded_imm[12]
.sym 39279 $auto$alumacc.cc:474:replace_alu$6008.C[12]
.sym 39281 $auto$alumacc.cc:474:replace_alu$6008.C[14]
.sym 39283 basesoc_picorv327[13]
.sym 39284 picorv32.decoded_imm[13]
.sym 39285 $auto$alumacc.cc:474:replace_alu$6008.C[13]
.sym 39287 $auto$alumacc.cc:474:replace_alu$6008.C[15]
.sym 39289 picorv32.decoded_imm[14]
.sym 39290 basesoc_picorv327[14]
.sym 39291 $auto$alumacc.cc:474:replace_alu$6008.C[14]
.sym 39293 $auto$alumacc.cc:474:replace_alu$6008.C[16]
.sym 39295 picorv32.decoded_imm[15]
.sym 39296 basesoc_picorv327[15]
.sym 39297 $auto$alumacc.cc:474:replace_alu$6008.C[15]
.sym 39301 $abc$36039$n3834_1
.sym 39302 picorv32.reg_pc[10]
.sym 39303 picorv32.reg_pc[22]
.sym 39304 $abc$36039$n4242
.sym 39305 picorv32.reg_next_pc[29]
.sym 39306 picorv32.reg_next_pc[26]
.sym 39307 picorv32.reg_next_pc[30]
.sym 39308 picorv32.reg_next_pc[31]
.sym 39311 $abc$36039$n4368
.sym 39312 picorv32.latched_store
.sym 39313 basesoc_picorv327[17]
.sym 39314 picorv32.reg_next_pc[23]
.sym 39316 basesoc_picorv327[3]
.sym 39317 $abc$36039$n4358
.sym 39318 $abc$36039$n3826_1
.sym 39319 picorv32.decoded_imm[24]
.sym 39320 $abc$36039$n7153
.sym 39321 picorv32.reg_pc[6]
.sym 39322 $abc$36039$n3941_1
.sym 39323 basesoc_picorv327[25]
.sym 39324 basesoc_picorv327[13]
.sym 39325 $abc$36039$n4071_1
.sym 39326 $abc$36039$n4359
.sym 39327 basesoc_picorv327[19]
.sym 39328 basesoc_picorv327[23]
.sym 39329 $abc$36039$n3994
.sym 39330 basesoc_picorv327[8]
.sym 39331 $abc$36039$n3065
.sym 39332 basesoc_picorv327[10]
.sym 39333 $abc$36039$n4365
.sym 39334 $abc$36039$n5011
.sym 39335 $abc$36039$n3719
.sym 39336 $abc$36039$n2945_1
.sym 39337 $auto$alumacc.cc:474:replace_alu$6008.C[16]
.sym 39344 basesoc_picorv327[23]
.sym 39347 picorv32.decoded_imm[16]
.sym 39349 picorv32.decoded_imm[19]
.sym 39353 basesoc_picorv327[19]
.sym 39354 basesoc_picorv327[18]
.sym 39355 picorv32.decoded_imm[18]
.sym 39358 picorv32.decoded_imm[22]
.sym 39359 basesoc_picorv327[22]
.sym 39363 basesoc_picorv327[17]
.sym 39364 basesoc_picorv327[20]
.sym 39366 picorv32.decoded_imm[21]
.sym 39367 picorv32.decoded_imm[17]
.sym 39368 picorv32.decoded_imm[23]
.sym 39369 basesoc_picorv327[16]
.sym 39370 picorv32.decoded_imm[20]
.sym 39371 basesoc_picorv327[21]
.sym 39374 $auto$alumacc.cc:474:replace_alu$6008.C[17]
.sym 39376 picorv32.decoded_imm[16]
.sym 39377 basesoc_picorv327[16]
.sym 39378 $auto$alumacc.cc:474:replace_alu$6008.C[16]
.sym 39380 $auto$alumacc.cc:474:replace_alu$6008.C[18]
.sym 39382 picorv32.decoded_imm[17]
.sym 39383 basesoc_picorv327[17]
.sym 39384 $auto$alumacc.cc:474:replace_alu$6008.C[17]
.sym 39386 $auto$alumacc.cc:474:replace_alu$6008.C[19]
.sym 39388 basesoc_picorv327[18]
.sym 39389 picorv32.decoded_imm[18]
.sym 39390 $auto$alumacc.cc:474:replace_alu$6008.C[18]
.sym 39392 $auto$alumacc.cc:474:replace_alu$6008.C[20]
.sym 39394 basesoc_picorv327[19]
.sym 39395 picorv32.decoded_imm[19]
.sym 39396 $auto$alumacc.cc:474:replace_alu$6008.C[19]
.sym 39398 $auto$alumacc.cc:474:replace_alu$6008.C[21]
.sym 39400 picorv32.decoded_imm[20]
.sym 39401 basesoc_picorv327[20]
.sym 39402 $auto$alumacc.cc:474:replace_alu$6008.C[20]
.sym 39404 $auto$alumacc.cc:474:replace_alu$6008.C[22]
.sym 39406 basesoc_picorv327[21]
.sym 39407 picorv32.decoded_imm[21]
.sym 39408 $auto$alumacc.cc:474:replace_alu$6008.C[21]
.sym 39410 $auto$alumacc.cc:474:replace_alu$6008.C[23]
.sym 39412 basesoc_picorv327[22]
.sym 39413 picorv32.decoded_imm[22]
.sym 39414 $auto$alumacc.cc:474:replace_alu$6008.C[22]
.sym 39416 $auto$alumacc.cc:474:replace_alu$6008.C[24]
.sym 39418 basesoc_picorv327[23]
.sym 39419 picorv32.decoded_imm[23]
.sym 39420 $auto$alumacc.cc:474:replace_alu$6008.C[23]
.sym 39424 $abc$36039$n3136_1
.sym 39425 $abc$36039$n3132
.sym 39426 picorv32.decoded_imm[2]
.sym 39427 picorv32.decoded_imm[25]
.sym 39428 picorv32.decoded_imm[29]
.sym 39429 picorv32.decoded_imm[30]
.sym 39430 $abc$36039$n4071_1
.sym 39431 picorv32.decoded_imm[27]
.sym 39432 basesoc_picorv327[9]
.sym 39436 $abc$36039$n4812
.sym 39437 picorv32.reg_next_pc[30]
.sym 39438 basesoc_picorv327[5]
.sym 39439 $abc$36039$n3642_1
.sym 39441 picorv32.is_sb_sh_sw
.sym 39442 basesoc_picorv327[9]
.sym 39444 $abc$36039$n4713
.sym 39445 basesoc_picorv327[28]
.sym 39446 picorv32.cpuregs_rs1[12]
.sym 39447 picorv32.reg_pc[22]
.sym 39448 picorv32.reg_pc[22]
.sym 39449 $abc$36039$n4367
.sym 39450 $abc$36039$n4360
.sym 39452 picorv32.decoded_imm[28]
.sym 39453 basesoc_picorv327[30]
.sym 39454 picorv32.decoded_imm[26]
.sym 39455 $abc$36039$n4370
.sym 39456 $abc$36039$n4373
.sym 39457 $abc$36039$n4371
.sym 39458 $abc$36039$n4351
.sym 39459 picorv32.decoded_imm_uj[29]
.sym 39460 $auto$alumacc.cc:474:replace_alu$6008.C[24]
.sym 39467 basesoc_picorv327[26]
.sym 39468 basesoc_picorv327[29]
.sym 39469 basesoc_picorv327[30]
.sym 39472 picorv32.decoded_imm[26]
.sym 39478 picorv32.decoded_imm[28]
.sym 39480 basesoc_picorv327[25]
.sym 39482 basesoc_picorv327[31]
.sym 39484 picorv32.decoded_imm[25]
.sym 39485 picorv32.decoded_imm[29]
.sym 39486 picorv32.decoded_imm[30]
.sym 39488 basesoc_picorv327[28]
.sym 39491 basesoc_picorv327[27]
.sym 39492 picorv32.decoded_imm[31]
.sym 39493 basesoc_picorv327[24]
.sym 39494 picorv32.decoded_imm[24]
.sym 39496 picorv32.decoded_imm[27]
.sym 39497 $auto$alumacc.cc:474:replace_alu$6008.C[25]
.sym 39499 basesoc_picorv327[24]
.sym 39500 picorv32.decoded_imm[24]
.sym 39501 $auto$alumacc.cc:474:replace_alu$6008.C[24]
.sym 39503 $auto$alumacc.cc:474:replace_alu$6008.C[26]
.sym 39505 basesoc_picorv327[25]
.sym 39506 picorv32.decoded_imm[25]
.sym 39507 $auto$alumacc.cc:474:replace_alu$6008.C[25]
.sym 39509 $auto$alumacc.cc:474:replace_alu$6008.C[27]
.sym 39511 picorv32.decoded_imm[26]
.sym 39512 basesoc_picorv327[26]
.sym 39513 $auto$alumacc.cc:474:replace_alu$6008.C[26]
.sym 39515 $auto$alumacc.cc:474:replace_alu$6008.C[28]
.sym 39517 picorv32.decoded_imm[27]
.sym 39518 basesoc_picorv327[27]
.sym 39519 $auto$alumacc.cc:474:replace_alu$6008.C[27]
.sym 39521 $auto$alumacc.cc:474:replace_alu$6008.C[29]
.sym 39523 basesoc_picorv327[28]
.sym 39524 picorv32.decoded_imm[28]
.sym 39525 $auto$alumacc.cc:474:replace_alu$6008.C[28]
.sym 39527 $auto$alumacc.cc:474:replace_alu$6008.C[30]
.sym 39529 picorv32.decoded_imm[29]
.sym 39530 basesoc_picorv327[29]
.sym 39531 $auto$alumacc.cc:474:replace_alu$6008.C[29]
.sym 39533 $auto$alumacc.cc:474:replace_alu$6008.C[31]
.sym 39535 picorv32.decoded_imm[30]
.sym 39536 basesoc_picorv327[30]
.sym 39537 $auto$alumacc.cc:474:replace_alu$6008.C[30]
.sym 39541 picorv32.decoded_imm[31]
.sym 39542 basesoc_picorv327[31]
.sym 39543 $auto$alumacc.cc:474:replace_alu$6008.C[31]
.sym 39547 $abc$36039$n3978
.sym 39548 $abc$36039$n3936_1
.sym 39549 basesoc_picorv327[8]
.sym 39550 basesoc_picorv327[10]
.sym 39551 $abc$36039$n3992
.sym 39552 $abc$36039$n3993
.sym 39553 $abc$36039$n3940
.sym 39554 $abc$36039$n4082_1
.sym 39558 $abc$36039$n3677
.sym 39559 picorv32.decoded_imm_uj[25]
.sym 39560 $abc$36039$n5474
.sym 39561 basesoc_picorv327[26]
.sym 39562 basesoc_picorv327[29]
.sym 39563 $abc$36039$n2974
.sym 39566 $abc$36039$n4719
.sym 39567 $abc$36039$n3103_1
.sym 39568 basesoc_picorv328[25]
.sym 39569 $PACKER_VCC_NET
.sym 39570 $abc$36039$n5482
.sym 39571 picorv32.mem_do_rinst
.sym 39572 picorv32.cpu_state[3]
.sym 39573 picorv32.cpu_state[5]
.sym 39574 $abc$36039$n4376
.sym 39575 $abc$36039$n4364
.sym 39576 $abc$36039$n4377
.sym 39577 $abc$36039$n4357
.sym 39579 basesoc_picorv327[24]
.sym 39580 $abc$36039$n4379
.sym 39581 basesoc_picorv327[20]
.sym 39582 picorv32.irq_state[0]
.sym 39590 $abc$36039$n4366
.sym 39593 $abc$36039$n3400
.sym 39595 $abc$36039$n3997
.sym 39597 basesoc_picorv327[16]
.sym 39598 basesoc_picorv327[21]
.sym 39601 basesoc_picorv327[18]
.sym 39602 basesoc_picorv327[17]
.sym 39604 $abc$36039$n2974
.sym 39605 $abc$36039$n4365
.sym 39607 basesoc_picorv328[25]
.sym 39608 $abc$36039$n3407
.sym 39609 $abc$36039$n4367
.sym 39610 basesoc_picorv327[26]
.sym 39611 $abc$36039$n4707
.sym 39612 picorv32.cpu_state[5]
.sym 39613 basesoc_picorv327[25]
.sym 39615 $abc$36039$n4370
.sym 39616 basesoc_picorv328[26]
.sym 39617 $abc$36039$n3927_1
.sym 39618 basesoc_picorv327[11]
.sym 39619 $abc$36039$n3926_1
.sym 39621 basesoc_picorv327[18]
.sym 39622 $abc$36039$n4367
.sym 39623 $abc$36039$n3407
.sym 39624 picorv32.cpu_state[5]
.sym 39627 basesoc_picorv328[25]
.sym 39628 basesoc_picorv327[25]
.sym 39629 basesoc_picorv328[26]
.sym 39630 basesoc_picorv327[26]
.sym 39633 $abc$36039$n3927_1
.sym 39634 $abc$36039$n3400
.sym 39635 basesoc_picorv327[16]
.sym 39636 $abc$36039$n4365
.sym 39639 basesoc_picorv327[11]
.sym 39640 $abc$36039$n3926_1
.sym 39641 $abc$36039$n3997
.sym 39642 $abc$36039$n2974
.sym 39645 $abc$36039$n3407
.sym 39646 picorv32.cpu_state[5]
.sym 39647 basesoc_picorv327[16]
.sym 39648 $abc$36039$n4365
.sym 39651 basesoc_picorv327[21]
.sym 39652 $abc$36039$n3407
.sym 39653 picorv32.cpu_state[5]
.sym 39654 $abc$36039$n4370
.sym 39660 $abc$36039$n4707
.sym 39663 basesoc_picorv327[17]
.sym 39664 $abc$36039$n3407
.sym 39665 picorv32.cpu_state[5]
.sym 39666 $abc$36039$n4366
.sym 39667 $abc$36039$n3062_$glb_ce
.sym 39668 clk12_$glb_clk
.sym 39669 $abc$36039$n232_$glb_sr
.sym 39670 $abc$36039$n4087
.sym 39671 $abc$36039$n4000
.sym 39672 basesoc_picorv327[24]
.sym 39673 $abc$36039$n3999
.sym 39674 $abc$36039$n3407
.sym 39675 $abc$36039$n4088_1
.sym 39676 basesoc_picorv327[11]
.sym 39677 $abc$36039$n4083
.sym 39678 basesoc_picorv327[2]
.sym 39682 $abc$36039$n4372
.sym 39685 basesoc_picorv327[10]
.sym 39686 $abc$36039$n3400
.sym 39687 $abc$36039$n3400
.sym 39688 $abc$36039$n3941_1
.sym 39689 $abc$36039$n5494
.sym 39690 picorv32.cpu_state[5]
.sym 39691 $abc$36039$n3952
.sym 39692 basesoc_picorv327[4]
.sym 39693 picorv32.is_lui_auipc_jal
.sym 39694 $abc$36039$n3979_1
.sym 39695 $abc$36039$n3407
.sym 39696 picorv32.cpuregs_rs1[23]
.sym 39697 picorv32.mem_rdata_q[25]
.sym 39698 $abc$36039$n3719
.sym 39699 basesoc_picorv327[11]
.sym 39700 picorv32.mem_do_wdata
.sym 39701 picorv32.is_slli_srli_srai
.sym 39702 picorv32.instr_jal
.sym 39704 $abc$36039$n4380
.sym 39705 $abc$36039$n3926_1
.sym 39712 basesoc_picorv327[25]
.sym 39713 $abc$36039$n4374
.sym 39715 $abc$36039$n4074_1
.sym 39716 picorv32.cpu_state[2]
.sym 39717 basesoc_picorv327[26]
.sym 39718 basesoc_picorv327[28]
.sym 39720 picorv32.reg_pc[22]
.sym 39721 basesoc_picorv327[22]
.sym 39723 $abc$36039$n4375
.sym 39724 picorv32.cpu_state[5]
.sym 39726 $abc$36039$n3941_1
.sym 39727 $abc$36039$n4371
.sym 39729 $abc$36039$n4362
.sym 39731 $abc$36039$n3400
.sym 39732 basesoc_picorv327[13]
.sym 39734 $abc$36039$n3927_1
.sym 39735 $abc$36039$n4078_1
.sym 39736 $abc$36039$n4377
.sym 39737 $abc$36039$n4075_1
.sym 39739 $abc$36039$n3407
.sym 39740 $abc$36039$n4073_1
.sym 39744 picorv32.reg_pc[22]
.sym 39745 picorv32.cpu_state[2]
.sym 39746 $abc$36039$n3941_1
.sym 39750 $abc$36039$n3407
.sym 39751 picorv32.cpu_state[5]
.sym 39752 basesoc_picorv327[28]
.sym 39753 $abc$36039$n4377
.sym 39756 $abc$36039$n4073_1
.sym 39757 basesoc_picorv327[22]
.sym 39758 $abc$36039$n4074_1
.sym 39759 $abc$36039$n3927_1
.sym 39762 basesoc_picorv327[13]
.sym 39763 $abc$36039$n4362
.sym 39764 $abc$36039$n3407
.sym 39765 picorv32.cpu_state[5]
.sym 39768 $abc$36039$n3400
.sym 39769 $abc$36039$n4075_1
.sym 39770 $abc$36039$n4371
.sym 39771 $abc$36039$n4078_1
.sym 39774 basesoc_picorv327[22]
.sym 39775 $abc$36039$n4371
.sym 39776 $abc$36039$n3407
.sym 39777 picorv32.cpu_state[5]
.sym 39780 picorv32.cpu_state[5]
.sym 39781 basesoc_picorv327[25]
.sym 39782 $abc$36039$n4374
.sym 39783 $abc$36039$n3407
.sym 39786 $abc$36039$n4375
.sym 39787 picorv32.cpu_state[5]
.sym 39788 $abc$36039$n3407
.sym 39789 basesoc_picorv327[26]
.sym 39790 $abc$36039$n3110_$glb_ce
.sym 39791 clk12_$glb_clk
.sym 39793 $abc$36039$n4110
.sym 39794 $abc$36039$n4111
.sym 39795 $abc$36039$n4108
.sym 39796 $abc$36039$n4135
.sym 39797 $abc$36039$n4133_1
.sym 39798 $abc$36039$n2963
.sym 39799 $abc$36039$n4109_1
.sym 39800 basesoc_picorv327[27]
.sym 39805 $PACKER_GND_NET
.sym 39806 basesoc_picorv327[3]
.sym 39807 array_muxed0[12]
.sym 39808 basesoc_picorv327[28]
.sym 39809 $abc$36039$n4378
.sym 39810 basesoc_picorv327[25]
.sym 39811 basesoc_picorv327[22]
.sym 39812 picorv32.cpu_state[2]
.sym 39814 $abc$36039$n3941_1
.sym 39815 picorv32.reg_pc[2]
.sym 39816 basesoc_picorv327[24]
.sym 39818 $abc$36039$n3400
.sym 39819 $abc$36039$n2974
.sym 39820 $abc$36039$n3927_1
.sym 39822 $abc$36039$n3065
.sym 39823 basesoc_picorv327[19]
.sym 39824 $abc$36039$n3400
.sym 39825 basesoc_picorv327[31]
.sym 39826 $abc$36039$n3719
.sym 39827 $abc$36039$n4001
.sym 39828 $abc$36039$n2945_1
.sym 39834 $abc$36039$n4053
.sym 39835 $abc$36039$n4057
.sym 39836 $abc$36039$n4363
.sym 39837 basesoc_picorv327[18]
.sym 39838 $abc$36039$n3407
.sym 39839 $abc$36039$n4129
.sym 39840 basesoc_picorv327[30]
.sym 39841 $abc$36039$n3927_1
.sym 39842 picorv32.cpu_state[5]
.sym 39845 $abc$36039$n4020
.sym 39846 $abc$36039$n3407
.sym 39847 $abc$36039$n2974
.sym 39848 $abc$36039$n4054
.sym 39849 basesoc_picorv327[19]
.sym 39850 $abc$36039$n4379
.sym 39851 $abc$36039$n3400
.sym 39852 basesoc_picorv327[14]
.sym 39854 $abc$36039$n4133_1
.sym 39856 $abc$36039$n4368
.sym 39858 $abc$36039$n2900_1
.sym 39859 basesoc_picorv327[20]
.sym 39860 $abc$36039$n4130_1
.sym 39861 $abc$36039$n4128
.sym 39862 $abc$36039$n4019
.sym 39864 basesoc_picorv327[30]
.sym 39865 $abc$36039$n3926_1
.sym 39867 basesoc_picorv327[19]
.sym 39868 $abc$36039$n3407
.sym 39869 $abc$36039$n4368
.sym 39870 picorv32.cpu_state[5]
.sym 39873 $abc$36039$n2900_1
.sym 39874 basesoc_picorv327[20]
.sym 39875 basesoc_picorv327[18]
.sym 39876 $abc$36039$n3926_1
.sym 39879 basesoc_picorv327[14]
.sym 39880 $abc$36039$n3927_1
.sym 39881 $abc$36039$n4020
.sym 39882 $abc$36039$n4019
.sym 39885 picorv32.cpu_state[5]
.sym 39886 $abc$36039$n4379
.sym 39887 basesoc_picorv327[30]
.sym 39888 $abc$36039$n3407
.sym 39891 $abc$36039$n4363
.sym 39892 picorv32.cpu_state[5]
.sym 39893 basesoc_picorv327[14]
.sym 39894 $abc$36039$n3407
.sym 39897 $abc$36039$n3400
.sym 39898 $abc$36039$n4379
.sym 39899 $abc$36039$n4130_1
.sym 39900 $abc$36039$n4133_1
.sym 39903 $abc$36039$n4128
.sym 39904 $abc$36039$n3927_1
.sym 39905 basesoc_picorv327[30]
.sym 39906 $abc$36039$n4129
.sym 39909 $abc$36039$n4057
.sym 39910 $abc$36039$n4053
.sym 39911 $abc$36039$n4054
.sym 39912 $abc$36039$n2974
.sym 39913 $abc$36039$n3110_$glb_ce
.sym 39914 clk12_$glb_clk
.sym 39916 $abc$36039$n3730
.sym 39917 $abc$36039$n3490
.sym 39918 basesoc_picorv327[31]
.sym 39919 picorv32.mem_wordsize[0]
.sym 39920 picorv32.mem_wordsize[1]
.sym 39921 $abc$36039$n5451_1
.sym 39922 $abc$36039$n3915
.sym 39923 $abc$36039$n2953_1
.sym 39928 basesoc_picorv327[15]
.sym 39930 $abc$36039$n232
.sym 39931 $abc$36039$n4061
.sym 39932 $abc$36039$n3148_1
.sym 39933 basesoc_picorv327[27]
.sym 39934 $abc$36039$n3708
.sym 39935 $abc$36039$n2974
.sym 39936 basesoc_picorv327[29]
.sym 39937 picorv32.cpu_state[4]
.sym 39938 basesoc_picorv327[28]
.sym 39939 picorv32.cpu_state[5]
.sym 39941 basesoc_picorv327[14]
.sym 39942 picorv32.mem_do_prefetch
.sym 39943 $abc$36039$n2950
.sym 39945 picorv32.cpuregs_rs1[27]
.sym 39946 $abc$36039$n3927_1
.sym 39947 $abc$36039$n2953_1
.sym 39948 $abc$36039$n2954
.sym 39949 basesoc_picorv327[30]
.sym 39957 picorv32.mem_rdata_q[28]
.sym 39958 $abc$36039$n4844
.sym 39959 $abc$36039$n3718_1
.sym 39961 $abc$36039$n3678
.sym 39963 $abc$36039$n3491
.sym 39965 $abc$36039$n3484_1
.sym 39966 $abc$36039$n2960
.sym 39967 $abc$36039$n2950
.sym 39974 $abc$36039$n3490
.sym 39975 picorv32.mem_rdata_q[27]
.sym 39976 picorv32.mem_rdata_q[26]
.sym 39978 $abc$36039$n2945_1
.sym 39979 picorv32.mem_do_wdata
.sym 39980 $abc$36039$n3402
.sym 39981 picorv32.mem_do_rinst
.sym 39984 $abc$36039$n2946
.sym 39986 $abc$36039$n2910_1
.sym 39987 picorv32.mem_do_rdata
.sym 39988 picorv32.cpu_state[4]
.sym 39990 $abc$36039$n2946
.sym 39992 $abc$36039$n3678
.sym 39996 $abc$36039$n3490
.sym 39997 picorv32.mem_rdata_q[28]
.sym 39998 picorv32.mem_rdata_q[26]
.sym 39999 picorv32.mem_rdata_q[27]
.sym 40002 $abc$36039$n3678
.sym 40004 $abc$36039$n2946
.sym 40008 $abc$36039$n3484_1
.sym 40011 $abc$36039$n3491
.sym 40014 picorv32.mem_rdata_q[27]
.sym 40015 $abc$36039$n3490
.sym 40016 picorv32.mem_rdata_q[28]
.sym 40017 picorv32.mem_rdata_q[26]
.sym 40020 picorv32.mem_do_rinst
.sym 40021 $abc$36039$n2960
.sym 40022 picorv32.mem_do_rdata
.sym 40023 picorv32.mem_do_wdata
.sym 40026 $abc$36039$n2910_1
.sym 40027 $abc$36039$n4844
.sym 40028 $abc$36039$n3718_1
.sym 40029 $abc$36039$n2945_1
.sym 40032 $abc$36039$n3402
.sym 40033 picorv32.cpu_state[4]
.sym 40034 $abc$36039$n2950
.sym 40036 $abc$36039$n3048_$glb_ce
.sym 40037 clk12_$glb_clk
.sym 40040 $abc$36039$n3
.sym 40041 $abc$36039$n3065
.sym 40042 $abc$36039$n2946
.sym 40043 $abc$36039$n132
.sym 40044 $abc$36039$n2945_1
.sym 40046 $abc$36039$n3689
.sym 40047 sys_rst
.sym 40050 sys_rst
.sym 40051 picorv32.cpu_state[3]
.sym 40052 $abc$36039$n2960
.sym 40053 picorv32.mem_do_wdata
.sym 40054 picorv32.mem_wordsize[0]
.sym 40055 basesoc_uart_phy_storage[28]
.sym 40056 $abc$36039$n5450_1
.sym 40057 picorv32.mem_rdata_q[12]
.sym 40058 $abc$36039$n3730
.sym 40059 $abc$36039$n3491
.sym 40060 picorv32.decoder_trigger
.sym 40061 $abc$36039$n3484_1
.sym 40062 basesoc_picorv327[31]
.sym 40063 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 40064 picorv32.cpu_state[5]
.sym 40066 $abc$36039$n232
.sym 40067 picorv32.mem_do_rinst
.sym 40068 picorv32.cpu_state[3]
.sym 40069 $abc$36039$n3378
.sym 40070 picorv32.cpu_state[5]
.sym 40071 basesoc_ctrl_reset_reset_r
.sym 40072 $abc$36039$n2969_1
.sym 40073 $abc$36039$n3917
.sym 40074 $abc$36039$n2963
.sym 40080 $abc$36039$n3677
.sym 40084 $abc$36039$n3716
.sym 40085 $abc$36039$n2910_1
.sym 40086 picorv32.cpu_state[2]
.sym 40087 picorv32.cpu_state[4]
.sym 40088 picorv32.is_lb_lh_lw_lbu_lhu
.sym 40091 picorv32.decoder_trigger
.sym 40092 $abc$36039$n4844
.sym 40093 $abc$36039$n2888
.sym 40094 $abc$36039$n3717
.sym 40095 picorv32.mem_do_prefetch
.sym 40097 $abc$36039$n2904_1
.sym 40100 picorv32.is_slli_srli_srai
.sym 40101 $abc$36039$n3676_1
.sym 40102 $abc$36039$n4635
.sym 40103 $abc$36039$n2950
.sym 40104 picorv32.instr_jal
.sym 40106 $abc$36039$n3065
.sym 40107 $abc$36039$n2946
.sym 40109 picorv32.mem_do_rinst
.sym 40111 $abc$36039$n3180
.sym 40113 picorv32.mem_do_rinst
.sym 40114 picorv32.cpu_state[4]
.sym 40115 picorv32.mem_do_prefetch
.sym 40116 $abc$36039$n2950
.sym 40119 picorv32.is_lb_lh_lw_lbu_lhu
.sym 40122 $abc$36039$n2888
.sym 40125 $abc$36039$n4635
.sym 40126 $abc$36039$n3676_1
.sym 40127 $abc$36039$n3716
.sym 40128 $abc$36039$n3717
.sym 40132 picorv32.is_slli_srli_srai
.sym 40133 $abc$36039$n2904_1
.sym 40134 $abc$36039$n2888
.sym 40137 picorv32.decoder_trigger
.sym 40138 $abc$36039$n4844
.sym 40139 $abc$36039$n3180
.sym 40140 picorv32.instr_jal
.sym 40143 $abc$36039$n2910_1
.sym 40144 $abc$36039$n3677
.sym 40149 picorv32.cpu_state[2]
.sym 40152 $abc$36039$n3065
.sym 40156 $abc$36039$n2946
.sym 40157 $abc$36039$n2910_1
.sym 40159 $abc$36039$n3062_$glb_ce
.sym 40160 clk12_$glb_clk
.sym 40161 $abc$36039$n232_$glb_sr
.sym 40162 picorv32.is_sll_srl_sra
.sym 40163 $abc$36039$n3675_1
.sym 40166 picorv32.is_slli_srli_srai
.sym 40167 $abc$36039$n3690
.sym 40169 $abc$36039$n3062
.sym 40174 $abc$36039$n2904_1
.sym 40176 $abc$36039$n711
.sym 40177 $abc$36039$n2750
.sym 40181 $abc$36039$n2888
.sym 40182 picorv32.instr_sll
.sym 40184 $abc$36039$n2900_1
.sym 40188 basesoc_dat_w[1]
.sym 40189 basesoc_dat_w[3]
.sym 40190 picorv32.instr_jal
.sym 40193 $abc$36039$n3080
.sym 40194 $abc$36039$n3064
.sym 40195 picorv32.mem_do_rinst
.sym 40196 picorv32.mem_do_wdata
.sym 40197 picorv32.is_sb_sh_sw
.sym 40204 $abc$36039$n2968
.sym 40205 picorv32.mem_do_rinst
.sym 40206 $abc$36039$n2967_1
.sym 40207 $abc$36039$n3719
.sym 40208 $abc$36039$n3148_1
.sym 40209 $abc$36039$n5446_1
.sym 40210 $abc$36039$n232
.sym 40211 $abc$36039$n3691
.sym 40212 $abc$36039$n3674
.sym 40215 $abc$36039$n4170
.sym 40216 $abc$36039$n3147_1
.sym 40219 picorv32.cpu_state[3]
.sym 40221 picorv32.is_sb_sh_sw
.sym 40222 $abc$36039$n5445_1
.sym 40223 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 40224 $abc$36039$n2910_1
.sym 40225 picorv32.mem_do_prefetch
.sym 40227 picorv32.is_sll_srl_sra
.sym 40229 $abc$36039$n3095
.sym 40230 picorv32.cpu_state[0]
.sym 40231 $abc$36039$n3677
.sym 40232 $abc$36039$n2969_1
.sym 40233 picorv32.cpu_state[2]
.sym 40236 picorv32.cpu_state[0]
.sym 40237 $abc$36039$n232
.sym 40239 $abc$36039$n2910_1
.sym 40242 $abc$36039$n2968
.sym 40243 picorv32.mem_do_prefetch
.sym 40245 $abc$36039$n2969_1
.sym 40249 $abc$36039$n3677
.sym 40251 $abc$36039$n3095
.sym 40254 picorv32.is_sll_srl_sra
.sym 40255 picorv32.mem_do_rinst
.sym 40256 $abc$36039$n2967_1
.sym 40257 picorv32.mem_do_prefetch
.sym 40260 $abc$36039$n3147_1
.sym 40261 $abc$36039$n3095
.sym 40262 $abc$36039$n3719
.sym 40263 $abc$36039$n4170
.sym 40267 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 40268 $abc$36039$n3148_1
.sym 40269 picorv32.cpu_state[3]
.sym 40272 picorv32.is_sb_sh_sw
.sym 40273 $abc$36039$n5445_1
.sym 40274 $abc$36039$n2969_1
.sym 40275 $abc$36039$n2967_1
.sym 40278 picorv32.cpu_state[2]
.sym 40279 $abc$36039$n5446_1
.sym 40280 $abc$36039$n3691
.sym 40281 $abc$36039$n3674
.sym 40283 clk12_$glb_clk
.sym 40284 $abc$36039$n232_$glb_sr
.sym 40285 $abc$36039$n4616
.sym 40287 basesoc_uart_eventmanager_storage[1]
.sym 40290 $abc$36039$n4167
.sym 40292 basesoc_uart_eventmanager_storage[0]
.sym 40293 user_btn1
.sym 40299 $abc$36039$n3048
.sym 40300 $abc$36039$n3248
.sym 40301 picorv32.mem_rdata_q[12]
.sym 40302 $abc$36039$n3062
.sym 40304 picorv32.is_sll_srl_sra
.sym 40306 picorv32.cpu_state[0]
.sym 40307 picorv32.cpu_state[3]
.sym 40308 $abc$36039$n3246_1
.sym 40318 picorv32.irq_state[1]
.sym 40319 $abc$36039$n3062
.sym 40327 $abc$36039$n3675_1
.sym 40328 $abc$36039$n3069
.sym 40331 $abc$36039$n3147_1
.sym 40332 picorv32.cpu_state[3]
.sym 40333 picorv32.decoder_trigger
.sym 40336 $abc$36039$n3401_1
.sym 40337 picorv32.cpu_state[0]
.sym 40338 $abc$36039$n232
.sym 40341 $abc$36039$n5447_1
.sym 40342 $abc$36039$n2962
.sym 40344 $abc$36039$n2963
.sym 40346 $abc$36039$n3075
.sym 40348 picorv32.mem_do_prefetch
.sym 40351 picorv32.decoder_pseudo_trigger
.sym 40353 $abc$36039$n3080
.sym 40356 picorv32.cpu_state[1]
.sym 40359 picorv32.mem_do_prefetch
.sym 40361 $abc$36039$n2963
.sym 40365 $abc$36039$n3401_1
.sym 40366 picorv32.cpu_state[0]
.sym 40367 $abc$36039$n3147_1
.sym 40368 $abc$36039$n3069
.sym 40371 $abc$36039$n3069
.sym 40372 $abc$36039$n3675_1
.sym 40373 $abc$36039$n5447_1
.sym 40377 $abc$36039$n3147_1
.sym 40379 $abc$36039$n232
.sym 40383 picorv32.decoder_pseudo_trigger
.sym 40384 picorv32.decoder_trigger
.sym 40389 $abc$36039$n3401_1
.sym 40390 picorv32.cpu_state[3]
.sym 40391 picorv32.cpu_state[1]
.sym 40396 $abc$36039$n232
.sym 40397 $abc$36039$n2962
.sym 40405 $abc$36039$n3080
.sym 40406 clk12_$glb_clk
.sym 40407 $abc$36039$n3075
.sym 40413 $abc$36039$n114
.sym 40414 $abc$36039$n120
.sym 40421 $abc$36039$n9
.sym 40422 $abc$36039$n2920
.sym 40424 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 40425 basesoc_uart_eventmanager_storage[0]
.sym 40426 $abc$36039$n3203
.sym 40427 $PACKER_VCC_NET
.sym 40428 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 40430 $abc$36039$n3048
.sym 40433 basesoc_dat_w[5]
.sym 40434 picorv32.mem_do_prefetch
.sym 40435 $abc$36039$n2722
.sym 40443 $abc$36039$n3206_1
.sym 40449 $abc$36039$n4616
.sym 40451 $abc$36039$n3071
.sym 40475 $abc$36039$n3069
.sym 40507 $abc$36039$n3069
.sym 40508 $abc$36039$n4616
.sym 40513 $abc$36039$n4616
.sym 40528 $abc$36039$n3071
.sym 40529 clk12_$glb_clk
.sym 40530 $abc$36039$n232_$glb_sr
.sym 40532 $abc$36039$n98
.sym 40533 $abc$36039$n4955
.sym 40535 $abc$36039$n4959_1
.sym 40543 $abc$36039$n3207
.sym 40545 $abc$36039$n2882
.sym 40546 basesoc_timer0_eventmanager_pending_w
.sym 40547 $abc$36039$n3071
.sym 40548 $PACKER_VCC_NET
.sym 40550 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 40551 basesoc_dat_w[7]
.sym 40555 $abc$36039$n2883
.sym 40557 $abc$36039$n3378
.sym 40558 $abc$36039$n3295
.sym 40561 $abc$36039$n2883
.sym 40563 $abc$36039$n2724
.sym 40565 $abc$36039$n2883
.sym 40566 $abc$36039$n2963
.sym 40572 $abc$36039$n3203
.sym 40574 $abc$36039$n2724
.sym 40575 basesoc_dat_w[7]
.sym 40586 basesoc_we
.sym 40587 $abc$36039$n2883
.sym 40593 basesoc_dat_w[5]
.sym 40595 sys_rst
.sym 40625 basesoc_dat_w[7]
.sym 40642 basesoc_dat_w[5]
.sym 40647 basesoc_we
.sym 40648 $abc$36039$n3203
.sym 40649 sys_rst
.sym 40650 $abc$36039$n2883
.sym 40651 $abc$36039$n2724
.sym 40652 clk12_$glb_clk
.sym 40653 sys_rst_$glb_sr
.sym 40654 $abc$36039$n116
.sym 40655 $abc$36039$n4933_1
.sym 40656 $abc$36039$n4950_1
.sym 40657 $abc$36039$n4957_1
.sym 40658 $abc$36039$n4951_1
.sym 40659 $abc$36039$n4941_1
.sym 40660 $abc$36039$n4932_1
.sym 40661 $abc$36039$n4938_1
.sym 40666 $abc$36039$n4967
.sym 40670 $abc$36039$n2734
.sym 40671 basesoc_dat_w[4]
.sym 40674 basesoc_we
.sym 40675 $abc$36039$n2718
.sym 40679 basesoc_dat_w[1]
.sym 40681 $abc$36039$n4944_1
.sym 40682 basesoc_dat_w[3]
.sym 40683 $abc$36039$n3200
.sym 40685 $abc$36039$n2720
.sym 40686 $abc$36039$n3198
.sym 40688 $abc$36039$n5335_1
.sym 40689 $abc$36039$n2722
.sym 40695 $abc$36039$n3206_1
.sym 40696 basesoc_ctrl_bus_errors[10]
.sym 40697 basesoc_ctrl_storage[16]
.sym 40698 basesoc_ctrl_bus_errors[15]
.sym 40700 $abc$36039$n112
.sym 40702 basesoc_ctrl_storage[23]
.sym 40704 $abc$36039$n3292
.sym 40705 $abc$36039$n4975_1
.sym 40706 basesoc_ctrl_storage[31]
.sym 40707 $abc$36039$n3200
.sym 40708 $abc$36039$n3302
.sym 40709 basesoc_ctrl_bus_errors[0]
.sym 40710 $abc$36039$n3203
.sym 40711 $abc$36039$n3399
.sym 40713 $abc$36039$n2882
.sym 40715 $abc$36039$n4935_1
.sym 40717 $abc$36039$n3378
.sym 40718 basesoc_ctrl_storage[8]
.sym 40719 $abc$36039$n3400
.sym 40721 $abc$36039$n2883
.sym 40723 csrbankarray_csrbank2_dat0_w[6]
.sym 40724 $abc$36039$n4934
.sym 40725 $abc$36039$n4932_1
.sym 40726 $abc$36039$n4931
.sym 40728 $abc$36039$n3302
.sym 40729 basesoc_ctrl_bus_errors[0]
.sym 40730 $abc$36039$n4931
.sym 40731 $abc$36039$n2883
.sym 40735 $abc$36039$n3399
.sym 40736 $abc$36039$n3400
.sym 40740 $abc$36039$n3292
.sym 40741 basesoc_ctrl_bus_errors[15]
.sym 40742 $abc$36039$n3203
.sym 40743 basesoc_ctrl_storage[23]
.sym 40746 $abc$36039$n112
.sym 40747 $abc$36039$n3203
.sym 40748 basesoc_ctrl_bus_errors[10]
.sym 40749 $abc$36039$n3292
.sym 40752 basesoc_ctrl_storage[31]
.sym 40754 $abc$36039$n3206_1
.sym 40755 $abc$36039$n4975_1
.sym 40758 basesoc_ctrl_storage[8]
.sym 40759 $abc$36039$n3203
.sym 40760 $abc$36039$n3200
.sym 40761 basesoc_ctrl_storage[16]
.sym 40764 $abc$36039$n3378
.sym 40765 csrbankarray_csrbank2_dat0_w[6]
.sym 40766 $abc$36039$n2882
.sym 40770 $abc$36039$n4932_1
.sym 40771 $abc$36039$n4935_1
.sym 40773 $abc$36039$n4934
.sym 40775 clk12_$glb_clk
.sym 40776 sys_rst_$glb_sr
.sym 40777 $abc$36039$n3399
.sym 40778 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 40779 $abc$36039$n4973
.sym 40780 $abc$36039$n4953_1
.sym 40781 $abc$36039$n4935_1
.sym 40782 basesoc_bus_wishbone_dat_r[7]
.sym 40783 $abc$36039$n4937
.sym 40784 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 40785 $abc$36039$n3206_1
.sym 40786 $abc$36039$n3292
.sym 40789 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 40790 basesoc_ctrl_bus_errors[10]
.sym 40792 basesoc_ctrl_bus_errors[15]
.sym 40796 basesoc_ctrl_bus_errors[12]
.sym 40797 $abc$36039$n3292
.sym 40799 csrbankarray_csrbank2_dat0_w[5]
.sym 40800 $abc$36039$n3298
.sym 40801 basesoc_ctrl_storage[27]
.sym 40804 basesoc_ctrl_storage[8]
.sym 40807 $abc$36039$n7
.sym 40808 $abc$36039$n3295
.sym 40809 $abc$36039$n2718
.sym 40818 basesoc_ctrl_storage[26]
.sym 40819 basesoc_ctrl_reset_reset_r
.sym 40820 $abc$36039$n2718
.sym 40821 $abc$36039$n4945_1
.sym 40829 basesoc_dat_w[7]
.sym 40830 $abc$36039$n3206_1
.sym 40837 $abc$36039$n2883
.sym 40839 basesoc_dat_w[1]
.sym 40840 basesoc_we
.sym 40843 $abc$36039$n3200
.sym 40845 sys_rst
.sym 40848 basesoc_we
.sym 40851 basesoc_dat_w[7]
.sym 40857 basesoc_we
.sym 40858 $abc$36039$n3200
.sym 40859 $abc$36039$n2883
.sym 40860 sys_rst
.sym 40869 basesoc_ctrl_reset_reset_r
.sym 40875 sys_rst
.sym 40876 $abc$36039$n3206_1
.sym 40877 basesoc_we
.sym 40878 $abc$36039$n2883
.sym 40883 basesoc_dat_w[1]
.sym 40893 $abc$36039$n4945_1
.sym 40894 basesoc_ctrl_storage[26]
.sym 40895 $abc$36039$n3206_1
.sym 40897 $abc$36039$n2718
.sym 40898 clk12_$glb_clk
.sym 40899 sys_rst_$glb_sr
.sym 40901 $abc$36039$n7
.sym 40903 $abc$36039$n4939_1
.sym 40904 $abc$36039$n108
.sym 40905 $abc$36039$n4940
.sym 40906 $abc$36039$n104
.sym 40907 $abc$36039$n4977_1
.sym 40917 basesoc_ctrl_bus_errors[19]
.sym 40918 basesoc_ctrl_reset_reset_r
.sym 40919 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 40922 picorv32.latched_is_lu
.sym 40923 picorv32.mem_do_rdata
.sym 40925 $abc$36039$n3298
.sym 40933 basesoc_dat_w[5]
.sym 40942 basesoc_ctrl_reset_reset_r
.sym 40947 basesoc_dat_w[7]
.sym 40954 basesoc_dat_w[3]
.sym 40957 basesoc_dat_w[5]
.sym 40968 $abc$36039$n2720
.sym 40981 basesoc_dat_w[7]
.sym 40986 basesoc_dat_w[5]
.sym 40993 basesoc_dat_w[3]
.sym 41016 basesoc_ctrl_reset_reset_r
.sym 41020 $abc$36039$n2720
.sym 41021 clk12_$glb_clk
.sym 41022 sys_rst_$glb_sr
.sym 41024 $abc$36039$n118
.sym 41036 basesoc_ctrl_reset_reset_r
.sym 41037 $abc$36039$n3400
.sym 41038 csrbankarray_csrbank2_ctrl0_w[1]
.sym 41039 basesoc_ctrl_bus_errors[23]
.sym 41041 basesoc_ctrl_storage[13]
.sym 41043 basesoc_ctrl_bus_errors[17]
.sym 41044 $abc$36039$n2720
.sym 41046 sys_rst
.sym 41058 $abc$36039$n2724
.sym 41082 $abc$36039$n2724
.sym 41094 basesoc_dat_w[3]
.sym 41098 basesoc_dat_w[3]
.sym 41143 $abc$36039$n2724
.sym 41144 clk12_$glb_clk
.sym 41145 sys_rst_$glb_sr
.sym 41162 $abc$36039$n2724
.sym 41176 basesoc_dat_w[3]
.sym 41263 basesoc_bus_wishbone_dat_r[7]
.sym 41264 picorv32.mem_rdata_latched[24]
.sym 41267 picorv32.decoded_imm_uj[15]
.sym 41268 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 41269 picorv32.decoded_imm_uj[20]
.sym 41270 $abc$36039$n3079
.sym 41304 picorv32.mem_rdata_latched[12]
.sym 41340 picorv32.mem_rdata_latched[12]
.sym 41367 $abc$36039$n3046_$glb_ce
.sym 41368 clk12_$glb_clk
.sym 41375 spiflash_bus_dat_r[17]
.sym 41376 spiflash_bus_dat_r[19]
.sym 41378 spiflash_bus_dat_r[21]
.sym 41379 spiflash_bus_dat_r[18]
.sym 41381 spiflash_bus_dat_r[20]
.sym 41384 picorv32.decoded_imm[11]
.sym 41385 picorv32.mem_wordsize[1]
.sym 41420 array_muxed0[3]
.sym 41423 $abc$36039$n2984
.sym 41424 $abc$36039$n2984
.sym 41428 $abc$36039$n3443
.sym 41431 picorv32.decoded_imm_uj[12]
.sym 41435 $abc$36039$n3556
.sym 41460 picorv32.mem_rdata_latched[20]
.sym 41461 picorv32.mem_rdata_latched[13]
.sym 41522 picorv32.mem_rdata_latched[20]
.sym 41528 picorv32.mem_rdata_latched[13]
.sym 41531 clk12_$glb_clk
.sym 41533 $abc$36039$n3052_1
.sym 41534 spiflash_bus_dat_r[22]
.sym 41535 $abc$36039$n3061
.sym 41536 $abc$36039$n3056
.sym 41537 $abc$36039$n5462_1
.sym 41538 spiflash_bus_dat_r[23]
.sym 41539 $abc$36039$n3443
.sym 41540 $abc$36039$n3434
.sym 41546 array_muxed0[11]
.sym 41552 slave_sel_r[2]
.sym 41554 array_muxed0[1]
.sym 41556 array_muxed0[0]
.sym 41557 $abc$36039$n3035_1
.sym 41559 $abc$36039$n3431
.sym 41560 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 41561 spiflash_bus_dat_r[21]
.sym 41565 array_muxed0[4]
.sym 41566 $abc$36039$n3558
.sym 41567 picorv32.mem_rdata_latched[20]
.sym 41568 picorv32.mem_rdata_q[13]
.sym 41575 basesoc_picorv327[9]
.sym 41576 $abc$36039$n2954
.sym 41577 basesoc_picorv327[1]
.sym 41579 $abc$36039$n3871_1
.sym 41580 $abc$36039$n3450
.sym 41581 picorv32.mem_rdata_q[13]
.sym 41583 $abc$36039$n3447_1
.sym 41584 picorv32.mem_rdata_q[12]
.sym 41586 $abc$36039$n4567
.sym 41587 $abc$36039$n4588_1
.sym 41588 picorv32.mem_rdata_q[20]
.sym 41589 $abc$36039$n3854
.sym 41594 $abc$36039$n5462_1
.sym 41595 $abc$36039$n4588_1
.sym 41597 $abc$36039$n3558
.sym 41598 $abc$36039$n3031
.sym 41599 picorv32.mem_wordsize[0]
.sym 41601 $abc$36039$n3042
.sym 41602 picorv32.mem_wordsize[1]
.sym 41603 $abc$36039$n3845
.sym 41604 $abc$36039$n3022
.sym 41605 $abc$36039$n3434
.sym 41607 $abc$36039$n3845
.sym 41608 basesoc_picorv327[9]
.sym 41610 $abc$36039$n3871_1
.sym 41614 $abc$36039$n3434
.sym 41615 picorv32.mem_rdata_q[20]
.sym 41616 $abc$36039$n2954
.sym 41619 $abc$36039$n3450
.sym 41621 $abc$36039$n2954
.sym 41622 picorv32.mem_rdata_q[13]
.sym 41625 $abc$36039$n4588_1
.sym 41626 picorv32.mem_wordsize[0]
.sym 41627 picorv32.mem_wordsize[1]
.sym 41628 $abc$36039$n3854
.sym 41631 $abc$36039$n2954
.sym 41632 picorv32.mem_rdata_q[12]
.sym 41633 $abc$36039$n3447_1
.sym 41637 $abc$36039$n3031
.sym 41639 basesoc_picorv327[1]
.sym 41640 $abc$36039$n3854
.sym 41643 $abc$36039$n4588_1
.sym 41644 $abc$36039$n3558
.sym 41645 $abc$36039$n5462_1
.sym 41646 $abc$36039$n4567
.sym 41649 $abc$36039$n3022
.sym 41651 basesoc_picorv327[1]
.sym 41652 $abc$36039$n3450
.sym 41653 $abc$36039$n3042
.sym 41654 clk12_$glb_clk
.sym 41656 $abc$36039$n5466_1
.sym 41657 $abc$36039$n5458_1
.sym 41658 $abc$36039$n3424_1
.sym 41659 picorv32.mem_rdata_latched[19]
.sym 41660 $abc$36039$n3043
.sym 41661 $abc$36039$n3430_1
.sym 41662 $abc$36039$n5469_1
.sym 41663 picorv32.mem_rdata_q[19]
.sym 41664 picorv32.mem_rdata_latched[12]
.sym 41667 picorv32.decoded_imm_uj[21]
.sym 41668 basesoc_dat_w[3]
.sym 41669 $abc$36039$n2984
.sym 41670 $abc$36039$n2954
.sym 41671 picorv32.mem_wordsize[1]
.sym 41672 picorv32.mem_rdata_q[12]
.sym 41674 $abc$36039$n2998_1
.sym 41675 $abc$36039$n2993
.sym 41676 $abc$36039$n3010
.sym 41679 $abc$36039$n3371
.sym 41680 picorv32.mem_rdata_q[7]
.sym 41681 picorv32.mem_rdata_latched[13]
.sym 41682 array_muxed1[10]
.sym 41683 $abc$36039$n3430_1
.sym 41684 $abc$36039$n3031
.sym 41685 picorv32.mem_wordsize[0]
.sym 41686 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 41687 $abc$36039$n3035_1
.sym 41688 picorv32.instr_auipc
.sym 41690 $abc$36039$n3031
.sym 41691 picorv32.latched_is_lu
.sym 41697 $abc$36039$n2954
.sym 41698 picorv32.latched_is_lu
.sym 41699 $abc$36039$n3061
.sym 41700 $abc$36039$n3056
.sym 41701 $abc$36039$n3465_1
.sym 41707 picorv32.mem_rdata_latched[13]
.sym 41708 $abc$36039$n3047
.sym 41709 picorv32.mem_rdata_latched[12]
.sym 41710 picorv32.mem_rdata_latched[14]
.sym 41711 $abc$36039$n3443
.sym 41712 $abc$36039$n3434
.sym 41714 $abc$36039$n3447_1
.sym 41716 basesoc_picorv327[1]
.sym 41717 $abc$36039$n3035_1
.sym 41722 $abc$36039$n3557
.sym 41723 picorv32.mem_rdata_q[18]
.sym 41725 $abc$36039$n3456_1
.sym 41727 picorv32.mem_rdata_q[22]
.sym 41730 $abc$36039$n3465_1
.sym 41731 picorv32.mem_rdata_latched[12]
.sym 41732 picorv32.mem_rdata_latched[14]
.sym 41733 picorv32.mem_rdata_latched[13]
.sym 41736 basesoc_picorv327[1]
.sym 41737 $abc$36039$n3035_1
.sym 41738 $abc$36039$n3447_1
.sym 41743 picorv32.mem_rdata_q[22]
.sym 41744 $abc$36039$n2954
.sym 41745 $abc$36039$n3443
.sym 41748 $abc$36039$n3056
.sym 41750 picorv32.latched_is_lu
.sym 41751 $abc$36039$n3557
.sym 41754 $abc$36039$n2954
.sym 41755 picorv32.mem_rdata_q[18]
.sym 41757 $abc$36039$n3056
.sym 41761 $abc$36039$n3557
.sym 41762 picorv32.latched_is_lu
.sym 41763 $abc$36039$n3434
.sym 41766 $abc$36039$n3557
.sym 41767 picorv32.latched_is_lu
.sym 41768 $abc$36039$n3061
.sym 41774 $abc$36039$n3456_1
.sym 41775 $abc$36039$n3465_1
.sym 41776 $abc$36039$n3047
.sym 41777 clk12_$glb_clk
.sym 41778 $abc$36039$n232_$glb_sr
.sym 41779 $abc$36039$n5467_1
.sym 41780 picorv32.instr_jalr
.sym 41781 picorv32.instr_auipc
.sym 41782 $abc$36039$n3439_1
.sym 41783 $abc$36039$n3456_1
.sym 41784 picorv32.instr_lui
.sym 41785 picorv32.decoded_imm_uj[13]
.sym 41786 $abc$36039$n3468_1
.sym 41789 picorv32.decoded_imm_uj[24]
.sym 41791 $abc$36039$n3354
.sym 41792 $abc$36039$n3556
.sym 41793 array_muxed1[13]
.sym 41794 $abc$36039$n3014
.sym 41795 $abc$36039$n3001_1
.sym 41796 $abc$36039$n3026
.sym 41797 basesoc_picorv327[9]
.sym 41798 array_muxed1[4]
.sym 41800 $abc$36039$n5458_1
.sym 41801 $abc$36039$n2845
.sym 41803 slave_sel_r[0]
.sym 41805 picorv32.mem_rdata_latched[19]
.sym 41807 $abc$36039$n3043
.sym 41808 picorv32.decoded_imm_uj[13]
.sym 41810 array_muxed0[9]
.sym 41811 slave_sel_r[1]
.sym 41812 picorv32.decoded_imm_uj[1]
.sym 41814 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 41820 picorv32.is_sb_sh_sw
.sym 41821 slave_sel_r[0]
.sym 41822 $abc$36039$n3424_1
.sym 41823 $abc$36039$n3103_1
.sym 41824 $abc$36039$n3043
.sym 41825 $abc$36039$n3430_1
.sym 41826 $abc$36039$n2954
.sym 41827 $abc$36039$n2954
.sym 41828 picorv32.instr_jal
.sym 41829 picorv32.mem_rdata_q[20]
.sym 41830 $abc$36039$n2954
.sym 41831 picorv32.mem_rdata_q[24]
.sym 41832 picorv32.mem_rdata_q[16]
.sym 41833 spiflash_bus_dat_r[7]
.sym 41835 picorv32.instr_lui
.sym 41837 slave_sel_r[1]
.sym 41838 $abc$36039$n2845
.sym 41840 picorv32.mem_rdata_q[7]
.sym 41841 picorv32.decoded_imm_uj[0]
.sym 41842 $abc$36039$n3075_1
.sym 41843 $abc$36039$n3001_1
.sym 41844 $abc$36039$n3555_1
.sym 41845 basesoc_bus_wishbone_dat_r[7]
.sym 41846 $abc$36039$n2874
.sym 41848 picorv32.instr_auipc
.sym 41849 picorv32.mem_rdata_q[21]
.sym 41853 picorv32.mem_rdata_q[20]
.sym 41854 $abc$36039$n2874
.sym 41855 $abc$36039$n3075_1
.sym 41859 $abc$36039$n3555_1
.sym 41861 $abc$36039$n3001_1
.sym 41862 $abc$36039$n2845
.sym 41865 picorv32.instr_lui
.sym 41866 picorv32.instr_auipc
.sym 41867 picorv32.mem_rdata_q[20]
.sym 41868 $abc$36039$n3103_1
.sym 41871 slave_sel_r[0]
.sym 41872 spiflash_bus_dat_r[7]
.sym 41873 slave_sel_r[1]
.sym 41874 basesoc_bus_wishbone_dat_r[7]
.sym 41878 $abc$36039$n2954
.sym 41879 $abc$36039$n3043
.sym 41880 picorv32.mem_rdata_q[16]
.sym 41883 $abc$36039$n2954
.sym 41884 picorv32.mem_rdata_q[24]
.sym 41886 $abc$36039$n3424_1
.sym 41889 picorv32.mem_rdata_q[7]
.sym 41890 picorv32.decoded_imm_uj[0]
.sym 41891 picorv32.is_sb_sh_sw
.sym 41892 picorv32.instr_jal
.sym 41896 $abc$36039$n2954
.sym 41897 $abc$36039$n3430_1
.sym 41898 picorv32.mem_rdata_q[21]
.sym 41899 $abc$36039$n3048_$glb_ce
.sym 41900 clk12_$glb_clk
.sym 41902 picorv32.is_alu_reg_reg
.sym 41903 picorv32.decoded_imm_uj[19]
.sym 41904 $abc$36039$n2874
.sym 41905 $abc$36039$n3120
.sym 41906 picorv32.is_lb_lh_lw_lbu_lhu
.sym 41907 picorv32.decoded_rd[4]
.sym 41908 $abc$36039$n2873_1
.sym 41909 picorv32.mem_rdata_latched[11]
.sym 41911 picorv32.instr_lui
.sym 41912 picorv32.instr_lui
.sym 41913 picorv32.decoded_imm_uj[11]
.sym 41914 picorv32.is_sb_sh_sw
.sym 41915 picorv32.reg_out[25]
.sym 41916 picorv32.is_alu_reg_imm
.sym 41917 $abc$36039$n3103_1
.sym 41919 $abc$36039$n3558
.sym 41921 $abc$36039$n2954
.sym 41922 $abc$36039$n3022
.sym 41923 $abc$36039$n2954
.sym 41924 picorv32.instr_jal
.sym 41925 picorv32.instr_auipc
.sym 41926 picorv32.instr_auipc
.sym 41928 picorv32.decoded_imm[4]
.sym 41929 picorv32.decoded_imm_uj[12]
.sym 41931 picorv32.mem_rdata_latched[16]
.sym 41932 picorv32.instr_lui
.sym 41934 picorv32.decoded_imm_uj[13]
.sym 41935 picorv32.latched_is_lu
.sym 41936 basesoc_picorv327[11]
.sym 41937 picorv32.decoded_imm_uj[19]
.sym 41945 picorv32.decoded_imm_uj[1]
.sym 41946 picorv32.latched_is_lu
.sym 41947 picorv32.mem_rdata_latched[16]
.sym 41950 picorv32.mem_rdata_latched[21]
.sym 41951 $abc$36039$n2954
.sym 41953 picorv32.instr_auipc
.sym 41954 $abc$36039$n3439_1
.sym 41956 picorv32.instr_lui
.sym 41957 $abc$36039$n3035_1
.sym 41959 picorv32.mem_rdata_q[23]
.sym 41960 picorv32.mem_rdata_latched[23]
.sym 41961 $abc$36039$n2874
.sym 41962 $abc$36039$n3031
.sym 41963 $abc$36039$n3557
.sym 41966 picorv32.instr_jal
.sym 41967 picorv32.mem_rdata_q[21]
.sym 41969 picorv32.mem_rdata_q[18]
.sym 41974 $abc$36039$n3103_1
.sym 41977 $abc$36039$n3035_1
.sym 41978 $abc$36039$n3557
.sym 41979 picorv32.latched_is_lu
.sym 41982 $abc$36039$n2954
.sym 41983 $abc$36039$n3439_1
.sym 41985 picorv32.mem_rdata_q[23]
.sym 41991 picorv32.mem_rdata_latched[21]
.sym 41995 picorv32.mem_rdata_latched[16]
.sym 42000 $abc$36039$n2874
.sym 42001 picorv32.instr_jal
.sym 42002 picorv32.decoded_imm_uj[1]
.sym 42003 picorv32.mem_rdata_q[21]
.sym 42008 picorv32.mem_rdata_latched[23]
.sym 42012 $abc$36039$n3103_1
.sym 42013 picorv32.mem_rdata_q[18]
.sym 42014 picorv32.instr_lui
.sym 42015 picorv32.instr_auipc
.sym 42018 picorv32.latched_is_lu
.sym 42019 $abc$36039$n3557
.sym 42020 $abc$36039$n3031
.sym 42022 $abc$36039$n3046_$glb_ce
.sym 42023 clk12_$glb_clk
.sym 42025 $abc$36039$n3101
.sym 42026 $abc$36039$n3865_1
.sym 42027 $abc$36039$n3875_1
.sym 42028 array_muxed0[9]
.sym 42029 $abc$36039$n3144
.sym 42030 $abc$36039$n3105
.sym 42031 $abc$36039$n3736
.sym 42032 array_muxed0[4]
.sym 42035 picorv32.decoded_imm_uj[18]
.sym 42036 picorv32.irq_state[0]
.sym 42037 $abc$36039$n2954
.sym 42038 $abc$36039$n2873_1
.sym 42039 picorv32.decoded_imm_uj[3]
.sym 42040 basesoc_dat_w[7]
.sym 42041 picorv32.is_lui_auipc_jal
.sym 42042 picorv32.decoded_imm[1]
.sym 42043 $abc$36039$n3026
.sym 42044 basesoc_picorv327[0]
.sym 42045 picorv32.alu_out_q[1]
.sym 42046 array_muxed0[1]
.sym 42047 picorv32.mem_rdata_latched[31]
.sym 42048 $abc$36039$n186
.sym 42049 $abc$36039$n2874
.sym 42050 $abc$36039$n4193
.sym 42051 picorv32.decoded_imm_uj[23]
.sym 42052 $abc$36039$n3492
.sym 42054 picorv32.reg_next_pc[6]
.sym 42056 array_muxed0[4]
.sym 42057 $abc$36039$n2873_1
.sym 42058 $abc$36039$n3101
.sym 42059 picorv32.mem_rdata_q[31]
.sym 42060 picorv32.mem_rdata_q[13]
.sym 42068 picorv32.mem_rdata_latched[20]
.sym 42071 picorv32.mem_rdata_latched[18]
.sym 42073 picorv32.instr_jal
.sym 42075 picorv32.mem_rdata_latched[22]
.sym 42076 picorv32.mem_rdata_latched[31]
.sym 42079 $abc$36039$n3043
.sym 42084 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42089 $abc$36039$n3557
.sym 42092 picorv32.decoded_imm_uj[11]
.sym 42093 picorv32.mem_rdata_q[7]
.sym 42095 picorv32.latched_is_lu
.sym 42100 picorv32.mem_rdata_latched[31]
.sym 42107 picorv32.mem_rdata_latched[31]
.sym 42111 picorv32.mem_rdata_latched[20]
.sym 42119 picorv32.mem_rdata_latched[18]
.sym 42125 picorv32.mem_rdata_latched[22]
.sym 42129 picorv32.mem_rdata_latched[31]
.sym 42135 picorv32.mem_rdata_q[7]
.sym 42136 picorv32.instr_jal
.sym 42137 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42138 picorv32.decoded_imm_uj[11]
.sym 42142 $abc$36039$n3043
.sym 42143 $abc$36039$n3557
.sym 42144 picorv32.latched_is_lu
.sym 42145 $abc$36039$n3046_$glb_ce
.sym 42146 clk12_$glb_clk
.sym 42148 picorv32.decoded_imm[13]
.sym 42149 picorv32.decoded_imm[7]
.sym 42150 $abc$36039$n4647
.sym 42151 $abc$36039$n3877_1
.sym 42152 picorv32.decoded_imm[31]
.sym 42153 $abc$36039$n3891
.sym 42154 $abc$36039$n3867_1
.sym 42155 $abc$36039$n4190_1
.sym 42158 $abc$36039$n3804_1
.sym 42159 $abc$36039$n4873
.sym 42160 picorv32.decoded_imm_uj[21]
.sym 42161 picorv32.mem_rdata_latched[27]
.sym 42162 picorv32.mem_rdata_latched[31]
.sym 42163 $abc$36039$n3042
.sym 42165 array_muxed0[4]
.sym 42166 $abc$36039$n3103_1
.sym 42167 $abc$36039$n3101
.sym 42168 basesoc_dat_w[6]
.sym 42170 picorv32.reg_out[27]
.sym 42171 $abc$36039$n7131
.sym 42172 $abc$36039$n3713
.sym 42173 picorv32.reg_next_pc[11]
.sym 42174 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42175 picorv32.latched_stalu
.sym 42176 picorv32.latched_stalu
.sym 42177 picorv32.mem_wordsize[0]
.sym 42178 picorv32.reg_out[12]
.sym 42179 picorv32.mem_rdata_q[7]
.sym 42180 picorv32.mem_rdata_q[11]
.sym 42181 $abc$36039$n3713
.sym 42182 picorv32.decoded_imm[4]
.sym 42183 $abc$36039$n3714_1
.sym 42189 picorv32.mem_rdata_q[22]
.sym 42190 $abc$36039$n3122
.sym 42191 picorv32.alu_out_q[23]
.sym 42192 picorv32.decoded_imm_uj[18]
.sym 42193 $abc$36039$n3118
.sym 42194 picorv32.latched_stalu
.sym 42195 $abc$36039$n3098
.sym 42196 picorv32.instr_jal
.sym 42197 $abc$36039$n3101
.sym 42198 $abc$36039$n3713
.sym 42199 picorv32.mem_rdata_q[24]
.sym 42200 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42201 picorv32.decoded_imm_uj[2]
.sym 42202 picorv32.decoded_imm_uj[20]
.sym 42203 picorv32.decoded_imm_uj[4]
.sym 42204 picorv32.instr_jal
.sym 42206 picorv32.mem_rdata_q[11]
.sym 42209 $abc$36039$n2874
.sym 42211 $abc$36039$n3084
.sym 42213 picorv32.reg_out[9]
.sym 42214 picorv32.reg_out[23]
.sym 42215 picorv32.is_sb_sh_sw
.sym 42217 picorv32.reg_next_pc[9]
.sym 42219 picorv32.mem_rdata_q[31]
.sym 42222 $abc$36039$n3713
.sym 42223 picorv32.reg_next_pc[9]
.sym 42225 picorv32.reg_out[9]
.sym 42228 picorv32.mem_rdata_q[11]
.sym 42229 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42230 picorv32.is_sb_sh_sw
.sym 42231 $abc$36039$n3084
.sym 42234 $abc$36039$n3118
.sym 42235 picorv32.decoded_imm_uj[18]
.sym 42236 picorv32.instr_jal
.sym 42237 $abc$36039$n3101
.sym 42240 picorv32.latched_stalu
.sym 42241 picorv32.reg_out[23]
.sym 42243 picorv32.alu_out_q[23]
.sym 42246 picorv32.mem_rdata_q[22]
.sym 42247 picorv32.decoded_imm_uj[2]
.sym 42248 $abc$36039$n2874
.sym 42249 picorv32.instr_jal
.sym 42252 picorv32.is_sb_sh_sw
.sym 42253 $abc$36039$n3098
.sym 42254 picorv32.mem_rdata_q[31]
.sym 42255 $abc$36039$n2874
.sym 42258 picorv32.instr_jal
.sym 42259 picorv32.decoded_imm_uj[4]
.sym 42260 $abc$36039$n2874
.sym 42261 picorv32.mem_rdata_q[24]
.sym 42264 $abc$36039$n3101
.sym 42265 picorv32.decoded_imm_uj[20]
.sym 42266 $abc$36039$n3122
.sym 42267 picorv32.instr_jal
.sym 42268 $abc$36039$n3048_$glb_ce
.sym 42269 clk12_$glb_clk
.sym 42270 $abc$36039$n229_$glb_sr
.sym 42271 $abc$36039$n4193
.sym 42272 picorv32.reg_next_pc[7]
.sym 42273 picorv32.reg_next_pc[6]
.sym 42274 $abc$36039$n4650
.sym 42275 picorv32.reg_next_pc[9]
.sym 42276 picorv32.reg_next_pc[8]
.sym 42277 picorv32.reg_next_pc[5]
.sym 42278 $abc$36039$n3740_1
.sym 42279 basesoc_picorv327[8]
.sym 42280 basesoc_picorv327[19]
.sym 42281 basesoc_picorv327[19]
.sym 42282 basesoc_picorv327[8]
.sym 42283 picorv32.decoded_imm[3]
.sym 42284 $abc$36039$n3867_1
.sym 42285 picorv32.reg_next_pc[26]
.sym 42286 picorv32.decoded_imm_uj[10]
.sym 42287 $abc$36039$n7133
.sym 42289 $abc$36039$n4187_1
.sym 42290 picorv32.decoded_imm[13]
.sym 42291 picorv32.irq_state[0]
.sym 42292 picorv32.decoded_imm[7]
.sym 42293 picorv32.mem_rdata_latched[31]
.sym 42294 $abc$36039$n4244
.sym 42295 $abc$36039$n4647
.sym 42296 picorv32.reg_next_pc[12]
.sym 42297 picorv32.decoded_imm_uj[7]
.sym 42298 picorv32.reg_next_pc[8]
.sym 42299 picorv32.instr_waitirq
.sym 42300 picorv32.decoded_imm_uj[13]
.sym 42301 $abc$36039$n4656
.sym 42302 $abc$36039$n4677
.sym 42303 $abc$36039$n4791
.sym 42304 $abc$36039$n3730
.sym 42305 picorv32.decoded_imm_uj[1]
.sym 42306 picorv32.decoded_imm[20]
.sym 42314 picorv32.alu_out_q[12]
.sym 42316 picorv32.mem_rdata_latched[15]
.sym 42319 picorv32.mem_rdata_latched[31]
.sym 42320 picorv32.reg_next_pc[12]
.sym 42324 $abc$36039$n3760
.sym 42326 picorv32.alu_out_q[9]
.sym 42328 $abc$36039$n3748_1
.sym 42330 picorv32.mem_rdata_latched[24]
.sym 42331 picorv32.irq_state[0]
.sym 42332 $abc$36039$n3713
.sym 42335 picorv32.latched_stalu
.sym 42336 $abc$36039$n3748_1
.sym 42337 $abc$36039$n2878
.sym 42338 picorv32.reg_out[12]
.sym 42339 picorv32.reg_out[9]
.sym 42340 picorv32.reg_next_pc[9]
.sym 42343 $abc$36039$n3714_1
.sym 42345 picorv32.reg_out[9]
.sym 42346 picorv32.latched_stalu
.sym 42348 picorv32.alu_out_q[9]
.sym 42353 picorv32.mem_rdata_latched[31]
.sym 42357 picorv32.mem_rdata_latched[15]
.sym 42363 picorv32.irq_state[0]
.sym 42364 $abc$36039$n3748_1
.sym 42365 picorv32.reg_next_pc[9]
.sym 42366 $abc$36039$n2878
.sym 42370 picorv32.latched_stalu
.sym 42371 picorv32.alu_out_q[12]
.sym 42372 picorv32.reg_out[12]
.sym 42375 picorv32.reg_next_pc[12]
.sym 42376 $abc$36039$n3713
.sym 42377 $abc$36039$n3760
.sym 42378 $abc$36039$n3714_1
.sym 42383 picorv32.mem_rdata_latched[24]
.sym 42387 picorv32.reg_next_pc[9]
.sym 42388 $abc$36039$n3713
.sym 42389 $abc$36039$n3748_1
.sym 42390 $abc$36039$n3714_1
.sym 42391 $abc$36039$n3046_$glb_ce
.sym 42392 clk12_$glb_clk
.sym 42394 picorv32.reg_next_pc[11]
.sym 42395 $abc$36039$n3723
.sym 42396 $abc$36039$n3734_1
.sym 42397 $abc$36039$n3729
.sym 42398 $abc$36039$n3750
.sym 42399 $abc$36039$n3738_1
.sym 42400 $abc$36039$n3742
.sym 42401 $abc$36039$n3746
.sym 42404 basesoc_bus_wishbone_dat_r[7]
.sym 42405 $abc$36039$n3730
.sym 42406 picorv32.reg_out[27]
.sym 42407 picorv32.reg_out[18]
.sym 42408 $abc$36039$n4704
.sym 42409 picorv32.decoded_imm[17]
.sym 42412 picorv32.alu_out_q[8]
.sym 42413 $abc$36039$n3103_1
.sym 42414 picorv32.alu_out_q[9]
.sym 42415 picorv32.alu_out_q[11]
.sym 42416 picorv32.reg_next_pc[25]
.sym 42417 picorv32.reg_out[7]
.sym 42418 picorv32.decoded_imm_uj[19]
.sym 42419 $abc$36039$n4857
.sym 42420 picorv32.decoded_imm[4]
.sym 42421 picorv32.decoded_imm_uj[9]
.sym 42422 picorv32.decoded_imm_uj[12]
.sym 42423 $abc$36039$n4701
.sym 42424 $abc$36039$n3718_1
.sym 42425 $abc$36039$n4665
.sym 42426 picorv32.reg_next_pc[5]
.sym 42427 basesoc_picorv327[11]
.sym 42428 $abc$36039$n7136
.sym 42429 $abc$36039$n3723
.sym 42438 $abc$36039$n4650
.sym 42439 picorv32.decoded_imm_uj[5]
.sym 42440 picorv32.decoded_imm_uj[2]
.sym 42441 $abc$36039$n4638
.sym 42447 picorv32.decoded_imm_uj[3]
.sym 42449 picorv32.decoded_imm_uj[4]
.sym 42451 $abc$36039$n5645
.sym 42453 picorv32.decoded_imm_uj[8]
.sym 42455 $abc$36039$n4647
.sym 42456 $abc$36039$n4653
.sym 42457 picorv32.decoded_imm_uj[7]
.sym 42458 $abc$36039$n4644
.sym 42460 $abc$36039$n4635
.sym 42462 $abc$36039$n4641
.sym 42463 picorv32.decoded_imm_uj[6]
.sym 42465 picorv32.decoded_imm_uj[1]
.sym 42467 $auto$alumacc.cc:474:replace_alu$6002.C[2]
.sym 42469 picorv32.decoded_imm_uj[1]
.sym 42470 $abc$36039$n5645
.sym 42473 $auto$alumacc.cc:474:replace_alu$6002.C[3]
.sym 42475 $abc$36039$n4635
.sym 42476 picorv32.decoded_imm_uj[2]
.sym 42477 $auto$alumacc.cc:474:replace_alu$6002.C[2]
.sym 42479 $auto$alumacc.cc:474:replace_alu$6002.C[4]
.sym 42481 picorv32.decoded_imm_uj[3]
.sym 42482 $abc$36039$n4638
.sym 42483 $auto$alumacc.cc:474:replace_alu$6002.C[3]
.sym 42485 $auto$alumacc.cc:474:replace_alu$6002.C[5]
.sym 42487 $abc$36039$n4641
.sym 42488 picorv32.decoded_imm_uj[4]
.sym 42489 $auto$alumacc.cc:474:replace_alu$6002.C[4]
.sym 42491 $auto$alumacc.cc:474:replace_alu$6002.C[6]
.sym 42493 $abc$36039$n4644
.sym 42494 picorv32.decoded_imm_uj[5]
.sym 42495 $auto$alumacc.cc:474:replace_alu$6002.C[5]
.sym 42497 $auto$alumacc.cc:474:replace_alu$6002.C[7]
.sym 42499 $abc$36039$n4647
.sym 42500 picorv32.decoded_imm_uj[6]
.sym 42501 $auto$alumacc.cc:474:replace_alu$6002.C[6]
.sym 42503 $auto$alumacc.cc:474:replace_alu$6002.C[8]
.sym 42505 $abc$36039$n4650
.sym 42506 picorv32.decoded_imm_uj[7]
.sym 42507 $auto$alumacc.cc:474:replace_alu$6002.C[7]
.sym 42509 $auto$alumacc.cc:474:replace_alu$6002.C[9]
.sym 42511 picorv32.decoded_imm_uj[8]
.sym 42512 $abc$36039$n4653
.sym 42513 $auto$alumacc.cc:474:replace_alu$6002.C[8]
.sym 42517 picorv32.reg_next_pc[12]
.sym 42518 picorv32.reg_next_pc[13]
.sym 42519 $abc$36039$n3758
.sym 42520 picorv32.reg_next_pc[27]
.sym 42521 picorv32.reg_next_pc[20]
.sym 42522 picorv32.reg_next_pc[14]
.sym 42523 picorv32.reg_next_pc[19]
.sym 42524 picorv32.reg_next_pc[16]
.sym 42529 $abc$36039$n3012_1
.sym 42530 $abc$36039$n4203
.sym 42531 $abc$36039$n4206
.sym 42532 $abc$36039$n2945_1
.sym 42533 $abc$36039$n3719
.sym 42534 $abc$36039$n4656
.sym 42535 picorv32.decoded_imm[22]
.sym 42536 $abc$36039$n3614
.sym 42537 picorv32.decoded_imm[23]
.sym 42538 basesoc_picorv327[0]
.sym 42539 $abc$36039$n7149
.sym 42540 picorv32.decoded_imm[21]
.sym 42541 $abc$36039$n4683
.sym 42542 picorv32.reg_next_pc[20]
.sym 42543 $abc$36039$n4689
.sym 42544 $abc$36039$n3814_1
.sym 42545 $abc$36039$n3492
.sym 42546 $abc$36039$n4786
.sym 42547 $abc$36039$n4674
.sym 42548 $abc$36039$n4787
.sym 42549 $abc$36039$n4710
.sym 42550 $abc$36039$n3101
.sym 42551 picorv32.decoded_imm_uj[23]
.sym 42552 $abc$36039$n4789
.sym 42553 $auto$alumacc.cc:474:replace_alu$6002.C[9]
.sym 42558 picorv32.decoded_imm_uj[10]
.sym 42561 picorv32.decoded_imm_uj[16]
.sym 42562 $abc$36039$n4668
.sym 42563 picorv32.decoded_imm_uj[14]
.sym 42565 $abc$36039$n4674
.sym 42570 picorv32.decoded_imm_uj[13]
.sym 42571 $abc$36039$n4662
.sym 42573 $abc$36039$n4656
.sym 42574 picorv32.decoded_imm_uj[15]
.sym 42579 $abc$36039$n4659
.sym 42580 $abc$36039$n4671
.sym 42581 picorv32.decoded_imm_uj[9]
.sym 42582 picorv32.decoded_imm_uj[12]
.sym 42583 $abc$36039$n4677
.sym 42585 $abc$36039$n4665
.sym 42586 picorv32.decoded_imm_uj[11]
.sym 42590 $auto$alumacc.cc:474:replace_alu$6002.C[10]
.sym 42592 picorv32.decoded_imm_uj[9]
.sym 42593 $abc$36039$n4656
.sym 42594 $auto$alumacc.cc:474:replace_alu$6002.C[9]
.sym 42596 $auto$alumacc.cc:474:replace_alu$6002.C[11]
.sym 42598 picorv32.decoded_imm_uj[10]
.sym 42599 $abc$36039$n4659
.sym 42600 $auto$alumacc.cc:474:replace_alu$6002.C[10]
.sym 42602 $auto$alumacc.cc:474:replace_alu$6002.C[12]
.sym 42604 picorv32.decoded_imm_uj[11]
.sym 42605 $abc$36039$n4662
.sym 42606 $auto$alumacc.cc:474:replace_alu$6002.C[11]
.sym 42608 $auto$alumacc.cc:474:replace_alu$6002.C[13]
.sym 42610 $abc$36039$n4665
.sym 42611 picorv32.decoded_imm_uj[12]
.sym 42612 $auto$alumacc.cc:474:replace_alu$6002.C[12]
.sym 42614 $auto$alumacc.cc:474:replace_alu$6002.C[14]
.sym 42616 picorv32.decoded_imm_uj[13]
.sym 42617 $abc$36039$n4668
.sym 42618 $auto$alumacc.cc:474:replace_alu$6002.C[13]
.sym 42620 $auto$alumacc.cc:474:replace_alu$6002.C[15]
.sym 42622 $abc$36039$n4671
.sym 42623 picorv32.decoded_imm_uj[14]
.sym 42624 $auto$alumacc.cc:474:replace_alu$6002.C[14]
.sym 42626 $auto$alumacc.cc:474:replace_alu$6002.C[16]
.sym 42628 $abc$36039$n4674
.sym 42629 picorv32.decoded_imm_uj[15]
.sym 42630 $auto$alumacc.cc:474:replace_alu$6002.C[15]
.sym 42632 $auto$alumacc.cc:474:replace_alu$6002.C[17]
.sym 42634 $abc$36039$n4677
.sym 42635 picorv32.decoded_imm_uj[16]
.sym 42636 $auto$alumacc.cc:474:replace_alu$6002.C[16]
.sym 42640 $abc$36039$n3810_1
.sym 42641 $abc$36039$n3794
.sym 42642 $abc$36039$n3766
.sym 42643 $abc$36039$n3762
.sym 42644 $abc$36039$n3790
.sym 42645 $abc$36039$n3778
.sym 42646 $abc$36039$n3770
.sym 42647 $abc$36039$n3802_1
.sym 42648 $abc$36039$n6755
.sym 42649 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42650 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42651 $abc$36039$n3407
.sym 42652 $abc$36039$n2853
.sym 42653 picorv32.decoded_imm[18]
.sym 42655 $abc$36039$n7145
.sym 42656 $abc$36039$n7154
.sym 42657 $abc$36039$n3624
.sym 42658 picorv32.reg_next_pc[10]
.sym 42659 picorv32.reg_next_pc[12]
.sym 42660 picorv32.reg_next_pc[15]
.sym 42661 picorv32.decoded_imm[11]
.sym 42663 $abc$36039$n7152
.sym 42664 picorv32.reg_next_pc[17]
.sym 42665 $abc$36039$n4659
.sym 42666 $abc$36039$n3718_1
.sym 42667 picorv32.latched_stalu
.sym 42668 $abc$36039$n3713
.sym 42669 picorv32.mem_wordsize[0]
.sym 42670 $abc$36039$n3714_1
.sym 42671 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42672 $abc$36039$n4698
.sym 42673 $abc$36039$n4796
.sym 42674 picorv32.reg_next_pc[16]
.sym 42675 picorv32.cpu_state[2]
.sym 42676 $auto$alumacc.cc:474:replace_alu$6002.C[17]
.sym 42681 picorv32.decoded_imm_uj[22]
.sym 42683 $abc$36039$n4698
.sym 42686 $abc$36039$n4692
.sym 42690 picorv32.decoded_imm_uj[19]
.sym 42691 $abc$36039$n4695
.sym 42693 $abc$36039$n4701
.sym 42694 picorv32.decoded_imm_uj[17]
.sym 42698 picorv32.decoded_imm_uj[20]
.sym 42701 $abc$36039$n4683
.sym 42702 picorv32.decoded_imm_uj[18]
.sym 42703 $abc$36039$n4689
.sym 42704 $abc$36039$n4680
.sym 42705 $abc$36039$n4686
.sym 42706 picorv32.decoded_imm_uj[24]
.sym 42711 picorv32.decoded_imm_uj[23]
.sym 42712 picorv32.decoded_imm_uj[21]
.sym 42713 $auto$alumacc.cc:474:replace_alu$6002.C[18]
.sym 42715 $abc$36039$n4680
.sym 42716 picorv32.decoded_imm_uj[17]
.sym 42717 $auto$alumacc.cc:474:replace_alu$6002.C[17]
.sym 42719 $auto$alumacc.cc:474:replace_alu$6002.C[19]
.sym 42721 $abc$36039$n4683
.sym 42722 picorv32.decoded_imm_uj[18]
.sym 42723 $auto$alumacc.cc:474:replace_alu$6002.C[18]
.sym 42725 $auto$alumacc.cc:474:replace_alu$6002.C[20]
.sym 42727 $abc$36039$n4686
.sym 42728 picorv32.decoded_imm_uj[19]
.sym 42729 $auto$alumacc.cc:474:replace_alu$6002.C[19]
.sym 42731 $auto$alumacc.cc:474:replace_alu$6002.C[21]
.sym 42733 $abc$36039$n4689
.sym 42734 picorv32.decoded_imm_uj[20]
.sym 42735 $auto$alumacc.cc:474:replace_alu$6002.C[20]
.sym 42737 $auto$alumacc.cc:474:replace_alu$6002.C[22]
.sym 42739 $abc$36039$n4692
.sym 42740 picorv32.decoded_imm_uj[21]
.sym 42741 $auto$alumacc.cc:474:replace_alu$6002.C[21]
.sym 42743 $auto$alumacc.cc:474:replace_alu$6002.C[23]
.sym 42745 picorv32.decoded_imm_uj[22]
.sym 42746 $abc$36039$n4695
.sym 42747 $auto$alumacc.cc:474:replace_alu$6002.C[22]
.sym 42749 $auto$alumacc.cc:474:replace_alu$6002.C[24]
.sym 42751 picorv32.decoded_imm_uj[23]
.sym 42752 $abc$36039$n4698
.sym 42753 $auto$alumacc.cc:474:replace_alu$6002.C[23]
.sym 42755 $auto$alumacc.cc:474:replace_alu$6002.C[25]
.sym 42757 picorv32.decoded_imm_uj[24]
.sym 42758 $abc$36039$n4701
.sym 42759 $auto$alumacc.cc:474:replace_alu$6002.C[24]
.sym 42765 $abc$36039$n4786
.sym 42766 $abc$36039$n4787
.sym 42767 $abc$36039$n4788
.sym 42768 $abc$36039$n4789
.sym 42769 $abc$36039$n4790
.sym 42770 $abc$36039$n4791
.sym 42773 $abc$36039$n4870
.sym 42774 $abc$36039$n3079
.sym 42775 basesoc_picorv327[6]
.sym 42776 $abc$36039$n4852
.sym 42777 basesoc_picorv327[1]
.sym 42779 $abc$36039$n4695
.sym 42782 $abc$36039$n3652_1
.sym 42784 picorv32.decoded_imm[8]
.sym 42785 picorv32.decoded_imm_uj[22]
.sym 42786 picorv32.decoded_imm[9]
.sym 42787 picorv32.instr_waitirq
.sym 42788 $abc$36039$n4668
.sym 42789 $abc$36039$n4656
.sym 42790 $abc$36039$n4801
.sym 42791 $abc$36039$n3730
.sym 42792 $abc$36039$n4802
.sym 42793 picorv32.latched_stalu
.sym 42794 $abc$36039$n4791
.sym 42795 $abc$36039$n3407
.sym 42796 $abc$36039$n4686
.sym 42797 $abc$36039$n3822_1
.sym 42798 $abc$36039$n4677
.sym 42799 $auto$alumacc.cc:474:replace_alu$6002.C[25]
.sym 42804 $abc$36039$n4707
.sym 42805 picorv32.decoded_imm_uj[28]
.sym 42806 $abc$36039$n3065
.sym 42807 picorv32.decoded_imm_uj[26]
.sym 42808 $abc$36039$n4704
.sym 42810 picorv32.decoded_imm_uj[30]
.sym 42811 $abc$36039$n4719
.sym 42815 $abc$36039$n4713
.sym 42816 picorv32.decoded_imm_uj[31]
.sym 42821 $abc$36039$n4710
.sym 42822 picorv32.decoded_imm_uj[27]
.sym 42823 picorv32.decoded_imm_uj[29]
.sym 42825 picorv32.decoded_imm_uj[25]
.sym 42826 $abc$36039$n4722
.sym 42827 picorv32.latched_stalu
.sym 42829 $abc$36039$n4716
.sym 42831 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42833 picorv32.cpu_state[3]
.sym 42836 $auto$alumacc.cc:474:replace_alu$6002.C[26]
.sym 42838 picorv32.decoded_imm_uj[25]
.sym 42839 $abc$36039$n4704
.sym 42840 $auto$alumacc.cc:474:replace_alu$6002.C[25]
.sym 42842 $auto$alumacc.cc:474:replace_alu$6002.C[27]
.sym 42844 $abc$36039$n4707
.sym 42845 picorv32.decoded_imm_uj[26]
.sym 42846 $auto$alumacc.cc:474:replace_alu$6002.C[26]
.sym 42848 $auto$alumacc.cc:474:replace_alu$6002.C[28]
.sym 42850 $abc$36039$n4710
.sym 42851 picorv32.decoded_imm_uj[27]
.sym 42852 $auto$alumacc.cc:474:replace_alu$6002.C[27]
.sym 42854 $auto$alumacc.cc:474:replace_alu$6002.C[29]
.sym 42856 $abc$36039$n4713
.sym 42857 picorv32.decoded_imm_uj[28]
.sym 42858 $auto$alumacc.cc:474:replace_alu$6002.C[28]
.sym 42860 $auto$alumacc.cc:474:replace_alu$6002.C[30]
.sym 42862 picorv32.decoded_imm_uj[29]
.sym 42863 $abc$36039$n4716
.sym 42864 $auto$alumacc.cc:474:replace_alu$6002.C[29]
.sym 42866 $auto$alumacc.cc:474:replace_alu$6002.C[31]
.sym 42868 picorv32.decoded_imm_uj[30]
.sym 42869 $abc$36039$n4719
.sym 42870 $auto$alumacc.cc:474:replace_alu$6002.C[30]
.sym 42873 $abc$36039$n4722
.sym 42874 picorv32.decoded_imm_uj[31]
.sym 42876 $auto$alumacc.cc:474:replace_alu$6002.C[31]
.sym 42879 picorv32.latched_stalu
.sym 42880 picorv32.cpu_state[3]
.sym 42882 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42883 $abc$36039$n3065
.sym 42884 clk12_$glb_clk
.sym 42885 $abc$36039$n232_$glb_sr
.sym 42886 $abc$36039$n4792
.sym 42887 $abc$36039$n4793
.sym 42888 $abc$36039$n4794
.sym 42889 $abc$36039$n4795
.sym 42890 $abc$36039$n4796
.sym 42891 $abc$36039$n4797
.sym 42892 $abc$36039$n4798
.sym 42893 $abc$36039$n4799
.sym 42895 picorv32.decoded_imm[11]
.sym 42897 picorv32.mem_wordsize[1]
.sym 42898 basesoc_picorv328[15]
.sym 42899 $abc$36039$n3975
.sym 42900 basesoc_picorv323[5]
.sym 42901 $abc$36039$n3128
.sym 42902 basesoc_picorv328[12]
.sym 42903 $abc$36039$n4713
.sym 42904 picorv32.decoded_imm[15]
.sym 42905 $abc$36039$n3407
.sym 42906 basesoc_picorv328[10]
.sym 42907 $abc$36039$n3103_1
.sym 42908 picorv32.reg_pc[6]
.sym 42909 picorv32.decoded_imm_uj[28]
.sym 42910 $abc$36039$n4806
.sym 42911 picorv32.decoded_imm_uj[25]
.sym 42912 $abc$36039$n3776
.sym 42913 $abc$36039$n2963
.sym 42914 picorv32.reg_next_pc[21]
.sym 42915 $abc$36039$n4716
.sym 42916 $abc$36039$n4701
.sym 42917 $abc$36039$n4872
.sym 42918 $abc$36039$n4665
.sym 42919 basesoc_picorv327[11]
.sym 42920 $abc$36039$n3718_1
.sym 42921 $abc$36039$n3723
.sym 42927 $abc$36039$n4859
.sym 42928 $abc$36039$n3723
.sym 42932 picorv32.cpu_state[5]
.sym 42933 picorv32.reg_next_pc[23]
.sym 42935 $abc$36039$n4867
.sym 42936 $abc$36039$n4680
.sym 42937 $abc$36039$n3798
.sym 42938 $abc$36039$n3776
.sym 42940 $abc$36039$n4692
.sym 42941 $abc$36039$n2945_1
.sym 42942 $abc$36039$n3782_1
.sym 42943 basesoc_picorv327[6]
.sym 42944 $abc$36039$n4355
.sym 42945 $abc$36039$n3804_1
.sym 42946 picorv32.reg_next_pc[16]
.sym 42947 picorv32.instr_jal
.sym 42949 $abc$36039$n3713
.sym 42950 $abc$36039$n4799
.sym 42951 $abc$36039$n3719
.sym 42952 $abc$36039$n3718_1
.sym 42953 $abc$36039$n3714_1
.sym 42954 $abc$36039$n3407
.sym 42955 $abc$36039$n3730
.sym 42957 $abc$36039$n3713
.sym 42958 $abc$36039$n4807
.sym 42960 $abc$36039$n4680
.sym 42961 $abc$36039$n3723
.sym 42962 $abc$36039$n3782_1
.sym 42966 $abc$36039$n2945_1
.sym 42967 picorv32.instr_jal
.sym 42968 $abc$36039$n3719
.sym 42972 basesoc_picorv327[6]
.sym 42973 $abc$36039$n4355
.sym 42974 $abc$36039$n3407
.sym 42975 picorv32.cpu_state[5]
.sym 42978 picorv32.reg_next_pc[16]
.sym 42979 $abc$36039$n3713
.sym 42980 $abc$36039$n3714_1
.sym 42981 $abc$36039$n3776
.sym 42984 $abc$36039$n3804_1
.sym 42985 $abc$36039$n3713
.sym 42986 picorv32.reg_next_pc[23]
.sym 42987 $abc$36039$n3714_1
.sym 42990 $abc$36039$n4867
.sym 42991 $abc$36039$n3718_1
.sym 42992 $abc$36039$n3730
.sym 42993 $abc$36039$n4807
.sym 42996 $abc$36039$n4692
.sym 42997 $abc$36039$n3723
.sym 42999 $abc$36039$n3798
.sym 43002 $abc$36039$n3730
.sym 43003 $abc$36039$n4859
.sym 43004 $abc$36039$n4799
.sym 43005 $abc$36039$n3718_1
.sym 43006 $abc$36039$n3062_$glb_ce
.sym 43007 clk12_$glb_clk
.sym 43008 $abc$36039$n232_$glb_sr
.sym 43009 $abc$36039$n4800
.sym 43010 $abc$36039$n4801
.sym 43011 $abc$36039$n4802
.sym 43012 $abc$36039$n4803
.sym 43013 $abc$36039$n4804
.sym 43014 $abc$36039$n4805
.sym 43015 $abc$36039$n4806
.sym 43016 $abc$36039$n4807
.sym 43021 picorv32.decoded_imm[12]
.sym 43022 $abc$36039$n4680
.sym 43023 basesoc_picorv328[20]
.sym 43024 $abc$36039$n4671
.sym 43025 basesoc_picorv328[19]
.sym 43026 $abc$36039$n7144
.sym 43027 $abc$36039$n4212
.sym 43028 $abc$36039$n4770
.sym 43029 picorv32.alu_out_q[3]
.sym 43030 $abc$36039$n7147
.sym 43031 $abc$36039$n4698
.sym 43032 $abc$36039$n5011
.sym 43033 $abc$36039$n4707
.sym 43034 $abc$36039$n3927_1
.sym 43035 $abc$36039$n2878
.sym 43036 $abc$36039$n4689
.sym 43037 $abc$36039$n3492
.sym 43038 picorv32.mem_rdata_q[27]
.sym 43039 picorv32.decoded_imm_uj[27]
.sym 43040 $abc$36039$n3814_1
.sym 43041 $abc$36039$n3730
.sym 43042 $abc$36039$n4722
.sym 43043 $abc$36039$n3101
.sym 43044 picorv32.reg_pc[3]
.sym 43051 $abc$36039$n4865
.sym 43054 $abc$36039$n4869
.sym 43055 $abc$36039$n4863
.sym 43058 $abc$36039$n4871
.sym 43059 $abc$36039$n3718_1
.sym 43060 $abc$36039$n4868
.sym 43061 $abc$36039$n3806_1
.sym 43062 $abc$36039$n4698
.sym 43066 $abc$36039$n4808
.sym 43067 $abc$36039$n4809
.sym 43068 $abc$36039$n4870
.sym 43069 $abc$36039$n4811
.sym 43070 $abc$36039$n3730
.sym 43071 $abc$36039$n4805
.sym 43074 $abc$36039$n4873
.sym 43076 $abc$36039$n4810
.sym 43077 $abc$36039$n4803
.sym 43078 $abc$36039$n3730
.sym 43079 $abc$36039$n4813
.sym 43081 $abc$36039$n3723
.sym 43083 $abc$36039$n3718_1
.sym 43084 $abc$36039$n4868
.sym 43085 $abc$36039$n4808
.sym 43086 $abc$36039$n3730
.sym 43089 $abc$36039$n3730
.sym 43090 $abc$36039$n4813
.sym 43091 $abc$36039$n4873
.sym 43092 $abc$36039$n3718_1
.sym 43095 $abc$36039$n4803
.sym 43096 $abc$36039$n3730
.sym 43097 $abc$36039$n3718_1
.sym 43098 $abc$36039$n4863
.sym 43101 $abc$36039$n4865
.sym 43102 $abc$36039$n3718_1
.sym 43103 $abc$36039$n4805
.sym 43104 $abc$36039$n3730
.sym 43107 $abc$36039$n3718_1
.sym 43108 $abc$36039$n4871
.sym 43109 $abc$36039$n3730
.sym 43110 $abc$36039$n4811
.sym 43113 $abc$36039$n3730
.sym 43114 $abc$36039$n4869
.sym 43115 $abc$36039$n4809
.sym 43116 $abc$36039$n3718_1
.sym 43119 $abc$36039$n3723
.sym 43120 $abc$36039$n4698
.sym 43121 $abc$36039$n3806_1
.sym 43125 $abc$36039$n4810
.sym 43126 $abc$36039$n4870
.sym 43127 $abc$36039$n3730
.sym 43128 $abc$36039$n3718_1
.sym 43129 $abc$36039$n3062_$glb_ce
.sym 43130 clk12_$glb_clk
.sym 43131 $abc$36039$n232_$glb_sr
.sym 43132 $abc$36039$n4808
.sym 43133 $abc$36039$n4809
.sym 43134 $abc$36039$n4810
.sym 43135 $abc$36039$n4811
.sym 43136 $abc$36039$n4812
.sym 43137 $abc$36039$n4813
.sym 43138 basesoc_picorv327[9]
.sym 43139 $abc$36039$n4221
.sym 43143 picorv32.is_slli_srli_srai
.sym 43144 $abc$36039$n4692
.sym 43145 picorv32.decoded_imm[26]
.sym 43147 picorv32.decoded_imm[28]
.sym 43148 array_muxed0[11]
.sym 43149 $abc$36039$n4695
.sym 43150 $abc$36039$n5450
.sym 43151 picorv32.reg_out[16]
.sym 43152 $abc$36039$n5452
.sym 43154 $abc$36039$n3640_1
.sym 43155 $PACKER_VCC_NET
.sym 43156 picorv32.mem_wordsize[0]
.sym 43157 $abc$36039$n4353
.sym 43158 $abc$36039$n4659
.sym 43159 $abc$36039$n4354
.sym 43160 $abc$36039$n3986_1
.sym 43161 $abc$36039$n3407
.sym 43162 picorv32.reg_pc[30]
.sym 43163 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 43164 $abc$36039$n5011
.sym 43165 picorv32.decoded_imm[2]
.sym 43166 picorv32.reg_pc[10]
.sym 43167 picorv32.cpu_state[2]
.sym 43174 $abc$36039$n3838_1
.sym 43176 $abc$36039$n4659
.sym 43177 $abc$36039$n3830_1
.sym 43178 $abc$36039$n4695
.sym 43181 $abc$36039$n3818_1
.sym 43185 $abc$36039$n4716
.sym 43186 $abc$36039$n4812
.sym 43187 $abc$36039$n4872
.sym 43189 $abc$36039$n5011
.sym 43190 $abc$36039$n4719
.sym 43191 $abc$36039$n3723
.sym 43192 $abc$36039$n3718_1
.sym 43193 $abc$36039$n4707
.sym 43195 $abc$36039$n2878
.sym 43196 $abc$36039$n5480
.sym 43197 $abc$36039$n3834_1
.sym 43200 $abc$36039$n3730
.sym 43202 $abc$36039$n4722
.sym 43203 $abc$36039$n3804_1
.sym 43206 $abc$36039$n4812
.sym 43207 $abc$36039$n4872
.sym 43208 $abc$36039$n3730
.sym 43209 $abc$36039$n3718_1
.sym 43214 $abc$36039$n4659
.sym 43219 $abc$36039$n4695
.sym 43224 $abc$36039$n3804_1
.sym 43225 $abc$36039$n2878
.sym 43226 $abc$36039$n5480
.sym 43227 $abc$36039$n5011
.sym 43230 $abc$36039$n3830_1
.sym 43231 $abc$36039$n4716
.sym 43232 $abc$36039$n3723
.sym 43236 $abc$36039$n3818_1
.sym 43237 $abc$36039$n4707
.sym 43239 $abc$36039$n3723
.sym 43242 $abc$36039$n3723
.sym 43243 $abc$36039$n4719
.sym 43245 $abc$36039$n3834_1
.sym 43249 $abc$36039$n3723
.sym 43250 $abc$36039$n3838_1
.sym 43251 $abc$36039$n4722
.sym 43252 $abc$36039$n3062_$glb_ce
.sym 43253 clk12_$glb_clk
.sym 43254 $abc$36039$n232_$glb_sr
.sym 43255 picorv32.reg_pc[12]
.sym 43256 picorv32.reg_pc[30]
.sym 43257 picorv32.reg_pc[21]
.sym 43258 $abc$36039$n3142
.sym 43259 picorv32.reg_pc[31]
.sym 43260 picorv32.reg_pc[3]
.sym 43261 $abc$36039$n3140
.sym 43262 picorv32.reg_pc[25]
.sym 43267 picorv32.cpuregs_rs1[29]
.sym 43268 basesoc_picorv327[9]
.sym 43269 picorv32.reg_next_pc[26]
.sym 43270 $abc$36039$n3668
.sym 43271 picorv32.reg_pc[10]
.sym 43273 picorv32.reg_pc[22]
.sym 43274 $abc$36039$n4695
.sym 43275 $abc$36039$n5468
.sym 43277 picorv32.reg_next_pc[29]
.sym 43279 picorv32.decoded_imm[29]
.sym 43280 $abc$36039$n4361
.sym 43281 picorv32.decoded_imm[30]
.sym 43282 picorv32.mem_rdata_q[9]
.sym 43283 $abc$36039$n3730
.sym 43284 picorv32.instr_waitirq
.sym 43285 picorv32.decoded_imm[27]
.sym 43286 basesoc_picorv327[12]
.sym 43287 $abc$36039$n3407
.sym 43288 basesoc_picorv327[8]
.sym 43289 $abc$36039$n4221
.sym 43290 picorv32.reg_pc[30]
.sym 43296 picorv32.instr_auipc
.sym 43297 picorv32.instr_jal
.sym 43298 picorv32.mem_rdata_q[9]
.sym 43300 picorv32.decoded_imm_uj[30]
.sym 43305 picorv32.is_sb_sh_sw
.sym 43306 picorv32.mem_rdata_q[25]
.sym 43307 $abc$36039$n3103_1
.sym 43308 picorv32.mem_rdata_q[27]
.sym 43309 picorv32.decoded_imm_uj[25]
.sym 43311 picorv32.decoded_imm_uj[27]
.sym 43312 $abc$36039$n3136_1
.sym 43313 picorv32.instr_lui
.sym 43314 picorv32.decoded_imm_uj[29]
.sym 43315 $abc$36039$n3101
.sym 43317 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 43318 $abc$36039$n3140
.sym 43319 $abc$36039$n3079
.sym 43321 $abc$36039$n3132
.sym 43322 picorv32.reg_pc[21]
.sym 43323 $abc$36039$n3142
.sym 43325 $abc$36039$n3941_1
.sym 43327 picorv32.cpu_state[2]
.sym 43329 picorv32.instr_auipc
.sym 43330 picorv32.mem_rdata_q[27]
.sym 43331 $abc$36039$n3103_1
.sym 43332 picorv32.instr_lui
.sym 43335 picorv32.instr_lui
.sym 43336 picorv32.instr_auipc
.sym 43337 picorv32.mem_rdata_q[25]
.sym 43338 $abc$36039$n3103_1
.sym 43341 picorv32.is_sb_sh_sw
.sym 43342 $abc$36039$n3079
.sym 43343 picorv32.mem_rdata_q[9]
.sym 43344 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 43347 $abc$36039$n3101
.sym 43348 picorv32.decoded_imm_uj[25]
.sym 43349 picorv32.instr_jal
.sym 43350 $abc$36039$n3132
.sym 43353 picorv32.decoded_imm_uj[29]
.sym 43354 picorv32.instr_jal
.sym 43355 $abc$36039$n3140
.sym 43356 $abc$36039$n3101
.sym 43359 picorv32.instr_jal
.sym 43360 $abc$36039$n3142
.sym 43361 $abc$36039$n3101
.sym 43362 picorv32.decoded_imm_uj[30]
.sym 43365 picorv32.cpu_state[2]
.sym 43366 picorv32.reg_pc[21]
.sym 43367 $abc$36039$n3941_1
.sym 43371 $abc$36039$n3101
.sym 43372 picorv32.decoded_imm_uj[27]
.sym 43373 picorv32.instr_jal
.sym 43374 $abc$36039$n3136_1
.sym 43375 $abc$36039$n3048_$glb_ce
.sym 43376 clk12_$glb_clk
.sym 43377 $abc$36039$n229_$glb_sr
.sym 43378 basesoc_picorv327[4]
.sym 43379 $abc$36039$n4080_1
.sym 43380 basesoc_picorv327[23]
.sym 43381 $abc$36039$n3950_1
.sym 43382 $abc$36039$n3951_1
.sym 43383 $abc$36039$n4081
.sym 43384 basesoc_picorv327[2]
.sym 43385 $abc$36039$n3935_1
.sym 43390 $abc$36039$n4354
.sym 43391 picorv32.is_sb_sh_sw
.sym 43393 $abc$36039$n3128
.sym 43394 picorv32.mem_rdata_q[25]
.sym 43395 picorv32.mem_rdata_q[29]
.sym 43396 picorv32.decoded_imm_uj[30]
.sym 43397 $abc$36039$n4692
.sym 43398 picorv32.decoded_imm[25]
.sym 43399 $abc$36039$n4259
.sym 43400 basesoc_picorv328[26]
.sym 43401 picorv32.reg_pc[18]
.sym 43403 basesoc_picorv327[11]
.sym 43404 $abc$36039$n3128
.sym 43405 picorv32.is_lb_lh_lw_lbu_lhu
.sym 43406 $abc$36039$n4369
.sym 43407 basesoc_picorv327[2]
.sym 43408 picorv32.reg_pc[3]
.sym 43409 picorv32.decoded_imm[30]
.sym 43410 $abc$36039$n4665
.sym 43411 $abc$36039$n3941_1
.sym 43412 $abc$36039$n2963
.sym 43413 $abc$36039$n2969_1
.sym 43419 $abc$36039$n3978
.sym 43422 picorv32.cpu_state[5]
.sym 43423 $abc$36039$n3407
.sym 43424 $abc$36039$n3994
.sym 43425 $abc$36039$n3940
.sym 43426 $abc$36039$n4083
.sym 43427 $abc$36039$n4359
.sym 43428 $abc$36039$n3941_1
.sym 43429 basesoc_picorv327[8]
.sym 43430 $abc$36039$n3996
.sym 43431 picorv32.is_lui_auipc_jal
.sym 43433 $abc$36039$n4351
.sym 43434 $abc$36039$n3400
.sym 43435 $abc$36039$n3400
.sym 43437 picorv32.cpu_state[2]
.sym 43439 $abc$36039$n3979_1
.sym 43440 $abc$36039$n3927_1
.sym 43441 picorv32.cpuregs_rs1[23]
.sym 43443 picorv32.reg_pc[2]
.sym 43446 basesoc_picorv327[10]
.sym 43447 $abc$36039$n3992
.sym 43448 $abc$36039$n3993
.sym 43449 $abc$36039$n3937
.sym 43450 $abc$36039$n4357
.sym 43452 $abc$36039$n4357
.sym 43453 picorv32.cpu_state[5]
.sym 43454 $abc$36039$n3407
.sym 43455 basesoc_picorv327[8]
.sym 43458 $abc$36039$n3937
.sym 43459 $abc$36039$n3940
.sym 43460 $abc$36039$n4351
.sym 43461 $abc$36039$n3400
.sym 43464 $abc$36039$n3979_1
.sym 43465 basesoc_picorv327[8]
.sym 43466 $abc$36039$n3978
.sym 43467 $abc$36039$n3927_1
.sym 43470 $abc$36039$n3927_1
.sym 43471 basesoc_picorv327[10]
.sym 43472 $abc$36039$n3992
.sym 43473 $abc$36039$n3993
.sym 43476 $abc$36039$n3407
.sym 43477 picorv32.cpu_state[5]
.sym 43478 basesoc_picorv327[10]
.sym 43479 $abc$36039$n4359
.sym 43482 $abc$36039$n3994
.sym 43483 $abc$36039$n3996
.sym 43484 $abc$36039$n4359
.sym 43485 $abc$36039$n3400
.sym 43488 picorv32.cpu_state[2]
.sym 43489 picorv32.reg_pc[2]
.sym 43490 $abc$36039$n3941_1
.sym 43494 $abc$36039$n4083
.sym 43495 picorv32.cpu_state[2]
.sym 43496 picorv32.is_lui_auipc_jal
.sym 43497 picorv32.cpuregs_rs1[23]
.sym 43498 $abc$36039$n3110_$glb_ce
.sym 43499 clk12_$glb_clk
.sym 43501 picorv32.reg_pc[2]
.sym 43502 $abc$36039$n4084_1
.sym 43503 $abc$36039$n4009
.sym 43504 $abc$36039$n4006
.sym 43505 $abc$36039$n4004
.sym 43506 $abc$36039$n4121_1
.sym 43507 $abc$36039$n3943
.sym 43508 $abc$36039$n3957_1
.sym 43509 $abc$36039$n2768
.sym 43511 $abc$36039$n7
.sym 43512 picorv32.irq_state[0]
.sym 43513 picorv32.reg_pc[26]
.sym 43515 basesoc_picorv327[18]
.sym 43516 basesoc_uart_phy_storage[28]
.sym 43517 basesoc_picorv327[31]
.sym 43518 $abc$36039$n5011
.sym 43519 basesoc_picorv327[8]
.sym 43520 $abc$36039$n3955
.sym 43521 basesoc_picorv327[10]
.sym 43522 $abc$36039$n3927_1
.sym 43523 $abc$36039$n2974
.sym 43524 basesoc_picorv327[23]
.sym 43525 $abc$36039$n3730
.sym 43526 $abc$36039$n3927_1
.sym 43528 basesoc_picorv327[27]
.sym 43529 $abc$36039$n3492
.sym 43530 picorv32.mem_rdata_q[27]
.sym 43532 $abc$36039$n3927_1
.sym 43533 basesoc_picorv327[2]
.sym 43535 picorv32.irq_state[1]
.sym 43542 picorv32.mem_do_prefetch
.sym 43544 basesoc_picorv327[24]
.sym 43545 $abc$36039$n3999
.sym 43547 $abc$36039$n4088_1
.sym 43548 basesoc_picorv327[11]
.sym 43550 $abc$36039$n4092_1
.sym 43551 $abc$36039$n4373
.sym 43552 basesoc_picorv327[24]
.sym 43553 $abc$36039$n4360
.sym 43554 $abc$36039$n3407
.sym 43555 $abc$36039$n2963
.sym 43556 picorv32.cpu_state[5]
.sym 43558 $abc$36039$n4087
.sym 43559 $abc$36039$n4000
.sym 43561 $abc$36039$n3400
.sym 43564 $abc$36039$n4001
.sym 43565 picorv32.mem_do_wdata
.sym 43567 $abc$36039$n4084_1
.sym 43568 $abc$36039$n3926_1
.sym 43569 $abc$36039$n4089_1
.sym 43570 $abc$36039$n4004
.sym 43572 $abc$36039$n2974
.sym 43573 $abc$36039$n3927_1
.sym 43575 basesoc_picorv327[24]
.sym 43576 $abc$36039$n3407
.sym 43577 $abc$36039$n4373
.sym 43578 picorv32.cpu_state[5]
.sym 43581 $abc$36039$n4004
.sym 43582 $abc$36039$n4360
.sym 43583 $abc$36039$n3400
.sym 43584 $abc$36039$n4001
.sym 43587 $abc$36039$n3927_1
.sym 43588 $abc$36039$n4088_1
.sym 43589 $abc$36039$n4087
.sym 43590 basesoc_picorv327[24]
.sym 43593 $abc$36039$n3407
.sym 43594 $abc$36039$n4360
.sym 43595 picorv32.cpu_state[5]
.sym 43596 basesoc_picorv327[11]
.sym 43599 $abc$36039$n2963
.sym 43601 picorv32.mem_do_prefetch
.sym 43602 picorv32.mem_do_wdata
.sym 43605 $abc$36039$n4092_1
.sym 43606 $abc$36039$n4089_1
.sym 43607 $abc$36039$n3400
.sym 43608 $abc$36039$n4373
.sym 43611 basesoc_picorv327[11]
.sym 43612 $abc$36039$n4000
.sym 43613 $abc$36039$n3927_1
.sym 43614 $abc$36039$n3999
.sym 43617 $abc$36039$n3926_1
.sym 43618 $abc$36039$n4084_1
.sym 43619 $abc$36039$n2974
.sym 43620 basesoc_picorv327[24]
.sym 43621 $abc$36039$n3110_$glb_ce
.sym 43622 clk12_$glb_clk
.sym 43624 $abc$36039$n4060
.sym 43625 $abc$36039$n4026
.sym 43626 $abc$36039$n3920
.sym 43627 basesoc_picorv327[20]
.sym 43628 basesoc_picorv327[15]
.sym 43629 $abc$36039$n4059
.sym 43630 $abc$36039$n4027
.sym 43631 $abc$36039$n4112_1
.sym 43636 $abc$36039$n4092_1
.sym 43638 $PACKER_VCC_NET
.sym 43641 basesoc_picorv327[13]
.sym 43642 basesoc_picorv327[24]
.sym 43643 basesoc_picorv327[14]
.sym 43644 $PACKER_VCC_NET
.sym 43645 $abc$36039$n3927_1
.sym 43646 picorv32.mem_do_prefetch
.sym 43647 $abc$36039$n2954
.sym 43648 picorv32.reg_pc[27]
.sym 43649 $abc$36039$n2900_1
.sym 43650 picorv32.reg_pc[30]
.sym 43651 picorv32.instr_sb
.sym 43652 $abc$36039$n4354
.sym 43653 $abc$36039$n3407
.sym 43654 picorv32.cpu_state[2]
.sym 43655 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 43656 $abc$36039$n5011
.sym 43659 picorv32.mem_wordsize[0]
.sym 43665 $abc$36039$n2974
.sym 43666 $abc$36039$n4111
.sym 43667 $abc$36039$n4376
.sym 43669 picorv32.cpu_state[5]
.sym 43671 $abc$36039$n4380
.sym 43672 basesoc_picorv327[27]
.sym 43673 $abc$36039$n4110
.sym 43674 picorv32.reg_pc[27]
.sym 43675 basesoc_picorv327[31]
.sym 43676 picorv32.reg_pc[30]
.sym 43677 $abc$36039$n3407
.sym 43679 $abc$36039$n232
.sym 43680 $abc$36039$n2953_1
.sym 43681 $abc$36039$n3941_1
.sym 43682 picorv32.cpuregs_rs1[27]
.sym 43683 picorv32.is_lui_auipc_jal
.sym 43687 $abc$36039$n3400
.sym 43688 $abc$36039$n3927_1
.sym 43690 picorv32.cpu_state[2]
.sym 43691 $abc$36039$n4108
.sym 43693 picorv32.cpu_state[2]
.sym 43695 $abc$36039$n4109_1
.sym 43696 $abc$36039$n4112_1
.sym 43698 $abc$36039$n3941_1
.sym 43699 $abc$36039$n4111
.sym 43700 picorv32.reg_pc[27]
.sym 43701 picorv32.cpu_state[2]
.sym 43704 basesoc_picorv327[27]
.sym 43705 $abc$36039$n4376
.sym 43706 $abc$36039$n3927_1
.sym 43707 $abc$36039$n3400
.sym 43710 $abc$36039$n4376
.sym 43711 $abc$36039$n3407
.sym 43712 picorv32.cpu_state[5]
.sym 43713 basesoc_picorv327[27]
.sym 43716 basesoc_picorv327[31]
.sym 43717 $abc$36039$n4380
.sym 43718 $abc$36039$n3407
.sym 43719 picorv32.cpu_state[5]
.sym 43722 $abc$36039$n3941_1
.sym 43724 picorv32.reg_pc[30]
.sym 43725 picorv32.cpu_state[2]
.sym 43729 $abc$36039$n2953_1
.sym 43730 $abc$36039$n232
.sym 43734 picorv32.cpu_state[2]
.sym 43735 picorv32.cpuregs_rs1[27]
.sym 43736 picorv32.is_lui_auipc_jal
.sym 43737 $abc$36039$n4110
.sym 43740 $abc$36039$n4108
.sym 43741 $abc$36039$n2974
.sym 43742 $abc$36039$n4109_1
.sym 43743 $abc$36039$n4112_1
.sym 43744 $abc$36039$n3110_$glb_ce
.sym 43745 clk12_$glb_clk
.sym 43747 $abc$36039$n3484_1
.sym 43748 $abc$36039$n3919
.sym 43749 $abc$36039$n3485_1
.sym 43750 picorv32.instr_lb
.sym 43751 picorv32.instr_srai
.sym 43752 picorv32.instr_sh
.sym 43753 $abc$36039$n3486_1
.sym 43754 $abc$36039$n3491
.sym 43756 $abc$36039$n11
.sym 43757 $abc$36039$n11
.sym 43759 basesoc_picorv327[30]
.sym 43761 $abc$36039$n2963
.sym 43762 basesoc_picorv327[20]
.sym 43763 $abc$36039$n232
.sym 43764 $abc$36039$n2844
.sym 43765 basesoc_uart_phy_storage[27]
.sym 43766 $abc$36039$n4364
.sym 43768 $abc$36039$n3378
.sym 43769 $abc$36039$n2969_1
.sym 43770 basesoc_ctrl_reset_reset_r
.sym 43774 sys_rst
.sym 43775 $abc$36039$n2900_1
.sym 43776 picorv32.instr_waitirq
.sym 43777 picorv32.instr_waitirq
.sym 43779 $abc$36039$n3730
.sym 43780 $abc$36039$n3128
.sym 43781 $abc$36039$n3402
.sym 43782 picorv32.instr_lbu
.sym 43788 $abc$36039$n3402
.sym 43789 picorv32.instr_jal
.sym 43790 picorv32.decoder_trigger
.sym 43791 $abc$36039$n4135
.sym 43792 picorv32.instr_waitirq
.sym 43793 $abc$36039$n3400
.sym 43794 $abc$36039$n5450_1
.sym 43796 $abc$36039$n3407
.sym 43797 $abc$36039$n2961
.sym 43798 picorv32.mem_rdata_q[25]
.sym 43799 $abc$36039$n4380
.sym 43800 picorv32.mem_wordsize[1]
.sym 43801 $abc$36039$n2959
.sym 43805 $abc$36039$n2954
.sym 43807 picorv32.cpu_state[5]
.sym 43809 $abc$36039$n5451_1
.sym 43810 $abc$36039$n3917
.sym 43812 picorv32.mem_do_rinst
.sym 43813 $abc$36039$n3919
.sym 43814 basesoc_picorv327[31]
.sym 43815 picorv32.mem_wordsize[0]
.sym 43816 $abc$36039$n3916_1
.sym 43817 picorv32.instr_sh
.sym 43818 $abc$36039$n3915
.sym 43819 $abc$36039$n3491
.sym 43821 picorv32.decoder_trigger
.sym 43822 picorv32.instr_jal
.sym 43823 picorv32.instr_waitirq
.sym 43829 picorv32.mem_rdata_q[25]
.sym 43830 $abc$36039$n3491
.sym 43833 $abc$36039$n5450_1
.sym 43834 $abc$36039$n4135
.sym 43836 $abc$36039$n5451_1
.sym 43839 $abc$36039$n3916_1
.sym 43840 picorv32.mem_wordsize[0]
.sym 43841 $abc$36039$n3915
.sym 43842 $abc$36039$n3917
.sym 43845 $abc$36039$n3919
.sym 43847 $abc$36039$n3917
.sym 43848 picorv32.mem_wordsize[1]
.sym 43851 $abc$36039$n3400
.sym 43852 $abc$36039$n3402
.sym 43853 basesoc_picorv327[31]
.sym 43854 $abc$36039$n4380
.sym 43857 picorv32.instr_sh
.sym 43858 picorv32.cpu_state[5]
.sym 43859 picorv32.mem_wordsize[0]
.sym 43860 $abc$36039$n3407
.sym 43863 $abc$36039$n2954
.sym 43864 $abc$36039$n2959
.sym 43865 picorv32.mem_do_rinst
.sym 43866 $abc$36039$n2961
.sym 43867 $abc$36039$n3110_$glb_ce
.sym 43868 clk12_$glb_clk
.sym 43870 $abc$36039$n2900_1
.sym 43871 $abc$36039$n711
.sym 43872 $abc$36039$n2892
.sym 43873 $abc$36039$n3481_1
.sym 43874 $abc$36039$n3916_1
.sym 43875 $abc$36039$n128
.sym 43876 $abc$36039$n2891_1
.sym 43877 $abc$36039$n126
.sym 43878 picorv32.mem_wordsize[1]
.sym 43880 basesoc_bus_wishbone_dat_r[7]
.sym 43882 $abc$36039$n3243
.sym 43884 $abc$36039$n3926_1
.sym 43886 basesoc_dat_w[3]
.sym 43887 basesoc_dat_w[1]
.sym 43888 picorv32.is_sb_sh_sw
.sym 43889 basesoc_uart_phy_storage[27]
.sym 43890 picorv32.mem_rdata_q[29]
.sym 43891 $abc$36039$n3243
.sym 43892 picorv32.mem_wordsize[1]
.sym 43893 picorv32.mem_rdata_q[25]
.sym 43894 $abc$36039$n3485_1
.sym 43895 basesoc_picorv327[31]
.sym 43896 picorv32.decoder_trigger
.sym 43897 picorv32.is_alu_reg_reg
.sym 43902 $abc$36039$n3486_1
.sym 43903 $abc$36039$n2900_1
.sym 43904 $abc$36039$n3128
.sym 43905 picorv32.is_lb_lh_lw_lbu_lhu
.sym 43914 picorv32.decoder_trigger
.sym 43920 $abc$36039$n3
.sym 43922 $abc$36039$n2946
.sym 43926 $abc$36039$n3062
.sym 43928 basesoc_ctrl_reset_reset_r
.sym 43929 $abc$36039$n2752
.sym 43934 sys_rst
.sym 43935 picorv32.instr_jal
.sym 43936 picorv32.instr_waitirq
.sym 43937 picorv32.do_waitirq
.sym 43939 picorv32.cpu_state[3]
.sym 43950 basesoc_ctrl_reset_reset_r
.sym 43952 sys_rst
.sym 43956 $abc$36039$n3062
.sym 43959 picorv32.cpu_state[3]
.sym 43962 picorv32.do_waitirq
.sym 43964 picorv32.decoder_trigger
.sym 43965 picorv32.instr_waitirq
.sym 43970 $abc$36039$n3
.sym 43975 $abc$36039$n2946
.sym 43976 picorv32.decoder_trigger
.sym 43986 picorv32.instr_jal
.sym 43987 $abc$36039$n2946
.sym 43988 picorv32.decoder_trigger
.sym 43990 $abc$36039$n2752
.sym 43991 clk12_$glb_clk
.sym 43993 picorv32.instr_lh
.sym 43994 picorv32.instr_slli
.sym 43995 picorv32.instr_lhu
.sym 43996 picorv32.instr_sw
.sym 43997 picorv32.instr_srli
.sym 43998 picorv32.instr_lbu
.sym 43999 picorv32.instr_lw
.sym 44000 picorv32.instr_sb
.sym 44005 $abc$36039$n2888
.sym 44006 picorv32.instr_bltu
.sym 44007 picorv32.irq_state[0]
.sym 44009 picorv32.instr_bgeu
.sym 44010 $abc$36039$n126
.sym 44011 $abc$36039$n5011
.sym 44012 $abc$36039$n2900_1
.sym 44015 $abc$36039$n3400
.sym 44017 picorv32.is_slli_srli_srai
.sym 44023 $abc$36039$n3062
.sym 44026 picorv32.instr_lh
.sym 44036 picorv32.cpu_state[0]
.sym 44037 $abc$36039$n3481_1
.sym 44041 $abc$36039$n3689
.sym 44044 picorv32.do_waitirq
.sym 44047 $abc$36039$n3690
.sym 44049 $abc$36039$n232
.sym 44055 $abc$36039$n3676_1
.sym 44056 picorv32.decoder_trigger
.sym 44057 picorv32.is_alu_reg_reg
.sym 44059 picorv32.is_alu_reg_imm
.sym 44065 picorv32.irq_state[0]
.sym 44068 picorv32.is_alu_reg_reg
.sym 44070 $abc$36039$n3481_1
.sym 44073 $abc$36039$n3689
.sym 44074 $abc$36039$n3690
.sym 44075 $abc$36039$n3676_1
.sym 44076 picorv32.cpu_state[0]
.sym 44092 $abc$36039$n3481_1
.sym 44093 picorv32.is_alu_reg_imm
.sym 44098 picorv32.decoder_trigger
.sym 44099 picorv32.do_waitirq
.sym 44100 picorv32.irq_state[0]
.sym 44110 $abc$36039$n232
.sym 44112 picorv32.cpu_state[0]
.sym 44113 $abc$36039$n3048_$glb_ce
.sym 44114 clk12_$glb_clk
.sym 44116 $abc$36039$n136
.sym 44118 $abc$36039$n134
.sym 44122 $abc$36039$n138
.sym 44128 basesoc_uart_phy_storage[18]
.sym 44129 basesoc_dat_w[2]
.sym 44131 basesoc_bus_wishbone_dat_r[1]
.sym 44136 basesoc_dat_w[5]
.sym 44141 picorv32.is_alu_reg_reg
.sym 44142 $abc$36039$n118
.sym 44145 $abc$36039$n3407
.sym 44150 picorv32.instr_sb
.sym 44158 basesoc_ctrl_reset_reset_r
.sym 44159 $abc$36039$n2831
.sym 44162 $abc$36039$n3917
.sym 44163 basesoc_dat_w[1]
.sym 44169 $abc$36039$n3407
.sym 44173 picorv32.cpu_state[5]
.sym 44191 $abc$36039$n3407
.sym 44192 picorv32.cpu_state[5]
.sym 44202 basesoc_dat_w[1]
.sym 44220 $abc$36039$n3917
.sym 44223 picorv32.cpu_state[5]
.sym 44234 basesoc_ctrl_reset_reset_r
.sym 44236 $abc$36039$n2831
.sym 44237 clk12_$glb_clk
.sym 44238 sys_rst_$glb_sr
.sym 44243 $abc$36039$n4958
.sym 44244 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 44251 basesoc_adr[2]
.sym 44252 $abc$36039$n138
.sym 44253 $abc$36039$n2831
.sym 44254 $abc$36039$n2883
.sym 44255 $abc$36039$n3959
.sym 44257 basesoc_uart_eventmanager_storage[1]
.sym 44260 $abc$36039$n2883
.sym 44261 $abc$36039$n3295
.sym 44263 picorv32.instr_jalr
.sym 44266 $abc$36039$n3298
.sym 44269 $abc$36039$n7
.sym 44298 $abc$36039$n2722
.sym 44302 $abc$36039$n11
.sym 44306 $abc$36039$n7
.sym 44343 $abc$36039$n7
.sym 44351 $abc$36039$n11
.sym 44359 $abc$36039$n2722
.sym 44360 clk12_$glb_clk
.sym 44362 $abc$36039$n3216_1
.sym 44363 $abc$36039$n4963_1
.sym 44364 $abc$36039$n4970
.sym 44365 $abc$36039$n3215
.sym 44366 $abc$36039$n4967
.sym 44367 $abc$36039$n2734
.sym 44368 basesoc_ctrl_bus_errors[1]
.sym 44369 $abc$36039$n4956_1
.sym 44374 $abc$36039$n2882
.sym 44377 $abc$36039$n5335_1
.sym 44379 $abc$36039$n3064
.sym 44380 $abc$36039$n3200
.sym 44382 basesoc_dat_w[1]
.sym 44384 $abc$36039$n2914
.sym 44385 $abc$36039$n3198
.sym 44388 $abc$36039$n3295
.sym 44390 $abc$36039$n3203
.sym 44391 $abc$36039$n3302
.sym 44392 basesoc_ctrl_storage[24]
.sym 44393 $abc$36039$n2724
.sym 44394 $abc$36039$n3295
.sym 44395 $abc$36039$n3295
.sym 44396 $abc$36039$n3203
.sym 44397 $abc$36039$n3302
.sym 44405 $abc$36039$n2718
.sym 44406 $abc$36039$n4957_1
.sym 44408 $abc$36039$n114
.sym 44411 $abc$36039$n7
.sym 44414 $abc$36039$n118
.sym 44418 $abc$36039$n3206_1
.sym 44420 $abc$36039$n98
.sym 44423 $abc$36039$n3198
.sym 44424 $abc$36039$n3203
.sym 44434 $abc$36039$n4956_1
.sym 44442 $abc$36039$n7
.sym 44448 $abc$36039$n3198
.sym 44449 $abc$36039$n4957_1
.sym 44450 $abc$36039$n4956_1
.sym 44451 $abc$36039$n98
.sym 44460 $abc$36039$n3206_1
.sym 44461 $abc$36039$n3203
.sym 44462 $abc$36039$n118
.sym 44463 $abc$36039$n114
.sym 44482 $abc$36039$n2718
.sym 44483 clk12_$glb_clk
.sym 44485 $abc$36039$n3218
.sym 44486 $abc$36039$n4969_1
.sym 44487 $abc$36039$n4949
.sym 44488 basesoc_ctrl_bus_errors[0]
.sym 44489 $abc$36039$n4968_1
.sym 44490 $abc$36039$n3217
.sym 44491 $abc$36039$n3214
.sym 44492 $abc$36039$n4952
.sym 44497 $abc$36039$n7
.sym 44503 basesoc_ctrl_bus_errors[6]
.sym 44505 $abc$36039$n3295
.sym 44507 picorv32.irq_state[1]
.sym 44508 $abc$36039$n2718
.sym 44511 $abc$36039$n2738
.sym 44512 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 44513 $abc$36039$n3200
.sym 44514 picorv32.is_lbu_lhu_lw
.sym 44515 basesoc_ctrl_storage[22]
.sym 44516 $abc$36039$n13
.sym 44517 $abc$36039$n108
.sym 44518 picorv32.instr_lh
.sym 44519 picorv32.mem_do_prefetch
.sym 44520 basesoc_ctrl_bus_errors[24]
.sym 44526 basesoc_ctrl_bus_errors[8]
.sym 44528 $abc$36039$n108
.sym 44529 $abc$36039$n3292
.sym 44530 $abc$36039$n4951_1
.sym 44532 basesoc_ctrl_bus_errors[1]
.sym 44534 basesoc_ctrl_bus_errors[12]
.sym 44536 basesoc_ctrl_bus_errors[9]
.sym 44537 $abc$36039$n3206_1
.sym 44538 $abc$36039$n3298
.sym 44540 $abc$36039$n13
.sym 44542 $abc$36039$n116
.sym 44543 $abc$36039$n4933_1
.sym 44544 basesoc_ctrl_bus_errors[24]
.sym 44546 basesoc_ctrl_storage[19]
.sym 44547 basesoc_ctrl_storage[17]
.sym 44548 basesoc_ctrl_bus_errors[11]
.sym 44551 $abc$36039$n3200
.sym 44552 basesoc_ctrl_storage[24]
.sym 44553 $abc$36039$n2724
.sym 44554 basesoc_ctrl_storage[27]
.sym 44556 $abc$36039$n3203
.sym 44557 $abc$36039$n3302
.sym 44562 $abc$36039$n13
.sym 44565 basesoc_ctrl_storage[24]
.sym 44566 basesoc_ctrl_bus_errors[24]
.sym 44567 $abc$36039$n3298
.sym 44568 $abc$36039$n3206_1
.sym 44571 $abc$36039$n4951_1
.sym 44572 basesoc_ctrl_storage[27]
.sym 44573 $abc$36039$n3206_1
.sym 44577 basesoc_ctrl_bus_errors[12]
.sym 44578 $abc$36039$n108
.sym 44579 $abc$36039$n3292
.sym 44580 $abc$36039$n3200
.sym 44583 basesoc_ctrl_bus_errors[11]
.sym 44584 $abc$36039$n3203
.sym 44585 basesoc_ctrl_storage[19]
.sym 44586 $abc$36039$n3292
.sym 44589 $abc$36039$n3292
.sym 44590 $abc$36039$n116
.sym 44591 basesoc_ctrl_bus_errors[9]
.sym 44592 $abc$36039$n3206_1
.sym 44596 $abc$36039$n4933_1
.sym 44597 basesoc_ctrl_bus_errors[8]
.sym 44598 $abc$36039$n3292
.sym 44601 basesoc_ctrl_storage[17]
.sym 44602 $abc$36039$n3302
.sym 44603 $abc$36039$n3203
.sym 44604 basesoc_ctrl_bus_errors[1]
.sym 44605 $abc$36039$n2724
.sym 44606 clk12_$glb_clk
.sym 44608 picorv32.latched_is_lu
.sym 44609 $abc$36039$n4976
.sym 44610 $abc$36039$n3210
.sym 44611 picorv32.latched_is_lh
.sym 44612 $abc$36039$n3212
.sym 44613 $abc$36039$n3211_1
.sym 44614 $abc$36039$n3213
.sym 44615 $abc$36039$n2738
.sym 44620 $abc$36039$n3298
.sym 44621 sys_rst
.sym 44622 basesoc_ctrl_bus_errors[9]
.sym 44623 basesoc_ctrl_bus_errors[0]
.sym 44626 $PACKER_VCC_NET
.sym 44627 $abc$36039$n3206_1
.sym 44630 basesoc_ctrl_bus_errors[8]
.sym 44631 $abc$36039$n4949
.sym 44634 $abc$36039$n118
.sym 44636 $abc$36039$n110
.sym 44639 $abc$36039$n2738
.sym 44640 basesoc_ctrl_bus_errors[7]
.sym 44642 basesoc_dat_w[4]
.sym 44649 basesoc_ctrl_bus_errors[16]
.sym 44650 $abc$36039$n2883
.sym 44651 $abc$36039$n2963
.sym 44652 basesoc_ctrl_storage[0]
.sym 44653 $abc$36039$n3198
.sym 44654 $abc$36039$n4940
.sym 44655 $abc$36039$n5335_1
.sym 44656 $abc$36039$n4938_1
.sym 44657 basesoc_ctrl_storage[7]
.sym 44659 $abc$36039$n3295
.sym 44660 $abc$36039$n4939_1
.sym 44661 picorv32.mem_do_rdata
.sym 44662 $abc$36039$n4941_1
.sym 44663 basesoc_ctrl_bus_errors[19]
.sym 44664 $abc$36039$n4977_1
.sym 44665 $abc$36039$n3295
.sym 44666 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 44667 $abc$36039$n4973
.sym 44668 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 44671 $abc$36039$n4937
.sym 44672 basesoc_ctrl_storage[1]
.sym 44673 $abc$36039$n3200
.sym 44674 $abc$36039$n4976
.sym 44676 basesoc_ctrl_storage[11]
.sym 44677 $abc$36039$n4974_1
.sym 44679 picorv32.mem_do_prefetch
.sym 44682 $abc$36039$n2963
.sym 44683 picorv32.mem_do_rdata
.sym 44685 picorv32.mem_do_prefetch
.sym 44688 basesoc_ctrl_storage[7]
.sym 44689 $abc$36039$n4973
.sym 44690 $abc$36039$n2883
.sym 44691 $abc$36039$n3198
.sym 44694 $abc$36039$n4976
.sym 44696 $abc$36039$n4977_1
.sym 44697 $abc$36039$n4974_1
.sym 44700 $abc$36039$n3200
.sym 44701 $abc$36039$n3295
.sym 44702 basesoc_ctrl_bus_errors[19]
.sym 44703 basesoc_ctrl_storage[11]
.sym 44706 basesoc_ctrl_bus_errors[16]
.sym 44707 $abc$36039$n3295
.sym 44708 $abc$36039$n3198
.sym 44709 basesoc_ctrl_storage[0]
.sym 44712 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 44714 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 44715 $abc$36039$n5335_1
.sym 44718 $abc$36039$n4939_1
.sym 44719 $abc$36039$n4940
.sym 44720 $abc$36039$n4941_1
.sym 44721 $abc$36039$n4938_1
.sym 44724 $abc$36039$n2883
.sym 44725 $abc$36039$n4937
.sym 44726 basesoc_ctrl_storage[1]
.sym 44727 $abc$36039$n3198
.sym 44729 clk12_$glb_clk
.sym 44730 sys_rst_$glb_sr
.sym 44731 $abc$36039$n110
.sym 44732 $abc$36039$n3220
.sym 44733 $abc$36039$n3219
.sym 44734 $abc$36039$n13
.sym 44735 $abc$36039$n3059
.sym 44736 $abc$36039$n106
.sym 44737 $abc$36039$n4943
.sym 44738 $abc$36039$n4946
.sym 44745 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 44748 $abc$36039$n2738
.sym 44753 basesoc_ctrl_bus_errors[16]
.sym 44757 $abc$36039$n3298
.sym 44765 $abc$36039$n7
.sym 44773 $abc$36039$n7
.sym 44774 $abc$36039$n2720
.sym 44775 $abc$36039$n3295
.sym 44776 sys_rst
.sym 44778 $abc$36039$n104
.sym 44781 basesoc_ctrl_storage[15]
.sym 44782 basesoc_ctrl_bus_errors[25]
.sym 44783 basesoc_ctrl_bus_errors[17]
.sym 44784 $abc$36039$n3200
.sym 44787 basesoc_ctrl_bus_errors[23]
.sym 44788 $abc$36039$n3298
.sym 44791 $abc$36039$n13
.sym 44802 basesoc_dat_w[4]
.sym 44811 basesoc_dat_w[4]
.sym 44812 sys_rst
.sym 44823 basesoc_ctrl_bus_errors[25]
.sym 44826 $abc$36039$n3298
.sym 44830 $abc$36039$n7
.sym 44835 $abc$36039$n3200
.sym 44836 $abc$36039$n104
.sym 44837 $abc$36039$n3295
.sym 44838 basesoc_ctrl_bus_errors[17]
.sym 44842 $abc$36039$n13
.sym 44847 $abc$36039$n3200
.sym 44848 basesoc_ctrl_bus_errors[23]
.sym 44849 $abc$36039$n3295
.sym 44850 basesoc_ctrl_storage[15]
.sym 44851 $abc$36039$n2720
.sym 44852 clk12_$glb_clk
.sym 44868 basesoc_ctrl_bus_errors[25]
.sym 44869 basesoc_dat_w[3]
.sym 44870 $abc$36039$n4944_1
.sym 44874 $abc$36039$n2720
.sym 44876 $abc$36039$n3200
.sym 44888 $abc$36039$n3295
.sym 44904 $abc$36039$n7
.sym 44906 $abc$36039$n2724
.sym 44935 $abc$36039$n7
.sym 44974 $abc$36039$n2724
.sym 44975 clk12_$glb_clk
.sym 44981 picorv32.irq_state[0]
.sym 45080 array_muxed0[14]
.sym 45089 picorv32.instr_auipc
.sym 45095 picorv32.instr_lui
.sym 45096 picorv32.is_lb_lh_lw_lbu_lhu
.sym 45209 spiflash_bus_dat_r[0]
.sym 45211 spiflash_bus_dat_r[16]
.sym 45217 array_muxed1[5]
.sym 45220 array_muxed0[14]
.sym 45222 $abc$36039$n3431
.sym 45223 array_muxed1[0]
.sym 45225 $abc$36039$n3006_1
.sym 45226 array_muxed1[12]
.sym 45244 array_muxed0[14]
.sym 45251 $abc$36039$n3371
.sym 45257 $abc$36039$n2984
.sym 45258 $abc$36039$n3042
.sym 45260 array_muxed0[5]
.sym 45265 spiflash_bus_dat_r[16]
.sym 45270 basesoc_picorv327[1]
.sym 45271 $abc$36039$n3046
.sym 45282 array_muxed0[3]
.sym 45284 $abc$36039$n2984
.sym 45286 array_muxed0[0]
.sym 45292 array_muxed0[1]
.sym 45295 spiflash_bus_dat_r[18]
.sym 45297 spiflash_bus_dat_r[20]
.sym 45299 spiflash_bus_dat_r[17]
.sym 45300 spiflash_bus_dat_r[19]
.sym 45304 spiflash_bus_dat_r[16]
.sym 45306 $abc$36039$n3371
.sym 45311 array_muxed0[2]
.sym 45322 spiflash_bus_dat_r[16]
.sym 45323 $abc$36039$n3371
.sym 45327 spiflash_bus_dat_r[18]
.sym 45328 array_muxed0[1]
.sym 45330 $abc$36039$n3371
.sym 45339 spiflash_bus_dat_r[20]
.sym 45341 array_muxed0[3]
.sym 45342 $abc$36039$n3371
.sym 45345 $abc$36039$n3371
.sym 45346 array_muxed0[0]
.sym 45347 spiflash_bus_dat_r[17]
.sym 45357 $abc$36039$n3371
.sym 45358 array_muxed0[2]
.sym 45360 spiflash_bus_dat_r[19]
.sym 45361 $abc$36039$n2984
.sym 45362 clk12_$glb_clk
.sym 45363 sys_rst_$glb_sr
.sym 45364 $abc$36039$n4605
.sym 45365 $abc$36039$n2984_1
.sym 45366 $abc$36039$n3009
.sym 45367 $abc$36039$n4562_1
.sym 45368 $abc$36039$n2988_1
.sym 45369 spiflash_bus_dat_r[7]
.sym 45370 $abc$36039$n2992
.sym 45371 $abc$36039$n2997_1
.sym 45374 picorv32.instr_jalr
.sym 45375 picorv32.is_alu_reg_reg
.sym 45376 spiflash_bus_dat_r[15]
.sym 45378 serial_tx
.sym 45383 $abc$36039$n3031
.sym 45387 spiflash_bus_dat_r[31]
.sym 45388 $abc$36039$n3435
.sym 45389 $abc$36039$n3555_1
.sym 45390 spiflash_bus_dat_r[23]
.sym 45391 $abc$36039$n2989_1
.sym 45392 $abc$36039$n2845
.sym 45393 $abc$36039$n3044_1
.sym 45394 $abc$36039$n2846
.sym 45396 $abc$36039$n3425
.sym 45397 array_muxed0[2]
.sym 45398 $abc$36039$n3440_1
.sym 45399 $abc$36039$n2954
.sym 45405 $abc$36039$n3057
.sym 45406 spiflash_bus_dat_r[17]
.sym 45407 spiflash_bus_dat_r[19]
.sym 45408 slave_sel_r[1]
.sym 45409 $abc$36039$n3053
.sym 45410 spiflash_bus_dat_r[18]
.sym 45412 $abc$36039$n3444_1
.sym 45414 $abc$36039$n3435
.sym 45415 $abc$36039$n3556
.sym 45416 slave_sel_r[1]
.sym 45417 spiflash_bus_dat_r[21]
.sym 45419 $abc$36039$n3062_1
.sym 45420 spiflash_bus_dat_r[20]
.sym 45421 $abc$36039$n2845
.sym 45422 array_muxed0[4]
.sym 45423 $abc$36039$n3061
.sym 45426 array_muxed0[5]
.sym 45429 $abc$36039$n2845
.sym 45430 spiflash_bus_dat_r[22]
.sym 45431 $abc$36039$n3009
.sym 45432 $abc$36039$n2984
.sym 45436 $abc$36039$n3371
.sym 45438 slave_sel_r[1]
.sym 45439 spiflash_bus_dat_r[17]
.sym 45440 $abc$36039$n3053
.sym 45441 $abc$36039$n2845
.sym 45444 spiflash_bus_dat_r[21]
.sym 45445 $abc$36039$n3371
.sym 45446 array_muxed0[4]
.sym 45450 $abc$36039$n2845
.sym 45451 slave_sel_r[1]
.sym 45452 spiflash_bus_dat_r[19]
.sym 45453 $abc$36039$n3062_1
.sym 45456 spiflash_bus_dat_r[18]
.sym 45457 $abc$36039$n3057
.sym 45458 slave_sel_r[1]
.sym 45459 $abc$36039$n2845
.sym 45462 $abc$36039$n3061
.sym 45463 $abc$36039$n3556
.sym 45464 $abc$36039$n2845
.sym 45465 $abc$36039$n3009
.sym 45469 spiflash_bus_dat_r[22]
.sym 45470 array_muxed0[5]
.sym 45471 $abc$36039$n3371
.sym 45474 spiflash_bus_dat_r[22]
.sym 45475 $abc$36039$n3444_1
.sym 45476 $abc$36039$n2845
.sym 45477 slave_sel_r[1]
.sym 45480 $abc$36039$n2845
.sym 45481 spiflash_bus_dat_r[20]
.sym 45482 slave_sel_r[1]
.sym 45483 $abc$36039$n3435
.sym 45484 $abc$36039$n2984
.sym 45485 clk12_$glb_clk
.sym 45486 sys_rst_$glb_sr
.sym 45487 $abc$36039$n2845
.sym 45488 $abc$36039$n4613
.sym 45489 $abc$36039$n3465_1
.sym 45490 $abc$36039$n2973
.sym 45491 $abc$36039$n3461_1
.sym 45492 $abc$36039$n3001_1
.sym 45493 picorv32.reg_out[5]
.sym 45494 picorv32.mem_rdata_q[3]
.sym 45495 $abc$36039$n3057
.sym 45497 $abc$36039$n4793
.sym 45499 array_muxed0[8]
.sym 45500 slave_sel_r[0]
.sym 45502 basesoc_dat_w[5]
.sym 45503 array_muxed2[0]
.sym 45504 slave_sel_r[1]
.sym 45505 $abc$36039$n3053
.sym 45506 array_muxed0[3]
.sym 45507 $abc$36039$n3062_1
.sym 45508 $abc$36039$n3444_1
.sym 45509 $abc$36039$n2984
.sym 45515 $abc$36039$n2851
.sym 45517 picorv32.mem_rdata_q[19]
.sym 45519 basesoc_picorv327[1]
.sym 45521 picorv32.mem_rdata_q[13]
.sym 45522 array_muxed0[4]
.sym 45530 spiflash_bus_dat_r[24]
.sym 45531 $abc$36039$n3056
.sym 45532 $abc$36039$n3556
.sym 45534 $abc$36039$n3431
.sym 45535 picorv32.mem_rdata_q[19]
.sym 45536 spiflash_bus_dat_r[21]
.sym 45538 $abc$36039$n3061
.sym 45539 $abc$36039$n3005
.sym 45540 spiflash_bus_dat_r[16]
.sym 45541 $abc$36039$n3558
.sym 45542 $abc$36039$n2992
.sym 45543 $abc$36039$n3434
.sym 45547 picorv32.mem_rdata_latched[19]
.sym 45548 slave_sel_r[1]
.sym 45549 $abc$36039$n3430_1
.sym 45551 $abc$36039$n4603_1
.sym 45552 $abc$36039$n2845
.sym 45553 $abc$36039$n3044_1
.sym 45556 $abc$36039$n3425
.sym 45559 $abc$36039$n2954
.sym 45561 $abc$36039$n3434
.sym 45562 $abc$36039$n2845
.sym 45563 $abc$36039$n3556
.sym 45564 $abc$36039$n2992
.sym 45567 $abc$36039$n2845
.sym 45568 $abc$36039$n3556
.sym 45569 $abc$36039$n3056
.sym 45570 $abc$36039$n3005
.sym 45573 spiflash_bus_dat_r[24]
.sym 45574 $abc$36039$n3425
.sym 45575 slave_sel_r[1]
.sym 45576 $abc$36039$n2845
.sym 45579 picorv32.mem_rdata_q[19]
.sym 45580 $abc$36039$n2954
.sym 45581 $abc$36039$n3061
.sym 45585 $abc$36039$n3044_1
.sym 45586 spiflash_bus_dat_r[16]
.sym 45587 slave_sel_r[1]
.sym 45588 $abc$36039$n2845
.sym 45591 spiflash_bus_dat_r[21]
.sym 45592 slave_sel_r[1]
.sym 45593 $abc$36039$n2845
.sym 45594 $abc$36039$n3431
.sym 45597 $abc$36039$n3558
.sym 45598 $abc$36039$n4603_1
.sym 45599 $abc$36039$n3556
.sym 45600 $abc$36039$n3430_1
.sym 45603 picorv32.mem_rdata_latched[19]
.sym 45608 clk12_$glb_clk
.sym 45610 picorv32.instr_jal
.sym 45611 picorv32.is_alu_reg_imm
.sym 45612 $abc$36039$n3459_1
.sym 45613 $abc$36039$n3458
.sym 45614 picorv32.is_sb_sh_sw
.sym 45615 $abc$36039$n2995
.sym 45616 $abc$36039$n2982_1
.sym 45617 $abc$36039$n3457
.sym 45620 picorv32.mem_rdata_q[14]
.sym 45621 picorv32.latched_is_lu
.sym 45624 spiflash_bus_dat_r[24]
.sym 45625 $abc$36039$n3005
.sym 45627 $abc$36039$n57
.sym 45631 $abc$36039$n4613
.sym 45632 $abc$36039$n3043
.sym 45633 basesoc_dat_w[4]
.sym 45635 $abc$36039$n2873_1
.sym 45636 $abc$36039$n3042
.sym 45637 $abc$36039$n2995
.sym 45638 basesoc_picorv327[6]
.sym 45639 picorv32.is_alu_reg_reg
.sym 45640 array_muxed0[9]
.sym 45642 picorv32.reg_out[5]
.sym 45643 picorv32.instr_jal
.sym 45644 picorv32.instr_jalr
.sym 45651 $abc$36039$n5466_1
.sym 45653 picorv32.mem_rdata_latched[2]
.sym 45655 $abc$36039$n3461_1
.sym 45656 picorv32.mem_rdata_latched[13]
.sym 45658 $abc$36039$n3468_1
.sym 45659 $abc$36039$n2845
.sym 45662 spiflash_bus_dat_r[23]
.sym 45665 $abc$36039$n3558
.sym 45667 $abc$36039$n3534
.sym 45668 $abc$36039$n4596_1
.sym 45669 $abc$36039$n3459_1
.sym 45670 $abc$36039$n3440_1
.sym 45673 $abc$36039$n4567
.sym 45674 $abc$36039$n3457
.sym 45676 slave_sel_r[1]
.sym 45684 $abc$36039$n5466_1
.sym 45685 $abc$36039$n4596_1
.sym 45686 $abc$36039$n4567
.sym 45687 $abc$36039$n3558
.sym 45690 $abc$36039$n3468_1
.sym 45693 $abc$36039$n3534
.sym 45696 $abc$36039$n3461_1
.sym 45699 $abc$36039$n3468_1
.sym 45702 $abc$36039$n2845
.sym 45703 slave_sel_r[1]
.sym 45704 $abc$36039$n3440_1
.sym 45705 spiflash_bus_dat_r[23]
.sym 45710 picorv32.mem_rdata_latched[2]
.sym 45711 $abc$36039$n3457
.sym 45714 $abc$36039$n3468_1
.sym 45715 $abc$36039$n3459_1
.sym 45721 picorv32.mem_rdata_latched[13]
.sym 45726 $abc$36039$n3457
.sym 45729 picorv32.mem_rdata_latched[2]
.sym 45730 $abc$36039$n3046_$glb_ce
.sym 45731 clk12_$glb_clk
.sym 45733 $abc$36039$n2890_1
.sym 45734 $abc$36039$n725
.sym 45735 picorv32.mem_rdata_q[11]
.sym 45736 $abc$36039$n3067
.sym 45737 picorv32.mem_rdata_q[28]
.sym 45738 picorv32.is_lui_auipc_jal
.sym 45739 picorv32.reg_out[4]
.sym 45740 $abc$36039$n229
.sym 45743 $abc$36039$n4795
.sym 45744 picorv32.reg_next_pc[19]
.sym 45745 basesoc_uart_tx_fifo_consume[1]
.sym 45746 $abc$36039$n3035_1
.sym 45747 picorv32.mem_rdata_latched[2]
.sym 45749 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 45750 basesoc_uart_tx_fifo_consume[0]
.sym 45751 picorv32.mem_rdata_q[13]
.sym 45754 basesoc_uart_tx_fifo_consume[0]
.sym 45755 $abc$36039$n3492
.sym 45758 picorv32.instr_auipc
.sym 45759 $abc$36039$n4567
.sym 45760 picorv32.is_lui_auipc_jal
.sym 45761 picorv32.is_sb_sh_sw
.sym 45764 picorv32.instr_lui
.sym 45766 array_muxed0[10]
.sym 45767 picorv32.reg_out[6]
.sym 45768 picorv32.reg_next_pc[16]
.sym 45775 picorv32.instr_jalr
.sym 45776 $abc$36039$n3459_1
.sym 45778 $abc$36039$n3456_1
.sym 45779 picorv32.instr_lui
.sym 45780 picorv32.mem_rdata_latched[19]
.sym 45781 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 45783 picorv32.is_alu_reg_imm
.sym 45784 picorv32.instr_auipc
.sym 45786 picorv32.is_sb_sh_sw
.sym 45787 $abc$36039$n2954
.sym 45788 $abc$36039$n2982_1
.sym 45789 picorv32.mem_rdata_q[19]
.sym 45792 $abc$36039$n2874
.sym 45794 picorv32.is_lb_lh_lw_lbu_lhu
.sym 45795 $abc$36039$n3854
.sym 45796 $abc$36039$n3103_1
.sym 45800 picorv32.mem_rdata_q[11]
.sym 45805 picorv32.mem_rdata_latched[11]
.sym 45807 $abc$36039$n3459_1
.sym 45809 $abc$36039$n3456_1
.sym 45814 picorv32.mem_rdata_latched[19]
.sym 45819 picorv32.is_lb_lh_lw_lbu_lhu
.sym 45820 picorv32.instr_jalr
.sym 45821 picorv32.is_alu_reg_imm
.sym 45825 picorv32.instr_lui
.sym 45826 picorv32.mem_rdata_q[19]
.sym 45827 picorv32.instr_auipc
.sym 45828 $abc$36039$n3103_1
.sym 45832 $abc$36039$n2982_1
.sym 45833 $abc$36039$n3456_1
.sym 45838 picorv32.mem_rdata_latched[11]
.sym 45843 $abc$36039$n2874
.sym 45844 picorv32.is_sb_sh_sw
.sym 45846 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 45849 picorv32.mem_rdata_q[11]
.sym 45850 $abc$36039$n2954
.sym 45851 $abc$36039$n3854
.sym 45853 $abc$36039$n3046_$glb_ce
.sym 45854 clk12_$glb_clk
.sym 45856 picorv32.decoded_imm_uj[31]
.sym 45857 $abc$36039$n3066
.sym 45858 picorv32.decoded_imm_uj[7]
.sym 45859 picorv32.instr_waitirq
.sym 45860 picorv32.decoded_imm_uj[8]
.sym 45861 $abc$36039$n5465_1
.sym 45862 $abc$36039$n3863_1
.sym 45863 $abc$36039$n3885_1
.sym 45866 array_muxed0[9]
.sym 45867 $abc$36039$n4647
.sym 45868 picorv32.reg_out[10]
.sym 45869 $abc$36039$n3035_1
.sym 45870 array_muxed1[10]
.sym 45871 $abc$36039$n3031
.sym 45872 $abc$36039$n3014
.sym 45873 sys_rst
.sym 45874 $abc$36039$n4599
.sym 45876 $abc$36039$n2954
.sym 45877 picorv32.decoded_imm[19]
.sym 45879 picorv32.mem_rdata_q[11]
.sym 45880 picorv32.decoded_imm[0]
.sym 45881 picorv32.instr_jal
.sym 45882 $abc$36039$n2878
.sym 45883 basesoc_picorv323[5]
.sym 45884 picorv32.mem_rdata_q[28]
.sym 45886 picorv32.reg_out[26]
.sym 45887 picorv32.instr_jal
.sym 45889 $abc$36039$n4647
.sym 45890 $abc$36039$n2846
.sym 45891 basesoc_picorv327[1]
.sym 45897 $abc$36039$n3845
.sym 45899 $abc$36039$n2874
.sym 45901 picorv32.alu_out_q[6]
.sym 45903 basesoc_picorv327[11]
.sym 45906 $abc$36039$n3103_1
.sym 45907 $abc$36039$n3875_1
.sym 45908 $abc$36039$n3042
.sym 45909 picorv32.instr_auipc
.sym 45910 basesoc_picorv327[6]
.sym 45911 $abc$36039$n2873_1
.sym 45914 $abc$36039$n3865_1
.sym 45917 picorv32.mem_rdata_q[31]
.sym 45918 picorv32.reg_next_pc[11]
.sym 45919 picorv32.reg_out[11]
.sym 45923 picorv32.mem_rdata_q[13]
.sym 45924 picorv32.instr_lui
.sym 45925 picorv32.reg_next_pc[6]
.sym 45926 $abc$36039$n3713
.sym 45927 picorv32.reg_out[6]
.sym 45928 picorv32.latched_stalu
.sym 45930 $abc$36039$n2874
.sym 45932 picorv32.mem_rdata_q[31]
.sym 45936 picorv32.reg_out[6]
.sym 45937 $abc$36039$n3713
.sym 45938 picorv32.reg_next_pc[6]
.sym 45942 $abc$36039$n3713
.sym 45944 picorv32.reg_out[11]
.sym 45945 picorv32.reg_next_pc[11]
.sym 45949 $abc$36039$n3845
.sym 45950 $abc$36039$n3875_1
.sym 45951 basesoc_picorv327[11]
.sym 45954 picorv32.instr_lui
.sym 45955 picorv32.instr_auipc
.sym 45956 picorv32.mem_rdata_q[31]
.sym 45957 $abc$36039$n2873_1
.sym 45960 picorv32.mem_rdata_q[13]
.sym 45961 picorv32.instr_lui
.sym 45962 picorv32.instr_auipc
.sym 45963 $abc$36039$n3103_1
.sym 45966 picorv32.alu_out_q[6]
.sym 45967 picorv32.reg_out[6]
.sym 45968 picorv32.latched_stalu
.sym 45973 $abc$36039$n3845
.sym 45974 $abc$36039$n3865_1
.sym 45975 basesoc_picorv327[6]
.sym 45976 $abc$36039$n3042
.sym 45977 clk12_$glb_clk
.sym 45979 $abc$36039$n3732
.sym 45980 array_muxed0[17]
.sym 45981 array_muxed0[24]
.sym 45982 $abc$36039$n3905_1
.sym 45983 array_muxed0[10]
.sym 45984 $abc$36039$n4644
.sym 45985 $abc$36039$n4187_1
.sym 45986 array_muxed0[19]
.sym 45989 picorv32.latched_is_lh
.sym 45990 picorv32.instr_auipc
.sym 45991 picorv32.reg_out[24]
.sym 45992 $abc$36039$n3863_1
.sym 45993 $abc$36039$n3845
.sym 45994 picorv32.instr_waitirq
.sym 45996 picorv32.reg_out[29]
.sym 45997 picorv32.mem_rdata_latched[31]
.sym 46000 $abc$36039$n4584_1
.sym 46001 $abc$36039$n3845
.sym 46002 picorv32.decoded_imm_uj[7]
.sym 46003 picorv32.mem_rdata_q[31]
.sym 46004 picorv32.reg_next_pc[5]
.sym 46005 $abc$36039$n4641
.sym 46006 $abc$36039$n4644
.sym 46007 picorv32.decoded_imm_uj[8]
.sym 46008 $abc$36039$n4662
.sym 46009 $abc$36039$n5011
.sym 46011 $abc$36039$n3750
.sym 46012 $abc$36039$n3714_1
.sym 46013 picorv32.mem_rdata_q[13]
.sym 46014 array_muxed0[4]
.sym 46020 picorv32.decoded_imm_uj[31]
.sym 46021 picorv32.reg_next_pc[7]
.sym 46022 picorv32.reg_next_pc[6]
.sym 46024 $abc$36039$n2873_1
.sym 46025 $abc$36039$n3105
.sym 46026 picorv32.reg_out[7]
.sym 46027 $abc$36039$n5011
.sym 46028 $abc$36039$n3101
.sym 46029 picorv32.decoded_imm_uj[13]
.sym 46030 picorv32.decoded_imm_uj[7]
.sym 46031 picorv32.mem_rdata_q[27]
.sym 46032 $abc$36039$n3144
.sym 46034 $abc$36039$n3736
.sym 46036 picorv32.reg_out[19]
.sym 46039 picorv32.reg_next_pc[19]
.sym 46040 picorv32.reg_next_pc[12]
.sym 46041 picorv32.instr_jal
.sym 46042 $abc$36039$n2878
.sym 46043 picorv32.reg_out[12]
.sym 46045 $abc$36039$n3713
.sym 46046 $abc$36039$n3714_1
.sym 46047 picorv32.instr_jal
.sym 46049 $abc$36039$n5446
.sym 46053 picorv32.decoded_imm_uj[13]
.sym 46054 $abc$36039$n3101
.sym 46055 picorv32.instr_jal
.sym 46056 $abc$36039$n3105
.sym 46059 picorv32.instr_jal
.sym 46060 picorv32.mem_rdata_q[27]
.sym 46061 picorv32.decoded_imm_uj[7]
.sym 46062 $abc$36039$n2873_1
.sym 46065 $abc$36039$n3713
.sym 46066 $abc$36039$n3736
.sym 46067 picorv32.reg_next_pc[6]
.sym 46068 $abc$36039$n3714_1
.sym 46072 $abc$36039$n3713
.sym 46073 picorv32.reg_out[12]
.sym 46074 picorv32.reg_next_pc[12]
.sym 46077 picorv32.decoded_imm_uj[31]
.sym 46078 $abc$36039$n3144
.sym 46080 picorv32.instr_jal
.sym 46083 picorv32.reg_next_pc[19]
.sym 46084 $abc$36039$n3713
.sym 46086 picorv32.reg_out[19]
.sym 46089 picorv32.reg_out[7]
.sym 46090 picorv32.reg_next_pc[7]
.sym 46091 $abc$36039$n3713
.sym 46095 $abc$36039$n3736
.sym 46096 $abc$36039$n2878
.sym 46097 $abc$36039$n5011
.sym 46098 $abc$36039$n5446
.sym 46099 $abc$36039$n3048_$glb_ce
.sym 46100 clk12_$glb_clk
.sym 46101 $abc$36039$n229_$glb_sr
.sym 46102 picorv32.reg_next_pc[25]
.sym 46103 $abc$36039$n4704
.sym 46104 $abc$36039$n4710
.sym 46105 $abc$36039$n4218
.sym 46106 $abc$36039$n3756
.sym 46107 picorv32.reg_next_pc[4]
.sym 46108 $abc$36039$n4674
.sym 46109 $abc$36039$n4253
.sym 46112 $abc$36039$n4650
.sym 46114 picorv32.decoded_imm[13]
.sym 46115 basesoc_picorv327[11]
.sym 46116 $abc$36039$n4701
.sym 46117 picorv32.mem_rdata_q[27]
.sym 46118 picorv32.decoded_imm_uj[9]
.sym 46119 $abc$36039$n4653_1
.sym 46121 picorv32.alu_out_q[5]
.sym 46123 picorv32.alu_out_q[21]
.sym 46124 picorv32.decoded_imm[31]
.sym 46125 array_muxed0[24]
.sym 46126 picorv32.reg_next_pc[12]
.sym 46127 picorv32.reg_out[13]
.sym 46128 $abc$36039$n2873_1
.sym 46129 picorv32.instr_jalr
.sym 46130 basesoc_picorv327[6]
.sym 46131 picorv32.reg_out[11]
.sym 46132 picorv32.is_alu_reg_reg
.sym 46133 picorv32.irq_state[0]
.sym 46134 picorv32.reg_next_pc[27]
.sym 46135 $abc$36039$n5446
.sym 46136 picorv32.mem_rdata_q[30]
.sym 46137 $abc$36039$n4704
.sym 46145 $abc$36039$n3734_1
.sym 46147 picorv32.reg_out[7]
.sym 46148 $abc$36039$n4644
.sym 46149 $abc$36039$n3742
.sym 46150 $abc$36039$n3746
.sym 46152 $abc$36039$n3723
.sym 46153 $abc$36039$n4647
.sym 46155 $abc$36039$n3713
.sym 46156 $abc$36039$n3738_1
.sym 46157 picorv32.irq_state[0]
.sym 46158 $abc$36039$n4656
.sym 46162 $abc$36039$n4650
.sym 46163 $abc$36039$n2878
.sym 46164 picorv32.alu_out_q[7]
.sym 46166 $abc$36039$n3740_1
.sym 46167 picorv32.latched_stalu
.sym 46168 picorv32.reg_next_pc[7]
.sym 46170 $abc$36039$n4653
.sym 46171 $abc$36039$n3750
.sym 46172 $abc$36039$n3714_1
.sym 46176 $abc$36039$n2878
.sym 46177 picorv32.irq_state[0]
.sym 46178 picorv32.reg_next_pc[7]
.sym 46179 $abc$36039$n3740_1
.sym 46182 $abc$36039$n4650
.sym 46183 $abc$36039$n3723
.sym 46185 $abc$36039$n3742
.sym 46188 $abc$36039$n3738_1
.sym 46190 $abc$36039$n3723
.sym 46191 $abc$36039$n4647
.sym 46194 $abc$36039$n3713
.sym 46195 $abc$36039$n3714_1
.sym 46196 $abc$36039$n3740_1
.sym 46197 picorv32.reg_next_pc[7]
.sym 46200 $abc$36039$n3723
.sym 46202 $abc$36039$n4656
.sym 46203 $abc$36039$n3750
.sym 46206 $abc$36039$n3746
.sym 46207 $abc$36039$n4653
.sym 46209 $abc$36039$n3723
.sym 46212 $abc$36039$n3734_1
.sym 46214 $abc$36039$n3723
.sym 46215 $abc$36039$n4644
.sym 46218 picorv32.alu_out_q[7]
.sym 46219 picorv32.reg_out[7]
.sym 46220 picorv32.latched_stalu
.sym 46222 $abc$36039$n3062_$glb_ce
.sym 46223 clk12_$glb_clk
.sym 46224 $abc$36039$n232_$glb_sr
.sym 46225 picorv32.reg_pc[7]
.sym 46226 $abc$36039$n4206
.sym 46227 $abc$36039$n4662
.sym 46228 $abc$36039$n3764
.sym 46229 $abc$36039$n3973_1
.sym 46230 picorv32.reg_pc[9]
.sym 46231 picorv32.reg_next_pc[28]
.sym 46232 picorv32.reg_pc[4]
.sym 46233 $abc$36039$n3812
.sym 46238 $abc$36039$n4674
.sym 46239 $abc$36039$n4184_1
.sym 46240 $abc$36039$n7139
.sym 46241 $abc$36039$n3814_1
.sym 46242 $abc$36039$n4716_1
.sym 46243 picorv32.reg_out[28]
.sym 46244 picorv32.alu_out_q[28]
.sym 46245 picorv32.mem_rdata_q[31]
.sym 46246 picorv32.reg_out[20]
.sym 46247 basesoc_picorv323[7]
.sym 46248 $abc$36039$n4710
.sym 46249 $abc$36039$n4710
.sym 46250 picorv32.instr_auipc
.sym 46251 picorv32.reg_next_pc[15]
.sym 46252 picorv32.reg_next_pc[16]
.sym 46253 picorv32.is_lui_auipc_jal
.sym 46254 basesoc_picorv327[12]
.sym 46255 picorv32.cpu_state[5]
.sym 46256 $abc$36039$n5464
.sym 46257 $abc$36039$n4674
.sym 46258 picorv32.reg_pc[7]
.sym 46259 picorv32.decoded_imm[20]
.sym 46260 picorv32.is_sb_sh_sw
.sym 46266 $abc$36039$n3718_1
.sym 46270 $abc$36039$n4847
.sym 46271 $abc$36039$n3730
.sym 46272 $abc$36039$n4849
.sym 46273 $abc$36039$n3719
.sym 46275 $abc$36039$n3723
.sym 46276 $abc$36039$n3758
.sym 46277 $abc$36039$n4846
.sym 46278 $abc$36039$n4791
.sym 46279 $abc$36039$n4848
.sym 46280 $abc$36039$n2945_1
.sym 46281 $abc$36039$n4850
.sym 46282 $abc$36039$n4851
.sym 46283 $abc$36039$n4786
.sym 46284 $abc$36039$n4662
.sym 46285 $abc$36039$n4787
.sym 46287 $abc$36039$n4790
.sym 46289 $abc$36039$n4789
.sym 46293 $abc$36039$n2910_1
.sym 46294 $abc$36039$n4788
.sym 46297 $abc$36039$n3718_1
.sym 46299 $abc$36039$n4662
.sym 46300 $abc$36039$n3758
.sym 46301 $abc$36039$n3723
.sym 46305 $abc$36039$n2945_1
.sym 46306 $abc$36039$n2910_1
.sym 46307 $abc$36039$n3719
.sym 46311 $abc$36039$n4847
.sym 46312 $abc$36039$n4787
.sym 46313 $abc$36039$n3718_1
.sym 46314 $abc$36039$n3730
.sym 46317 $abc$36039$n4786
.sym 46318 $abc$36039$n3718_1
.sym 46319 $abc$36039$n3730
.sym 46320 $abc$36039$n4846
.sym 46323 $abc$36039$n3718_1
.sym 46324 $abc$36039$n3730
.sym 46325 $abc$36039$n4851
.sym 46326 $abc$36039$n4791
.sym 46329 $abc$36039$n4788
.sym 46330 $abc$36039$n3718_1
.sym 46331 $abc$36039$n3730
.sym 46332 $abc$36039$n4848
.sym 46335 $abc$36039$n3718_1
.sym 46336 $abc$36039$n3730
.sym 46337 $abc$36039$n4849
.sym 46338 $abc$36039$n4789
.sym 46341 $abc$36039$n3730
.sym 46342 $abc$36039$n3718_1
.sym 46343 $abc$36039$n4790
.sym 46344 $abc$36039$n4850
.sym 46345 $abc$36039$n3062_$glb_ce
.sym 46346 clk12_$glb_clk
.sym 46347 $abc$36039$n232_$glb_sr
.sym 46348 picorv32.reg_pc[5]
.sym 46349 picorv32.reg_next_pc[18]
.sym 46350 picorv32.reg_pc[11]
.sym 46351 picorv32.reg_next_pc[22]
.sym 46352 $abc$36039$n3922
.sym 46353 picorv32.reg_next_pc[24]
.sym 46354 picorv32.reg_next_pc[10]
.sym 46355 picorv32.reg_next_pc[15]
.sym 46357 $abc$36039$n6741
.sym 46358 picorv32.instr_lui
.sym 46359 picorv32.is_lb_lh_lw_lbu_lhu
.sym 46360 $abc$36039$n4659
.sym 46361 $abc$36039$n7140
.sym 46362 picorv32.cpu_state[2]
.sym 46363 picorv32.irq_state[0]
.sym 46364 basesoc_picorv327[0]
.sym 46365 picorv32.reg_pc[4]
.sym 46366 $abc$36039$n3695
.sym 46367 picorv32.decoded_imm[4]
.sym 46368 picorv32.reg_next_pc[17]
.sym 46369 picorv32.alu_out_q[13]
.sym 46370 $abc$36039$n3718_1
.sym 46371 picorv32.decoded_imm_uj[6]
.sym 46372 picorv32.mem_rdata_q[28]
.sym 46373 $abc$36039$n4683
.sym 46374 picorv32.reg_out[26]
.sym 46375 $abc$36039$n3927_1
.sym 46376 $abc$36039$n3973_1
.sym 46377 $abc$36039$n7143
.sym 46378 basesoc_picorv327[1]
.sym 46379 $abc$36039$n4653
.sym 46380 $abc$36039$n4788
.sym 46381 $abc$36039$n4647
.sym 46383 $abc$36039$n5448
.sym 46389 $abc$36039$n3730
.sym 46390 $abc$36039$n3723
.sym 46391 $abc$36039$n3766
.sym 46392 $abc$36039$n4665
.sym 46393 $abc$36039$n3822_1
.sym 46395 $abc$36039$n3770
.sym 46397 $abc$36039$n4668
.sym 46398 $abc$36039$n3794
.sym 46399 $abc$36039$n4853
.sym 46400 $abc$36039$n3762
.sym 46401 $abc$36039$n3790
.sym 46402 $abc$36039$n3778
.sym 46403 $abc$36039$n4677
.sym 46405 $abc$36039$n4686
.sym 46406 $abc$36039$n4671
.sym 46408 $abc$36039$n4689
.sym 46409 $abc$36039$n4710
.sym 46414 $abc$36039$n4793
.sym 46419 $abc$36039$n3718_1
.sym 46422 $abc$36039$n3762
.sym 46423 $abc$36039$n3723
.sym 46425 $abc$36039$n4665
.sym 46428 $abc$36039$n3723
.sym 46429 $abc$36039$n3766
.sym 46430 $abc$36039$n4668
.sym 46434 $abc$36039$n4793
.sym 46435 $abc$36039$n3718_1
.sym 46436 $abc$36039$n3730
.sym 46437 $abc$36039$n4853
.sym 46441 $abc$36039$n3822_1
.sym 46442 $abc$36039$n3723
.sym 46443 $abc$36039$n4710
.sym 46446 $abc$36039$n3794
.sym 46447 $abc$36039$n3723
.sym 46449 $abc$36039$n4689
.sym 46452 $abc$36039$n4671
.sym 46454 $abc$36039$n3723
.sym 46455 $abc$36039$n3770
.sym 46458 $abc$36039$n4686
.sym 46459 $abc$36039$n3723
.sym 46461 $abc$36039$n3790
.sym 46464 $abc$36039$n3723
.sym 46466 $abc$36039$n4677
.sym 46467 $abc$36039$n3778
.sym 46468 $abc$36039$n3062_$glb_ce
.sym 46469 clk12_$glb_clk
.sym 46470 $abc$36039$n232_$glb_sr
.sym 46471 $abc$36039$n6785
.sym 46472 basesoc_picorv327[1]
.sym 46473 basesoc_picorv327[7]
.sym 46474 $abc$36039$n6759
.sym 46475 basesoc_picorv327[6]
.sym 46476 $abc$36039$n3786
.sym 46477 $abc$36039$n3754_1
.sym 46478 $abc$36039$n3774
.sym 46480 $abc$36039$n6765
.sym 46483 $abc$36039$n4668
.sym 46484 picorv32.decoded_imm[17]
.sym 46485 picorv32.decoded_imm[20]
.sym 46486 picorv32.reg_next_pc[22]
.sym 46487 picorv32.reg_next_pc[13]
.sym 46488 $abc$36039$n3634_1
.sym 46489 $abc$36039$n3822_1
.sym 46490 $abc$36039$n3845
.sym 46491 $abc$36039$n3407
.sym 46492 picorv32.latched_stalu
.sym 46493 picorv32.reg_next_pc[20]
.sym 46494 picorv32.reg_pc[11]
.sym 46495 $abc$36039$n4792
.sym 46496 $abc$36039$n4790
.sym 46497 $abc$36039$n4356
.sym 46498 $abc$36039$n3400
.sym 46499 $abc$36039$n4794
.sym 46500 $abc$36039$n4662
.sym 46501 picorv32.mem_rdata_q[13]
.sym 46502 array_muxed0[4]
.sym 46503 picorv32.mem_rdata_q[31]
.sym 46504 $abc$36039$n4641
.sym 46505 $abc$36039$n4797
.sym 46506 $abc$36039$n4644
.sym 46515 $abc$36039$n4862
.sym 46516 $abc$36039$n3718_1
.sym 46517 $abc$36039$n4794
.sym 46519 $abc$36039$n4866
.sym 46521 $abc$36039$n4806
.sym 46522 $abc$36039$n4861
.sym 46524 $abc$36039$n3718_1
.sym 46525 $abc$36039$n4864
.sym 46528 $abc$36039$n3730
.sym 46531 $abc$36039$n3718_1
.sym 46532 $abc$36039$n4855
.sym 46533 $abc$36039$n4798
.sym 46535 $abc$36039$n4801
.sym 46536 $abc$36039$n4796
.sym 46537 $abc$36039$n4802
.sym 46538 $abc$36039$n4795
.sym 46539 $abc$36039$n4854
.sym 46540 $abc$36039$n4804
.sym 46541 $abc$36039$n4856
.sym 46543 $abc$36039$n4858
.sym 46545 $abc$36039$n3730
.sym 46546 $abc$36039$n4866
.sym 46547 $abc$36039$n4806
.sym 46548 $abc$36039$n3718_1
.sym 46551 $abc$36039$n4862
.sym 46552 $abc$36039$n3730
.sym 46553 $abc$36039$n3718_1
.sym 46554 $abc$36039$n4802
.sym 46557 $abc$36039$n3730
.sym 46558 $abc$36039$n4795
.sym 46559 $abc$36039$n4855
.sym 46560 $abc$36039$n3718_1
.sym 46563 $abc$36039$n4794
.sym 46564 $abc$36039$n3730
.sym 46565 $abc$36039$n3718_1
.sym 46566 $abc$36039$n4854
.sym 46569 $abc$36039$n3730
.sym 46570 $abc$36039$n4861
.sym 46571 $abc$36039$n3718_1
.sym 46572 $abc$36039$n4801
.sym 46575 $abc$36039$n3718_1
.sym 46576 $abc$36039$n3730
.sym 46577 $abc$36039$n4798
.sym 46578 $abc$36039$n4858
.sym 46581 $abc$36039$n3730
.sym 46582 $abc$36039$n3718_1
.sym 46583 $abc$36039$n4856
.sym 46584 $abc$36039$n4796
.sym 46587 $abc$36039$n4804
.sym 46588 $abc$36039$n3730
.sym 46589 $abc$36039$n3718_1
.sym 46590 $abc$36039$n4864
.sym 46594 $abc$36039$n3816_1
.sym 46595 $abc$36039$n3971_1
.sym 46596 $abc$36039$n3930_1
.sym 46597 $abc$36039$n3972
.sym 46598 basesoc_picorv328[15]
.sym 46599 $abc$36039$n6763
.sym 46600 $abc$36039$n3929_1
.sym 46601 basesoc_picorv328[10]
.sym 46606 $abc$36039$n4857
.sym 46607 $abc$36039$n4806
.sym 46608 basesoc_picorv323[6]
.sym 46609 $abc$36039$n7136
.sym 46610 $abc$36039$n4680
.sym 46611 picorv32.decoded_imm[4]
.sym 46612 $abc$36039$n3718_1
.sym 46613 $abc$36039$n4248
.sym 46614 picorv32.decoded_rs2[3]
.sym 46615 basesoc_picorv327[1]
.sym 46616 basesoc_picorv327[11]
.sym 46617 $abc$36039$n7135
.sym 46618 $abc$36039$n4800
.sym 46619 $abc$36039$n4798
.sym 46620 basesoc_picorv327[2]
.sym 46621 picorv32.instr_jalr
.sym 46622 basesoc_picorv327[6]
.sym 46623 $abc$36039$n5442
.sym 46624 picorv32.mem_rdata_q[30]
.sym 46625 $abc$36039$n4704
.sym 46626 $abc$36039$n4804
.sym 46627 $abc$36039$n5446
.sym 46628 $abc$36039$n2873_1
.sym 46629 picorv32.is_alu_reg_reg
.sym 46649 $abc$36039$n4653
.sym 46654 $abc$36039$n4656
.sym 46657 $abc$36039$n4638
.sym 46659 $abc$36039$n4635
.sym 46662 $abc$36039$n4647
.sym 46664 $abc$36039$n4641
.sym 46665 $abc$36039$n4650
.sym 46666 $abc$36039$n4644
.sym 46667 $nextpnr_ICESTORM_LC_10$O
.sym 46669 $abc$36039$n4635
.sym 46673 $auto$alumacc.cc:474:replace_alu$5999.C[4]
.sym 46675 $abc$36039$n4638
.sym 46679 $auto$alumacc.cc:474:replace_alu$5999.C[5]
.sym 46682 $abc$36039$n4641
.sym 46683 $auto$alumacc.cc:474:replace_alu$5999.C[4]
.sym 46685 $auto$alumacc.cc:474:replace_alu$5999.C[6]
.sym 46687 $abc$36039$n4644
.sym 46689 $auto$alumacc.cc:474:replace_alu$5999.C[5]
.sym 46691 $auto$alumacc.cc:474:replace_alu$5999.C[7]
.sym 46694 $abc$36039$n4647
.sym 46695 $auto$alumacc.cc:474:replace_alu$5999.C[6]
.sym 46697 $auto$alumacc.cc:474:replace_alu$5999.C[8]
.sym 46700 $abc$36039$n4650
.sym 46701 $auto$alumacc.cc:474:replace_alu$5999.C[7]
.sym 46703 $auto$alumacc.cc:474:replace_alu$5999.C[9]
.sym 46705 $abc$36039$n4653
.sym 46707 $auto$alumacc.cc:474:replace_alu$5999.C[8]
.sym 46709 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 46712 $abc$36039$n4656
.sym 46713 $auto$alumacc.cc:474:replace_alu$5999.C[9]
.sym 46717 $abc$36039$n3986_1
.sym 46718 basesoc_picorv328[20]
.sym 46719 $abc$36039$n6789
.sym 46720 $abc$36039$n3985_1
.sym 46721 $abc$36039$n6787
.sym 46722 basesoc_picorv328[19]
.sym 46723 $abc$36039$n4212
.sym 46724 $abc$36039$n3990_1
.sym 46729 $abc$36039$n6769
.sym 46730 $abc$36039$n4683
.sym 46731 picorv32.decoded_rs2[0]
.sym 46733 $abc$36039$n4227
.sym 46734 picorv32.reg_pc[3]
.sym 46735 picorv32.mem_rdata_q[27]
.sym 46736 $abc$36039$n7141
.sym 46737 picorv32.alu_out_q[26]
.sym 46738 picorv32.cpuregs_rs1[5]
.sym 46739 $abc$36039$n3792_1
.sym 46740 $abc$36039$n3636_1
.sym 46741 picorv32.is_lui_auipc_jal
.sym 46742 $abc$36039$n5454
.sym 46743 picorv32.instr_auipc
.sym 46744 basesoc_picorv328[19]
.sym 46745 $abc$36039$n4674
.sym 46746 basesoc_picorv327[12]
.sym 46747 picorv32.decoded_imm[20]
.sym 46748 picorv32.is_sb_sh_sw
.sym 46749 $abc$36039$n4710
.sym 46750 $abc$36039$n5462
.sym 46751 picorv32.cpu_state[5]
.sym 46752 $abc$36039$n5464
.sym 46753 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 46758 $abc$36039$n4659
.sym 46763 $abc$36039$n4674
.sym 46764 $abc$36039$n4671
.sym 46766 $abc$36039$n4680
.sym 46769 $abc$36039$n4677
.sym 46770 $abc$36039$n4662
.sym 46771 $abc$36039$n4668
.sym 46775 $abc$36039$n4665
.sym 46790 $auto$alumacc.cc:474:replace_alu$5999.C[11]
.sym 46793 $abc$36039$n4659
.sym 46794 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 46796 $auto$alumacc.cc:474:replace_alu$5999.C[12]
.sym 46799 $abc$36039$n4662
.sym 46800 $auto$alumacc.cc:474:replace_alu$5999.C[11]
.sym 46802 $auto$alumacc.cc:474:replace_alu$5999.C[13]
.sym 46804 $abc$36039$n4665
.sym 46806 $auto$alumacc.cc:474:replace_alu$5999.C[12]
.sym 46808 $auto$alumacc.cc:474:replace_alu$5999.C[14]
.sym 46810 $abc$36039$n4668
.sym 46812 $auto$alumacc.cc:474:replace_alu$5999.C[13]
.sym 46814 $auto$alumacc.cc:474:replace_alu$5999.C[15]
.sym 46817 $abc$36039$n4671
.sym 46818 $auto$alumacc.cc:474:replace_alu$5999.C[14]
.sym 46820 $auto$alumacc.cc:474:replace_alu$5999.C[16]
.sym 46823 $abc$36039$n4674
.sym 46824 $auto$alumacc.cc:474:replace_alu$5999.C[15]
.sym 46826 $auto$alumacc.cc:474:replace_alu$5999.C[17]
.sym 46829 $abc$36039$n4677
.sym 46830 $auto$alumacc.cc:474:replace_alu$5999.C[16]
.sym 46832 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 46835 $abc$36039$n4680
.sym 46836 $auto$alumacc.cc:474:replace_alu$5999.C[17]
.sym 46841 $abc$36039$n5440
.sym 46842 $abc$36039$n5442
.sym 46843 $abc$36039$n5444
.sym 46844 $abc$36039$n5446
.sym 46845 $abc$36039$n5448
.sym 46846 $abc$36039$n5450
.sym 46847 $abc$36039$n5452
.sym 46848 $abc$36039$n4680
.sym 46850 picorv32.instr_jalr
.sym 46851 picorv32.is_alu_reg_reg
.sym 46852 picorv32.decoded_imm[19]
.sym 46853 $abc$36039$n3987
.sym 46854 $abc$36039$n3714_1
.sym 46855 $abc$36039$n3713
.sym 46856 picorv32.irq_state[0]
.sym 46857 picorv32.cpu_state[2]
.sym 46858 $abc$36039$n3407
.sym 46859 $abc$36039$n3986_1
.sym 46861 $abc$36039$n7150
.sym 46862 picorv32.decoded_imm[2]
.sym 46863 $abc$36039$n7151
.sym 46864 picorv32.reg_pc[12]
.sym 46865 basesoc_picorv327[9]
.sym 46866 $abc$36039$n3985_1
.sym 46867 $abc$36039$n5448
.sym 46868 $abc$36039$n2969_1
.sym 46869 picorv32.mem_rdata_q[28]
.sym 46870 $abc$36039$n4683
.sym 46871 $abc$36039$n3927_1
.sym 46872 picorv32.reg_pc[13]
.sym 46873 $abc$36039$n4638
.sym 46874 picorv32.reg_pc[3]
.sym 46875 basesoc_picorv327[20]
.sym 46876 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 46886 $abc$36039$n4692
.sym 46887 $abc$36039$n4695
.sym 46888 $abc$36039$n4683
.sym 46889 $abc$36039$n4686
.sym 46891 $abc$36039$n4701
.sym 46895 $abc$36039$n4704
.sym 46901 $abc$36039$n4698
.sym 46907 $abc$36039$n4689
.sym 46913 $auto$alumacc.cc:474:replace_alu$5999.C[19]
.sym 46915 $abc$36039$n4683
.sym 46917 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 46919 $auto$alumacc.cc:474:replace_alu$5999.C[20]
.sym 46922 $abc$36039$n4686
.sym 46923 $auto$alumacc.cc:474:replace_alu$5999.C[19]
.sym 46925 $auto$alumacc.cc:474:replace_alu$5999.C[21]
.sym 46927 $abc$36039$n4689
.sym 46929 $auto$alumacc.cc:474:replace_alu$5999.C[20]
.sym 46931 $auto$alumacc.cc:474:replace_alu$5999.C[22]
.sym 46934 $abc$36039$n4692
.sym 46935 $auto$alumacc.cc:474:replace_alu$5999.C[21]
.sym 46937 $auto$alumacc.cc:474:replace_alu$5999.C[23]
.sym 46940 $abc$36039$n4695
.sym 46941 $auto$alumacc.cc:474:replace_alu$5999.C[22]
.sym 46943 $auto$alumacc.cc:474:replace_alu$5999.C[24]
.sym 46945 $abc$36039$n4698
.sym 46947 $auto$alumacc.cc:474:replace_alu$5999.C[23]
.sym 46949 $auto$alumacc.cc:474:replace_alu$5999.C[25]
.sym 46951 $abc$36039$n4701
.sym 46953 $auto$alumacc.cc:474:replace_alu$5999.C[24]
.sym 46955 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 46958 $abc$36039$n4704
.sym 46959 $auto$alumacc.cc:474:replace_alu$5999.C[25]
.sym 46963 $abc$36039$n5454
.sym 46964 $abc$36039$n5456
.sym 46965 $abc$36039$n5458
.sym 46966 $abc$36039$n5460
.sym 46967 $abc$36039$n5462
.sym 46968 $abc$36039$n5464
.sym 46969 $abc$36039$n5466
.sym 46970 $abc$36039$n5468
.sym 46971 sys_rst
.sym 46974 sys_rst
.sym 46975 picorv32.decoded_imm[6]
.sym 46976 $abc$36039$n7155
.sym 46977 picorv32.reg_pc[30]
.sym 46978 basesoc_picorv327[12]
.sym 46979 $abc$36039$n3654_1
.sym 46980 picorv32.decoded_imm[30]
.sym 46981 picorv32.alu_out_q[30]
.sym 46982 picorv32.reg_pc[20]
.sym 46983 picorv32.decoded_imm[29]
.sym 46984 picorv32.decoded_imm[27]
.sym 46985 basesoc_picorv327[8]
.sym 46986 picorv32.reg_pc[16]
.sym 46987 basesoc_picorv327[4]
.sym 46988 picorv32.mem_rdata_q[31]
.sym 46989 picorv32.mem_rdata_q[13]
.sym 46990 picorv32.reg_pc[25]
.sym 46991 basesoc_picorv327[9]
.sym 46992 $abc$36039$n4352
.sym 46993 $abc$36039$n5472
.sym 46994 array_muxed0[4]
.sym 46995 $abc$36039$n4351
.sym 46996 picorv32.reg_pc[21]
.sym 46997 $abc$36039$n3400
.sym 46998 basesoc_picorv327[21]
.sym 46999 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 47005 $abc$36039$n5466
.sym 47006 $abc$36039$n3776
.sym 47007 $abc$36039$n4716
.sym 47008 $abc$36039$n4707
.sym 47009 $abc$36039$n3927_1
.sym 47010 basesoc_picorv327[9]
.sym 47017 $abc$36039$n4722
.sym 47018 $abc$36039$n2878
.sym 47021 $abc$36039$n4710
.sym 47025 $abc$36039$n3986_1
.sym 47026 $abc$36039$n3985_1
.sym 47029 $abc$36039$n5011
.sym 47032 $abc$36039$n4719
.sym 47034 $abc$36039$n4713
.sym 47036 $auto$alumacc.cc:474:replace_alu$5999.C[27]
.sym 47039 $abc$36039$n4707
.sym 47040 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 47042 $auto$alumacc.cc:474:replace_alu$5999.C[28]
.sym 47045 $abc$36039$n4710
.sym 47046 $auto$alumacc.cc:474:replace_alu$5999.C[27]
.sym 47048 $auto$alumacc.cc:474:replace_alu$5999.C[29]
.sym 47050 $abc$36039$n4713
.sym 47052 $auto$alumacc.cc:474:replace_alu$5999.C[28]
.sym 47054 $auto$alumacc.cc:474:replace_alu$5999.C[30]
.sym 47057 $abc$36039$n4716
.sym 47058 $auto$alumacc.cc:474:replace_alu$5999.C[29]
.sym 47060 $auto$alumacc.cc:474:replace_alu$5999.C[31]
.sym 47062 $abc$36039$n4719
.sym 47064 $auto$alumacc.cc:474:replace_alu$5999.C[30]
.sym 47068 $abc$36039$n4722
.sym 47070 $auto$alumacc.cc:474:replace_alu$5999.C[31]
.sym 47073 $abc$36039$n3985_1
.sym 47074 $abc$36039$n3986_1
.sym 47075 basesoc_picorv327[9]
.sym 47076 $abc$36039$n3927_1
.sym 47079 $abc$36039$n2878
.sym 47080 $abc$36039$n3776
.sym 47081 $abc$36039$n5466
.sym 47082 $abc$36039$n5011
.sym 47083 $abc$36039$n3110_$glb_ce
.sym 47084 clk12_$glb_clk
.sym 47086 $abc$36039$n5470
.sym 47087 $abc$36039$n5472
.sym 47088 $abc$36039$n5474
.sym 47089 $abc$36039$n5476
.sym 47090 $abc$36039$n5478
.sym 47091 $abc$36039$n5480
.sym 47092 $abc$36039$n5482
.sym 47093 $abc$36039$n5484
.sym 47096 picorv32.mem_rdata_q[14]
.sym 47097 picorv32.latched_is_lu
.sym 47098 picorv32.decoded_imm_uj[25]
.sym 47099 $abc$36039$n5466
.sym 47100 $abc$36039$n3776
.sym 47101 $abc$36039$n4716
.sym 47102 $abc$36039$n3941_1
.sym 47103 $abc$36039$n3128
.sym 47104 picorv32.cpuregs_rs1[3]
.sym 47105 basesoc_picorv327[11]
.sym 47106 picorv32.decoded_imm[30]
.sym 47107 picorv32.reg_pc[3]
.sym 47108 $abc$36039$n4680
.sym 47109 basesoc_picorv327[2]
.sym 47110 picorv32.reg_pc[2]
.sym 47111 basesoc_picorv327[2]
.sym 47112 picorv32.reg_pc[29]
.sym 47113 basesoc_picorv327[29]
.sym 47114 picorv32.reg_pc[20]
.sym 47115 picorv32.reg_pc[16]
.sym 47116 picorv32.mem_rdata_q[30]
.sym 47117 picorv32.is_alu_reg_reg
.sym 47118 $abc$36039$n4704
.sym 47119 basesoc_picorv327[23]
.sym 47120 picorv32.reg_pc[19]
.sym 47121 picorv32.instr_jalr
.sym 47127 $abc$36039$n4722
.sym 47134 picorv32.mem_rdata_q[30]
.sym 47135 $abc$36039$n4692
.sym 47141 picorv32.mem_rdata_q[29]
.sym 47143 $abc$36039$n4638
.sym 47144 $abc$36039$n4704
.sym 47145 picorv32.instr_lui
.sym 47147 picorv32.instr_auipc
.sym 47155 $abc$36039$n4665
.sym 47156 $abc$36039$n4719
.sym 47157 $abc$36039$n3103_1
.sym 47163 $abc$36039$n4665
.sym 47169 $abc$36039$n4719
.sym 47173 $abc$36039$n4692
.sym 47178 picorv32.mem_rdata_q[30]
.sym 47179 picorv32.instr_auipc
.sym 47180 $abc$36039$n3103_1
.sym 47181 picorv32.instr_lui
.sym 47184 $abc$36039$n4722
.sym 47191 $abc$36039$n4638
.sym 47196 picorv32.instr_auipc
.sym 47197 $abc$36039$n3103_1
.sym 47198 picorv32.instr_lui
.sym 47199 picorv32.mem_rdata_q[29]
.sym 47202 $abc$36039$n4704
.sym 47206 $abc$36039$n3062_$glb_ce
.sym 47207 clk12_$glb_clk
.sym 47208 $abc$36039$n232_$glb_sr
.sym 47209 $abc$36039$n5486
.sym 47210 $abc$36039$n5488
.sym 47211 $abc$36039$n5490
.sym 47212 $abc$36039$n5492
.sym 47213 $abc$36039$n5494
.sym 47214 $abc$36039$n5496
.sym 47215 picorv32.reg_pc[27]
.sym 47216 picorv32.reg_pc[15]
.sym 47221 basesoc_dat_w[7]
.sym 47222 $abc$36039$n3234
.sym 47224 basesoc_picorv328[25]
.sym 47225 basesoc_picorv327[27]
.sym 47226 $abc$36039$n5484
.sym 47228 $abc$36039$n5470
.sym 47229 $abc$36039$n3828_1
.sym 47230 picorv32.decoded_imm_uj[27]
.sym 47231 picorv32.reg_pc[31]
.sym 47232 $abc$36039$n2878
.sym 47233 basesoc_picorv327[12]
.sym 47234 $abc$36039$n2969_1
.sym 47235 $abc$36039$n5476
.sym 47236 $abc$36039$n5496
.sym 47237 $abc$36039$n4674
.sym 47238 picorv32.reg_pc[31]
.sym 47239 $abc$36039$n5480
.sym 47240 picorv32.is_sb_sh_sw
.sym 47241 basesoc_picorv327[15]
.sym 47242 $abc$36039$n5486
.sym 47243 picorv32.cpu_state[5]
.sym 47244 $abc$36039$n5488
.sym 47250 $abc$36039$n4353
.sym 47251 $abc$36039$n3936_1
.sym 47252 $abc$36039$n3927_1
.sym 47254 $abc$36039$n3951_1
.sym 47257 $abc$36039$n4082_1
.sym 47258 $abc$36039$n3955
.sym 47259 $abc$36039$n4080_1
.sym 47260 $abc$36039$n3927_1
.sym 47263 $abc$36039$n4081
.sym 47266 $abc$36039$n4372
.sym 47267 $abc$36039$n4351
.sym 47268 basesoc_picorv327[23]
.sym 47270 $abc$36039$n3407
.sym 47271 $abc$36039$n3400
.sym 47272 basesoc_picorv327[2]
.sym 47273 $abc$36039$n3935_1
.sym 47274 basesoc_picorv327[4]
.sym 47275 $abc$36039$n4085
.sym 47276 basesoc_picorv327[23]
.sym 47277 $abc$36039$n3950_1
.sym 47278 $abc$36039$n3407
.sym 47280 picorv32.cpu_state[5]
.sym 47281 $abc$36039$n3952
.sym 47283 $abc$36039$n3951_1
.sym 47284 basesoc_picorv327[4]
.sym 47285 $abc$36039$n3950_1
.sym 47286 $abc$36039$n3927_1
.sym 47289 $abc$36039$n3407
.sym 47290 $abc$36039$n4372
.sym 47291 picorv32.cpu_state[5]
.sym 47292 basesoc_picorv327[23]
.sym 47295 $abc$36039$n4080_1
.sym 47296 basesoc_picorv327[23]
.sym 47297 $abc$36039$n4081
.sym 47298 $abc$36039$n3927_1
.sym 47301 basesoc_picorv327[4]
.sym 47302 $abc$36039$n4353
.sym 47303 picorv32.cpu_state[5]
.sym 47304 $abc$36039$n3407
.sym 47307 $abc$36039$n3952
.sym 47308 $abc$36039$n3955
.sym 47309 $abc$36039$n4353
.sym 47310 $abc$36039$n3400
.sym 47313 $abc$36039$n4082_1
.sym 47314 $abc$36039$n4372
.sym 47315 $abc$36039$n3400
.sym 47316 $abc$36039$n4085
.sym 47319 $abc$36039$n3927_1
.sym 47320 $abc$36039$n3936_1
.sym 47321 basesoc_picorv327[2]
.sym 47322 $abc$36039$n3935_1
.sym 47325 picorv32.cpu_state[5]
.sym 47326 basesoc_picorv327[2]
.sym 47327 $abc$36039$n4351
.sym 47328 $abc$36039$n3407
.sym 47329 $abc$36039$n3110_$glb_ce
.sym 47330 clk12_$glb_clk
.sym 47332 basesoc_picorv327[5]
.sym 47333 basesoc_picorv327[29]
.sym 47334 basesoc_picorv327[3]
.sym 47335 $abc$36039$n4010
.sym 47336 $abc$36039$n4092_1
.sym 47337 $abc$36039$n4008
.sym 47338 basesoc_picorv327[12]
.sym 47339 $abc$36039$n4007
.sym 47341 array_muxed0[9]
.sym 47342 picorv32.irq_state[1]
.sym 47344 basesoc_picorv327[4]
.sym 47345 picorv32.reg_pc[27]
.sym 47346 basesoc_picorv327[16]
.sym 47349 picorv32.reg_pc[15]
.sym 47350 $abc$36039$n5835
.sym 47351 $abc$36039$n2768
.sym 47352 $abc$36039$n3165_1
.sym 47353 picorv32.cpu_state[2]
.sym 47355 $abc$36039$n5490
.sym 47356 picorv32.reg_pc[12]
.sym 47357 picorv32.mem_rdata_q[28]
.sym 47358 $abc$36039$n3927_1
.sym 47359 $abc$36039$n3926_1
.sym 47360 $abc$36039$n2969_1
.sym 47361 $abc$36039$n4085
.sym 47362 picorv32.is_alu_reg_imm
.sym 47363 picorv32.mem_wordsize[1]
.sym 47364 $abc$36039$n3927_1
.sym 47365 basesoc_picorv327[2]
.sym 47366 picorv32.reg_pc[15]
.sym 47367 basesoc_picorv327[20]
.sym 47373 $abc$36039$n4361
.sym 47375 picorv32.reg_pc[11]
.sym 47376 $abc$36039$n3927_1
.sym 47377 $abc$36039$n3407
.sym 47378 $abc$36039$n3941_1
.sym 47381 $abc$36039$n4361
.sym 47385 $abc$36039$n3407
.sym 47386 basesoc_picorv327[5]
.sym 47389 $abc$36039$n4354
.sym 47391 basesoc_picorv327[3]
.sym 47392 $abc$36039$n4635
.sym 47393 $abc$36039$n2900_1
.sym 47394 $abc$36039$n4352
.sym 47395 basesoc_picorv327[12]
.sym 47396 $abc$36039$n3400
.sym 47398 basesoc_picorv327[29]
.sym 47399 $abc$36039$n4378
.sym 47401 basesoc_picorv327[22]
.sym 47402 picorv32.cpu_state[2]
.sym 47403 picorv32.cpu_state[5]
.sym 47407 $abc$36039$n4635
.sym 47414 basesoc_picorv327[22]
.sym 47415 $abc$36039$n2900_1
.sym 47418 $abc$36039$n4361
.sym 47419 $abc$36039$n3400
.sym 47420 basesoc_picorv327[12]
.sym 47421 $abc$36039$n3927_1
.sym 47424 picorv32.cpu_state[5]
.sym 47425 $abc$36039$n3407
.sym 47426 $abc$36039$n4361
.sym 47427 basesoc_picorv327[12]
.sym 47430 picorv32.cpu_state[2]
.sym 47431 $abc$36039$n3941_1
.sym 47432 picorv32.reg_pc[11]
.sym 47436 picorv32.cpu_state[5]
.sym 47437 basesoc_picorv327[29]
.sym 47438 $abc$36039$n4378
.sym 47439 $abc$36039$n3407
.sym 47442 $abc$36039$n3407
.sym 47443 picorv32.cpu_state[5]
.sym 47444 basesoc_picorv327[3]
.sym 47445 $abc$36039$n4352
.sym 47448 $abc$36039$n3407
.sym 47449 basesoc_picorv327[5]
.sym 47450 picorv32.cpu_state[5]
.sym 47451 $abc$36039$n4354
.sym 47452 $abc$36039$n3062_$glb_ce
.sym 47453 clk12_$glb_clk
.sym 47454 $abc$36039$n232_$glb_sr
.sym 47455 $abc$36039$n2969_1
.sym 47456 $abc$36039$n4138
.sym 47457 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47458 $abc$36039$n5450_1
.sym 47459 $abc$36039$n5449_1
.sym 47460 $abc$36039$n4031
.sym 47461 $abc$36039$n4064
.sym 47462 $abc$36039$n4139_1
.sym 47464 $PACKER_VCC_NET
.sym 47465 picorv32.latched_is_lh
.sym 47467 picorv32.reg_pc[2]
.sym 47468 basesoc_picorv327[12]
.sym 47469 picorv32.reg_pc[11]
.sym 47470 $abc$36039$n4010
.sym 47471 $abc$36039$n3128
.sym 47472 basesoc_picorv327[25]
.sym 47474 basesoc_picorv327[5]
.sym 47476 basesoc_picorv327[29]
.sym 47477 sys_rst
.sym 47478 basesoc_picorv327[3]
.sym 47479 $abc$36039$n2900_1
.sym 47480 $abc$36039$n4352
.sym 47481 picorv32.mem_rdata_q[31]
.sym 47482 $abc$36039$n3400
.sym 47483 picorv32.instr_blt
.sym 47485 $abc$36039$n3926_1
.sym 47486 $abc$36039$n3857
.sym 47487 basesoc_picorv327[12]
.sym 47488 $abc$36039$n3400
.sym 47489 picorv32.mem_rdata_q[13]
.sym 47496 $abc$36039$n4364
.sym 47497 $abc$36039$n4026
.sym 47499 basesoc_picorv327[20]
.sym 47500 basesoc_picorv327[15]
.sym 47501 $abc$36039$n4059
.sym 47504 $abc$36039$n4060
.sym 47506 $abc$36039$n3400
.sym 47507 $abc$36039$n3927_1
.sym 47508 basesoc_picorv327[15]
.sym 47509 $abc$36039$n4369
.sym 47512 basesoc_picorv327[28]
.sym 47513 $abc$36039$n3926_1
.sym 47514 basesoc_picorv327[26]
.sym 47515 $abc$36039$n4061
.sym 47516 picorv32.mem_wordsize[1]
.sym 47517 $abc$36039$n4031
.sym 47518 $abc$36039$n4064
.sym 47520 $abc$36039$n2900_1
.sym 47521 picorv32.cpu_state[5]
.sym 47522 picorv32.instr_sb
.sym 47523 basesoc_picorv327[20]
.sym 47524 $abc$36039$n3407
.sym 47525 $abc$36039$n4028
.sym 47526 $abc$36039$n4027
.sym 47529 $abc$36039$n4369
.sym 47530 $abc$36039$n3400
.sym 47531 $abc$36039$n4064
.sym 47532 $abc$36039$n4061
.sym 47535 $abc$36039$n3407
.sym 47536 $abc$36039$n4364
.sym 47537 basesoc_picorv327[15]
.sym 47538 picorv32.cpu_state[5]
.sym 47541 picorv32.cpu_state[5]
.sym 47542 $abc$36039$n3407
.sym 47543 picorv32.mem_wordsize[1]
.sym 47544 picorv32.instr_sb
.sym 47547 $abc$36039$n4059
.sym 47548 $abc$36039$n3927_1
.sym 47549 $abc$36039$n4060
.sym 47550 basesoc_picorv327[20]
.sym 47553 basesoc_picorv327[15]
.sym 47554 $abc$36039$n4026
.sym 47555 $abc$36039$n3927_1
.sym 47556 $abc$36039$n4027
.sym 47559 basesoc_picorv327[20]
.sym 47560 picorv32.cpu_state[5]
.sym 47561 $abc$36039$n3407
.sym 47562 $abc$36039$n4369
.sym 47565 $abc$36039$n4364
.sym 47566 $abc$36039$n3400
.sym 47567 $abc$36039$n4028
.sym 47568 $abc$36039$n4031
.sym 47571 $abc$36039$n2900_1
.sym 47572 basesoc_picorv327[26]
.sym 47573 $abc$36039$n3926_1
.sym 47574 basesoc_picorv327[28]
.sym 47575 $abc$36039$n3110_$glb_ce
.sym 47576 clk12_$glb_clk
.sym 47578 $abc$36039$n2889_1
.sym 47579 $abc$36039$n3926_1
.sym 47580 picorv32.instr_sra
.sym 47581 $abc$36039$n4320
.sym 47582 picorv32.instr_beq
.sym 47583 $abc$36039$n2894_1
.sym 47584 $abc$36039$n3483
.sym 47585 picorv32.instr_srl
.sym 47586 basesoc_picorv327[15]
.sym 47590 basesoc_picorv327[31]
.sym 47593 sys_rst
.sym 47594 basesoc_picorv327[19]
.sym 47596 basesoc_picorv327[2]
.sym 47597 $abc$36039$n2969_1
.sym 47598 basesoc_picorv327[20]
.sym 47599 basesoc_picorv327[30]
.sym 47600 basesoc_picorv327[15]
.sym 47601 basesoc_uart_tx_fifo_do_read
.sym 47605 picorv32.is_alu_reg_reg
.sym 47608 picorv32.mem_rdata_q[30]
.sym 47609 picorv32.instr_jalr
.sym 47610 picorv32.instr_srli
.sym 47611 picorv32.reg_pc[20]
.sym 47613 picorv32.cpuregs_rs1[31]
.sym 47620 picorv32.is_sb_sh_sw
.sym 47621 $abc$36039$n3920
.sym 47622 picorv32.mem_rdata_q[29]
.sym 47623 picorv32.mem_rdata_q[27]
.sym 47625 picorv32.mem_rdata_q[14]
.sym 47626 picorv32.mem_rdata_q[30]
.sym 47627 picorv32.mem_rdata_q[28]
.sym 47630 picorv32.mem_rdata_q[26]
.sym 47631 picorv32.mem_rdata_q[25]
.sym 47632 $abc$36039$n3492
.sym 47634 picorv32.is_alu_reg_imm
.sym 47635 $abc$36039$n3484_1
.sym 47638 picorv32.instr_lb
.sym 47640 $abc$36039$n3505
.sym 47641 picorv32.mem_rdata_q[31]
.sym 47644 $abc$36039$n3482
.sym 47645 picorv32.instr_lbu
.sym 47646 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47647 picorv32.mem_rdata_q[12]
.sym 47648 $abc$36039$n3400
.sym 47649 picorv32.mem_rdata_q[13]
.sym 47652 picorv32.mem_rdata_q[26]
.sym 47653 picorv32.mem_rdata_q[28]
.sym 47654 picorv32.mem_rdata_q[27]
.sym 47655 picorv32.mem_rdata_q[25]
.sym 47658 picorv32.instr_lbu
.sym 47659 $abc$36039$n3920
.sym 47660 picorv32.instr_lb
.sym 47661 $abc$36039$n3400
.sym 47664 picorv32.mem_rdata_q[14]
.sym 47665 picorv32.mem_rdata_q[12]
.sym 47667 picorv32.mem_rdata_q[13]
.sym 47670 picorv32.mem_rdata_q[12]
.sym 47671 picorv32.mem_rdata_q[14]
.sym 47672 picorv32.mem_rdata_q[13]
.sym 47673 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47676 picorv32.is_alu_reg_imm
.sym 47678 $abc$36039$n3482
.sym 47682 $abc$36039$n3505
.sym 47684 picorv32.is_sb_sh_sw
.sym 47688 picorv32.mem_rdata_q[31]
.sym 47689 picorv32.mem_rdata_q[30]
.sym 47690 $abc$36039$n3484_1
.sym 47691 picorv32.mem_rdata_q[29]
.sym 47694 picorv32.mem_rdata_q[29]
.sym 47695 picorv32.mem_rdata_q[31]
.sym 47696 picorv32.mem_rdata_q[30]
.sym 47697 $abc$36039$n3492
.sym 47698 $abc$36039$n3048_$glb_ce
.sym 47699 clk12_$glb_clk
.sym 47702 $abc$36039$n3482
.sym 47703 $abc$36039$n3497
.sym 47704 $abc$36039$n3507
.sym 47705 $abc$36039$n2888
.sym 47706 $abc$36039$n3505
.sym 47707 $abc$36039$n142
.sym 47708 $abc$36039$n2899
.sym 47712 $abc$36039$n3059
.sym 47713 basesoc_uart_phy_uart_clk_txen
.sym 47714 picorv32.is_slli_srli_srai
.sym 47716 $abc$36039$n4320
.sym 47717 picorv32.mem_rdata_q[27]
.sym 47718 picorv32.mem_rdata_q[26]
.sym 47719 $abc$36039$n3485_1
.sym 47721 $abc$36039$n3049
.sym 47722 $abc$36039$n3926_1
.sym 47724 basesoc_picorv327[31]
.sym 47725 $abc$36039$n136
.sym 47726 $abc$36039$n2845
.sym 47727 $abc$36039$n2752
.sym 47728 basesoc_adr[0]
.sym 47732 picorv32.is_sb_sh_sw
.sym 47733 $abc$36039$n5
.sym 47734 picorv32.cpu_state[5]
.sym 47742 picorv32.instr_lh
.sym 47743 $abc$36039$n3
.sym 47744 picorv32.instr_waitirq
.sym 47745 picorv32.instr_sw
.sym 47747 picorv32.instr_lbu
.sym 47748 picorv32.instr_lw
.sym 47749 picorv32.instr_sb
.sym 47750 picorv32.instr_lh
.sym 47751 picorv32.instr_slli
.sym 47752 picorv32.instr_lhu
.sym 47753 picorv32.instr_lb
.sym 47754 picorv32.instr_bltu
.sym 47755 picorv32.mem_rdata_q[12]
.sym 47756 $abc$36039$n3486_1
.sym 47757 picorv32.instr_bgeu
.sym 47760 $abc$36039$n2892
.sym 47761 picorv32.mem_rdata_q[13]
.sym 47763 $abc$36039$n3400
.sym 47767 $abc$36039$n3482
.sym 47768 $abc$36039$n5
.sym 47769 $abc$36039$n2750
.sym 47772 picorv32.instr_sll
.sym 47775 picorv32.instr_slli
.sym 47776 picorv32.instr_sll
.sym 47781 picorv32.instr_lbu
.sym 47782 picorv32.instr_lw
.sym 47783 picorv32.instr_lhu
.sym 47787 picorv32.instr_bgeu
.sym 47788 picorv32.instr_sb
.sym 47789 picorv32.instr_waitirq
.sym 47790 picorv32.instr_sw
.sym 47793 picorv32.mem_rdata_q[13]
.sym 47794 picorv32.mem_rdata_q[12]
.sym 47795 $abc$36039$n3486_1
.sym 47796 $abc$36039$n3482
.sym 47799 picorv32.instr_lh
.sym 47800 picorv32.instr_lhu
.sym 47802 $abc$36039$n3400
.sym 47805 $abc$36039$n5
.sym 47811 $abc$36039$n2892
.sym 47812 picorv32.instr_bltu
.sym 47813 picorv32.instr_lb
.sym 47814 picorv32.instr_lh
.sym 47817 $abc$36039$n3
.sym 47821 $abc$36039$n2750
.sym 47822 clk12_$glb_clk
.sym 47825 $abc$36039$n124
.sym 47826 $abc$36039$n5
.sym 47828 basesoc_uart_phy_storage[18]
.sym 47830 $abc$36039$n122
.sym 47831 $abc$36039$n4792_1
.sym 47836 picorv32.is_alu_reg_reg
.sym 47837 $abc$36039$n142
.sym 47838 $abc$36039$n128
.sym 47839 $abc$36039$n3507
.sym 47840 $abc$36039$n711
.sym 47841 picorv32.cpu_state[4]
.sym 47842 $abc$36039$n5011
.sym 47844 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 47845 $abc$36039$n2754
.sym 47846 $abc$36039$n132
.sym 47847 $abc$36039$n3497
.sym 47848 basesoc_adr[1]
.sym 47850 picorv32.is_alu_reg_imm
.sym 47854 $abc$36039$n13
.sym 47856 $abc$36039$n9
.sym 47857 basesoc_ctrl_bus_errors[28]
.sym 47868 picorv32.is_alu_reg_imm
.sym 47869 $abc$36039$n3486_1
.sym 47870 $abc$36039$n3505
.sym 47872 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47877 $abc$36039$n3485_1
.sym 47880 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47883 picorv32.mem_rdata_q[14]
.sym 47891 picorv32.mem_rdata_q[12]
.sym 47892 picorv32.is_sb_sh_sw
.sym 47895 picorv32.mem_rdata_q[13]
.sym 47899 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47901 $abc$36039$n3505
.sym 47904 $abc$36039$n3505
.sym 47905 $abc$36039$n3486_1
.sym 47906 picorv32.is_alu_reg_imm
.sym 47911 $abc$36039$n3485_1
.sym 47912 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47916 picorv32.mem_rdata_q[12]
.sym 47917 picorv32.is_sb_sh_sw
.sym 47918 picorv32.mem_rdata_q[13]
.sym 47919 picorv32.mem_rdata_q[14]
.sym 47922 $abc$36039$n3486_1
.sym 47923 $abc$36039$n3485_1
.sym 47925 picorv32.is_alu_reg_imm
.sym 47928 picorv32.mem_rdata_q[12]
.sym 47929 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47930 picorv32.mem_rdata_q[13]
.sym 47931 picorv32.mem_rdata_q[14]
.sym 47934 picorv32.mem_rdata_q[14]
.sym 47935 picorv32.mem_rdata_q[13]
.sym 47936 picorv32.is_lb_lh_lw_lbu_lhu
.sym 47937 picorv32.mem_rdata_q[12]
.sym 47940 picorv32.mem_rdata_q[12]
.sym 47941 picorv32.mem_rdata_q[14]
.sym 47942 picorv32.mem_rdata_q[13]
.sym 47943 picorv32.is_sb_sh_sw
.sym 47944 $abc$36039$n3048_$glb_ce
.sym 47945 clk12_$glb_clk
.sym 47948 $abc$36039$n2831
.sym 47949 $abc$36039$n9
.sym 47952 $abc$36039$n3959
.sym 47963 eventmanager_status_w[0]
.sym 47964 $abc$36039$n4792_1
.sym 47965 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 47967 sys_rst
.sym 47970 eventmanager_status_w[0]
.sym 47971 $abc$36039$n5
.sym 47974 $abc$36039$n2883
.sym 47979 $abc$36039$n3203
.sym 47981 picorv32.mem_rdata_q[13]
.sym 47998 $abc$36039$n5
.sym 47999 $abc$36039$n2752
.sym 48006 $abc$36039$n7
.sym 48014 $abc$36039$n9
.sym 48023 $abc$36039$n7
.sym 48034 $abc$36039$n5
.sym 48058 $abc$36039$n9
.sym 48067 $abc$36039$n2752
.sym 48068 clk12_$glb_clk
.sym 48071 basesoc_timer0_reload_storage[4]
.sym 48082 $abc$36039$n3048
.sym 48087 $abc$36039$n3295
.sym 48088 $abc$36039$n3302
.sym 48089 $abc$36039$n3203
.sym 48090 basesoc_adr[1]
.sym 48091 basesoc_uart_tx_fifo_wrport_we
.sym 48092 $abc$36039$n3295
.sym 48093 sys_rst
.sym 48094 picorv32.is_alu_reg_imm
.sym 48096 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 48097 $abc$36039$n2904
.sym 48103 $abc$36039$n3200
.sym 48104 $abc$36039$n3255
.sym 48115 $abc$36039$n4958
.sym 48127 basesoc_ctrl_bus_errors[28]
.sym 48129 $abc$36039$n4955
.sym 48134 $abc$36039$n2883
.sym 48137 $abc$36039$n3298
.sym 48139 $abc$36039$n4959_1
.sym 48168 basesoc_ctrl_bus_errors[28]
.sym 48169 $abc$36039$n3298
.sym 48174 $abc$36039$n4959_1
.sym 48175 $abc$36039$n4958
.sym 48176 $abc$36039$n2883
.sym 48177 $abc$36039$n4955
.sym 48191 clk12_$glb_clk
.sym 48192 sys_rst_$glb_sr
.sym 48195 basesoc_ctrl_bus_errors[2]
.sym 48196 basesoc_ctrl_bus_errors[3]
.sym 48197 basesoc_ctrl_bus_errors[4]
.sym 48198 basesoc_ctrl_bus_errors[5]
.sym 48199 basesoc_ctrl_bus_errors[6]
.sym 48200 basesoc_ctrl_bus_errors[7]
.sym 48206 $abc$36039$n3062
.sym 48207 picorv32.is_lbu_lhu_lw
.sym 48209 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 48212 $abc$36039$n3200
.sym 48214 basesoc_timer0_reload_storage[4]
.sym 48215 basesoc_dat_w[7]
.sym 48218 $abc$36039$n2845
.sym 48220 $abc$36039$n4167
.sym 48222 basesoc_ctrl_bus_errors[6]
.sym 48223 $abc$36039$n4167
.sym 48224 basesoc_ctrl_storage[30]
.sym 48226 basesoc_ctrl_bus_errors[20]
.sym 48234 $abc$36039$n3302
.sym 48236 $abc$36039$n4970
.sym 48237 basesoc_ctrl_bus_errors[0]
.sym 48238 $abc$36039$n4968_1
.sym 48240 basesoc_ctrl_bus_errors[1]
.sym 48241 $abc$36039$n3206_1
.sym 48242 $abc$36039$n3302
.sym 48243 basesoc_ctrl_bus_errors[6]
.sym 48244 $abc$36039$n110
.sym 48245 $abc$36039$n3295
.sym 48246 basesoc_ctrl_bus_errors[6]
.sym 48248 basesoc_ctrl_storage[30]
.sym 48249 $abc$36039$n3298
.sym 48250 basesoc_ctrl_bus_errors[20]
.sym 48251 $abc$36039$n3203
.sym 48252 $abc$36039$n2734
.sym 48253 sys_rst
.sym 48254 basesoc_ctrl_bus_errors[4]
.sym 48255 basesoc_ctrl_bus_errors[5]
.sym 48256 $abc$36039$n2738
.sym 48257 basesoc_ctrl_bus_errors[7]
.sym 48260 basesoc_ctrl_bus_errors[2]
.sym 48261 basesoc_ctrl_bus_errors[3]
.sym 48262 basesoc_ctrl_bus_errors[4]
.sym 48263 $abc$36039$n3200
.sym 48264 $abc$36039$n120
.sym 48265 basesoc_ctrl_bus_errors[29]
.sym 48267 basesoc_ctrl_bus_errors[1]
.sym 48268 basesoc_ctrl_bus_errors[0]
.sym 48269 basesoc_ctrl_bus_errors[3]
.sym 48270 basesoc_ctrl_bus_errors[2]
.sym 48273 $abc$36039$n3203
.sym 48274 $abc$36039$n3298
.sym 48275 $abc$36039$n120
.sym 48276 basesoc_ctrl_bus_errors[29]
.sym 48279 $abc$36039$n3302
.sym 48280 $abc$36039$n110
.sym 48281 $abc$36039$n3200
.sym 48282 basesoc_ctrl_bus_errors[6]
.sym 48285 basesoc_ctrl_bus_errors[7]
.sym 48286 basesoc_ctrl_bus_errors[4]
.sym 48287 basesoc_ctrl_bus_errors[5]
.sym 48288 basesoc_ctrl_bus_errors[6]
.sym 48291 $abc$36039$n4970
.sym 48292 $abc$36039$n3206_1
.sym 48293 $abc$36039$n4968_1
.sym 48294 basesoc_ctrl_storage[30]
.sym 48297 sys_rst
.sym 48298 $abc$36039$n2738
.sym 48299 basesoc_ctrl_bus_errors[0]
.sym 48303 basesoc_ctrl_bus_errors[1]
.sym 48309 $abc$36039$n3302
.sym 48310 basesoc_ctrl_bus_errors[20]
.sym 48311 basesoc_ctrl_bus_errors[4]
.sym 48312 $abc$36039$n3295
.sym 48313 $abc$36039$n2734
.sym 48314 clk12_$glb_clk
.sym 48315 sys_rst_$glb_sr
.sym 48316 basesoc_ctrl_bus_errors[8]
.sym 48317 basesoc_ctrl_bus_errors[9]
.sym 48318 basesoc_ctrl_bus_errors[10]
.sym 48319 basesoc_ctrl_bus_errors[11]
.sym 48320 basesoc_ctrl_bus_errors[12]
.sym 48321 basesoc_ctrl_bus_errors[13]
.sym 48322 basesoc_ctrl_bus_errors[14]
.sym 48323 basesoc_ctrl_bus_errors[15]
.sym 48328 $abc$36039$n3302
.sym 48329 $abc$36039$n3206_1
.sym 48330 $abc$36039$n110
.sym 48332 $abc$36039$n4963_1
.sym 48333 basesoc_ctrl_bus_errors[7]
.sym 48335 basesoc_dat_w[4]
.sym 48336 $abc$36039$n2738
.sym 48337 $abc$36039$n3206_1
.sym 48341 $abc$36039$n9
.sym 48343 $abc$36039$n2738
.sym 48345 sys_rst
.sym 48346 $abc$36039$n13
.sym 48347 basesoc_ctrl_bus_errors[27]
.sym 48348 $abc$36039$n4943
.sym 48349 basesoc_ctrl_bus_errors[28]
.sym 48351 basesoc_ctrl_bus_errors[29]
.sym 48357 $abc$36039$n3203
.sym 48358 $PACKER_VCC_NET
.sym 48359 $abc$36039$n2738
.sym 48360 basesoc_ctrl_bus_errors[3]
.sym 48362 $abc$36039$n3302
.sym 48363 basesoc_ctrl_bus_errors[27]
.sym 48364 $abc$36039$n3292
.sym 48365 $abc$36039$n3216_1
.sym 48366 basesoc_ctrl_bus_errors[14]
.sym 48367 $abc$36039$n4950_1
.sym 48368 $abc$36039$n3215
.sym 48369 $abc$36039$n3295
.sym 48370 $abc$36039$n3298
.sym 48371 basesoc_ctrl_bus_errors[0]
.sym 48372 $abc$36039$n4952
.sym 48373 $abc$36039$n3218
.sym 48374 basesoc_ctrl_bus_errors[9]
.sym 48375 basesoc_ctrl_bus_errors[10]
.sym 48376 $abc$36039$n4953_1
.sym 48378 $abc$36039$n3217
.sym 48379 basesoc_ctrl_bus_errors[22]
.sym 48380 basesoc_ctrl_storage[22]
.sym 48381 basesoc_ctrl_bus_errors[8]
.sym 48382 $abc$36039$n4969_1
.sym 48384 basesoc_ctrl_bus_errors[11]
.sym 48385 basesoc_ctrl_bus_errors[12]
.sym 48386 basesoc_ctrl_bus_errors[13]
.sym 48387 basesoc_ctrl_bus_errors[14]
.sym 48388 basesoc_ctrl_bus_errors[15]
.sym 48390 basesoc_ctrl_bus_errors[11]
.sym 48391 basesoc_ctrl_bus_errors[9]
.sym 48392 basesoc_ctrl_bus_errors[10]
.sym 48393 basesoc_ctrl_bus_errors[8]
.sym 48396 basesoc_ctrl_storage[22]
.sym 48397 $abc$36039$n3203
.sym 48398 $abc$36039$n3292
.sym 48399 basesoc_ctrl_bus_errors[14]
.sym 48402 $abc$36039$n4952
.sym 48403 $abc$36039$n4950_1
.sym 48405 $abc$36039$n4953_1
.sym 48408 basesoc_ctrl_bus_errors[0]
.sym 48410 $PACKER_VCC_NET
.sym 48414 $abc$36039$n4969_1
.sym 48415 $abc$36039$n3295
.sym 48416 basesoc_ctrl_bus_errors[22]
.sym 48420 basesoc_ctrl_bus_errors[12]
.sym 48421 basesoc_ctrl_bus_errors[13]
.sym 48422 basesoc_ctrl_bus_errors[14]
.sym 48423 basesoc_ctrl_bus_errors[15]
.sym 48426 $abc$36039$n3218
.sym 48427 $abc$36039$n3217
.sym 48428 $abc$36039$n3215
.sym 48429 $abc$36039$n3216_1
.sym 48432 basesoc_ctrl_bus_errors[3]
.sym 48433 $abc$36039$n3298
.sym 48434 $abc$36039$n3302
.sym 48435 basesoc_ctrl_bus_errors[27]
.sym 48436 $abc$36039$n2738
.sym 48437 clk12_$glb_clk
.sym 48438 sys_rst_$glb_sr
.sym 48439 basesoc_ctrl_bus_errors[16]
.sym 48440 basesoc_ctrl_bus_errors[17]
.sym 48441 basesoc_ctrl_bus_errors[18]
.sym 48442 basesoc_ctrl_bus_errors[19]
.sym 48443 basesoc_ctrl_bus_errors[20]
.sym 48444 basesoc_ctrl_bus_errors[21]
.sym 48445 basesoc_ctrl_bus_errors[22]
.sym 48446 basesoc_ctrl_bus_errors[23]
.sym 48447 sys_rst
.sym 48452 basesoc_ctrl_bus_errors[14]
.sym 48458 $abc$36039$n3302
.sym 48460 $abc$36039$n3292
.sym 48462 $abc$36039$n3298
.sym 48468 $abc$36039$n232
.sym 48471 $abc$36039$n5
.sym 48480 picorv32.latched_is_lu
.sym 48481 picorv32.is_lbu_lhu_lw
.sym 48482 $abc$36039$n3219
.sym 48483 sys_rst
.sym 48484 $abc$36039$n3302
.sym 48485 $abc$36039$n3211_1
.sym 48486 $abc$36039$n3213
.sym 48488 $abc$36039$n2845
.sym 48489 $abc$36039$n3220
.sym 48490 $abc$36039$n4167
.sym 48491 picorv32.latched_is_lh
.sym 48492 $abc$36039$n3212
.sym 48493 picorv32.instr_lh
.sym 48494 $abc$36039$n3214
.sym 48495 $abc$36039$n4167
.sym 48496 basesoc_ctrl_bus_errors[16]
.sym 48497 basesoc_ctrl_bus_errors[7]
.sym 48498 $abc$36039$n3210
.sym 48499 basesoc_ctrl_bus_errors[19]
.sym 48501 $abc$36039$n3400
.sym 48502 $abc$36039$n3298
.sym 48503 basesoc_ctrl_bus_errors[31]
.sym 48505 basesoc_ctrl_bus_errors[17]
.sym 48506 basesoc_ctrl_bus_errors[18]
.sym 48507 $abc$36039$n3059
.sym 48508 basesoc_ctrl_bus_errors[20]
.sym 48509 basesoc_ctrl_bus_errors[21]
.sym 48510 basesoc_ctrl_bus_errors[22]
.sym 48511 basesoc_ctrl_bus_errors[23]
.sym 48513 $abc$36039$n4167
.sym 48514 picorv32.is_lbu_lhu_lw
.sym 48515 picorv32.latched_is_lu
.sym 48516 $abc$36039$n3400
.sym 48519 basesoc_ctrl_bus_errors[31]
.sym 48520 $abc$36039$n3298
.sym 48521 basesoc_ctrl_bus_errors[7]
.sym 48522 $abc$36039$n3302
.sym 48525 $abc$36039$n3219
.sym 48526 $abc$36039$n3211_1
.sym 48527 $abc$36039$n3220
.sym 48528 $abc$36039$n3214
.sym 48531 $abc$36039$n3400
.sym 48532 picorv32.latched_is_lh
.sym 48533 $abc$36039$n4167
.sym 48534 picorv32.instr_lh
.sym 48537 basesoc_ctrl_bus_errors[21]
.sym 48538 basesoc_ctrl_bus_errors[22]
.sym 48539 basesoc_ctrl_bus_errors[23]
.sym 48540 basesoc_ctrl_bus_errors[20]
.sym 48543 $abc$36039$n3212
.sym 48544 $abc$36039$n3213
.sym 48549 basesoc_ctrl_bus_errors[17]
.sym 48550 basesoc_ctrl_bus_errors[19]
.sym 48551 basesoc_ctrl_bus_errors[16]
.sym 48552 basesoc_ctrl_bus_errors[18]
.sym 48555 $abc$36039$n2845
.sym 48557 sys_rst
.sym 48558 $abc$36039$n3210
.sym 48559 $abc$36039$n3059
.sym 48560 clk12_$glb_clk
.sym 48561 $abc$36039$n232_$glb_sr
.sym 48562 basesoc_ctrl_bus_errors[24]
.sym 48563 basesoc_ctrl_bus_errors[25]
.sym 48564 basesoc_ctrl_bus_errors[26]
.sym 48565 basesoc_ctrl_bus_errors[27]
.sym 48566 basesoc_ctrl_bus_errors[28]
.sym 48567 basesoc_ctrl_bus_errors[29]
.sym 48568 basesoc_ctrl_bus_errors[30]
.sym 48569 basesoc_ctrl_bus_errors[31]
.sym 48579 sys_rst
.sym 48597 $abc$36039$n232
.sym 48603 basesoc_dat_w[1]
.sym 48608 $abc$36039$n3200
.sym 48611 $abc$36039$n9
.sym 48613 basesoc_ctrl_bus_errors[18]
.sym 48614 $abc$36039$n2720
.sym 48615 sys_rst
.sym 48616 $abc$36039$n106
.sym 48618 $abc$36039$n4944_1
.sym 48619 basesoc_ctrl_bus_errors[24]
.sym 48620 basesoc_ctrl_bus_errors[25]
.sym 48621 $abc$36039$n3400
.sym 48622 $abc$36039$n3298
.sym 48623 basesoc_ctrl_bus_errors[28]
.sym 48625 $abc$36039$n3295
.sym 48626 basesoc_ctrl_bus_errors[31]
.sym 48627 $abc$36039$n3399
.sym 48628 $abc$36039$n232
.sym 48629 basesoc_ctrl_bus_errors[26]
.sym 48630 basesoc_ctrl_bus_errors[27]
.sym 48631 $abc$36039$n5
.sym 48632 basesoc_ctrl_bus_errors[29]
.sym 48633 basesoc_ctrl_bus_errors[30]
.sym 48634 $abc$36039$n4946
.sym 48637 $abc$36039$n9
.sym 48642 basesoc_ctrl_bus_errors[25]
.sym 48643 basesoc_ctrl_bus_errors[27]
.sym 48644 basesoc_ctrl_bus_errors[26]
.sym 48645 basesoc_ctrl_bus_errors[24]
.sym 48648 basesoc_ctrl_bus_errors[29]
.sym 48649 basesoc_ctrl_bus_errors[31]
.sym 48650 basesoc_ctrl_bus_errors[28]
.sym 48651 basesoc_ctrl_bus_errors[30]
.sym 48654 sys_rst
.sym 48655 basesoc_dat_w[1]
.sym 48660 $abc$36039$n232
.sym 48662 $abc$36039$n3400
.sym 48663 $abc$36039$n3399
.sym 48666 $abc$36039$n5
.sym 48672 $abc$36039$n4944_1
.sym 48673 basesoc_ctrl_bus_errors[26]
.sym 48674 $abc$36039$n4946
.sym 48675 $abc$36039$n3298
.sym 48678 $abc$36039$n3200
.sym 48679 $abc$36039$n3295
.sym 48680 basesoc_ctrl_bus_errors[18]
.sym 48681 $abc$36039$n106
.sym 48682 $abc$36039$n2720
.sym 48683 clk12_$glb_clk
.sym 48685 $abc$36039$n226
.sym 48691 $abc$36039$n3110
.sym 48704 basesoc_ctrl_bus_errors[24]
.sym 48810 clk12
.sym 48813 picorv32.irq_state[1]
.sym 48827 $abc$36039$n2951
.sym 48833 clk12
.sym 48882 $abc$36039$n3046
.sym 48899 $abc$36039$n3046
.sym 48927 picorv32.reg_out[5]
.sym 48930 picorv32.is_lui_auipc_jal
.sym 48932 $abc$36039$n2845
.sym 48942 serial_rx
.sym 48972 basesoc_picorv327[16]
.sym 48974 $abc$36039$n3885_1
.sym 48977 $abc$36039$n3042
.sym 48979 $abc$36039$n3845
.sym 49002 basesoc_picorv327[16]
.sym 49003 $abc$36039$n3885_1
.sym 49004 $abc$36039$n3845
.sym 49029 $abc$36039$n3042
.sym 49030 clk12_$glb_clk
.sym 49034 serial_rx
.sym 49036 spiflash_bus_dat_r[3]
.sym 49037 spiflash_bus_dat_r[4]
.sym 49041 spiflash_bus_dat_r[6]
.sym 49042 spiflash_bus_dat_r[5]
.sym 49046 basesoc_picorv327[1]
.sym 49053 $abc$36039$n3425
.sym 49054 $abc$36039$n3044_1
.sym 49055 $abc$36039$n3440_1
.sym 49056 array_muxed0[14]
.sym 49057 $abc$36039$n3435
.sym 49066 basesoc_picorv327[16]
.sym 49076 array_muxed0[14]
.sym 49081 $abc$36039$n3363
.sym 49084 $abc$36039$n2984
.sym 49088 $abc$36039$n229
.sym 49095 $abc$36039$n3885_1
.sym 49097 $abc$36039$n2973
.sym 49098 array_muxed0[17]
.sym 49100 $abc$36039$n3845
.sym 49102 $abc$36039$n4562_1
.sym 49113 $abc$36039$n3371
.sym 49116 array_muxed0[14]
.sym 49118 spiflash_bus_dat_r[15]
.sym 49125 spiflash_bus_dat_r[31]
.sym 49138 $abc$36039$n3363
.sym 49140 $abc$36039$n2984
.sym 49170 $abc$36039$n3363
.sym 49171 array_muxed0[14]
.sym 49172 $abc$36039$n3371
.sym 49173 spiflash_bus_dat_r[15]
.sym 49182 $abc$36039$n3371
.sym 49185 spiflash_bus_dat_r[31]
.sym 49192 $abc$36039$n2984
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 $abc$36039$n2984
.sym 49196 spiflash_bus_dat_r[1]
.sym 49197 $abc$36039$n2990
.sym 49198 $abc$36039$n3011_1
.sym 49199 spiflash_bus_dat_r[2]
.sym 49200 $abc$36039$n2994
.sym 49201 $abc$36039$n2999
.sym 49202 $abc$36039$n2986_1
.sym 49205 picorv32.is_alu_reg_imm
.sym 49206 $abc$36039$n2890_1
.sym 49207 array_muxed1[2]
.sym 49209 array_muxed1[6]
.sym 49212 array_muxed0[4]
.sym 49213 array_muxed1[11]
.sym 49214 array_muxed2[1]
.sym 49215 array_muxed1[3]
.sym 49218 array_muxed1[8]
.sym 49221 spiflash_bus_dat_r[7]
.sym 49223 array_muxed0[19]
.sym 49224 $abc$36039$n2845
.sym 49227 $abc$36039$n3002_1
.sym 49229 $abc$36039$n2985
.sym 49236 $abc$36039$n2845
.sym 49238 $abc$36039$n2984
.sym 49243 $abc$36039$n2997_1
.sym 49246 $abc$36039$n3371
.sym 49247 $abc$36039$n2986_1
.sym 49249 spiflash_bus_dat_r[6]
.sym 49254 $abc$36039$n2990
.sym 49255 $abc$36039$n2985
.sym 49256 $abc$36039$n2988_1
.sym 49257 $abc$36039$n2994
.sym 49258 $abc$36039$n2999
.sym 49259 array_muxed0[21]
.sym 49260 $abc$36039$n3555_1
.sym 49261 $abc$36039$n3363
.sym 49262 $abc$36039$n2989_1
.sym 49263 $abc$36039$n3011_1
.sym 49264 $abc$36039$n2998_1
.sym 49265 $abc$36039$n2993
.sym 49266 $abc$36039$n3010
.sym 49269 $abc$36039$n2988_1
.sym 49270 $abc$36039$n3555_1
.sym 49271 $abc$36039$n2845
.sym 49276 $abc$36039$n2986_1
.sym 49277 $abc$36039$n2985
.sym 49281 $abc$36039$n3011_1
.sym 49282 $abc$36039$n3010
.sym 49287 $abc$36039$n3555_1
.sym 49288 $abc$36039$n2845
.sym 49289 $abc$36039$n2997_1
.sym 49293 $abc$36039$n2990
.sym 49296 $abc$36039$n2989_1
.sym 49299 $abc$36039$n3371
.sym 49300 spiflash_bus_dat_r[6]
.sym 49301 array_muxed0[21]
.sym 49302 $abc$36039$n3363
.sym 49305 $abc$36039$n2993
.sym 49308 $abc$36039$n2994
.sym 49311 $abc$36039$n2998_1
.sym 49314 $abc$36039$n2999
.sym 49315 $abc$36039$n2984
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49318 picorv32.mem_rdata_latched[0]
.sym 49319 picorv32.mem_rdata_latched[3]
.sym 49320 picorv32.mem_rdata_q[4]
.sym 49321 picorv32.mem_rdata_latched[6]
.sym 49322 $abc$36039$n3003
.sym 49323 picorv32.mem_rdata_latched[4]
.sym 49324 picorv32.mem_rdata_latched[5]
.sym 49325 picorv32.mem_rdata_q[6]
.sym 49328 picorv32.reg_pc[9]
.sym 49330 $abc$36039$n2982
.sym 49331 spram_wren0
.sym 49332 $abc$36039$n3366_1
.sym 49333 $PACKER_VCC_NET
.sym 49334 $abc$36039$n3371
.sym 49335 $abc$36039$n2986_1
.sym 49336 $abc$36039$n3558
.sym 49337 $abc$36039$n2984
.sym 49338 basesoc_dat_w[5]
.sym 49339 array_muxed0[9]
.sym 49340 basesoc_dat_w[3]
.sym 49341 spiflash_i
.sym 49342 basesoc_bus_wishbone_dat_r[3]
.sym 49344 basesoc_picorv327[16]
.sym 49347 picorv32.instr_jal
.sym 49349 picorv32.is_alu_reg_imm
.sym 49359 $abc$36039$n2845
.sym 49360 $abc$36039$n2984_1
.sym 49361 $abc$36039$n2846
.sym 49362 $abc$36039$n2850_1
.sym 49365 $abc$36039$n57
.sym 49367 $abc$36039$n4605
.sym 49372 $abc$36039$n3555_1
.sym 49373 $abc$36039$n5469_1
.sym 49374 $abc$36039$n4606
.sym 49375 $abc$36039$n4567
.sym 49376 picorv32.mem_rdata_latched[3]
.sym 49379 $abc$36039$n3003
.sym 49380 $abc$36039$n2851
.sym 49383 $abc$36039$n3354
.sym 49386 picorv32.mem_rdata_latched[6]
.sym 49387 $abc$36039$n3002_1
.sym 49388 picorv32.mem_rdata_latched[4]
.sym 49389 picorv32.mem_rdata_latched[5]
.sym 49393 $abc$36039$n2850_1
.sym 49394 $abc$36039$n2846
.sym 49395 $abc$36039$n2851
.sym 49398 $abc$36039$n2984_1
.sym 49399 $abc$36039$n2845
.sym 49401 $abc$36039$n3555_1
.sym 49404 picorv32.mem_rdata_latched[4]
.sym 49405 picorv32.mem_rdata_latched[5]
.sym 49406 picorv32.mem_rdata_latched[6]
.sym 49410 $abc$36039$n3354
.sym 49413 $abc$36039$n57
.sym 49416 picorv32.mem_rdata_latched[6]
.sym 49418 picorv32.mem_rdata_latched[4]
.sym 49419 picorv32.mem_rdata_latched[5]
.sym 49423 $abc$36039$n3003
.sym 49424 $abc$36039$n3002_1
.sym 49428 $abc$36039$n4567
.sym 49429 $abc$36039$n5469_1
.sym 49430 $abc$36039$n4606
.sym 49431 $abc$36039$n4605
.sym 49436 picorv32.mem_rdata_latched[3]
.sym 49439 clk12_$glb_clk
.sym 49441 $abc$36039$n3492
.sym 49442 picorv32.mem_rdata_latched[2]
.sym 49443 picorv32.mem_rdata_q[5]
.sym 49444 picorv32.mem_rdata_latched[1]
.sym 49445 picorv32.mem_rdata_q[2]
.sym 49446 picorv32.mem_rdata_q[1]
.sym 49447 $abc$36039$n3493_1
.sym 49448 picorv32.mem_rdata_q[0]
.sym 49451 $abc$36039$n4253
.sym 49453 array_muxed0[5]
.sym 49456 $abc$36039$n2850_1
.sym 49460 $abc$36039$n232
.sym 49462 $abc$36039$n4606
.sym 49465 array_muxed0[8]
.sym 49468 $abc$36039$n229
.sym 49469 $abc$36039$n2982_1
.sym 49473 picorv32.instr_jal
.sym 49475 $abc$36039$n3187
.sym 49476 array_muxed0[21]
.sym 49483 picorv32.mem_rdata_latched[3]
.sym 49484 $abc$36039$n3465_1
.sym 49486 $abc$36039$n3461_1
.sym 49490 picorv32.mem_rdata_latched[0]
.sym 49491 picorv32.mem_rdata_latched[3]
.sym 49493 picorv32.mem_rdata_latched[6]
.sym 49494 $abc$36039$n3456_1
.sym 49495 picorv32.mem_rdata_latched[4]
.sym 49496 picorv32.mem_rdata_latched[5]
.sym 49499 picorv32.mem_rdata_latched[2]
.sym 49501 picorv32.mem_rdata_latched[1]
.sym 49507 picorv32.mem_rdata_latched[2]
.sym 49509 $abc$36039$n3458
.sym 49515 $abc$36039$n3465_1
.sym 49516 picorv32.mem_rdata_latched[3]
.sym 49517 $abc$36039$n3458
.sym 49518 picorv32.mem_rdata_latched[2]
.sym 49522 $abc$36039$n3461_1
.sym 49523 $abc$36039$n3456_1
.sym 49527 picorv32.mem_rdata_latched[6]
.sym 49529 picorv32.mem_rdata_latched[4]
.sym 49530 picorv32.mem_rdata_latched[5]
.sym 49533 picorv32.mem_rdata_latched[1]
.sym 49535 picorv32.mem_rdata_latched[0]
.sym 49539 picorv32.mem_rdata_latched[6]
.sym 49540 picorv32.mem_rdata_latched[5]
.sym 49541 picorv32.mem_rdata_latched[4]
.sym 49542 $abc$36039$n3456_1
.sym 49545 picorv32.mem_rdata_latched[0]
.sym 49546 picorv32.mem_rdata_latched[3]
.sym 49547 picorv32.mem_rdata_latched[1]
.sym 49548 picorv32.mem_rdata_latched[2]
.sym 49551 picorv32.mem_rdata_latched[4]
.sym 49553 picorv32.mem_rdata_latched[6]
.sym 49554 picorv32.mem_rdata_latched[5]
.sym 49558 $abc$36039$n3458
.sym 49560 picorv32.mem_rdata_latched[3]
.sym 49561 $abc$36039$n3046_$glb_ce
.sym 49562 clk12_$glb_clk
.sym 49564 picorv32.mem_rdata_latched[30]
.sym 49565 basesoc_counter[1]
.sym 49567 basesoc_counter[0]
.sym 49568 $abc$36039$n3471
.sym 49570 picorv32.mem_rdata_latched[28]
.sym 49571 picorv32.mem_rdata_latched[25]
.sym 49574 $abc$36039$n5456
.sym 49576 picorv32.instr_jal
.sym 49578 $abc$36039$n2954
.sym 49579 $abc$36039$n3022
.sym 49580 basesoc_picorv323[5]
.sym 49581 $abc$36039$n3555_1
.sym 49583 $abc$36039$n3018
.sym 49585 $abc$36039$n3039
.sym 49586 array_muxed0[2]
.sym 49588 picorv32.mem_rdata_q[28]
.sym 49590 array_muxed0[17]
.sym 49591 $abc$36039$n3885_1
.sym 49592 picorv32.reg_out[4]
.sym 49593 picorv32.is_sb_sh_sw
.sym 49595 array_muxed0[2]
.sym 49596 array_muxed0[10]
.sym 49597 picorv32.mem_rdata_latched[30]
.sym 49606 $abc$36039$n4599
.sym 49610 $abc$36039$n2995
.sym 49611 $abc$36039$n2982_1
.sym 49613 picorv32.instr_jal
.sym 49618 $abc$36039$n5465_1
.sym 49619 $abc$36039$n2873_1
.sym 49620 picorv32.mem_rdata_latched[11]
.sym 49621 $abc$36039$n5467_1
.sym 49622 picorv32.instr_jalr
.sym 49630 $abc$36039$n725
.sym 49631 picorv32.instr_auipc
.sym 49634 picorv32.instr_lui
.sym 49635 picorv32.mem_rdata_latched[28]
.sym 49640 $abc$36039$n725
.sym 49641 picorv32.instr_jalr
.sym 49644 picorv32.instr_jal
.sym 49646 picorv32.instr_auipc
.sym 49647 picorv32.instr_lui
.sym 49650 picorv32.mem_rdata_latched[11]
.sym 49656 $abc$36039$n2995
.sym 49659 $abc$36039$n2982_1
.sym 49665 picorv32.mem_rdata_latched[28]
.sym 49669 $abc$36039$n725
.sym 49674 $abc$36039$n5467_1
.sym 49675 $abc$36039$n4599
.sym 49676 $abc$36039$n5465_1
.sym 49681 $abc$36039$n725
.sym 49682 $abc$36039$n2873_1
.sym 49685 clk12_$glb_clk
.sym 49687 picorv32.mem_rdata_q[25]
.sym 49688 $abc$36039$n3907_1
.sym 49689 $abc$36039$n3012_1
.sym 49690 picorv32.mem_rdata_q[30]
.sym 49691 $abc$36039$n3901_1
.sym 49692 $abc$36039$n3029
.sym 49693 $abc$36039$n3068_1
.sym 49694 picorv32.mem_rdata_q[29]
.sym 49697 $abc$36039$n5444
.sym 49698 picorv32.reg_pc[7]
.sym 49699 $abc$36039$n2890_1
.sym 49700 picorv32.mem_rdata_q[31]
.sym 49701 $abc$36039$n3557
.sym 49706 $abc$36039$n2851
.sym 49708 $abc$36039$n3556
.sym 49709 picorv32.mem_rdata_latched[31]
.sym 49711 picorv32.decoded_imm_uj[8]
.sym 49712 basesoc_picorv327[26]
.sym 49713 picorv32.latched_stalu
.sym 49714 array_muxed0[19]
.sym 49715 picorv32.cpu_state[3]
.sym 49716 picorv32.mem_rdata_q[28]
.sym 49717 picorv32.instr_lui
.sym 49718 picorv32.is_lui_auipc_jal
.sym 49719 picorv32.decoded_imm_uj[31]
.sym 49720 picorv32.reg_out[15]
.sym 49721 picorv32.latched_stalu
.sym 49722 picorv32.reg_out[16]
.sym 49729 picorv32.reg_out[5]
.sym 49730 $abc$36039$n4584_1
.sym 49731 $abc$36039$n3067
.sym 49733 picorv32.cpu_state[3]
.sym 49734 picorv32.mem_rdata_latched[28]
.sym 49735 picorv32.reg_next_pc[16]
.sym 49737 picorv32.mem_rdata_latched[31]
.sym 49745 picorv32.mem_rdata_latched[27]
.sym 49746 picorv32.reg_out[16]
.sym 49749 $abc$36039$n3713
.sym 49750 $abc$36039$n3068_1
.sym 49752 picorv32.cpuregs_rs1[4]
.sym 49753 $abc$36039$n7131
.sym 49757 picorv32.reg_next_pc[5]
.sym 49761 picorv32.mem_rdata_latched[31]
.sym 49767 $abc$36039$n3067
.sym 49768 $abc$36039$n3068_1
.sym 49769 picorv32.mem_rdata_latched[27]
.sym 49770 picorv32.mem_rdata_latched[28]
.sym 49774 picorv32.mem_rdata_latched[27]
.sym 49779 picorv32.mem_rdata_latched[27]
.sym 49780 picorv32.mem_rdata_latched[28]
.sym 49781 $abc$36039$n3067
.sym 49782 $abc$36039$n3068_1
.sym 49785 picorv32.mem_rdata_latched[28]
.sym 49791 picorv32.cpuregs_rs1[4]
.sym 49792 $abc$36039$n4584_1
.sym 49793 picorv32.cpu_state[3]
.sym 49794 $abc$36039$n7131
.sym 49798 picorv32.reg_out[5]
.sym 49799 picorv32.reg_next_pc[5]
.sym 49800 $abc$36039$n3713
.sym 49803 picorv32.reg_next_pc[16]
.sym 49804 picorv32.reg_out[16]
.sym 49805 $abc$36039$n3713
.sym 49807 $abc$36039$n3046_$glb_ce
.sym 49808 clk12_$glb_clk
.sym 49810 picorv32.decoded_imm_uj[5]
.sym 49811 $abc$36039$n4701
.sym 49812 picorv32.decoded_imm_uj[28]
.sym 49813 $abc$36039$n3883_1
.sym 49814 $abc$36039$n3808_1
.sym 49815 picorv32.decoded_imm_uj[9]
.sym 49816 $abc$36039$n4244
.sym 49817 picorv32.decoded_imm_uj[10]
.sym 49820 $abc$36039$n5460
.sym 49821 $abc$36039$n4710
.sym 49822 basesoc_picorv327[22]
.sym 49823 $abc$36039$n3018
.sym 49825 picorv32.mem_rdata_q[30]
.sym 49826 $abc$36039$n3066
.sym 49827 $abc$36039$n3042
.sym 49828 basesoc_dat_w[7]
.sym 49829 $PACKER_VCC_NET
.sym 49830 $abc$36039$n2768
.sym 49832 basesoc_picorv327[5]
.sym 49833 picorv32.reg_next_pc[27]
.sym 49834 basesoc_bus_wishbone_dat_r[3]
.sym 49835 $abc$36039$n3713
.sym 49836 basesoc_picorv327[16]
.sym 49837 picorv32.mem_rdata_q[26]
.sym 49838 picorv32.decoded_imm[5]
.sym 49839 picorv32.instr_jal
.sym 49840 basesoc_picorv327[21]
.sym 49841 $abc$36039$n3103_1
.sym 49842 $abc$36039$n2878
.sym 49843 picorv32.decoded_imm_uj[5]
.sym 49844 picorv32.mem_rdata_q[29]
.sym 49845 basesoc_picorv327[0]
.sym 49851 picorv32.alu_out_q[5]
.sym 49853 $abc$36039$n3042
.sym 49854 $abc$36039$n3877_1
.sym 49855 basesoc_picorv327[12]
.sym 49856 $abc$36039$n3891
.sym 49859 $abc$36039$n3713
.sym 49861 picorv32.reg_out[26]
.sym 49862 $abc$36039$n3905_1
.sym 49864 basesoc_picorv327[19]
.sym 49865 $abc$36039$n2878
.sym 49866 basesoc_picorv327[21]
.sym 49867 $abc$36039$n3714_1
.sym 49869 picorv32.reg_next_pc[26]
.sym 49872 basesoc_picorv327[26]
.sym 49873 picorv32.reg_next_pc[5]
.sym 49874 $abc$36039$n3895
.sym 49875 $abc$36039$n3732
.sym 49877 $abc$36039$n3845
.sym 49879 picorv32.reg_out[5]
.sym 49880 $abc$36039$n5444
.sym 49881 picorv32.latched_stalu
.sym 49882 $abc$36039$n5011
.sym 49884 picorv32.alu_out_q[5]
.sym 49885 picorv32.latched_stalu
.sym 49887 picorv32.reg_out[5]
.sym 49890 $abc$36039$n3891
.sym 49891 basesoc_picorv327[19]
.sym 49892 $abc$36039$n3845
.sym 49897 basesoc_picorv327[26]
.sym 49898 $abc$36039$n3905_1
.sym 49899 $abc$36039$n3845
.sym 49902 $abc$36039$n3713
.sym 49903 picorv32.reg_next_pc[26]
.sym 49904 picorv32.reg_out[26]
.sym 49908 basesoc_picorv327[12]
.sym 49909 $abc$36039$n3845
.sym 49911 $abc$36039$n3877_1
.sym 49914 $abc$36039$n3713
.sym 49915 $abc$36039$n3714_1
.sym 49916 $abc$36039$n3732
.sym 49917 picorv32.reg_next_pc[5]
.sym 49920 $abc$36039$n5444
.sym 49921 $abc$36039$n3732
.sym 49922 $abc$36039$n5011
.sym 49923 $abc$36039$n2878
.sym 49926 $abc$36039$n3845
.sym 49928 $abc$36039$n3895
.sym 49929 basesoc_picorv327[21]
.sym 49930 $abc$36039$n3042
.sym 49931 clk12_$glb_clk
.sym 49933 picorv32.decoded_imm[5]
.sym 49934 $abc$36039$n3824_1
.sym 49935 $abc$36039$n3134_1
.sym 49936 picorv32.decoded_imm[8]
.sym 49937 picorv32.decoded_imm[9]
.sym 49938 $abc$36039$n3820_1
.sym 49939 $abc$36039$n3909
.sym 49940 $abc$36039$n3772
.sym 49942 basesoc_picorv327[29]
.sym 49943 basesoc_picorv327[29]
.sym 49944 $abc$36039$n2969_1
.sym 49945 array_muxed0[5]
.sym 49946 picorv32.alu_out_q[24]
.sym 49947 $abc$36039$n3042
.sym 49948 $abc$36039$n3913_1
.sym 49950 picorv32.reg_next_pc[15]
.sym 49951 basesoc_picorv327[12]
.sym 49952 basesoc_picorv327[15]
.sym 49954 picorv32.reg_out[15]
.sym 49955 array_muxed0[10]
.sym 49957 $abc$36039$n4238
.sym 49958 picorv32.instr_jal
.sym 49960 picorv32.reg_pc[4]
.sym 49961 basesoc_picorv327[24]
.sym 49962 basesoc_picorv327[3]
.sym 49963 picorv32.decoded_imm[3]
.sym 49964 $abc$36039$n3714_1
.sym 49965 $abc$36039$n3826_1
.sym 49966 $abc$36039$n4662
.sym 49967 picorv32.reg_next_pc[24]
.sym 49968 $abc$36039$n3764
.sym 49975 $abc$36039$n4704
.sym 49977 $abc$36039$n3812
.sym 49979 $abc$36039$n2878
.sym 49984 $abc$36039$n5011
.sym 49985 picorv32.latched_stalu
.sym 49987 $abc$36039$n3714_1
.sym 49988 $abc$36039$n4641
.sym 49989 $abc$36039$n3814_1
.sym 49990 picorv32.reg_next_pc[25]
.sym 49991 picorv32.reg_next_pc[27]
.sym 49993 $abc$36039$n3729
.sym 49994 picorv32.reg_out[11]
.sym 49995 $abc$36039$n3713
.sym 49996 picorv32.irq_state[0]
.sym 49997 picorv32.alu_out_q[11]
.sym 49999 $abc$36039$n3723
.sym 50001 $abc$36039$n5464
.sym 50003 $abc$36039$n3820_1
.sym 50004 picorv32.reg_next_pc[15]
.sym 50005 $abc$36039$n3772
.sym 50007 $abc$36039$n3814_1
.sym 50008 $abc$36039$n4704
.sym 50009 $abc$36039$n3723
.sym 50013 $abc$36039$n3713
.sym 50014 picorv32.reg_next_pc[25]
.sym 50015 $abc$36039$n3812
.sym 50016 $abc$36039$n3714_1
.sym 50019 $abc$36039$n3820_1
.sym 50020 $abc$36039$n3713
.sym 50021 $abc$36039$n3714_1
.sym 50022 picorv32.reg_next_pc[27]
.sym 50025 $abc$36039$n5011
.sym 50026 $abc$36039$n5464
.sym 50027 $abc$36039$n2878
.sym 50028 $abc$36039$n3772
.sym 50031 picorv32.latched_stalu
.sym 50033 picorv32.reg_out[11]
.sym 50034 picorv32.alu_out_q[11]
.sym 50037 $abc$36039$n3729
.sym 50039 $abc$36039$n4641
.sym 50040 $abc$36039$n3723
.sym 50043 $abc$36039$n3714_1
.sym 50044 $abc$36039$n3713
.sym 50045 $abc$36039$n3772
.sym 50046 picorv32.reg_next_pc[15]
.sym 50049 picorv32.reg_next_pc[27]
.sym 50050 picorv32.irq_state[0]
.sym 50051 $abc$36039$n2878
.sym 50052 $abc$36039$n3820_1
.sym 50053 $abc$36039$n3062_$glb_ce
.sym 50054 clk12_$glb_clk
.sym 50055 $abc$36039$n232_$glb_sr
.sym 50056 $abc$36039$n4695
.sym 50057 $abc$36039$n3974_1
.sym 50058 $abc$36039$n4203
.sym 50059 $abc$36039$n4257
.sym 50060 $abc$36039$n4659
.sym 50061 basesoc_picorv327[0]
.sym 50062 $abc$36039$n4238
.sym 50063 $abc$36039$n4713
.sym 50064 $abc$36039$n4646
.sym 50066 $abc$36039$n3764
.sym 50067 picorv32.reg_pc[11]
.sym 50068 basesoc_picorv327[1]
.sym 50069 picorv32.decoded_imm[0]
.sym 50070 picorv32.reg_next_pc[4]
.sym 50072 basesoc_picorv323[5]
.sym 50075 $abc$36039$n2878
.sym 50076 $abc$36039$n2846
.sym 50078 sys_rst
.sym 50079 picorv32.alu_out_q[19]
.sym 50080 $abc$36039$n3941_1
.sym 50081 picorv32.is_sb_sh_sw
.sym 50082 picorv32.reg_pc[9]
.sym 50083 $abc$36039$n6751
.sym 50084 basesoc_picorv327[7]
.sym 50085 picorv32.reg_pc[5]
.sym 50087 $abc$36039$n4713
.sym 50088 picorv32.mem_rdata_q[28]
.sym 50089 $abc$36039$n4701
.sym 50091 basesoc_picorv327[28]
.sym 50097 picorv32.reg_next_pc[11]
.sym 50098 $abc$36039$n3723
.sym 50099 picorv32.alu_out_q[13]
.sym 50100 $abc$36039$n4641
.sym 50101 $abc$36039$n3756
.sym 50102 picorv32.reg_out[13]
.sym 50104 picorv32.cpu_state[2]
.sym 50105 $abc$36039$n5011
.sym 50107 $abc$36039$n3714_1
.sym 50109 $abc$36039$n3756
.sym 50110 picorv32.cpuregs_rs1[7]
.sym 50114 $abc$36039$n3974_1
.sym 50115 picorv32.is_lui_auipc_jal
.sym 50116 $abc$36039$n4650
.sym 50117 $abc$36039$n2878
.sym 50119 picorv32.latched_stalu
.sym 50124 $abc$36039$n4656
.sym 50125 $abc$36039$n3826_1
.sym 50126 $abc$36039$n3713
.sym 50127 $abc$36039$n5456
.sym 50128 $abc$36039$n4713
.sym 50131 $abc$36039$n4650
.sym 50136 $abc$36039$n5456
.sym 50137 $abc$36039$n2878
.sym 50138 $abc$36039$n5011
.sym 50139 $abc$36039$n3756
.sym 50142 picorv32.reg_next_pc[11]
.sym 50143 $abc$36039$n3714_1
.sym 50144 $abc$36039$n3713
.sym 50145 $abc$36039$n3756
.sym 50149 picorv32.latched_stalu
.sym 50150 picorv32.reg_out[13]
.sym 50151 picorv32.alu_out_q[13]
.sym 50154 picorv32.is_lui_auipc_jal
.sym 50155 picorv32.cpu_state[2]
.sym 50156 picorv32.cpuregs_rs1[7]
.sym 50157 $abc$36039$n3974_1
.sym 50161 $abc$36039$n4656
.sym 50167 $abc$36039$n3723
.sym 50168 $abc$36039$n4713
.sym 50169 $abc$36039$n3826_1
.sym 50174 $abc$36039$n4641
.sym 50176 $abc$36039$n3062_$glb_ce
.sym 50177 clk12_$glb_clk
.sym 50178 $abc$36039$n232_$glb_sr
.sym 50187 $abc$36039$n4306
.sym 50191 $abc$36039$n3614
.sym 50192 picorv32.irq_state[0]
.sym 50193 $abc$36039$n3714_1
.sym 50194 $abc$36039$n4257
.sym 50195 $abc$36039$n5011
.sym 50196 $abc$36039$n4641
.sym 50197 $abc$36039$n3608
.sym 50199 picorv32.irq_state[0]
.sym 50200 $abc$36039$n3752
.sym 50201 basesoc_picorv328[8]
.sym 50202 picorv32.decoded_rs2[4]
.sym 50203 $abc$36039$n3730
.sym 50204 basesoc_picorv327[5]
.sym 50205 picorv32.latched_stalu
.sym 50206 picorv32.cpu_state[3]
.sym 50207 $abc$36039$n3730
.sym 50208 basesoc_picorv327[26]
.sym 50210 picorv32.is_lui_auipc_jal
.sym 50211 picorv32.decoded_imm_uj[31]
.sym 50212 basesoc_picorv327[7]
.sym 50213 picorv32.reg_next_pc[18]
.sym 50214 picorv32.instr_lui
.sym 50220 $abc$36039$n4349
.sym 50222 $abc$36039$n4662
.sym 50224 $abc$36039$n4659
.sym 50225 basesoc_picorv327[0]
.sym 50226 $abc$36039$n3754_1
.sym 50228 $abc$36039$n4695
.sym 50230 picorv32.cpu_state[5]
.sym 50231 $abc$36039$n3407
.sym 50232 $abc$36039$n4674
.sym 50233 $abc$36039$n3786
.sym 50235 $abc$36039$n3774
.sym 50236 $abc$36039$n4683
.sym 50237 $abc$36039$n3723
.sym 50243 $abc$36039$n4644
.sym 50244 $abc$36039$n3810_1
.sym 50249 $abc$36039$n4701
.sym 50251 $abc$36039$n3802_1
.sym 50256 $abc$36039$n4644
.sym 50259 $abc$36039$n3723
.sym 50260 $abc$36039$n4683
.sym 50262 $abc$36039$n3786
.sym 50267 $abc$36039$n4662
.sym 50271 $abc$36039$n3723
.sym 50273 $abc$36039$n4695
.sym 50274 $abc$36039$n3802_1
.sym 50277 $abc$36039$n4349
.sym 50278 basesoc_picorv327[0]
.sym 50279 $abc$36039$n3407
.sym 50280 picorv32.cpu_state[5]
.sym 50283 $abc$36039$n3723
.sym 50284 $abc$36039$n4701
.sym 50285 $abc$36039$n3810_1
.sym 50289 $abc$36039$n4659
.sym 50291 $abc$36039$n3754_1
.sym 50292 $abc$36039$n3723
.sym 50295 $abc$36039$n3723
.sym 50297 $abc$36039$n4674
.sym 50298 $abc$36039$n3774
.sym 50299 $abc$36039$n3062_$glb_ce
.sym 50300 clk12_$glb_clk
.sym 50301 $abc$36039$n232_$glb_sr
.sym 50311 $abc$36039$n3157_1
.sym 50312 picorv32.is_lui_auipc_jal
.sym 50314 picorv32.reg_out[17]
.sym 50315 picorv32.decoded_imm[14]
.sym 50316 basesoc_picorv327[21]
.sym 50317 spiflash_i
.sym 50318 picorv32.mem_rdata_q[12]
.sym 50319 basesoc_picorv327[2]
.sym 50320 $PACKER_VCC_NET
.sym 50321 basesoc_picorv323[3]
.sym 50322 picorv32.irq_state[0]
.sym 50325 $abc$36039$n3610
.sym 50326 basesoc_picorv327[6]
.sym 50327 picorv32.instr_jal
.sym 50328 basesoc_picorv327[16]
.sym 50329 $abc$36039$n4350
.sym 50330 picorv32.mem_rdata_q[26]
.sym 50331 basesoc_picorv327[21]
.sym 50332 picorv32.decoded_imm[24]
.sym 50333 $abc$36039$n3103_1
.sym 50334 $abc$36039$n3964
.sym 50335 basesoc_picorv327[4]
.sym 50336 basesoc_picorv327[1]
.sym 50337 basesoc_bus_wishbone_dat_r[3]
.sym 50343 basesoc_picorv327[1]
.sym 50344 $abc$36039$n3971_1
.sym 50345 $abc$36039$n3964
.sym 50347 basesoc_picorv328[15]
.sym 50348 $abc$36039$n4857
.sym 50350 basesoc_picorv328[10]
.sym 50352 $abc$36039$n3718_1
.sym 50353 $abc$36039$n3930_1
.sym 50354 $abc$36039$n3972
.sym 50355 basesoc_picorv327[6]
.sym 50357 $abc$36039$n3929_1
.sym 50358 $abc$36039$n3927_1
.sym 50360 $abc$36039$n4792
.sym 50361 $abc$36039$n4860
.sym 50362 $abc$36039$n4797
.sym 50363 $abc$36039$n3730
.sym 50366 $abc$36039$n3965
.sym 50367 $abc$36039$n3730
.sym 50368 $abc$36039$n4852
.sym 50369 basesoc_picorv327[7]
.sym 50371 $abc$36039$n4800
.sym 50376 basesoc_picorv328[15]
.sym 50382 $abc$36039$n3930_1
.sym 50383 basesoc_picorv327[1]
.sym 50384 $abc$36039$n3929_1
.sym 50385 $abc$36039$n3927_1
.sym 50388 $abc$36039$n3927_1
.sym 50389 $abc$36039$n3971_1
.sym 50390 $abc$36039$n3972
.sym 50391 basesoc_picorv327[7]
.sym 50396 basesoc_picorv328[10]
.sym 50400 $abc$36039$n3927_1
.sym 50401 basesoc_picorv327[6]
.sym 50402 $abc$36039$n3964
.sym 50403 $abc$36039$n3965
.sym 50406 $abc$36039$n4800
.sym 50407 $abc$36039$n4860
.sym 50408 $abc$36039$n3730
.sym 50409 $abc$36039$n3718_1
.sym 50412 $abc$36039$n3718_1
.sym 50413 $abc$36039$n3730
.sym 50414 $abc$36039$n4852
.sym 50415 $abc$36039$n4792
.sym 50418 $abc$36039$n4797
.sym 50419 $abc$36039$n3730
.sym 50420 $abc$36039$n4857
.sym 50421 $abc$36039$n3718_1
.sym 50422 $abc$36039$n3110_$glb_ce
.sym 50423 clk12_$glb_clk
.sym 50433 basesoc_picorv327[6]
.sym 50436 $abc$36039$n2845
.sym 50437 $abc$36039$n6785
.sym 50438 picorv32.alu_out_q[0]
.sym 50439 $abc$36039$n3618
.sym 50440 basesoc_picorv327[15]
.sym 50441 picorv32.reg_pc[7]
.sym 50442 picorv32.reg_pc[8]
.sym 50443 basesoc_picorv327[7]
.sym 50444 $abc$36039$n3604_1
.sym 50445 $abc$36039$n6759
.sym 50448 basesoc_picorv327[12]
.sym 50449 basesoc_picorv327[3]
.sym 50450 basesoc_picorv327[17]
.sym 50451 basesoc_picorv327[13]
.sym 50452 basesoc_picorv327[25]
.sym 50453 basesoc_picorv327[24]
.sym 50454 basesoc_picorv327[22]
.sym 50455 $abc$36039$n6779
.sym 50456 picorv32.decoded_imm[10]
.sym 50457 $abc$36039$n3826_1
.sym 50458 $abc$36039$n4358
.sym 50459 basesoc_picorv327[29]
.sym 50460 picorv32.reg_pc[4]
.sym 50467 picorv32.latched_stalu
.sym 50468 $abc$36039$n3931
.sym 50469 picorv32.reg_out[26]
.sym 50470 $abc$36039$n3636_1
.sym 50471 $abc$36039$n3973_1
.sym 50472 $abc$36039$n4356
.sym 50473 $abc$36039$n3400
.sym 50475 basesoc_picorv327[1]
.sym 50476 basesoc_picorv327[7]
.sym 50477 picorv32.alu_out_q[26]
.sym 50480 picorv32.decoded_imm[10]
.sym 50484 basesoc_picorv328[12]
.sym 50487 $abc$36039$n3407
.sym 50488 picorv32.cpu_state[5]
.sym 50489 $abc$36039$n4350
.sym 50491 $abc$36039$n3975
.sym 50492 $abc$36039$n3626
.sym 50493 $abc$36039$n3128
.sym 50494 picorv32.decoded_imm[15]
.sym 50497 $abc$36039$n2969_1
.sym 50499 picorv32.alu_out_q[26]
.sym 50500 picorv32.latched_stalu
.sym 50502 picorv32.reg_out[26]
.sym 50505 $abc$36039$n3407
.sym 50506 picorv32.cpu_state[5]
.sym 50507 basesoc_picorv327[7]
.sym 50508 $abc$36039$n4356
.sym 50511 $abc$36039$n3931
.sym 50512 $abc$36039$n4350
.sym 50514 $abc$36039$n3400
.sym 50517 $abc$36039$n3400
.sym 50518 $abc$36039$n4356
.sym 50519 $abc$36039$n3973_1
.sym 50520 $abc$36039$n3975
.sym 50523 $abc$36039$n2969_1
.sym 50525 $abc$36039$n3636_1
.sym 50526 picorv32.decoded_imm[15]
.sym 50532 basesoc_picorv328[12]
.sym 50535 basesoc_picorv327[1]
.sym 50536 $abc$36039$n4350
.sym 50537 picorv32.cpu_state[5]
.sym 50538 $abc$36039$n3407
.sym 50541 $abc$36039$n3626
.sym 50543 picorv32.decoded_imm[10]
.sym 50544 $abc$36039$n2969_1
.sym 50545 $abc$36039$n3128
.sym 50546 clk12_$glb_clk
.sym 50555 $abc$36039$n7280
.sym 50557 picorv32.alu_out_q[18]
.sym 50560 $abc$36039$n6767
.sym 50561 basesoc_picorv328[12]
.sym 50562 $abc$36039$n6763
.sym 50563 picorv32.alu_out_q[2]
.sym 50564 basesoc_picorv323[5]
.sym 50565 basesoc_picorv327[20]
.sym 50566 $abc$36039$n7143
.sym 50567 basesoc_picorv327[9]
.sym 50568 picorv32.reg_pc[12]
.sym 50569 $abc$36039$n4683
.sym 50570 basesoc_picorv328[15]
.sym 50571 picorv32.latched_stalu
.sym 50572 $abc$36039$n6787
.sym 50573 $PACKER_VCC_NET
.sym 50574 picorv32.is_sb_sh_sw
.sym 50575 $abc$36039$n3128
.sym 50576 $abc$36039$n5458
.sym 50577 picorv32.reg_pc[5]
.sym 50578 basesoc_picorv327[28]
.sym 50579 $abc$36039$n4713
.sym 50580 picorv32.mem_rdata_q[28]
.sym 50581 $abc$36039$n6775
.sym 50582 basesoc_picorv327[27]
.sym 50583 $abc$36039$n3941_1
.sym 50590 $abc$36039$n3941_1
.sym 50591 $abc$36039$n3128
.sym 50593 $abc$36039$n3987
.sym 50594 basesoc_picorv327[9]
.sym 50595 picorv32.cpu_state[2]
.sym 50597 basesoc_picorv328[16]
.sym 50598 $abc$36039$n3407
.sym 50599 $abc$36039$n3400
.sym 50602 picorv32.decoded_imm[19]
.sym 50604 $abc$36039$n3644
.sym 50605 $abc$36039$n3646_1
.sym 50606 $abc$36039$n5011
.sym 50607 $abc$36039$n5460
.sym 50608 picorv32.cpu_state[5]
.sym 50609 $abc$36039$n2878
.sym 50610 basesoc_picorv328[19]
.sym 50612 $abc$36039$n3990_1
.sym 50613 $abc$36039$n2969_1
.sym 50615 picorv32.reg_pc[9]
.sym 50618 $abc$36039$n4358
.sym 50619 $abc$36039$n3764
.sym 50620 picorv32.decoded_imm[20]
.sym 50622 $abc$36039$n4358
.sym 50623 $abc$36039$n3990_1
.sym 50624 $abc$36039$n3987
.sym 50625 $abc$36039$n3400
.sym 50629 $abc$36039$n3646_1
.sym 50630 $abc$36039$n2969_1
.sym 50631 picorv32.decoded_imm[20]
.sym 50637 basesoc_picorv328[19]
.sym 50640 basesoc_picorv327[9]
.sym 50641 $abc$36039$n4358
.sym 50642 picorv32.cpu_state[5]
.sym 50643 $abc$36039$n3407
.sym 50649 basesoc_picorv328[16]
.sym 50652 $abc$36039$n2969_1
.sym 50653 $abc$36039$n3644
.sym 50655 picorv32.decoded_imm[19]
.sym 50658 $abc$36039$n2878
.sym 50659 $abc$36039$n5011
.sym 50660 $abc$36039$n5460
.sym 50661 $abc$36039$n3764
.sym 50664 picorv32.reg_pc[9]
.sym 50666 $abc$36039$n3941_1
.sym 50667 picorv32.cpu_state[2]
.sym 50668 $abc$36039$n3128
.sym 50669 clk12_$glb_clk
.sym 50671 $abc$36039$n6827
.sym 50672 $abc$36039$n7279
.sym 50673 picorv32.decoded_imm[26]
.sym 50674 picorv32.decoded_imm[10]
.sym 50675 picorv32.decoded_imm[6]
.sym 50676 $abc$36039$n4776
.sym 50677 $abc$36039$n6777
.sym 50678 picorv32.decoded_imm[28]
.sym 50681 picorv32.is_alu_reg_imm
.sym 50682 $abc$36039$n2890_1
.sym 50683 basesoc_picorv328[16]
.sym 50684 basesoc_picorv327[4]
.sym 50685 $abc$36039$n7146
.sym 50686 picorv32.reg_pc[19]
.sym 50687 basesoc_picorv328[20]
.sym 50688 basesoc_picorv327[21]
.sym 50689 $abc$36039$n6789
.sym 50690 basesoc_picorv327[9]
.sym 50691 basesoc_picorv327[4]
.sym 50692 picorv32.reg_pc[25]
.sym 50693 picorv32.reg_pc[21]
.sym 50694 $abc$36039$n6747
.sym 50696 basesoc_picorv327[5]
.sym 50697 $abc$36039$n3103_1
.sym 50698 picorv32.cpu_state[3]
.sym 50699 $abc$36039$n3730
.sym 50700 basesoc_picorv327[26]
.sym 50701 basesoc_picorv328[25]
.sym 50702 picorv32.reg_pc[14]
.sym 50703 picorv32.is_lui_auipc_jal
.sym 50704 $abc$36039$n4683
.sym 50705 $abc$36039$n5440
.sym 50706 picorv32.instr_lui
.sym 50715 $abc$36039$n6737
.sym 50718 picorv32.reg_pc[2]
.sym 50726 picorv32.reg_pc[8]
.sym 50729 picorv32.reg_pc[9]
.sym 50730 picorv32.reg_pc[4]
.sym 50731 picorv32.reg_pc[6]
.sym 50735 picorv32.reg_pc[7]
.sym 50737 picorv32.reg_pc[5]
.sym 50739 picorv32.reg_pc[3]
.sym 50744 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 50746 $abc$36039$n6737
.sym 50747 picorv32.reg_pc[2]
.sym 50750 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 50752 picorv32.reg_pc[3]
.sym 50754 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 50756 $auto$alumacc.cc:474:replace_alu$5996.C[5]
.sym 50759 picorv32.reg_pc[4]
.sym 50760 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 50762 $auto$alumacc.cc:474:replace_alu$5996.C[6]
.sym 50764 picorv32.reg_pc[5]
.sym 50766 $auto$alumacc.cc:474:replace_alu$5996.C[5]
.sym 50768 $auto$alumacc.cc:474:replace_alu$5996.C[7]
.sym 50770 picorv32.reg_pc[6]
.sym 50772 $auto$alumacc.cc:474:replace_alu$5996.C[6]
.sym 50774 $auto$alumacc.cc:474:replace_alu$5996.C[8]
.sym 50777 picorv32.reg_pc[7]
.sym 50778 $auto$alumacc.cc:474:replace_alu$5996.C[7]
.sym 50780 $auto$alumacc.cc:474:replace_alu$5996.C[9]
.sym 50782 picorv32.reg_pc[8]
.sym 50784 $auto$alumacc.cc:474:replace_alu$5996.C[8]
.sym 50786 $auto$alumacc.cc:474:replace_alu$5996.C[10]
.sym 50789 picorv32.reg_pc[9]
.sym 50790 $auto$alumacc.cc:474:replace_alu$5996.C[9]
.sym 50794 picorv32.reg_pc[18]
.sym 50795 $abc$36039$n3138_1
.sym 50796 picorv32.reg_pc[28]
.sym 50797 picorv32.reg_pc[24]
.sym 50798 picorv32.reg_pc[17]
.sym 50799 $abc$36039$n3941_1
.sym 50800 picorv32.reg_pc[23]
.sym 50801 $abc$36039$n3103_1
.sym 50806 picorv32.decoded_imm_uj[6]
.sym 50808 $abc$36039$n4224
.sym 50809 $abc$36039$n3648_1
.sym 50810 picorv32.irq_state[0]
.sym 50811 $abc$36039$n3660_1
.sym 50813 $abc$36039$n2873_1
.sym 50814 picorv32.reg_pc[2]
.sym 50815 picorv32.cpu_state[4]
.sym 50816 basesoc_picorv327[23]
.sym 50817 picorv32.reg_pc[29]
.sym 50818 picorv32.mem_rdata_q[26]
.sym 50819 picorv32.cpu_state[5]
.sym 50820 picorv32.instr_jal
.sym 50821 $abc$36039$n3941_1
.sym 50822 picorv32.decoded_imm[6]
.sym 50823 basesoc_picorv327[6]
.sym 50825 $abc$36039$n3103_1
.sym 50826 $abc$36039$n3400
.sym 50827 basesoc_picorv327[4]
.sym 50828 $abc$36039$n4352
.sym 50829 basesoc_bus_wishbone_dat_r[3]
.sym 50830 $auto$alumacc.cc:474:replace_alu$5996.C[10]
.sym 50847 picorv32.reg_pc[13]
.sym 50851 picorv32.reg_pc[12]
.sym 50852 picorv32.reg_pc[16]
.sym 50853 picorv32.reg_pc[10]
.sym 50854 picorv32.reg_pc[11]
.sym 50855 picorv32.reg_pc[17]
.sym 50858 picorv32.reg_pc[15]
.sym 50862 picorv32.reg_pc[14]
.sym 50867 $auto$alumacc.cc:474:replace_alu$5996.C[11]
.sym 50870 picorv32.reg_pc[10]
.sym 50871 $auto$alumacc.cc:474:replace_alu$5996.C[10]
.sym 50873 $auto$alumacc.cc:474:replace_alu$5996.C[12]
.sym 50876 picorv32.reg_pc[11]
.sym 50877 $auto$alumacc.cc:474:replace_alu$5996.C[11]
.sym 50879 $auto$alumacc.cc:474:replace_alu$5996.C[13]
.sym 50882 picorv32.reg_pc[12]
.sym 50883 $auto$alumacc.cc:474:replace_alu$5996.C[12]
.sym 50885 $auto$alumacc.cc:474:replace_alu$5996.C[14]
.sym 50888 picorv32.reg_pc[13]
.sym 50889 $auto$alumacc.cc:474:replace_alu$5996.C[13]
.sym 50891 $auto$alumacc.cc:474:replace_alu$5996.C[15]
.sym 50894 picorv32.reg_pc[14]
.sym 50895 $auto$alumacc.cc:474:replace_alu$5996.C[14]
.sym 50897 $auto$alumacc.cc:474:replace_alu$5996.C[16]
.sym 50900 picorv32.reg_pc[15]
.sym 50901 $auto$alumacc.cc:474:replace_alu$5996.C[15]
.sym 50903 $auto$alumacc.cc:474:replace_alu$5996.C[17]
.sym 50905 picorv32.reg_pc[16]
.sym 50907 $auto$alumacc.cc:474:replace_alu$5996.C[16]
.sym 50909 $auto$alumacc.cc:474:replace_alu$5996.C[18]
.sym 50911 picorv32.reg_pc[17]
.sym 50913 $auto$alumacc.cc:474:replace_alu$5996.C[17]
.sym 50917 $abc$36039$n3975
.sym 50918 $abc$36039$n3958
.sym 50919 $abc$36039$n4123
.sym 50920 basesoc_uart_phy_storage[9]
.sym 50921 $abc$36039$n3961
.sym 50922 $abc$36039$n4259
.sym 50923 $abc$36039$n3962
.sym 50924 $abc$36039$n3976_1
.sym 50930 picorv32.is_lui_auipc_jal
.sym 50932 basesoc_picorv328[18]
.sym 50933 basesoc_picorv327[15]
.sym 50934 picorv32.instr_auipc
.sym 50935 $abc$36039$n232
.sym 50936 $abc$36039$n2969_1
.sym 50937 basesoc_picorv327[26]
.sym 50938 picorv32.is_lui_auipc_jal
.sym 50939 basesoc_picorv328[19]
.sym 50940 picorv32.reg_pc[28]
.sym 50941 picorv32.reg_pc[28]
.sym 50942 picorv32.reg_pc[27]
.sym 50943 basesoc_picorv327[29]
.sym 50944 picorv32.reg_pc[15]
.sym 50945 basesoc_picorv327[3]
.sym 50946 basesoc_picorv327[22]
.sym 50947 $abc$36039$n3941_1
.sym 50948 picorv32.reg_pc[4]
.sym 50949 basesoc_picorv327[24]
.sym 50950 picorv32.cpu_state[3]
.sym 50951 picorv32.cpu_state[2]
.sym 50952 $abc$36039$n3958
.sym 50953 $auto$alumacc.cc:474:replace_alu$5996.C[18]
.sym 50958 picorv32.reg_pc[18]
.sym 50960 picorv32.reg_pc[21]
.sym 50969 picorv32.reg_pc[24]
.sym 50972 picorv32.reg_pc[23]
.sym 50973 picorv32.reg_pc[25]
.sym 50979 picorv32.reg_pc[20]
.sym 50985 picorv32.reg_pc[19]
.sym 50986 picorv32.reg_pc[22]
.sym 50990 $auto$alumacc.cc:474:replace_alu$5996.C[19]
.sym 50993 picorv32.reg_pc[18]
.sym 50994 $auto$alumacc.cc:474:replace_alu$5996.C[18]
.sym 50996 $auto$alumacc.cc:474:replace_alu$5996.C[20]
.sym 50998 picorv32.reg_pc[19]
.sym 51000 $auto$alumacc.cc:474:replace_alu$5996.C[19]
.sym 51002 $auto$alumacc.cc:474:replace_alu$5996.C[21]
.sym 51004 picorv32.reg_pc[20]
.sym 51006 $auto$alumacc.cc:474:replace_alu$5996.C[20]
.sym 51008 $auto$alumacc.cc:474:replace_alu$5996.C[22]
.sym 51010 picorv32.reg_pc[21]
.sym 51012 $auto$alumacc.cc:474:replace_alu$5996.C[21]
.sym 51014 $auto$alumacc.cc:474:replace_alu$5996.C[23]
.sym 51016 picorv32.reg_pc[22]
.sym 51018 $auto$alumacc.cc:474:replace_alu$5996.C[22]
.sym 51020 $auto$alumacc.cc:474:replace_alu$5996.C[24]
.sym 51023 picorv32.reg_pc[23]
.sym 51024 $auto$alumacc.cc:474:replace_alu$5996.C[23]
.sym 51026 $auto$alumacc.cc:474:replace_alu$5996.C[25]
.sym 51029 picorv32.reg_pc[24]
.sym 51030 $auto$alumacc.cc:474:replace_alu$5996.C[24]
.sym 51032 $auto$alumacc.cc:474:replace_alu$5996.C[26]
.sym 51034 picorv32.reg_pc[25]
.sym 51036 $auto$alumacc.cc:474:replace_alu$5996.C[25]
.sym 51040 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 51041 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 51042 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 51043 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 51044 $abc$36039$n3955
.sym 51045 $abc$36039$n6314
.sym 51046 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 51047 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 51052 $abc$36039$n3164
.sym 51053 basesoc_picorv327[2]
.sym 51054 $abc$36039$n4085
.sym 51057 $abc$36039$n5835
.sym 51058 basesoc_picorv328[26]
.sym 51060 picorv32.mem_wordsize[1]
.sym 51062 $abc$36039$n5478
.sym 51063 basesoc_picorv328[25]
.sym 51064 $abc$36039$n4123
.sym 51065 picorv32.reg_pc[24]
.sym 51066 basesoc_picorv327[27]
.sym 51067 $abc$36039$n3148_1
.sym 51068 $abc$36039$n2974
.sym 51069 basesoc_picorv327[5]
.sym 51071 basesoc_picorv327[29]
.sym 51072 picorv32.reg_pc[22]
.sym 51073 picorv32.cpuregs_rs1[12]
.sym 51074 $abc$36039$n3128
.sym 51075 $abc$36039$n3941_1
.sym 51076 $auto$alumacc.cc:474:replace_alu$5996.C[26]
.sym 51095 picorv32.reg_pc[29]
.sym 51100 $abc$36039$n4710
.sym 51101 picorv32.reg_pc[28]
.sym 51102 $abc$36039$n4674
.sym 51103 picorv32.reg_pc[27]
.sym 51105 picorv32.reg_pc[26]
.sym 51106 picorv32.reg_pc[30]
.sym 51109 picorv32.reg_pc[31]
.sym 51113 $auto$alumacc.cc:474:replace_alu$5996.C[27]
.sym 51115 picorv32.reg_pc[26]
.sym 51117 $auto$alumacc.cc:474:replace_alu$5996.C[26]
.sym 51119 $auto$alumacc.cc:474:replace_alu$5996.C[28]
.sym 51121 picorv32.reg_pc[27]
.sym 51123 $auto$alumacc.cc:474:replace_alu$5996.C[27]
.sym 51125 $auto$alumacc.cc:474:replace_alu$5996.C[29]
.sym 51128 picorv32.reg_pc[28]
.sym 51129 $auto$alumacc.cc:474:replace_alu$5996.C[28]
.sym 51131 $auto$alumacc.cc:474:replace_alu$5996.C[30]
.sym 51134 picorv32.reg_pc[29]
.sym 51135 $auto$alumacc.cc:474:replace_alu$5996.C[29]
.sym 51137 $auto$alumacc.cc:474:replace_alu$5996.C[31]
.sym 51140 picorv32.reg_pc[30]
.sym 51141 $auto$alumacc.cc:474:replace_alu$5996.C[30]
.sym 51146 picorv32.reg_pc[31]
.sym 51147 $auto$alumacc.cc:474:replace_alu$5996.C[31]
.sym 51153 $abc$36039$n4710
.sym 51156 $abc$36039$n4674
.sym 51160 $abc$36039$n3062_$glb_ce
.sym 51161 clk12_$glb_clk
.sym 51162 $abc$36039$n232_$glb_sr
.sym 51163 $abc$36039$n3947_1
.sym 51164 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 51165 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 51166 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 51167 $abc$36039$n3944_1
.sym 51168 $abc$36039$n3948_1
.sym 51169 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 51170 $abc$36039$n4122
.sym 51175 array_muxed0[4]
.sym 51177 basesoc_picorv327[18]
.sym 51181 basesoc_uart_phy_sink_ready
.sym 51183 picorv32.irq_state[1]
.sym 51185 $abc$36039$n2950
.sym 51186 picorv32.mem_rdata_q[13]
.sym 51188 picorv32.is_lui_auipc_jal
.sym 51189 $abc$36039$n3926_1
.sym 51191 $abc$36039$n3730
.sym 51192 picorv32.mem_rdata_q[12]
.sym 51193 $abc$36039$n4320
.sym 51194 picorv32.cpu_state[3]
.sym 51195 basesoc_picorv327[5]
.sym 51197 basesoc_picorv327[29]
.sym 51198 $abc$36039$n5450_1
.sym 51204 basesoc_picorv327[5]
.sym 51205 basesoc_picorv327[29]
.sym 51207 $abc$36039$n3926_1
.sym 51208 basesoc_picorv327[11]
.sym 51209 $abc$36039$n4008
.sym 51210 $abc$36039$n4010
.sym 51211 $abc$36039$n3957_1
.sym 51212 picorv32.is_lui_auipc_jal
.sym 51214 $abc$36039$n4009
.sym 51215 $abc$36039$n4006
.sym 51217 $abc$36039$n4121_1
.sym 51218 $abc$36039$n3943
.sym 51219 $abc$36039$n3941_1
.sym 51220 picorv32.cpu_state[2]
.sym 51221 picorv32.reg_pc[12]
.sym 51222 $abc$36039$n3958
.sym 51223 $abc$36039$n3927_1
.sym 51224 $abc$36039$n3944_1
.sym 51225 picorv32.reg_pc[24]
.sym 51227 $abc$36039$n4007
.sym 51228 $abc$36039$n2974
.sym 51229 $abc$36039$n3927_1
.sym 51230 basesoc_picorv327[3]
.sym 51231 basesoc_picorv327[13]
.sym 51232 $abc$36039$n2900_1
.sym 51233 picorv32.cpuregs_rs1[12]
.sym 51235 $abc$36039$n4122
.sym 51237 $abc$36039$n3958
.sym 51238 $abc$36039$n3927_1
.sym 51239 basesoc_picorv327[5]
.sym 51240 $abc$36039$n3957_1
.sym 51243 basesoc_picorv327[29]
.sym 51244 $abc$36039$n4121_1
.sym 51245 $abc$36039$n3927_1
.sym 51246 $abc$36039$n4122
.sym 51249 $abc$36039$n3927_1
.sym 51250 basesoc_picorv327[3]
.sym 51251 $abc$36039$n3944_1
.sym 51252 $abc$36039$n3943
.sym 51255 $abc$36039$n3926_1
.sym 51256 basesoc_picorv327[13]
.sym 51257 $abc$36039$n2900_1
.sym 51258 basesoc_picorv327[11]
.sym 51261 picorv32.cpu_state[2]
.sym 51262 picorv32.reg_pc[24]
.sym 51263 $abc$36039$n3941_1
.sym 51267 picorv32.reg_pc[12]
.sym 51268 $abc$36039$n3941_1
.sym 51269 $abc$36039$n4009
.sym 51270 picorv32.cpu_state[2]
.sym 51273 $abc$36039$n4006
.sym 51274 $abc$36039$n2974
.sym 51275 $abc$36039$n4010
.sym 51276 $abc$36039$n4007
.sym 51279 picorv32.is_lui_auipc_jal
.sym 51280 picorv32.cpu_state[2]
.sym 51281 $abc$36039$n4008
.sym 51282 picorv32.cpuregs_rs1[12]
.sym 51283 $abc$36039$n3110_$glb_ce
.sym 51284 clk12_$glb_clk
.sym 51286 basesoc_uart_phy_storage[6]
.sym 51287 $abc$36039$n4126
.sym 51288 $abc$36039$n180
.sym 51290 $abc$36039$n4125
.sym 51291 $abc$36039$n178
.sym 51293 $abc$36039$n4808_1
.sym 51298 basesoc_picorv327[5]
.sym 51299 $abc$36039$n2853
.sym 51300 sys_rst
.sym 51301 $abc$36039$n5011
.sym 51302 basesoc_picorv327[29]
.sym 51304 basesoc_picorv327[11]
.sym 51305 $abc$36039$n3164
.sym 51306 basesoc_picorv327[2]
.sym 51307 basesoc_uart_phy_tx_busy
.sym 51309 basesoc_picorv327[22]
.sym 51310 basesoc_picorv327[4]
.sym 51311 $abc$36039$n3483
.sym 51312 $abc$36039$n2964
.sym 51313 $abc$36039$n2900_1
.sym 51314 basesoc_uart_tx_fifo_level0[4]
.sym 51315 basesoc_uart_tx_fifo_do_read
.sym 51316 $abc$36039$n3400
.sym 51318 basesoc_uart_phy_tx_busy
.sym 51320 $abc$36039$n4352
.sym 51321 basesoc_bus_wishbone_dat_r[3]
.sym 51329 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51331 basesoc_picorv327[30]
.sym 51332 picorv32.cpu_state[2]
.sym 51333 $abc$36039$n2950
.sym 51334 $abc$36039$n4139_1
.sym 51336 $abc$36039$n4138
.sym 51339 picorv32.reg_pc[31]
.sym 51340 basesoc_picorv327[31]
.sym 51341 picorv32.reg_pc[15]
.sym 51342 picorv32.cpu_state[2]
.sym 51344 $abc$36039$n2900_1
.sym 51345 $abc$36039$n3941_1
.sym 51346 picorv32.instr_jalr
.sym 51348 picorv32.is_alu_reg_imm
.sym 51350 $abc$36039$n2899
.sym 51352 picorv32.mem_rdata_q[12]
.sym 51353 picorv32.cpu_state[4]
.sym 51354 picorv32.mem_rdata_q[13]
.sym 51355 $abc$36039$n5449_1
.sym 51356 picorv32.reg_pc[20]
.sym 51357 picorv32.is_lui_auipc_jal
.sym 51358 picorv32.cpuregs_rs1[31]
.sym 51360 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51361 picorv32.is_lui_auipc_jal
.sym 51366 $abc$36039$n2900_1
.sym 51367 basesoc_picorv327[30]
.sym 51368 picorv32.cpu_state[4]
.sym 51369 $abc$36039$n2950
.sym 51372 picorv32.mem_rdata_q[13]
.sym 51373 picorv32.instr_jalr
.sym 51374 picorv32.mem_rdata_q[12]
.sym 51375 picorv32.is_alu_reg_imm
.sym 51378 $abc$36039$n5449_1
.sym 51379 $abc$36039$n4138
.sym 51380 $abc$36039$n4139_1
.sym 51381 picorv32.cpu_state[2]
.sym 51384 $abc$36039$n3941_1
.sym 51385 picorv32.is_lui_auipc_jal
.sym 51386 picorv32.cpuregs_rs1[31]
.sym 51387 picorv32.reg_pc[31]
.sym 51390 picorv32.cpu_state[2]
.sym 51392 picorv32.reg_pc[15]
.sym 51393 $abc$36039$n3941_1
.sym 51396 picorv32.reg_pc[20]
.sym 51398 $abc$36039$n3941_1
.sym 51399 picorv32.cpu_state[2]
.sym 51402 $abc$36039$n2899
.sym 51403 basesoc_picorv327[31]
.sym 51404 picorv32.cpu_state[4]
.sym 51405 $abc$36039$n2950
.sym 51406 $abc$36039$n3048_$glb_ce
.sym 51407 clk12_$glb_clk
.sym 51409 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 51410 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 51411 $abc$36039$n4804_1
.sym 51412 basesoc_uart_phy_storage[22]
.sym 51413 basesoc_uart_phy_uart_clk_txen
.sym 51414 $abc$36039$n2895
.sym 51415 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 51416 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 51421 $abc$36039$n2969_1
.sym 51422 $abc$36039$n136
.sym 51423 $abc$36039$n5937
.sym 51424 basesoc_picorv327[19]
.sym 51425 basesoc_adr[1]
.sym 51426 $abc$36039$n4808_1
.sym 51427 basesoc_picorv327[30]
.sym 51428 picorv32.cpu_state[2]
.sym 51429 $abc$36039$n2950
.sym 51430 picorv32.cpu_state[2]
.sym 51431 basesoc_adr[0]
.sym 51432 basesoc_picorv327[30]
.sym 51433 $abc$36039$n2896_1
.sym 51435 $abc$36039$n124
.sym 51436 $abc$36039$n2899
.sym 51437 picorv32.mem_rdata_q[29]
.sym 51440 basesoc_dat_w[4]
.sym 51441 basesoc_uart_phy_storage[18]
.sym 51442 picorv32.cpu_state[3]
.sym 51443 $abc$36039$n3926_1
.sym 51450 $abc$36039$n2893
.sym 51451 $abc$36039$n3482
.sym 51452 $abc$36039$n3497
.sym 51454 picorv32.instr_srai
.sym 51455 picorv32.instr_sh
.sym 51456 picorv32.mem_rdata_q[13]
.sym 51457 picorv32.instr_srl
.sym 51458 picorv32.instr_blt
.sym 51459 picorv32.mem_rdata_q[14]
.sym 51460 $abc$36039$n3485_1
.sym 51461 $abc$36039$n3049
.sym 51462 picorv32.mem_rdata_q[12]
.sym 51463 picorv32.mem_rdata_q[29]
.sym 51464 picorv32.mem_rdata_q[31]
.sym 51466 $abc$36039$n2900_1
.sym 51468 picorv32.instr_sra
.sym 51471 $abc$36039$n2894_1
.sym 51473 picorv32.mem_rdata_q[30]
.sym 51474 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 51475 picorv32.instr_srli
.sym 51476 picorv32.is_alu_reg_reg
.sym 51477 $abc$36039$n2890_1
.sym 51478 basesoc_picorv327[31]
.sym 51479 $abc$36039$n3484_1
.sym 51480 $abc$36039$n2891_1
.sym 51483 $abc$36039$n2890_1
.sym 51484 $abc$36039$n2891_1
.sym 51485 $abc$36039$n2893
.sym 51486 $abc$36039$n2894_1
.sym 51490 picorv32.instr_srli
.sym 51491 picorv32.instr_srl
.sym 51492 $abc$36039$n2900_1
.sym 51496 $abc$36039$n3482
.sym 51498 picorv32.is_alu_reg_reg
.sym 51501 basesoc_picorv327[31]
.sym 51502 picorv32.instr_srai
.sym 51504 picorv32.instr_sra
.sym 51507 picorv32.mem_rdata_q[13]
.sym 51508 picorv32.mem_rdata_q[12]
.sym 51509 picorv32.mem_rdata_q[14]
.sym 51510 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 51513 picorv32.instr_sh
.sym 51514 picorv32.instr_srai
.sym 51515 picorv32.instr_blt
.sym 51516 picorv32.instr_sra
.sym 51519 picorv32.mem_rdata_q[29]
.sym 51520 picorv32.mem_rdata_q[30]
.sym 51521 $abc$36039$n3484_1
.sym 51522 picorv32.mem_rdata_q[31]
.sym 51525 $abc$36039$n3485_1
.sym 51526 $abc$36039$n3497
.sym 51529 $abc$36039$n3049
.sym 51530 clk12_$glb_clk
.sym 51531 $abc$36039$n232_$glb_sr
.sym 51532 basesoc_bus_wishbone_dat_r[5]
.sym 51533 $abc$36039$n5297
.sym 51534 basesoc_uart_phy_storage[2]
.sym 51535 basesoc_bus_wishbone_dat_r[6]
.sym 51537 basesoc_bus_wishbone_dat_r[3]
.sym 51538 $abc$36039$n2902_1
.sym 51540 $abc$36039$n2893
.sym 51545 basesoc_uart_phy_storage[27]
.sym 51547 $abc$36039$n2754
.sym 51548 $abc$36039$n3023
.sym 51549 $abc$36039$n2901
.sym 51550 basesoc_we
.sym 51551 basesoc_adr[0]
.sym 51552 basesoc_dat_w[4]
.sym 51553 basesoc_adr[1]
.sym 51554 picorv32.instr_beq
.sym 51556 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 51557 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 51559 basesoc_dat_w[6]
.sym 51560 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 51561 $abc$36039$n3708
.sym 51563 basesoc_adr[2]
.sym 51573 $abc$36039$n2889_1
.sym 51574 picorv32.mem_rdata_q[14]
.sym 51575 $abc$36039$n2754
.sym 51578 picorv32.is_alu_reg_reg
.sym 51579 picorv32.mem_rdata_q[12]
.sym 51580 picorv32.instr_srl
.sym 51581 $abc$36039$n2900_1
.sym 51584 picorv32.mem_rdata_q[13]
.sym 51586 $abc$36039$n2895
.sym 51587 $abc$36039$n3483
.sym 51591 $abc$36039$n13
.sym 51593 picorv32.instr_srli
.sym 51595 $abc$36039$n3486_1
.sym 51599 $abc$36039$n3485_1
.sym 51603 $abc$36039$n2902_1
.sym 51612 $abc$36039$n3483
.sym 51614 $abc$36039$n3485_1
.sym 51618 $abc$36039$n3486_1
.sym 51619 picorv32.is_alu_reg_reg
.sym 51624 picorv32.is_alu_reg_reg
.sym 51625 picorv32.mem_rdata_q[12]
.sym 51626 picorv32.mem_rdata_q[14]
.sym 51627 picorv32.mem_rdata_q[13]
.sym 51630 $abc$36039$n2895
.sym 51631 $abc$36039$n2902_1
.sym 51632 $abc$36039$n2889_1
.sym 51636 picorv32.mem_rdata_q[14]
.sym 51637 picorv32.mem_rdata_q[12]
.sym 51639 picorv32.mem_rdata_q[13]
.sym 51642 $abc$36039$n13
.sym 51648 $abc$36039$n2900_1
.sym 51650 picorv32.instr_srl
.sym 51651 picorv32.instr_srli
.sym 51652 $abc$36039$n2754
.sym 51653 clk12_$glb_clk
.sym 51655 $abc$36039$n5279_1
.sym 51656 $abc$36039$n5278_1
.sym 51657 $abc$36039$n5294
.sym 51658 $abc$36039$n5299
.sym 51659 basesoc_bus_wishbone_dat_r[0]
.sym 51660 basesoc_bus_wishbone_dat_r[4]
.sym 51661 $abc$36039$n5284_1
.sym 51662 basesoc_bus_wishbone_dat_r[1]
.sym 51667 $abc$36039$n132
.sym 51668 $abc$36039$n5300
.sym 51669 $abc$36039$n3505
.sym 51670 $abc$36039$n3378
.sym 51671 $abc$36039$n2752
.sym 51672 $abc$36039$n3845
.sym 51673 $abc$36039$n5291_1
.sym 51674 picorv32.instr_blt
.sym 51675 $abc$36039$n3857
.sym 51676 picorv32.irq_state[1]
.sym 51677 $abc$36039$n2883
.sym 51678 picorv32.mem_rdata_q[14]
.sym 51679 $abc$36039$n3207
.sym 51682 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 51683 $abc$36039$n2882
.sym 51684 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 51685 $abc$36039$n3207
.sym 51686 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 51688 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 51689 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 51690 $abc$36039$n5282_1
.sym 51698 $abc$36039$n2748
.sym 51706 $abc$36039$n9
.sym 51707 sys_rst
.sym 51710 $abc$36039$n122
.sym 51711 basesoc_adr[0]
.sym 51713 basesoc_adr[1]
.sym 51714 $abc$36039$n134
.sym 51721 basesoc_dat_w[2]
.sym 51722 $abc$36039$n5
.sym 51737 $abc$36039$n9
.sym 51741 sys_rst
.sym 51743 basesoc_dat_w[2]
.sym 51753 $abc$36039$n134
.sym 51766 $abc$36039$n5
.sym 51771 $abc$36039$n122
.sym 51772 basesoc_adr[0]
.sym 51773 basesoc_adr[1]
.sym 51774 $abc$36039$n134
.sym 51775 $abc$36039$n2748
.sym 51776 clk12_$glb_clk
.sym 51778 $abc$36039$n5484_1
.sym 51779 basesoc_uart_tx_old_trigger
.sym 51780 $abc$36039$n3708
.sym 51781 $abc$36039$n5486_1
.sym 51782 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 51783 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 51784 $abc$36039$n5483_1
.sym 51785 $abc$36039$n5277_1
.sym 51786 $abc$36039$n3913
.sym 51790 $abc$36039$n232
.sym 51791 sys_rst
.sym 51792 $abc$36039$n3204
.sym 51793 $abc$36039$n3255
.sym 51794 $abc$36039$n2748
.sym 51795 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 51796 $abc$36039$n3256
.sym 51797 $abc$36039$n3246_1
.sym 51798 picorv32.is_alu_reg_imm
.sym 51799 $abc$36039$n232
.sym 51800 $abc$36039$n2904
.sym 51801 basesoc_uart_phy_rx_busy
.sym 51805 $abc$36039$n2718
.sym 51806 basesoc_uart_tx_fifo_level0[4]
.sym 51808 basesoc_uart_tx_fifo_do_read
.sym 51809 $abc$36039$n4967
.sym 51813 $abc$36039$n2883
.sym 51829 basesoc_dat_w[6]
.sym 51831 sys_rst
.sym 51833 basesoc_adr[2]
.sym 51835 basesoc_adr[2]
.sym 51839 $abc$36039$n3207
.sym 51849 $abc$36039$n3255
.sym 51858 $abc$36039$n3255
.sym 51859 $abc$36039$n3207
.sym 51860 sys_rst
.sym 51861 basesoc_adr[2]
.sym 51865 sys_rst
.sym 51867 basesoc_dat_w[6]
.sym 51882 basesoc_adr[2]
.sym 51899 clk12_$glb_clk
.sym 51902 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 51903 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 51905 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 51906 $abc$36039$n5282_1
.sym 51907 $abc$36039$n4947_1
.sym 51908 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 51914 $abc$36039$n3378
.sym 51915 $abc$36039$n2752
.sym 51918 basesoc_uart_eventmanager_pending_w[0]
.sym 51919 basesoc_timer0_eventmanager_storage
.sym 51920 $abc$36039$n2881
.sym 51924 $abc$36039$n2825
.sym 51926 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 51927 $abc$36039$n2848
.sym 51931 $abc$36039$n226
.sym 51933 basesoc_dat_w[4]
.sym 51934 csrbankarray_csrbank2_dat0_w[5]
.sym 51944 basesoc_dat_w[4]
.sym 51960 $abc$36039$n2904
.sym 51984 basesoc_dat_w[4]
.sym 52021 $abc$36039$n2904
.sym 52022 clk12_$glb_clk
.sym 52023 sys_rst_$glb_sr
.sym 52024 $abc$36039$n4962_1
.sym 52025 $abc$36039$n4965_1
.sym 52027 basesoc_uart_tx_fifo_level0[0]
.sym 52028 $abc$36039$n6192
.sym 52029 $abc$36039$n6191
.sym 52030 $abc$36039$n4961
.sym 52031 $abc$36039$n2848
.sym 52037 $abc$36039$n3198
.sym 52040 $abc$36039$n4943
.sym 52042 sys_rst
.sym 52043 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 52045 $abc$36039$n2900
.sym 52047 basesoc_timer0_reload_storage[5]
.sym 52048 $abc$36039$n9
.sym 52049 $abc$36039$n3302
.sym 52051 $abc$36039$n4964
.sym 52055 $abc$36039$n4971_1
.sym 52058 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 52070 basesoc_ctrl_bus_errors[5]
.sym 52071 basesoc_ctrl_bus_errors[1]
.sym 52072 basesoc_ctrl_bus_errors[7]
.sym 52076 $abc$36039$n2738
.sym 52084 basesoc_ctrl_bus_errors[3]
.sym 52091 basesoc_ctrl_bus_errors[2]
.sym 52092 basesoc_ctrl_bus_errors[0]
.sym 52093 basesoc_ctrl_bus_errors[4]
.sym 52095 basesoc_ctrl_bus_errors[6]
.sym 52097 $nextpnr_ICESTORM_LC_0$O
.sym 52100 basesoc_ctrl_bus_errors[0]
.sym 52103 $auto$alumacc.cc:474:replace_alu$5960.C[2]
.sym 52105 basesoc_ctrl_bus_errors[1]
.sym 52109 $auto$alumacc.cc:474:replace_alu$5960.C[3]
.sym 52111 basesoc_ctrl_bus_errors[2]
.sym 52113 $auto$alumacc.cc:474:replace_alu$5960.C[2]
.sym 52115 $auto$alumacc.cc:474:replace_alu$5960.C[4]
.sym 52118 basesoc_ctrl_bus_errors[3]
.sym 52119 $auto$alumacc.cc:474:replace_alu$5960.C[3]
.sym 52121 $auto$alumacc.cc:474:replace_alu$5960.C[5]
.sym 52123 basesoc_ctrl_bus_errors[4]
.sym 52125 $auto$alumacc.cc:474:replace_alu$5960.C[4]
.sym 52127 $auto$alumacc.cc:474:replace_alu$5960.C[6]
.sym 52130 basesoc_ctrl_bus_errors[5]
.sym 52131 $auto$alumacc.cc:474:replace_alu$5960.C[5]
.sym 52133 $auto$alumacc.cc:474:replace_alu$5960.C[7]
.sym 52135 basesoc_ctrl_bus_errors[6]
.sym 52137 $auto$alumacc.cc:474:replace_alu$5960.C[6]
.sym 52139 $auto$alumacc.cc:474:replace_alu$5960.C[8]
.sym 52142 basesoc_ctrl_bus_errors[7]
.sym 52143 $auto$alumacc.cc:474:replace_alu$5960.C[7]
.sym 52144 $abc$36039$n2738
.sym 52145 clk12_$glb_clk
.sym 52146 sys_rst_$glb_sr
.sym 52149 $abc$36039$n6194
.sym 52150 $abc$36039$n6197
.sym 52151 $abc$36039$n6200
.sym 52152 basesoc_uart_tx_fifo_level0[2]
.sym 52153 basesoc_uart_tx_fifo_level0[4]
.sym 52154 basesoc_uart_tx_fifo_level0[3]
.sym 52161 $abc$36039$n232
.sym 52163 basesoc_dat_w[7]
.sym 52164 $abc$36039$n2848
.sym 52165 basesoc_ctrl_storage[29]
.sym 52167 $abc$36039$n3302
.sym 52168 $abc$36039$n2848
.sym 52170 $abc$36039$n3203
.sym 52174 basesoc_ctrl_bus_errors[23]
.sym 52176 sys_rst
.sym 52178 basesoc_ctrl_bus_errors[17]
.sym 52182 basesoc_ctrl_storage[13]
.sym 52183 $auto$alumacc.cc:474:replace_alu$5960.C[8]
.sym 52189 basesoc_ctrl_bus_errors[9]
.sym 52191 basesoc_ctrl_bus_errors[11]
.sym 52192 basesoc_ctrl_bus_errors[12]
.sym 52193 basesoc_ctrl_bus_errors[13]
.sym 52196 basesoc_ctrl_bus_errors[8]
.sym 52198 basesoc_ctrl_bus_errors[10]
.sym 52206 $abc$36039$n2738
.sym 52218 basesoc_ctrl_bus_errors[14]
.sym 52219 basesoc_ctrl_bus_errors[15]
.sym 52220 $auto$alumacc.cc:474:replace_alu$5960.C[9]
.sym 52222 basesoc_ctrl_bus_errors[8]
.sym 52224 $auto$alumacc.cc:474:replace_alu$5960.C[8]
.sym 52226 $auto$alumacc.cc:474:replace_alu$5960.C[10]
.sym 52229 basesoc_ctrl_bus_errors[9]
.sym 52230 $auto$alumacc.cc:474:replace_alu$5960.C[9]
.sym 52232 $auto$alumacc.cc:474:replace_alu$5960.C[11]
.sym 52234 basesoc_ctrl_bus_errors[10]
.sym 52236 $auto$alumacc.cc:474:replace_alu$5960.C[10]
.sym 52238 $auto$alumacc.cc:474:replace_alu$5960.C[12]
.sym 52241 basesoc_ctrl_bus_errors[11]
.sym 52242 $auto$alumacc.cc:474:replace_alu$5960.C[11]
.sym 52244 $auto$alumacc.cc:474:replace_alu$5960.C[13]
.sym 52247 basesoc_ctrl_bus_errors[12]
.sym 52248 $auto$alumacc.cc:474:replace_alu$5960.C[12]
.sym 52250 $auto$alumacc.cc:474:replace_alu$5960.C[14]
.sym 52253 basesoc_ctrl_bus_errors[13]
.sym 52254 $auto$alumacc.cc:474:replace_alu$5960.C[13]
.sym 52256 $auto$alumacc.cc:474:replace_alu$5960.C[15]
.sym 52258 basesoc_ctrl_bus_errors[14]
.sym 52260 $auto$alumacc.cc:474:replace_alu$5960.C[14]
.sym 52262 $auto$alumacc.cc:474:replace_alu$5960.C[16]
.sym 52264 basesoc_ctrl_bus_errors[15]
.sym 52266 $auto$alumacc.cc:474:replace_alu$5960.C[15]
.sym 52267 $abc$36039$n2738
.sym 52268 clk12_$glb_clk
.sym 52269 sys_rst_$glb_sr
.sym 52271 $abc$36039$n4964
.sym 52272 $abc$36039$n102
.sym 52273 $abc$36039$n4971_1
.sym 52274 waittimer1_count[7]
.sym 52275 waittimer1_count[6]
.sym 52283 $abc$36039$n3200
.sym 52284 $abc$36039$n232
.sym 52287 picorv32.irq_state[0]
.sym 52288 $abc$36039$n3302
.sym 52290 basesoc_ctrl_bus_errors[11]
.sym 52291 basesoc_timer0_load_storage[0]
.sym 52292 $abc$36039$n3200
.sym 52296 $abc$36039$n2748
.sym 52301 $abc$36039$n2951
.sym 52302 basesoc_uart_tx_fifo_level0[4]
.sym 52306 $auto$alumacc.cc:474:replace_alu$5960.C[16]
.sym 52316 basesoc_ctrl_bus_errors[21]
.sym 52317 basesoc_ctrl_bus_errors[22]
.sym 52321 basesoc_ctrl_bus_errors[18]
.sym 52322 basesoc_ctrl_bus_errors[19]
.sym 52326 basesoc_ctrl_bus_errors[23]
.sym 52335 basesoc_ctrl_bus_errors[16]
.sym 52336 basesoc_ctrl_bus_errors[17]
.sym 52338 $abc$36039$n2738
.sym 52339 basesoc_ctrl_bus_errors[20]
.sym 52343 $auto$alumacc.cc:474:replace_alu$5960.C[17]
.sym 52345 basesoc_ctrl_bus_errors[16]
.sym 52347 $auto$alumacc.cc:474:replace_alu$5960.C[16]
.sym 52349 $auto$alumacc.cc:474:replace_alu$5960.C[18]
.sym 52351 basesoc_ctrl_bus_errors[17]
.sym 52353 $auto$alumacc.cc:474:replace_alu$5960.C[17]
.sym 52355 $auto$alumacc.cc:474:replace_alu$5960.C[19]
.sym 52357 basesoc_ctrl_bus_errors[18]
.sym 52359 $auto$alumacc.cc:474:replace_alu$5960.C[18]
.sym 52361 $auto$alumacc.cc:474:replace_alu$5960.C[20]
.sym 52363 basesoc_ctrl_bus_errors[19]
.sym 52365 $auto$alumacc.cc:474:replace_alu$5960.C[19]
.sym 52367 $auto$alumacc.cc:474:replace_alu$5960.C[21]
.sym 52369 basesoc_ctrl_bus_errors[20]
.sym 52371 $auto$alumacc.cc:474:replace_alu$5960.C[20]
.sym 52373 $auto$alumacc.cc:474:replace_alu$5960.C[22]
.sym 52376 basesoc_ctrl_bus_errors[21]
.sym 52377 $auto$alumacc.cc:474:replace_alu$5960.C[21]
.sym 52379 $auto$alumacc.cc:474:replace_alu$5960.C[23]
.sym 52382 basesoc_ctrl_bus_errors[22]
.sym 52383 $auto$alumacc.cc:474:replace_alu$5960.C[22]
.sym 52385 $auto$alumacc.cc:474:replace_alu$5960.C[24]
.sym 52387 basesoc_ctrl_bus_errors[23]
.sym 52389 $auto$alumacc.cc:474:replace_alu$5960.C[23]
.sym 52390 $abc$36039$n2738
.sym 52391 clk12_$glb_clk
.sym 52392 sys_rst_$glb_sr
.sym 52393 $abc$36039$n160
.sym 52394 $abc$36039$n158
.sym 52395 $abc$36039$n3341_1
.sym 52396 eventmanager_status_w[1]
.sym 52397 waittimer1_count[15]
.sym 52398 waittimer1_count[12]
.sym 52399 $abc$36039$n164
.sym 52400 $abc$36039$n168
.sym 52406 $abc$36039$n3206_1
.sym 52412 $abc$36039$n2882
.sym 52413 $abc$36039$n3298
.sym 52422 $abc$36039$n226
.sym 52429 $auto$alumacc.cc:474:replace_alu$5960.C[24]
.sym 52436 $abc$36039$n2738
.sym 52440 basesoc_ctrl_bus_errors[30]
.sym 52445 basesoc_ctrl_bus_errors[27]
.sym 52446 basesoc_ctrl_bus_errors[28]
.sym 52447 basesoc_ctrl_bus_errors[29]
.sym 52452 basesoc_ctrl_bus_errors[26]
.sym 52458 basesoc_ctrl_bus_errors[24]
.sym 52459 basesoc_ctrl_bus_errors[25]
.sym 52465 basesoc_ctrl_bus_errors[31]
.sym 52466 $auto$alumacc.cc:474:replace_alu$5960.C[25]
.sym 52468 basesoc_ctrl_bus_errors[24]
.sym 52470 $auto$alumacc.cc:474:replace_alu$5960.C[24]
.sym 52472 $auto$alumacc.cc:474:replace_alu$5960.C[26]
.sym 52474 basesoc_ctrl_bus_errors[25]
.sym 52476 $auto$alumacc.cc:474:replace_alu$5960.C[25]
.sym 52478 $auto$alumacc.cc:474:replace_alu$5960.C[27]
.sym 52481 basesoc_ctrl_bus_errors[26]
.sym 52482 $auto$alumacc.cc:474:replace_alu$5960.C[26]
.sym 52484 $auto$alumacc.cc:474:replace_alu$5960.C[28]
.sym 52486 basesoc_ctrl_bus_errors[27]
.sym 52488 $auto$alumacc.cc:474:replace_alu$5960.C[27]
.sym 52490 $auto$alumacc.cc:474:replace_alu$5960.C[29]
.sym 52492 basesoc_ctrl_bus_errors[28]
.sym 52494 $auto$alumacc.cc:474:replace_alu$5960.C[28]
.sym 52496 $auto$alumacc.cc:474:replace_alu$5960.C[30]
.sym 52498 basesoc_ctrl_bus_errors[29]
.sym 52500 $auto$alumacc.cc:474:replace_alu$5960.C[29]
.sym 52502 $auto$alumacc.cc:474:replace_alu$5960.C[31]
.sym 52505 basesoc_ctrl_bus_errors[30]
.sym 52506 $auto$alumacc.cc:474:replace_alu$5960.C[30]
.sym 52510 basesoc_ctrl_bus_errors[31]
.sym 52512 $auto$alumacc.cc:474:replace_alu$5960.C[31]
.sym 52513 $abc$36039$n2738
.sym 52514 clk12_$glb_clk
.sym 52515 sys_rst_$glb_sr
.sym 52516 $abc$36039$n5948
.sym 52518 waittimer1_count[0]
.sym 52523 waittimer1_count[11]
.sym 52529 $abc$36039$n3337
.sym 52531 eventmanager_status_w[1]
.sym 52564 $abc$36039$n232
.sym 52568 $abc$36039$n2748
.sym 52576 $abc$36039$n13
.sym 52585 $abc$36039$n3059
.sym 52593 $abc$36039$n13
.sym 52627 $abc$36039$n3059
.sym 52629 $abc$36039$n232
.sym 52636 $abc$36039$n2748
.sym 52637 clk12_$glb_clk
.sym 52643 $abc$36039$n2951
.sym 52652 waittimer1_count[11]
.sym 52658 waittimer1_count[0]
.sym 52683 clk12
.sym 52703 clk12
.sym 52711 clk12
.sym 52713 $abc$36039$n229
.sym 52733 $abc$36039$n229
.sym 52739 slave_sel_r[2]
.sym 52758 basesoc_bus_wishbone_dat_r[5]
.sym 52765 $abc$36039$n2984
.sym 52767 basesoc_bus_wishbone_dat_r[4]
.sym 52877 basesoc_bus_wishbone_dat_r[6]
.sym 52886 slave_sel_r[2]
.sym 52899 slave_sel_r[2]
.sym 52909 $abc$36039$n2984
.sym 52918 $abc$36039$n3371
.sym 52919 array_muxed0[20]
.sym 52923 basesoc_dat_w[5]
.sym 52927 array_muxed0[18]
.sym 52931 array_muxed0[16]
.sym 52933 array_muxed0[15]
.sym 52948 array_muxed0[18]
.sym 52952 spiflash_bus_dat_r[3]
.sym 52953 $abc$36039$n3363
.sym 52956 spiflash_bus_dat_r[2]
.sym 52960 array_muxed0[19]
.sym 52961 spiflash_bus_dat_r[4]
.sym 52966 array_muxed0[17]
.sym 52971 $abc$36039$n2984
.sym 52972 $abc$36039$n3371
.sym 52974 spiflash_bus_dat_r[5]
.sym 52975 array_muxed0[20]
.sym 52977 array_muxed0[17]
.sym 52978 spiflash_bus_dat_r[2]
.sym 52979 $abc$36039$n3363
.sym 52980 $abc$36039$n3371
.sym 52983 spiflash_bus_dat_r[3]
.sym 52984 $abc$36039$n3363
.sym 52985 $abc$36039$n3371
.sym 52986 array_muxed0[18]
.sym 53007 spiflash_bus_dat_r[5]
.sym 53008 $abc$36039$n3363
.sym 53009 $abc$36039$n3371
.sym 53010 array_muxed0[20]
.sym 53013 $abc$36039$n3363
.sym 53014 $abc$36039$n3371
.sym 53015 array_muxed0[19]
.sym 53016 spiflash_bus_dat_r[4]
.sym 53023 $abc$36039$n2984
.sym 53024 clk12_$glb_clk
.sym 53025 sys_rst_$glb_sr
.sym 53026 basesoc_dat_w[3]
.sym 53027 $abc$36039$n3366_1
.sym 53028 slave_sel_r[0]
.sym 53029 slave_sel_r[1]
.sym 53030 $abc$36039$n2982
.sym 53031 $abc$36039$n5333_1
.sym 53032 spram_bus_ack
.sym 53033 basesoc_dat_w[5]
.sym 53036 picorv32.mem_rdata_q[29]
.sym 53040 array_muxed0[14]
.sym 53043 picorv32.mem_rdata_q[13]
.sym 53046 array_muxed1[7]
.sym 53047 $PACKER_GND_NET
.sym 53049 array_muxed1[15]
.sym 53053 $abc$36039$n2954
.sym 53058 $abc$36039$n2984
.sym 53059 basesoc_dat_w[3]
.sym 53067 basesoc_bus_wishbone_dat_r[0]
.sym 53068 spiflash_bus_dat_r[4]
.sym 53069 $abc$36039$n2984
.sym 53072 spiflash_bus_dat_r[6]
.sym 53073 spiflash_bus_dat_r[5]
.sym 53074 $abc$36039$n3371
.sym 53075 spiflash_bus_dat_r[3]
.sym 53080 $abc$36039$n2982
.sym 53082 $abc$36039$n3363
.sym 53084 spiflash_bus_dat_r[1]
.sym 53085 slave_sel_r[0]
.sym 53086 slave_sel_r[1]
.sym 53087 basesoc_bus_wishbone_dat_r[3]
.sym 53088 basesoc_bus_wishbone_dat_r[6]
.sym 53090 basesoc_bus_wishbone_dat_r[5]
.sym 53093 basesoc_bus_wishbone_dat_r[4]
.sym 53094 slave_sel_r[1]
.sym 53095 spiflash_bus_dat_r[0]
.sym 53096 array_muxed0[16]
.sym 53098 array_muxed0[15]
.sym 53101 $abc$36039$n3371
.sym 53102 $abc$36039$n2982
.sym 53106 spiflash_bus_dat_r[0]
.sym 53107 $abc$36039$n3363
.sym 53108 $abc$36039$n3371
.sym 53109 array_muxed0[15]
.sym 53112 slave_sel_r[0]
.sym 53113 slave_sel_r[1]
.sym 53114 spiflash_bus_dat_r[5]
.sym 53115 basesoc_bus_wishbone_dat_r[5]
.sym 53118 slave_sel_r[1]
.sym 53119 basesoc_bus_wishbone_dat_r[3]
.sym 53120 spiflash_bus_dat_r[3]
.sym 53121 slave_sel_r[0]
.sym 53124 $abc$36039$n3363
.sym 53125 $abc$36039$n3371
.sym 53126 array_muxed0[16]
.sym 53127 spiflash_bus_dat_r[1]
.sym 53130 basesoc_bus_wishbone_dat_r[4]
.sym 53131 slave_sel_r[1]
.sym 53132 spiflash_bus_dat_r[4]
.sym 53133 slave_sel_r[0]
.sym 53136 basesoc_bus_wishbone_dat_r[0]
.sym 53137 slave_sel_r[1]
.sym 53138 slave_sel_r[0]
.sym 53139 spiflash_bus_dat_r[0]
.sym 53142 basesoc_bus_wishbone_dat_r[6]
.sym 53143 slave_sel_r[1]
.sym 53144 spiflash_bus_dat_r[6]
.sym 53145 slave_sel_r[0]
.sym 53146 $abc$36039$n2984
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 $abc$36039$n2852
.sym 53150 spiflash_bus_ack
.sym 53151 $abc$36039$n3015_1
.sym 53152 $abc$36039$n3007
.sym 53153 $abc$36039$n3036
.sym 53154 $abc$36039$n3472_1
.sym 53155 $abc$36039$n3027_1
.sym 53156 $abc$36039$n3005
.sym 53157 basesoc_bus_wishbone_dat_r[0]
.sym 53159 picorv32.decoded_imm_uj[10]
.sym 53160 basesoc_bus_wishbone_dat_r[0]
.sym 53161 $abc$36039$n2984
.sym 53162 array_muxed0[7]
.sym 53164 slave_sel_r[1]
.sym 53166 array_muxed1[9]
.sym 53167 $abc$36039$n3187
.sym 53168 basesoc_dat_w[3]
.sym 53169 array_muxed1[1]
.sym 53170 $abc$36039$n3363
.sym 53171 array_muxed1[14]
.sym 53172 array_muxed2[3]
.sym 53175 basesoc_counter[1]
.sym 53176 slave_sel[0]
.sym 53179 $abc$36039$n2954
.sym 53181 array_muxed0[0]
.sym 53183 $abc$36039$n3026
.sym 53184 slave_sel[1]
.sym 53190 $abc$36039$n2845
.sym 53191 spiflash_bus_dat_r[1]
.sym 53192 slave_sel_r[0]
.sym 53193 slave_sel_r[1]
.sym 53197 picorv32.mem_rdata_q[3]
.sym 53198 $abc$36039$n2845
.sym 53200 picorv32.mem_rdata_q[5]
.sym 53205 picorv32.mem_rdata_q[0]
.sym 53207 $abc$36039$n2984_1
.sym 53208 $abc$36039$n3009
.sym 53209 picorv32.mem_rdata_latched[6]
.sym 53211 picorv32.mem_rdata_latched[4]
.sym 53212 $abc$36039$n2992
.sym 53213 $abc$36039$n2997_1
.sym 53215 $abc$36039$n2954
.sym 53216 picorv32.mem_rdata_q[4]
.sym 53217 basesoc_bus_wishbone_dat_r[1]
.sym 53218 $abc$36039$n2988_1
.sym 53221 picorv32.mem_rdata_q[6]
.sym 53223 picorv32.mem_rdata_q[0]
.sym 53224 $abc$36039$n2845
.sym 53225 $abc$36039$n2954
.sym 53226 $abc$36039$n2997_1
.sym 53229 picorv32.mem_rdata_q[3]
.sym 53230 $abc$36039$n2954
.sym 53231 $abc$36039$n2845
.sym 53232 $abc$36039$n3009
.sym 53238 picorv32.mem_rdata_latched[4]
.sym 53241 $abc$36039$n2984_1
.sym 53242 $abc$36039$n2954
.sym 53243 $abc$36039$n2845
.sym 53244 picorv32.mem_rdata_q[6]
.sym 53247 slave_sel_r[0]
.sym 53248 spiflash_bus_dat_r[1]
.sym 53249 basesoc_bus_wishbone_dat_r[1]
.sym 53250 slave_sel_r[1]
.sym 53253 picorv32.mem_rdata_q[4]
.sym 53254 $abc$36039$n2992
.sym 53255 $abc$36039$n2845
.sym 53256 $abc$36039$n2954
.sym 53259 $abc$36039$n2845
.sym 53260 picorv32.mem_rdata_q[5]
.sym 53261 $abc$36039$n2954
.sym 53262 $abc$36039$n2988_1
.sym 53265 picorv32.mem_rdata_latched[6]
.sym 53270 clk12_$glb_clk
.sym 53272 $abc$36039$n2742
.sym 53273 $abc$36039$n2954
.sym 53274 $abc$36039$n3035_1
.sym 53275 $abc$36039$n3026
.sym 53276 slave_sel[2]
.sym 53277 basesoc_bus_wishbone_ack
.sym 53278 $abc$36039$n2746
.sym 53279 $abc$36039$n3014
.sym 53282 basesoc_bus_wishbone_dat_r[4]
.sym 53289 array_muxed0[17]
.sym 53292 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 53293 $abc$36039$n2973
.sym 53295 array_muxed0[10]
.sym 53296 picorv32.mem_rdata_latched[27]
.sym 53297 $abc$36039$n2853
.sym 53299 array_muxed0[20]
.sym 53300 picorv32.mem_rdata_latched[31]
.sym 53303 basesoc_bus_wishbone_dat_r[1]
.sym 53304 array_muxed0[4]
.sym 53306 $abc$36039$n3103_1
.sym 53307 $abc$36039$n2954
.sym 53314 picorv32.mem_rdata_latched[2]
.sym 53315 picorv32.mem_rdata_q[5]
.sym 53317 picorv32.mem_rdata_q[2]
.sym 53318 picorv32.mem_rdata_q[1]
.sym 53319 picorv32.mem_rdata_latched[5]
.sym 53320 $abc$36039$n3005
.sym 53321 picorv32.mem_rdata_latched[0]
.sym 53323 picorv32.mem_rdata_q[4]
.sym 53325 picorv32.mem_rdata_q[2]
.sym 53327 $abc$36039$n3493_1
.sym 53328 picorv32.mem_rdata_q[6]
.sym 53329 $abc$36039$n2845
.sym 53330 $abc$36039$n2954
.sym 53332 picorv32.mem_rdata_latched[1]
.sym 53334 $abc$36039$n3001_1
.sym 53336 picorv32.mem_rdata_q[0]
.sym 53338 $abc$36039$n2954
.sym 53342 picorv32.mem_rdata_q[1]
.sym 53344 picorv32.mem_rdata_q[3]
.sym 53346 picorv32.mem_rdata_q[3]
.sym 53347 picorv32.mem_rdata_q[0]
.sym 53348 picorv32.mem_rdata_q[1]
.sym 53349 $abc$36039$n3493_1
.sym 53352 $abc$36039$n2954
.sym 53353 picorv32.mem_rdata_q[2]
.sym 53354 $abc$36039$n3005
.sym 53355 $abc$36039$n2845
.sym 53360 picorv32.mem_rdata_latched[5]
.sym 53364 picorv32.mem_rdata_q[1]
.sym 53365 $abc$36039$n2845
.sym 53366 $abc$36039$n3001_1
.sym 53367 $abc$36039$n2954
.sym 53371 picorv32.mem_rdata_latched[2]
.sym 53378 picorv32.mem_rdata_latched[1]
.sym 53382 picorv32.mem_rdata_q[5]
.sym 53383 picorv32.mem_rdata_q[4]
.sym 53384 picorv32.mem_rdata_q[6]
.sym 53385 picorv32.mem_rdata_q[2]
.sym 53390 picorv32.mem_rdata_latched[0]
.sym 53393 clk12_$glb_clk
.sym 53395 picorv32.mem_rdata_latched[31]
.sym 53396 slave_sel[0]
.sym 53397 $abc$36039$n3473_1
.sym 53398 picorv32.mem_rdata_latched[26]
.sym 53399 $abc$36039$n3225
.sym 53400 slave_sel[1]
.sym 53401 picorv32.mem_rdata_latched[27]
.sym 53402 picorv32.mem_rdata_latched[29]
.sym 53405 $abc$36039$n4701
.sym 53406 picorv32.decoded_imm[26]
.sym 53407 $abc$36039$n3557
.sym 53408 basesoc_uart_tx_fifo_consume[2]
.sym 53409 $abc$36039$n2845
.sym 53410 $abc$36039$n3027
.sym 53411 $abc$36039$n2853
.sym 53412 basesoc_uart_tx_fifo_consume[3]
.sym 53413 array_muxed1[2]
.sym 53414 sys_rst
.sym 53415 $abc$36039$n3028
.sym 53416 $abc$36039$n2954
.sym 53417 $abc$36039$n3037
.sym 53418 spiflash_bus_dat_r[7]
.sym 53419 array_muxed0[18]
.sym 53420 array_muxed0[16]
.sym 53421 $abc$36039$n3026
.sym 53422 array_muxed0[15]
.sym 53424 basesoc_picorv327[9]
.sym 53425 picorv32.mem_rdata_latched[25]
.sym 53427 $abc$36039$n2746
.sym 53428 picorv32.mem_rdata_latched[31]
.sym 53429 $abc$36039$n3014
.sym 53437 basesoc_counter[1]
.sym 53438 $abc$36039$n2746
.sym 53439 picorv32.mem_rdata_q[30]
.sym 53443 $abc$36039$n3014
.sym 53444 picorv32.mem_rdata_q[25]
.sym 53445 $abc$36039$n2954
.sym 53446 $abc$36039$n3035_1
.sym 53447 $abc$36039$n3026
.sym 53448 picorv32.mem_rdata_q[28]
.sym 53451 array_muxed0[21]
.sym 53453 array_muxed0[20]
.sym 53455 basesoc_counter[0]
.sym 53459 array_muxed0[19]
.sym 53467 $abc$36039$n3224
.sym 53469 $abc$36039$n3026
.sym 53470 picorv32.mem_rdata_q[30]
.sym 53471 $abc$36039$n2954
.sym 53475 basesoc_counter[1]
.sym 53477 basesoc_counter[0]
.sym 53489 basesoc_counter[0]
.sym 53493 array_muxed0[21]
.sym 53494 array_muxed0[19]
.sym 53495 $abc$36039$n3224
.sym 53496 array_muxed0[20]
.sym 53505 $abc$36039$n2954
.sym 53506 $abc$36039$n3035_1
.sym 53508 picorv32.mem_rdata_q[28]
.sym 53511 $abc$36039$n3014
.sym 53512 $abc$36039$n2954
.sym 53513 picorv32.mem_rdata_q[25]
.sym 53515 $abc$36039$n2746
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53518 array_muxed0[22]
.sym 53519 array_muxed0[20]
.sym 53520 array_muxed0[23]
.sym 53521 array_muxed0[25]
.sym 53522 $abc$36039$n3368
.sym 53523 array_muxed0[3]
.sym 53524 array_muxed0[18]
.sym 53525 $abc$36039$n3224
.sym 53526 array_muxed1[7]
.sym 53528 picorv32.mem_rdata_q[30]
.sym 53529 picorv32.decoded_imm_uj[28]
.sym 53530 picorv32.is_alu_reg_imm
.sym 53531 basesoc_dat_w[1]
.sym 53532 basesoc_picorv327[0]
.sym 53533 basesoc_ctrl_reset_reset_r
.sym 53534 picorv32.mem_rdata_q[26]
.sym 53537 basesoc_dat_w[2]
.sym 53538 basesoc_counter[0]
.sym 53540 array_muxed0[12]
.sym 53542 picorv32.instr_jal
.sym 53543 picorv32.is_sb_sh_sw
.sym 53544 basesoc_dat_w[1]
.sym 53545 picorv32.instr_auipc
.sym 53546 $abc$36039$n3103_1
.sym 53547 picorv32.reg_next_pc[25]
.sym 53548 picorv32.mem_rdata_q[29]
.sym 53549 picorv32.reg_out[25]
.sym 53550 picorv32.mem_rdata_q[25]
.sym 53551 picorv32.decoded_imm_uj[28]
.sym 53552 picorv32.mem_rdata_latched[29]
.sym 53553 $abc$36039$n3897_1
.sym 53559 picorv32.mem_rdata_latched[30]
.sym 53562 picorv32.mem_rdata_latched[26]
.sym 53563 picorv32.reg_next_pc[27]
.sym 53565 picorv32.mem_rdata_latched[27]
.sym 53566 picorv32.mem_rdata_latched[29]
.sym 53567 picorv32.mem_rdata_latched[31]
.sym 53571 picorv32.reg_next_pc[24]
.sym 53573 picorv32.mem_rdata_latched[28]
.sym 53574 picorv32.mem_rdata_latched[25]
.sym 53580 picorv32.reg_out[27]
.sym 53583 picorv32.reg_out[24]
.sym 53585 $abc$36039$n3012_1
.sym 53588 $abc$36039$n3713
.sym 53594 picorv32.mem_rdata_latched[25]
.sym 53598 picorv32.reg_out[27]
.sym 53599 picorv32.reg_next_pc[27]
.sym 53601 $abc$36039$n3713
.sym 53604 picorv32.mem_rdata_latched[25]
.sym 53605 picorv32.mem_rdata_latched[31]
.sym 53606 picorv32.mem_rdata_latched[30]
.sym 53607 picorv32.mem_rdata_latched[29]
.sym 53611 picorv32.mem_rdata_latched[30]
.sym 53617 picorv32.reg_out[24]
.sym 53618 $abc$36039$n3713
.sym 53619 picorv32.reg_next_pc[24]
.sym 53622 picorv32.mem_rdata_latched[26]
.sym 53623 picorv32.mem_rdata_latched[27]
.sym 53624 picorv32.mem_rdata_latched[28]
.sym 53629 picorv32.mem_rdata_latched[26]
.sym 53631 $abc$36039$n3012_1
.sym 53636 picorv32.mem_rdata_latched[29]
.sym 53639 clk12_$glb_clk
.sym 53641 array_muxed0[28]
.sym 53642 array_muxed0[27]
.sym 53643 array_muxed0[13]
.sym 53644 $abc$36039$n4653_1
.sym 53645 array_muxed0[5]
.sym 53646 $abc$36039$n4625
.sym 53647 $abc$36039$n3903
.sym 53648 array_muxed0[26]
.sym 53650 array_muxed0[3]
.sym 53652 $abc$36039$n3134_1
.sym 53654 picorv32.decoded_imm[3]
.sym 53655 $abc$36039$n3029
.sym 53657 $abc$36039$n3187
.sym 53658 picorv32.mem_rdata_q[14]
.sym 53659 picorv32.reg_next_pc[24]
.sym 53660 basesoc_picorv327[24]
.sym 53662 basesoc_picorv327[25]
.sym 53663 array_muxed0[8]
.sym 53664 array_muxed0[6]
.sym 53665 $abc$36039$n2873_1
.sym 53666 $abc$36039$n3012_1
.sym 53668 picorv32.alu_out_q[15]
.sym 53669 basesoc_picorv327[10]
.sym 53670 picorv32.decoded_imm[5]
.sym 53671 array_muxed0[1]
.sym 53673 picorv32.cpu_state[3]
.sym 53674 picorv32.decoded_imm[1]
.sym 53675 basesoc_picorv327[0]
.sym 53682 picorv32.reg_out[24]
.sym 53684 picorv32.reg_out[15]
.sym 53686 picorv32.alu_out_q[24]
.sym 53688 picorv32.reg_next_pc[15]
.sym 53690 picorv32.mem_rdata_latched[30]
.sym 53694 $abc$36039$n3808_1
.sym 53696 picorv32.latched_stalu
.sym 53697 picorv32.mem_rdata_latched[25]
.sym 53698 picorv32.mem_rdata_latched[31]
.sym 53701 picorv32.irq_state[0]
.sym 53704 picorv32.reg_next_pc[24]
.sym 53706 $abc$36039$n3713
.sym 53707 $abc$36039$n2878
.sym 53709 $abc$36039$n3714_1
.sym 53712 picorv32.mem_rdata_latched[29]
.sym 53715 picorv32.mem_rdata_latched[25]
.sym 53721 $abc$36039$n3713
.sym 53722 $abc$36039$n3714_1
.sym 53723 $abc$36039$n3808_1
.sym 53724 picorv32.reg_next_pc[24]
.sym 53729 picorv32.mem_rdata_latched[31]
.sym 53734 picorv32.reg_out[15]
.sym 53735 $abc$36039$n3713
.sym 53736 picorv32.reg_next_pc[15]
.sym 53739 picorv32.alu_out_q[24]
.sym 53741 picorv32.reg_out[24]
.sym 53742 picorv32.latched_stalu
.sym 53747 picorv32.mem_rdata_latched[29]
.sym 53751 $abc$36039$n2878
.sym 53752 picorv32.irq_state[0]
.sym 53753 picorv32.reg_next_pc[24]
.sym 53754 $abc$36039$n3808_1
.sym 53757 picorv32.mem_rdata_latched[30]
.sym 53761 $abc$36039$n3046_$glb_ce
.sym 53762 clk12_$glb_clk
.sym 53764 $abc$36039$n3800_1
.sym 53765 array_muxed0[1]
.sym 53766 $abc$36039$n4248
.sym 53767 $abc$36039$n4716_1
.sym 53768 $abc$36039$n3893_1
.sym 53769 $abc$36039$n3897_1
.sym 53770 $abc$36039$n4646
.sym 53771 $abc$36039$n3911_1
.sym 53776 picorv32.decoded_imm[18]
.sym 53778 basesoc_picorv327[28]
.sym 53779 picorv32.reg_out[4]
.sym 53780 $abc$36039$n4701
.sym 53781 $abc$36039$n2950
.sym 53782 picorv32.cpu_state[4]
.sym 53783 basesoc_picorv327[7]
.sym 53784 array_muxed0[2]
.sym 53785 picorv32.reg_out[25]
.sym 53787 array_muxed0[13]
.sym 53788 $abc$36039$n2954
.sym 53789 $abc$36039$n2853
.sym 53790 $abc$36039$n3624
.sym 53792 $abc$36039$n3101
.sym 53793 $abc$36039$n4695
.sym 53794 $abc$36039$n3927_1
.sym 53795 basesoc_bus_wishbone_dat_r[1]
.sym 53796 $abc$36039$n7131
.sym 53799 picorv32.reg_next_pc[10]
.sym 53805 picorv32.reg_out[15]
.sym 53806 picorv32.decoded_imm_uj[8]
.sym 53808 picorv32.alu_out_q[27]
.sym 53810 picorv32.decoded_imm_uj[9]
.sym 53812 picorv32.mem_rdata_q[26]
.sym 53813 picorv32.decoded_imm_uj[5]
.sym 53814 picorv32.instr_jal
.sym 53815 picorv32.instr_auipc
.sym 53816 picorv32.latched_stalu
.sym 53817 picorv32.mem_rdata_q[28]
.sym 53818 $abc$36039$n3713
.sym 53819 picorv32.mem_rdata_q[29]
.sym 53820 picorv32.instr_lui
.sym 53821 $abc$36039$n3103_1
.sym 53822 picorv32.mem_rdata_q[25]
.sym 53825 $abc$36039$n2873_1
.sym 53826 picorv32.alu_out_q[28]
.sym 53828 picorv32.alu_out_q[15]
.sym 53833 picorv32.reg_out[28]
.sym 53834 picorv32.reg_out[27]
.sym 53835 picorv32.reg_next_pc[28]
.sym 53838 picorv32.instr_jal
.sym 53839 picorv32.mem_rdata_q[25]
.sym 53840 $abc$36039$n2873_1
.sym 53841 picorv32.decoded_imm_uj[5]
.sym 53844 picorv32.alu_out_q[28]
.sym 53845 picorv32.latched_stalu
.sym 53846 picorv32.reg_out[28]
.sym 53850 picorv32.instr_lui
.sym 53851 picorv32.mem_rdata_q[26]
.sym 53852 $abc$36039$n3103_1
.sym 53853 picorv32.instr_auipc
.sym 53856 picorv32.decoded_imm_uj[8]
.sym 53857 $abc$36039$n2873_1
.sym 53858 picorv32.mem_rdata_q[28]
.sym 53859 picorv32.instr_jal
.sym 53862 picorv32.instr_jal
.sym 53863 picorv32.decoded_imm_uj[9]
.sym 53864 $abc$36039$n2873_1
.sym 53865 picorv32.mem_rdata_q[29]
.sym 53868 picorv32.alu_out_q[27]
.sym 53869 picorv32.latched_stalu
.sym 53871 picorv32.reg_out[27]
.sym 53874 $abc$36039$n3713
.sym 53875 picorv32.reg_out[28]
.sym 53877 picorv32.reg_next_pc[28]
.sym 53881 picorv32.reg_out[15]
.sym 53882 picorv32.alu_out_q[15]
.sym 53883 picorv32.latched_stalu
.sym 53884 $abc$36039$n3048_$glb_ce
.sym 53885 clk12_$glb_clk
.sym 53886 $abc$36039$n229_$glb_sr
.sym 53887 basesoc_picorv328[8]
.sym 53888 $abc$36039$n6750
.sym 53889 $abc$36039$n6753
.sym 53890 $abc$36039$n6740
.sym 53891 $abc$36039$n6739
.sym 53892 basesoc_picorv328[9]
.sym 53893 basesoc_picorv323[7]
.sym 53894 $abc$36039$n6741
.sym 53895 sys_rst
.sym 53898 sys_rst
.sym 53900 basesoc_picorv327[7]
.sym 53901 picorv32.alu_out_q[10]
.sym 53902 picorv32.alu_out_q[27]
.sym 53903 picorv32.cpu_state[3]
.sym 53904 picorv32.latched_stalu
.sym 53905 picorv32.reg_next_pc[18]
.sym 53906 basesoc_picorv327[5]
.sym 53908 array_muxed0[1]
.sym 53909 picorv32.latched_stalu
.sym 53910 picorv32.alu_out_q[7]
.sym 53911 basesoc_picorv327[9]
.sym 53912 picorv32.decoded_imm[7]
.sym 53913 basesoc_picorv327[0]
.sym 53914 picorv32.decoded_imm[8]
.sym 53915 picorv32.decoded_imm[3]
.sym 53916 picorv32.decoded_imm[9]
.sym 53917 picorv32.decoded_imm[7]
.sym 53918 $abc$36039$n3693
.sym 53919 $abc$36039$n4695
.sym 53920 $abc$36039$n7133
.sym 53921 basesoc_picorv327[30]
.sym 53922 picorv32.decoded_imm[13]
.sym 53928 $abc$36039$n3800_1
.sym 53929 $abc$36039$n3824_1
.sym 53930 $abc$36039$n3752
.sym 53931 $abc$36039$n3713
.sym 53933 $abc$36039$n3923_1
.sym 53934 picorv32.reg_next_pc[28]
.sym 53935 $abc$36039$n3714_1
.sym 53936 picorv32.reg_pc[7]
.sym 53937 $abc$36039$n3824_1
.sym 53938 $abc$36039$n3752
.sym 53939 picorv32.irq_state[0]
.sym 53940 picorv32.irq_state[0]
.sym 53941 $abc$36039$n2878
.sym 53942 picorv32.reg_next_pc[28]
.sym 53945 $abc$36039$n3941_1
.sym 53947 picorv32.reg_next_pc[22]
.sym 53948 $abc$36039$n3922
.sym 53950 picorv32.reg_next_pc[10]
.sym 53954 $abc$36039$n3927_1
.sym 53955 picorv32.reg_next_pc[22]
.sym 53957 basesoc_picorv327[0]
.sym 53958 picorv32.reg_next_pc[10]
.sym 53961 picorv32.reg_next_pc[22]
.sym 53962 $abc$36039$n3713
.sym 53963 $abc$36039$n3800_1
.sym 53964 $abc$36039$n3714_1
.sym 53967 picorv32.reg_pc[7]
.sym 53969 $abc$36039$n3941_1
.sym 53973 picorv32.irq_state[0]
.sym 53974 picorv32.reg_next_pc[10]
.sym 53975 $abc$36039$n2878
.sym 53976 $abc$36039$n3752
.sym 53979 $abc$36039$n3824_1
.sym 53980 $abc$36039$n2878
.sym 53981 picorv32.reg_next_pc[28]
.sym 53982 picorv32.irq_state[0]
.sym 53985 picorv32.reg_next_pc[10]
.sym 53986 $abc$36039$n3714_1
.sym 53987 $abc$36039$n3752
.sym 53988 $abc$36039$n3713
.sym 53991 $abc$36039$n3927_1
.sym 53992 basesoc_picorv327[0]
.sym 53993 $abc$36039$n3923_1
.sym 53994 $abc$36039$n3922
.sym 53997 $abc$36039$n2878
.sym 53998 picorv32.reg_next_pc[22]
.sym 53999 $abc$36039$n3800_1
.sym 54000 picorv32.irq_state[0]
.sym 54003 $abc$36039$n3714_1
.sym 54004 $abc$36039$n3824_1
.sym 54005 $abc$36039$n3713
.sym 54006 picorv32.reg_next_pc[28]
.sym 54007 $abc$36039$n3110_$glb_ce
.sym 54008 clk12_$glb_clk
.sym 54010 $abc$36039$n6755
.sym 54011 basesoc_picorv328[11]
.sym 54012 $abc$36039$n6752
.sym 54013 $abc$36039$n6738
.sym 54014 $abc$36039$n6761
.sym 54015 $abc$36039$n6743
.sym 54016 $abc$36039$n6757
.sym 54017 $abc$36039$n6765
.sym 54019 basesoc_picorv328[9]
.sym 54021 basesoc_bus_wishbone_dat_r[5]
.sym 54022 $abc$36039$n3620
.sym 54023 basesoc_picorv323[7]
.sym 54024 basesoc_picorv327[0]
.sym 54025 basesoc_picorv327[1]
.sym 54026 $PACKER_GND_NET
.sym 54027 $abc$36039$n3713
.sym 54028 basesoc_picorv328[13]
.sym 54029 $abc$36039$n2878
.sym 54030 basesoc_picorv327[6]
.sym 54031 $abc$36039$n6750
.sym 54032 basesoc_picorv323[1]
.sym 54033 $abc$36039$n6753
.sym 54034 picorv32.decoded_imm[17]
.sym 54035 picorv32.is_sb_sh_sw
.sym 54037 $abc$36039$n3128
.sym 54038 $abc$36039$n3103_1
.sym 54039 picorv32.decoded_imm_uj[28]
.sym 54040 picorv32.mem_rdata_q[29]
.sym 54041 picorv32.reg_out[18]
.sym 54042 picorv32.mem_rdata_q[25]
.sym 54043 picorv32.reg_pc[6]
.sym 54044 basesoc_dat_w[1]
.sym 54045 $abc$36039$n4713
.sym 54054 $abc$36039$n6740
.sym 54055 basesoc_picorv327[3]
.sym 54057 basesoc_picorv327[2]
.sym 54058 $abc$36039$n6741
.sym 54060 $abc$36039$n6750
.sym 54061 $abc$36039$n6753
.sym 54063 $abc$36039$n6739
.sym 54064 basesoc_picorv327[0]
.sym 54066 $abc$36039$n6751
.sym 54069 basesoc_picorv327[7]
.sym 54070 $abc$36039$n6738
.sym 54071 basesoc_picorv327[6]
.sym 54072 basesoc_picorv327[4]
.sym 54075 basesoc_picorv327[5]
.sym 54076 basesoc_picorv327[1]
.sym 54077 $abc$36039$n6752
.sym 54083 $auto$alumacc.cc:474:replace_alu$6041.C[1]
.sym 54085 $abc$36039$n6738
.sym 54086 basesoc_picorv327[0]
.sym 54089 $auto$alumacc.cc:474:replace_alu$6041.C[2]
.sym 54091 basesoc_picorv327[1]
.sym 54092 $abc$36039$n6739
.sym 54095 $auto$alumacc.cc:474:replace_alu$6041.C[3]
.sym 54097 $abc$36039$n6740
.sym 54098 basesoc_picorv327[2]
.sym 54101 $auto$alumacc.cc:474:replace_alu$6041.C[4]
.sym 54103 basesoc_picorv327[3]
.sym 54104 $abc$36039$n6741
.sym 54107 $auto$alumacc.cc:474:replace_alu$6041.C[5]
.sym 54109 basesoc_picorv327[4]
.sym 54110 $abc$36039$n6750
.sym 54113 $auto$alumacc.cc:474:replace_alu$6041.C[6]
.sym 54115 $abc$36039$n6751
.sym 54116 basesoc_picorv327[5]
.sym 54119 $auto$alumacc.cc:474:replace_alu$6041.C[7]
.sym 54121 $abc$36039$n6752
.sym 54122 basesoc_picorv327[6]
.sym 54125 $auto$alumacc.cc:474:replace_alu$6041.C[8]
.sym 54127 basesoc_picorv327[7]
.sym 54128 $abc$36039$n6753
.sym 54134 $abc$36039$n7130
.sym 54135 $abc$36039$n7131
.sym 54136 $abc$36039$n7132
.sym 54137 $abc$36039$n7133
.sym 54138 $abc$36039$n7134
.sym 54139 $abc$36039$n7135
.sym 54140 $abc$36039$n7136
.sym 54143 $abc$36039$n3103_1
.sym 54145 basesoc_picorv323[3]
.sym 54146 $abc$36039$n6757
.sym 54148 $abc$36039$n6738
.sym 54149 basesoc_picorv328[14]
.sym 54150 basesoc_picorv327[13]
.sym 54151 basesoc_picorv327[22]
.sym 54154 picorv32.decoded_imm[3]
.sym 54155 basesoc_picorv327[13]
.sym 54157 $abc$36039$n6752
.sym 54158 picorv32.decoded_imm[12]
.sym 54159 $abc$36039$n7144
.sym 54160 basesoc_picorv327[10]
.sym 54162 picorv32.decoded_imm[22]
.sym 54163 picorv32.decoded_imm[5]
.sym 54164 picorv32.decoded_imm[23]
.sym 54165 picorv32.decoded_imm[21]
.sym 54166 $abc$36039$n7149
.sym 54167 basesoc_picorv327[23]
.sym 54168 basesoc_picorv327[8]
.sym 54169 $auto$alumacc.cc:474:replace_alu$6041.C[8]
.sym 54174 $abc$36039$n6755
.sym 54175 basesoc_picorv327[8]
.sym 54178 $abc$36039$n6761
.sym 54180 basesoc_picorv327[15]
.sym 54181 $abc$36039$n6765
.sym 54182 $abc$36039$n6785
.sym 54183 basesoc_picorv327[9]
.sym 54184 basesoc_picorv327[10]
.sym 54185 $abc$36039$n6759
.sym 54186 basesoc_picorv327[12]
.sym 54187 $abc$36039$n6743
.sym 54188 $abc$36039$n6757
.sym 54196 basesoc_picorv327[13]
.sym 54198 basesoc_picorv327[11]
.sym 54203 $abc$36039$n6763
.sym 54204 basesoc_picorv327[14]
.sym 54206 $auto$alumacc.cc:474:replace_alu$6041.C[9]
.sym 54208 basesoc_picorv327[8]
.sym 54209 $abc$36039$n6755
.sym 54212 $auto$alumacc.cc:474:replace_alu$6041.C[10]
.sym 54214 basesoc_picorv327[9]
.sym 54215 $abc$36039$n6757
.sym 54218 $auto$alumacc.cc:474:replace_alu$6041.C[11]
.sym 54220 basesoc_picorv327[10]
.sym 54221 $abc$36039$n6759
.sym 54224 $auto$alumacc.cc:474:replace_alu$6041.C[12]
.sym 54226 $abc$36039$n6761
.sym 54227 basesoc_picorv327[11]
.sym 54230 $auto$alumacc.cc:474:replace_alu$6041.C[13]
.sym 54232 basesoc_picorv327[12]
.sym 54233 $abc$36039$n6763
.sym 54236 $auto$alumacc.cc:474:replace_alu$6041.C[14]
.sym 54238 basesoc_picorv327[13]
.sym 54239 $abc$36039$n6765
.sym 54242 $auto$alumacc.cc:474:replace_alu$6041.C[15]
.sym 54244 basesoc_picorv327[14]
.sym 54245 $abc$36039$n6743
.sym 54248 $auto$alumacc.cc:474:replace_alu$6041.C[16]
.sym 54250 basesoc_picorv327[15]
.sym 54251 $abc$36039$n6785
.sym 54256 $abc$36039$n7137
.sym 54257 $abc$36039$n7138
.sym 54258 $abc$36039$n7139
.sym 54259 $abc$36039$n7140
.sym 54260 $abc$36039$n7141
.sym 54261 $abc$36039$n7142
.sym 54262 $abc$36039$n7143
.sym 54263 $abc$36039$n7144
.sym 54268 basesoc_picorv323[0]
.sym 54269 $abc$36039$n4936
.sym 54270 picorv32.reg_pc[5]
.sym 54271 $abc$36039$n7132
.sym 54273 picorv32.decoded_imm[23]
.sym 54274 $abc$36039$n3650
.sym 54275 $abc$36039$n6751
.sym 54276 $abc$36039$n6787
.sym 54277 basesoc_picorv327[28]
.sym 54278 $abc$36039$n6775
.sym 54279 picorv32.reg_pc[9]
.sym 54280 $abc$36039$n7131
.sym 54281 $abc$36039$n4695
.sym 54282 $abc$36039$n7152
.sym 54283 $abc$36039$n7154
.sym 54284 $abc$36039$n7145
.sym 54285 $abc$36039$n2954
.sym 54286 $abc$36039$n3927_1
.sym 54287 picorv32.decoded_imm[18]
.sym 54288 picorv32.decoded_imm[6]
.sym 54289 $abc$36039$n3101
.sym 54290 basesoc_picorv327[14]
.sym 54291 basesoc_bus_wishbone_dat_r[1]
.sym 54292 $auto$alumacc.cc:474:replace_alu$6041.C[16]
.sym 54299 basesoc_picorv327[18]
.sym 54301 $abc$36039$n6771
.sym 54302 $abc$36039$n6767
.sym 54303 basesoc_picorv327[16]
.sym 54305 $abc$36039$n6773
.sym 54306 basesoc_picorv327[21]
.sym 54307 $abc$36039$n6791
.sym 54309 basesoc_picorv327[19]
.sym 54311 basesoc_picorv327[20]
.sym 54313 basesoc_picorv327[17]
.sym 54315 $abc$36039$n6789
.sym 54317 basesoc_picorv327[22]
.sym 54321 $abc$36039$n6769
.sym 54325 $abc$36039$n6787
.sym 54326 $abc$36039$n6775
.sym 54327 basesoc_picorv327[23]
.sym 54329 $auto$alumacc.cc:474:replace_alu$6041.C[17]
.sym 54331 $abc$36039$n6787
.sym 54332 basesoc_picorv327[16]
.sym 54335 $auto$alumacc.cc:474:replace_alu$6041.C[18]
.sym 54337 basesoc_picorv327[17]
.sym 54338 $abc$36039$n6767
.sym 54341 $auto$alumacc.cc:474:replace_alu$6041.C[19]
.sym 54343 $abc$36039$n6769
.sym 54344 basesoc_picorv327[18]
.sym 54347 $auto$alumacc.cc:474:replace_alu$6041.C[20]
.sym 54349 $abc$36039$n6789
.sym 54350 basesoc_picorv327[19]
.sym 54353 $auto$alumacc.cc:474:replace_alu$6041.C[21]
.sym 54355 basesoc_picorv327[20]
.sym 54356 $abc$36039$n6771
.sym 54359 $auto$alumacc.cc:474:replace_alu$6041.C[22]
.sym 54361 basesoc_picorv327[21]
.sym 54362 $abc$36039$n6773
.sym 54365 $auto$alumacc.cc:474:replace_alu$6041.C[23]
.sym 54367 $abc$36039$n6791
.sym 54368 basesoc_picorv327[22]
.sym 54371 $auto$alumacc.cc:474:replace_alu$6041.C[24]
.sym 54373 $abc$36039$n6775
.sym 54374 basesoc_picorv327[23]
.sym 54379 $abc$36039$n7145
.sym 54380 $abc$36039$n7146
.sym 54381 $abc$36039$n7147
.sym 54382 $abc$36039$n7148
.sym 54383 $abc$36039$n7149
.sym 54384 $abc$36039$n7150
.sym 54385 $abc$36039$n7151
.sym 54386 $abc$36039$n7152
.sym 54389 basesoc_bus_wishbone_dat_r[6]
.sym 54391 picorv32.decoded_imm[14]
.sym 54393 basesoc_picorv327[18]
.sym 54394 picorv32.decoded_imm[16]
.sym 54395 $abc$36039$n4683
.sym 54397 basesoc_picorv327[19]
.sym 54398 picorv32.reg_next_pc[18]
.sym 54400 basesoc_picorv328[25]
.sym 54401 $abc$36039$n6773
.sym 54402 picorv32.reg_pc[14]
.sym 54403 basesoc_picorv327[9]
.sym 54404 $abc$36039$n4695
.sym 54405 basesoc_picorv327[30]
.sym 54406 picorv32.decoded_imm[28]
.sym 54407 basesoc_picorv327[6]
.sym 54408 picorv32.reg_pc[22]
.sym 54409 picorv32.reg_pc[24]
.sym 54410 picorv32.decoded_imm[13]
.sym 54411 picorv32.reg_pc[17]
.sym 54412 picorv32.reg_pc[10]
.sym 54413 basesoc_picorv327[0]
.sym 54414 picorv32.decoded_imm[10]
.sym 54415 $auto$alumacc.cc:474:replace_alu$6041.C[24]
.sym 54420 basesoc_picorv327[24]
.sym 54424 $abc$36039$n6747
.sym 54425 $abc$36039$n6749
.sym 54426 basesoc_picorv327[29]
.sym 54427 $abc$36039$n6781
.sym 54428 basesoc_picorv327[30]
.sym 54430 $abc$36039$n6779
.sym 54431 $abc$36039$n6783
.sym 54432 $abc$36039$n6745
.sym 54434 $abc$36039$n6777
.sym 54435 basesoc_picorv327[25]
.sym 54436 $PACKER_VCC_NET
.sym 54437 basesoc_picorv327[26]
.sym 54447 basesoc_picorv327[27]
.sym 54451 basesoc_picorv327[28]
.sym 54452 $auto$alumacc.cc:474:replace_alu$6041.C[25]
.sym 54454 $abc$36039$n6745
.sym 54455 basesoc_picorv327[24]
.sym 54458 $auto$alumacc.cc:474:replace_alu$6041.C[26]
.sym 54460 basesoc_picorv327[25]
.sym 54461 $abc$36039$n6777
.sym 54464 $auto$alumacc.cc:474:replace_alu$6041.C[27]
.sym 54466 basesoc_picorv327[26]
.sym 54467 $abc$36039$n6747
.sym 54470 $auto$alumacc.cc:474:replace_alu$6041.C[28]
.sym 54472 basesoc_picorv327[27]
.sym 54473 $abc$36039$n6749
.sym 54476 $auto$alumacc.cc:474:replace_alu$6041.C[29]
.sym 54478 $abc$36039$n6779
.sym 54479 basesoc_picorv327[28]
.sym 54482 $auto$alumacc.cc:474:replace_alu$6041.C[30]
.sym 54484 basesoc_picorv327[29]
.sym 54485 $abc$36039$n6781
.sym 54488 $nextpnr_ICESTORM_LC_19$I3
.sym 54490 basesoc_picorv327[30]
.sym 54491 $abc$36039$n6783
.sym 54494 $nextpnr_ICESTORM_LC_19$COUT
.sym 54496 $PACKER_VCC_NET
.sym 54498 $nextpnr_ICESTORM_LC_19$I3
.sym 54502 $abc$36039$n7153
.sym 54503 $abc$36039$n7154
.sym 54504 $abc$36039$n7155
.sym 54505 $abc$36039$n7156
.sym 54506 $abc$36039$n7157
.sym 54507 $abc$36039$n7158
.sym 54508 $abc$36039$n3178
.sym 54509 $abc$36039$n4770
.sym 54512 picorv32.mem_rdata_q[29]
.sym 54515 picorv32.decoded_imm[24]
.sym 54516 basesoc_picorv327[21]
.sym 54517 basesoc_picorv327[1]
.sym 54518 basesoc_picorv328[21]
.sym 54519 $abc$36039$n6783
.sym 54520 $abc$36039$n2878
.sym 54521 $abc$36039$n6749
.sym 54523 $abc$36039$n6781
.sym 54524 basesoc_picorv327[16]
.sym 54526 $abc$36039$n3975
.sym 54527 picorv32.reg_pc[23]
.sym 54528 picorv32.decoded_imm_uj[26]
.sym 54529 $abc$36039$n3103_1
.sym 54530 $abc$36039$n6777
.sym 54531 picorv32.reg_pc[18]
.sym 54532 basesoc_dat_w[1]
.sym 54533 picorv32.decoded_imm[25]
.sym 54534 picorv32.mem_rdata_q[25]
.sym 54535 picorv32.is_sb_sh_sw
.sym 54536 $abc$36039$n3128
.sym 54537 picorv32.mem_rdata_q[29]
.sym 54538 $nextpnr_ICESTORM_LC_19$COUT
.sym 54543 $abc$36039$n2873_1
.sym 54544 $abc$36039$n3138_1
.sym 54545 picorv32.cpu_state[4]
.sym 54551 $abc$36039$n2873_1
.sym 54554 picorv32.decoded_imm_uj[26]
.sym 54556 picorv32.decoded_imm_uj[6]
.sym 54559 $abc$36039$n3101
.sym 54560 $abc$36039$n6793
.sym 54564 $abc$36039$n7158
.sym 54565 picorv32.mem_rdata_q[30]
.sym 54566 basesoc_picorv328[25]
.sym 54567 $abc$36039$n3134_1
.sym 54568 picorv32.decoded_imm_uj[10]
.sym 54569 picorv32.cpu_state[3]
.sym 54571 picorv32.mem_rdata_q[26]
.sym 54572 basesoc_picorv327[31]
.sym 54573 picorv32.instr_jal
.sym 54574 picorv32.decoded_imm_uj[28]
.sym 54575 $nextpnr_ICESTORM_LC_20$I3
.sym 54577 $abc$36039$n6793
.sym 54578 basesoc_picorv327[31]
.sym 54579 $nextpnr_ICESTORM_LC_19$COUT
.sym 54585 $nextpnr_ICESTORM_LC_20$I3
.sym 54588 $abc$36039$n3101
.sym 54589 picorv32.instr_jal
.sym 54590 picorv32.decoded_imm_uj[26]
.sym 54591 $abc$36039$n3134_1
.sym 54594 picorv32.instr_jal
.sym 54595 picorv32.mem_rdata_q[30]
.sym 54596 $abc$36039$n2873_1
.sym 54597 picorv32.decoded_imm_uj[10]
.sym 54600 picorv32.decoded_imm_uj[6]
.sym 54601 picorv32.mem_rdata_q[26]
.sym 54602 $abc$36039$n2873_1
.sym 54603 picorv32.instr_jal
.sym 54606 $abc$36039$n7158
.sym 54607 picorv32.cpu_state[4]
.sym 54608 picorv32.cpu_state[3]
.sym 54609 basesoc_picorv327[31]
.sym 54615 basesoc_picorv328[25]
.sym 54618 $abc$36039$n3138_1
.sym 54619 picorv32.decoded_imm_uj[28]
.sym 54620 picorv32.instr_jal
.sym 54621 $abc$36039$n3101
.sym 54622 $abc$36039$n3048_$glb_ce
.sym 54623 clk12_$glb_clk
.sym 54624 $abc$36039$n229_$glb_sr
.sym 54625 $abc$36039$n3945_1
.sym 54626 $abc$36039$n6793
.sym 54627 $abc$36039$n3946
.sym 54628 $abc$36039$n3128
.sym 54629 picorv32.alu_out_q[30]
.sym 54630 $abc$36039$n3960
.sym 54631 $abc$36039$n3959_1
.sym 54632 $abc$36039$n4716
.sym 54636 basesoc_bus_wishbone_dat_r[0]
.sym 54637 picorv32.reg_pc[27]
.sym 54638 picorv32.cpu_state[3]
.sym 54639 basesoc_picorv327[3]
.sym 54640 basesoc_picorv327[25]
.sym 54641 basesoc_picorv328[29]
.sym 54642 basesoc_picorv327[29]
.sym 54643 picorv32.decoded_imm[24]
.sym 54644 $abc$36039$n7153
.sym 54645 basesoc_picorv328[17]
.sym 54646 $abc$36039$n6779
.sym 54647 basesoc_picorv327[17]
.sym 54648 basesoc_picorv327[24]
.sym 54649 $abc$36039$n4698
.sym 54650 picorv32.reg_pc[26]
.sym 54651 basesoc_picorv327[23]
.sym 54652 basesoc_picorv327[31]
.sym 54653 basesoc_uart_phy_storage[0]
.sym 54655 $abc$36039$n2900_1
.sym 54656 basesoc_picorv327[10]
.sym 54657 $abc$36039$n5011
.sym 54658 basesoc_picorv327[31]
.sym 54659 $abc$36039$n4770
.sym 54660 basesoc_picorv327[8]
.sym 54667 picorv32.mem_rdata_q[28]
.sym 54668 picorv32.is_lui_auipc_jal
.sym 54670 picorv32.mem_rdata_q[31]
.sym 54672 picorv32.instr_auipc
.sym 54673 picorv32.instr_lui
.sym 54675 $abc$36039$n4698
.sym 54676 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 54677 picorv32.is_sb_sh_sw
.sym 54679 $abc$36039$n4683
.sym 54680 $abc$36039$n4713
.sym 54681 $abc$36039$n3103_1
.sym 54690 $abc$36039$n4680
.sym 54692 $abc$36039$n4701
.sym 54699 $abc$36039$n4683
.sym 54705 picorv32.mem_rdata_q[28]
.sym 54706 $abc$36039$n3103_1
.sym 54707 picorv32.instr_lui
.sym 54708 picorv32.instr_auipc
.sym 54712 $abc$36039$n4713
.sym 54717 $abc$36039$n4701
.sym 54724 $abc$36039$n4680
.sym 54730 picorv32.is_lui_auipc_jal
.sym 54731 picorv32.instr_lui
.sym 54737 $abc$36039$n4698
.sym 54742 picorv32.is_sb_sh_sw
.sym 54743 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 54744 picorv32.mem_rdata_q[31]
.sym 54745 $abc$36039$n3062_$glb_ce
.sym 54746 clk12_$glb_clk
.sym 54747 $abc$36039$n232_$glb_sr
.sym 54748 $abc$36039$n4124_1
.sym 54749 $abc$36039$n4085
.sym 54750 picorv32.decoded_imm_uj[25]
.sym 54751 $abc$36039$n2844
.sym 54752 $abc$36039$n4042_1
.sym 54753 picorv32.decoded_imm_uj[27]
.sym 54754 $abc$36039$n3163
.sym 54758 basesoc_bus_wishbone_dat_r[4]
.sym 54760 $PACKER_VCC_NET
.sym 54761 picorv32.decoded_imm[18]
.sym 54762 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 54763 $abc$36039$n3128
.sym 54764 $abc$36039$n3642_1
.sym 54765 basesoc_picorv327[27]
.sym 54766 picorv32.reg_pc[5]
.sym 54767 $abc$36039$n4549
.sym 54768 picorv32.reg_pc[24]
.sym 54769 basesoc_picorv327[28]
.sym 54770 $abc$36039$n3148_1
.sym 54771 basesoc_picorv328[16]
.sym 54772 basesoc_uart_eventmanager_pending_w[1]
.sym 54774 $PACKER_VCC_NET
.sym 54775 basesoc_bus_wishbone_dat_r[1]
.sym 54776 basesoc_uart_phy_storage[5]
.sym 54777 $abc$36039$n2954
.sym 54778 $abc$36039$n3927_1
.sym 54781 basesoc_uart_phy_storage[4]
.sym 54782 basesoc_picorv327[14]
.sym 54789 $abc$36039$n3926_1
.sym 54790 basesoc_picorv327[6]
.sym 54791 $abc$36039$n2974
.sym 54793 $abc$36039$n3400
.sym 54795 $abc$36039$n3959_1
.sym 54798 picorv32.is_lui_auipc_jal
.sym 54799 $abc$36039$n2974
.sym 54800 $abc$36039$n2750
.sym 54801 $abc$36039$n3961
.sym 54802 basesoc_picorv327[4]
.sym 54803 $abc$36039$n3962
.sym 54804 basesoc_dat_w[1]
.sym 54805 $abc$36039$n4124_1
.sym 54808 picorv32.cpu_state[2]
.sym 54810 $abc$36039$n4354
.sym 54812 $abc$36039$n3976_1
.sym 54813 picorv32.cpuregs_rs1[29]
.sym 54814 $abc$36039$n2878
.sym 54815 $abc$36039$n2900_1
.sym 54816 $abc$36039$n5492
.sym 54817 $abc$36039$n5011
.sym 54819 $abc$36039$n3828_1
.sym 54820 basesoc_picorv327[8]
.sym 54822 basesoc_picorv327[8]
.sym 54823 $abc$36039$n3976_1
.sym 54824 $abc$36039$n3926_1
.sym 54825 $abc$36039$n2974
.sym 54828 $abc$36039$n3961
.sym 54829 $abc$36039$n3959_1
.sym 54830 $abc$36039$n4354
.sym 54831 $abc$36039$n3400
.sym 54834 picorv32.is_lui_auipc_jal
.sym 54835 picorv32.cpuregs_rs1[29]
.sym 54836 $abc$36039$n4124_1
.sym 54837 picorv32.cpu_state[2]
.sym 54841 basesoc_dat_w[1]
.sym 54846 $abc$36039$n2974
.sym 54847 basesoc_picorv327[6]
.sym 54848 $abc$36039$n3926_1
.sym 54849 $abc$36039$n3962
.sym 54852 $abc$36039$n3828_1
.sym 54853 $abc$36039$n5492
.sym 54854 $abc$36039$n5011
.sym 54855 $abc$36039$n2878
.sym 54858 basesoc_picorv327[4]
.sym 54859 $abc$36039$n2900_1
.sym 54864 basesoc_picorv327[6]
.sym 54866 $abc$36039$n2900_1
.sym 54868 $abc$36039$n2750
.sym 54869 clk12_$glb_clk
.sym 54870 sys_rst_$glb_sr
.sym 54872 $abc$36039$n6316
.sym 54873 $abc$36039$n6318
.sym 54874 $abc$36039$n6320
.sym 54875 $abc$36039$n6322
.sym 54876 $abc$36039$n6324
.sym 54877 $abc$36039$n6326
.sym 54878 $abc$36039$n6328
.sym 54884 basesoc_picorv327[26]
.sym 54885 picorv32.mem_rdata_q[12]
.sym 54886 $abc$36039$n2750
.sym 54887 $abc$36039$n2974
.sym 54888 $abc$36039$n3103_1
.sym 54889 picorv32.reg_pc[29]
.sym 54890 $PACKER_VCC_NET
.sym 54891 $abc$36039$n2845
.sym 54892 $abc$36039$n4320
.sym 54893 $abc$36039$n3926_1
.sym 54894 picorv32.decoded_imm_uj[25]
.sym 54895 basesoc_uart_phy_storage[6]
.sym 54896 basesoc_picorv327[30]
.sym 54897 $abc$36039$n2844
.sym 54898 basesoc_uart_phy_storage[9]
.sym 54899 picorv32.cpuregs_rs1[29]
.sym 54902 $abc$36039$n3945_1
.sym 54903 user_btn2
.sym 54915 picorv32.reg_pc[4]
.sym 54918 picorv32.cpu_state[2]
.sym 54921 basesoc_uart_phy_tx_busy
.sym 54922 $abc$36039$n3941_1
.sym 54925 basesoc_uart_phy_storage[0]
.sym 54928 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 54930 $abc$36039$n6318
.sym 54932 $abc$36039$n6322
.sym 54933 $abc$36039$n6314
.sym 54934 $abc$36039$n6326
.sym 54939 $abc$36039$n6320
.sym 54941 $abc$36039$n6324
.sym 54945 basesoc_uart_phy_tx_busy
.sym 54946 $abc$36039$n6314
.sym 54952 basesoc_uart_phy_tx_busy
.sym 54954 $abc$36039$n6324
.sym 54957 $abc$36039$n6320
.sym 54959 basesoc_uart_phy_tx_busy
.sym 54964 $abc$36039$n6322
.sym 54966 basesoc_uart_phy_tx_busy
.sym 54969 picorv32.cpu_state[2]
.sym 54970 $abc$36039$n3941_1
.sym 54972 picorv32.reg_pc[4]
.sym 54976 basesoc_uart_phy_storage[0]
.sym 54978 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 54981 basesoc_uart_phy_tx_busy
.sym 54983 $abc$36039$n6318
.sym 54988 basesoc_uart_phy_tx_busy
.sym 54990 $abc$36039$n6326
.sym 54992 clk12_$glb_clk
.sym 54993 sys_rst_$glb_sr
.sym 54994 $abc$36039$n6330
.sym 54995 $abc$36039$n6332
.sym 54996 $abc$36039$n6334
.sym 54997 $abc$36039$n6336
.sym 54998 $abc$36039$n6338
.sym 54999 $abc$36039$n6340
.sym 55000 $abc$36039$n6342
.sym 55001 $abc$36039$n6344
.sym 55003 basesoc_uart_phy_tx_busy
.sym 55008 $abc$36039$n2843
.sym 55009 basesoc_uart_phy_storage[3]
.sym 55011 basesoc_uart_phy_tx_busy
.sym 55012 basesoc_uart_tx_fifo_do_read
.sym 55013 basesoc_uart_tx_fifo_level0[4]
.sym 55015 basesoc_picorv327[10]
.sym 55016 $abc$36039$n3941_1
.sym 55017 $abc$36039$n2964
.sym 55018 basesoc_uart_phy_storage[12]
.sym 55019 basesoc_uart_rx_fifo_readable
.sym 55020 basesoc_dat_w[1]
.sym 55021 basesoc_dat_w[3]
.sym 55022 basesoc_uart_phy_storage[1]
.sym 55023 picorv32.is_sb_sh_sw
.sym 55024 basesoc_uart_phy_storage[22]
.sym 55025 picorv32.mem_rdata_q[29]
.sym 55026 picorv32.mem_rdata_q[25]
.sym 55027 $abc$36039$n180
.sym 55028 basesoc_uart_phy_storage[15]
.sym 55029 $abc$36039$n5941
.sym 55035 $abc$36039$n3947_1
.sym 55037 basesoc_uart_phy_tx_busy
.sym 55038 $abc$36039$n3926_1
.sym 55039 $abc$36039$n4123
.sym 55040 $abc$36039$n4378
.sym 55046 basesoc_picorv327[2]
.sym 55047 $abc$36039$n4125
.sym 55048 $abc$36039$n3948_1
.sym 55052 $abc$36039$n6332
.sym 55053 $abc$36039$n6334
.sym 55055 $abc$36039$n2974
.sym 55056 $abc$36039$n6340
.sym 55058 $abc$36039$n2900_1
.sym 55059 $abc$36039$n6330
.sym 55061 $abc$36039$n3400
.sym 55062 $abc$36039$n3945_1
.sym 55063 basesoc_picorv327[4]
.sym 55064 $abc$36039$n3400
.sym 55065 $abc$36039$n4352
.sym 55068 $abc$36039$n3948_1
.sym 55069 $abc$36039$n3926_1
.sym 55070 $abc$36039$n2974
.sym 55071 basesoc_picorv327[4]
.sym 55074 $abc$36039$n6332
.sym 55077 basesoc_uart_phy_tx_busy
.sym 55081 $abc$36039$n6330
.sym 55082 basesoc_uart_phy_tx_busy
.sym 55086 $abc$36039$n6340
.sym 55087 basesoc_uart_phy_tx_busy
.sym 55092 $abc$36039$n3947_1
.sym 55093 $abc$36039$n3400
.sym 55094 $abc$36039$n3945_1
.sym 55095 $abc$36039$n4352
.sym 55099 basesoc_picorv327[2]
.sym 55100 $abc$36039$n2900_1
.sym 55104 basesoc_uart_phy_tx_busy
.sym 55106 $abc$36039$n6334
.sym 55110 $abc$36039$n4125
.sym 55111 $abc$36039$n4123
.sym 55112 $abc$36039$n4378
.sym 55113 $abc$36039$n3400
.sym 55115 clk12_$glb_clk
.sym 55116 sys_rst_$glb_sr
.sym 55117 $abc$36039$n6346
.sym 55118 $abc$36039$n6348
.sym 55119 $abc$36039$n6350
.sym 55120 $abc$36039$n6352
.sym 55121 $abc$36039$n6354
.sym 55122 $abc$36039$n6356
.sym 55123 $abc$36039$n6358
.sym 55124 $abc$36039$n6360
.sym 55129 basesoc_dat_w[4]
.sym 55130 $abc$36039$n2896_1
.sym 55131 array_muxed0[12]
.sym 55132 $abc$36039$n3926_1
.sym 55133 basesoc_uart_phy_storage[18]
.sym 55134 basesoc_picorv327[25]
.sym 55135 basesoc_picorv327[22]
.sym 55136 $abc$36039$n4378
.sym 55137 basesoc_uart_phy_storage[13]
.sym 55138 basesoc_picorv327[28]
.sym 55139 $PACKER_GND_NET
.sym 55140 basesoc_picorv327[24]
.sym 55141 $abc$36039$n2974
.sym 55143 $abc$36039$n178
.sym 55144 basesoc_uart_phy_storage[8]
.sym 55145 basesoc_uart_phy_storage[2]
.sym 55146 basesoc_uart_phy_storage[29]
.sym 55148 array_muxed0[0]
.sym 55149 $abc$36039$n5011
.sym 55150 $abc$36039$n3400
.sym 55151 $abc$36039$n2900_1
.sym 55152 basesoc_uart_phy_storage[10]
.sym 55158 basesoc_uart_phy_storage[31]
.sym 55161 basesoc_picorv327[28]
.sym 55163 $abc$36039$n2974
.sym 55165 basesoc_adr[1]
.sym 55167 $abc$36039$n4126
.sym 55170 basesoc_picorv327[30]
.sym 55171 basesoc_adr[0]
.sym 55173 $abc$36039$n5937
.sym 55175 user_btn2
.sym 55177 sys_rst
.sym 55180 $abc$36039$n124
.sym 55183 $abc$36039$n3926_1
.sym 55184 $abc$36039$n2900_1
.sym 55185 $abc$36039$n2964
.sym 55188 basesoc_uart_phy_storage[15]
.sym 55189 $abc$36039$n5941
.sym 55191 $abc$36039$n124
.sym 55197 basesoc_picorv327[28]
.sym 55199 $abc$36039$n2900_1
.sym 55204 sys_rst
.sym 55205 $abc$36039$n5941
.sym 55206 user_btn2
.sym 55215 $abc$36039$n4126
.sym 55216 $abc$36039$n2974
.sym 55217 $abc$36039$n3926_1
.sym 55218 basesoc_picorv327[30]
.sym 55221 sys_rst
.sym 55223 user_btn2
.sym 55224 $abc$36039$n5937
.sym 55233 basesoc_adr[1]
.sym 55234 basesoc_uart_phy_storage[31]
.sym 55235 basesoc_uart_phy_storage[15]
.sym 55236 basesoc_adr[0]
.sym 55237 $abc$36039$n2964
.sym 55238 clk12_$glb_clk
.sym 55240 $abc$36039$n6362
.sym 55241 $abc$36039$n6364
.sym 55242 $abc$36039$n6366
.sym 55243 $abc$36039$n6368
.sym 55244 $abc$36039$n6370
.sym 55245 $abc$36039$n6372
.sym 55246 $abc$36039$n6374
.sym 55247 $abc$36039$n6376
.sym 55253 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 55255 basesoc_picorv327[28]
.sym 55256 basesoc_dat_w[6]
.sym 55257 basesoc_uart_phy_storage[20]
.sym 55258 $abc$36039$n180
.sym 55259 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55260 basesoc_picorv327[27]
.sym 55261 $abc$36039$n232
.sym 55262 basesoc_uart_phy_storage[31]
.sym 55264 basesoc_dat_w[5]
.sym 55265 basesoc_uart_phy_storage[18]
.sym 55269 $PACKER_VCC_NET
.sym 55272 basesoc_uart_eventmanager_pending_w[1]
.sym 55274 basesoc_bus_wishbone_dat_r[1]
.sym 55275 $PACKER_VCC_NET
.sym 55283 basesoc_adr[1]
.sym 55287 $abc$36039$n2901
.sym 55289 basesoc_adr[0]
.sym 55291 $abc$36039$n6350
.sym 55293 basesoc_uart_phy_tx_busy
.sym 55297 $abc$36039$n6217
.sym 55298 $abc$36039$n2896_1
.sym 55300 $abc$36039$n124
.sym 55301 $abc$36039$n138
.sym 55304 $abc$36039$n2899
.sym 55306 $abc$36039$n6364
.sym 55309 $abc$36039$n6370
.sym 55312 $abc$36039$n6376
.sym 55314 $abc$36039$n6376
.sym 55317 basesoc_uart_phy_tx_busy
.sym 55321 $abc$36039$n6364
.sym 55322 basesoc_uart_phy_tx_busy
.sym 55326 basesoc_adr[1]
.sym 55327 $abc$36039$n124
.sym 55328 $abc$36039$n138
.sym 55329 basesoc_adr[0]
.sym 55333 $abc$36039$n138
.sym 55340 $abc$36039$n6217
.sym 55341 basesoc_uart_phy_tx_busy
.sym 55344 $abc$36039$n2899
.sym 55345 $abc$36039$n2901
.sym 55346 $abc$36039$n2896_1
.sym 55351 $abc$36039$n6370
.sym 55353 basesoc_uart_phy_tx_busy
.sym 55356 $abc$36039$n6350
.sym 55358 basesoc_uart_phy_tx_busy
.sym 55361 clk12_$glb_clk
.sym 55362 sys_rst_$glb_sr
.sym 55363 $abc$36039$n6217
.sym 55364 basesoc_uart_phy_storage[8]
.sym 55365 $abc$36039$n2903
.sym 55366 array_muxed0[0]
.sym 55367 $abc$36039$n4793_1
.sym 55368 basesoc_uart_phy_storage[10]
.sym 55369 $abc$36039$n4790_1
.sym 55370 basesoc_uart_phy_storage[25]
.sym 55372 $abc$36039$n3049
.sym 55374 sys_rst
.sym 55375 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 55376 picorv32.mem_do_wdata
.sym 55377 basesoc_adr[3]
.sym 55378 $abc$36039$n3049
.sym 55379 basesoc_uart_phy_storage[28]
.sym 55381 $abc$36039$n4804_1
.sym 55382 $abc$36039$n2882
.sym 55384 $abc$36039$n3207
.sym 55386 $abc$36039$n3227
.sym 55387 $abc$36039$n138
.sym 55388 csrbankarray_sel_r
.sym 55389 csrbankarray_sel_r
.sym 55390 $abc$36039$n3959
.sym 55392 basesoc_adr[1]
.sym 55396 basesoc_adr[0]
.sym 55398 basesoc_uart_phy_storage[9]
.sym 55404 $abc$36039$n5279_1
.sym 55405 $abc$36039$n5297
.sym 55407 $abc$36039$n5299
.sym 55408 $abc$36039$n5300
.sym 55411 $abc$36039$n2905
.sym 55413 $abc$36039$n5291_1
.sym 55417 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 55421 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 55422 $abc$36039$n2903
.sym 55423 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 55427 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 55428 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 55429 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 55430 $abc$36039$n711
.sym 55433 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 55434 $abc$36039$n122
.sym 55435 $abc$36039$n5287_1
.sym 55437 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 55438 $abc$36039$n5297
.sym 55439 $abc$36039$n5279_1
.sym 55440 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 55443 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 55444 $abc$36039$n5287_1
.sym 55445 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 55446 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 55450 $abc$36039$n122
.sym 55455 $abc$36039$n5299
.sym 55456 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 55457 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 55458 $abc$36039$n5300
.sym 55468 $abc$36039$n5287_1
.sym 55470 $abc$36039$n5291_1
.sym 55473 $abc$36039$n2903
.sym 55474 $abc$36039$n2905
.sym 55476 $abc$36039$n711
.sym 55484 clk12_$glb_clk
.sym 55485 sys_rst_$glb_sr
.sym 55486 $abc$36039$n5286_1
.sym 55487 $abc$36039$n5482_1
.sym 55488 $abc$36039$n4789_1
.sym 55489 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 55490 basesoc_bus_wishbone_dat_r[2]
.sym 55491 basesoc_uart_phy_storage[1]
.sym 55492 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 55493 $abc$36039$n5287_1
.sym 55498 $abc$36039$n3483
.sym 55499 $abc$36039$n711
.sym 55500 picorv32.instr_sll
.sym 55501 array_muxed0[0]
.sym 55502 picorv32.instr_sub
.sym 55503 $abc$36039$n2904_1
.sym 55504 $abc$36039$n2883
.sym 55505 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 55506 picorv32.instr_add
.sym 55507 $abc$36039$n2905
.sym 55508 $abc$36039$n2750
.sym 55509 $abc$36039$n2932
.sym 55510 basesoc_adr[2]
.sym 55511 $abc$36039$n2882
.sym 55512 basesoc_uart_rx_fifo_readable
.sym 55513 basesoc_uart_phy_storage[1]
.sym 55514 $abc$36039$n3256
.sym 55516 basesoc_adr[2]
.sym 55517 basesoc_dat_w[1]
.sym 55518 basesoc_ctrl_storage[2]
.sym 55519 basesoc_uart_tx_fifo_level0[4]
.sym 55521 basesoc_dat_w[3]
.sym 55528 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 55530 $abc$36039$n3913
.sym 55534 $abc$36039$n5277_1
.sym 55536 $abc$36039$n5295
.sym 55537 $abc$36039$n3916
.sym 55540 $abc$36039$n5280_1
.sym 55541 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 55545 $abc$36039$n5294
.sym 55549 csrbankarray_sel_r
.sym 55551 $abc$36039$n5279_1
.sym 55553 $abc$36039$n5282_1
.sym 55556 $abc$36039$n3959
.sym 55557 $abc$36039$n5284_1
.sym 55560 csrbankarray_sel_r
.sym 55561 $abc$36039$n3916
.sym 55562 $abc$36039$n3959
.sym 55563 $abc$36039$n3913
.sym 55566 $abc$36039$n3916
.sym 55567 $abc$36039$n3959
.sym 55568 $abc$36039$n3913
.sym 55569 csrbankarray_sel_r
.sym 55572 csrbankarray_sel_r
.sym 55573 $abc$36039$n3913
.sym 55574 $abc$36039$n3959
.sym 55575 $abc$36039$n3916
.sym 55578 $abc$36039$n3913
.sym 55579 $abc$36039$n3959
.sym 55580 $abc$36039$n3916
.sym 55581 csrbankarray_sel_r
.sym 55585 $abc$36039$n5277_1
.sym 55586 $abc$36039$n5280_1
.sym 55587 $abc$36039$n5279_1
.sym 55590 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 55591 $abc$36039$n5294
.sym 55592 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 55593 $abc$36039$n5295
.sym 55596 csrbankarray_sel_r
.sym 55597 $abc$36039$n3913
.sym 55598 $abc$36039$n3959
.sym 55599 $abc$36039$n3916
.sym 55602 $abc$36039$n5282_1
.sym 55604 $abc$36039$n5284_1
.sym 55607 clk12_$glb_clk
.sym 55608 sys_rst_$glb_sr
.sym 55609 csrbankarray_csrbank3_bitbang0_w[3]
.sym 55610 basesoc_uart_eventmanager_status_w[0]
.sym 55611 $abc$36039$n5288_1
.sym 55613 csrbankarray_csrbank3_bitbang0_w[2]
.sym 55614 basesoc_uart_tx_fifo_wrport_we
.sym 55615 $abc$36039$n2824
.sym 55621 $abc$36039$n3246_1
.sym 55622 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 55623 $abc$36039$n3048
.sym 55624 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 55625 $abc$36039$n3916
.sym 55626 $abc$36039$n3248
.sym 55627 $abc$36039$n3360
.sym 55628 $abc$36039$n5280_1
.sym 55629 picorv32.mem_rdata_q[12]
.sym 55630 $abc$36039$n226
.sym 55631 $abc$36039$n3913
.sym 55632 $abc$36039$n5295
.sym 55636 basesoc_uart_tx_fifo_wrport_we
.sym 55638 $abc$36039$n2718
.sym 55644 picorv32.irq_state[0]
.sym 55651 $abc$36039$n5482_1
.sym 55655 basesoc_uart_eventmanager_storage[0]
.sym 55656 basesoc_uart_eventmanager_pending_w[0]
.sym 55658 $abc$36039$n5484_1
.sym 55659 $abc$36039$n5278_1
.sym 55661 basesoc_uart_eventmanager_storage[0]
.sym 55662 basesoc_adr[1]
.sym 55664 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 55665 $abc$36039$n4819
.sym 55666 basesoc_adr[0]
.sym 55667 basesoc_uart_eventmanager_storage[1]
.sym 55669 $abc$36039$n5486_1
.sym 55670 basesoc_adr[2]
.sym 55671 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 55672 basesoc_uart_rx_fifo_readable
.sym 55674 $abc$36039$n3256
.sym 55675 basesoc_uart_eventmanager_status_w[0]
.sym 55676 basesoc_adr[2]
.sym 55678 basesoc_uart_eventmanager_pending_w[1]
.sym 55679 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 55680 $abc$36039$n5483_1
.sym 55683 basesoc_adr[2]
.sym 55684 $abc$36039$n5482_1
.sym 55685 basesoc_uart_eventmanager_status_w[0]
.sym 55686 $abc$36039$n5483_1
.sym 55690 basesoc_uart_eventmanager_status_w[0]
.sym 55695 basesoc_uart_eventmanager_pending_w[0]
.sym 55696 basesoc_uart_eventmanager_storage[1]
.sym 55697 basesoc_uart_eventmanager_storage[0]
.sym 55698 basesoc_uart_eventmanager_pending_w[1]
.sym 55701 basesoc_uart_eventmanager_storage[1]
.sym 55702 basesoc_adr[2]
.sym 55703 basesoc_adr[1]
.sym 55704 basesoc_uart_rx_fifo_readable
.sym 55707 basesoc_adr[0]
.sym 55708 $abc$36039$n5486_1
.sym 55709 $abc$36039$n4819
.sym 55710 $abc$36039$n3256
.sym 55713 $abc$36039$n3256
.sym 55715 $abc$36039$n5484_1
.sym 55719 basesoc_uart_eventmanager_pending_w[0]
.sym 55720 basesoc_uart_eventmanager_storage[0]
.sym 55721 basesoc_adr[0]
.sym 55722 basesoc_adr[2]
.sym 55725 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 55726 $abc$36039$n5278_1
.sym 55727 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 55728 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 55730 clk12_$glb_clk
.sym 55731 sys_rst_$glb_sr
.sym 55733 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 55735 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 55739 $abc$36039$n5292_1
.sym 55744 $abc$36039$n3302
.sym 55746 $abc$36039$n2920
.sym 55748 $PACKER_VCC_NET
.sym 55749 basesoc_uart_eventmanager_storage[0]
.sym 55750 $abc$36039$n3048
.sym 55751 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 55752 basesoc_adr[2]
.sym 55753 $abc$36039$n4819
.sym 55754 $abc$36039$n3203
.sym 55756 user_btn1
.sym 55757 $PACKER_VCC_NET
.sym 55758 $abc$36039$n4949
.sym 55761 $PACKER_VCC_NET
.sym 55762 basesoc_uart_tx_fifo_wrport_we
.sym 55764 basesoc_uart_eventmanager_pending_w[1]
.sym 55766 basesoc_dat_w[2]
.sym 55767 $PACKER_VCC_NET
.sym 55775 $abc$36039$n5283_1
.sym 55777 $abc$36039$n3198
.sym 55778 $abc$36039$n2882
.sym 55779 $abc$36039$n4947_1
.sym 55780 $abc$36039$n2883
.sym 55782 $abc$36039$n3378
.sym 55784 $abc$36039$n4967
.sym 55785 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 55787 $abc$36039$n4961
.sym 55788 $abc$36039$n4943
.sym 55789 csrbankarray_csrbank2_dat0_w[5]
.sym 55790 basesoc_ctrl_storage[2]
.sym 55791 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 55799 basesoc_ctrl_bus_errors[2]
.sym 55800 $abc$36039$n4971_1
.sym 55802 $abc$36039$n3302
.sym 55803 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 55812 $abc$36039$n2883
.sym 55814 $abc$36039$n4961
.sym 55818 $abc$36039$n4967
.sym 55819 $abc$36039$n2883
.sym 55820 $abc$36039$n4971_1
.sym 55830 $abc$36039$n3378
.sym 55832 csrbankarray_csrbank2_dat0_w[5]
.sym 55833 $abc$36039$n2882
.sym 55836 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 55837 $abc$36039$n5283_1
.sym 55838 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 55839 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 55842 $abc$36039$n3302
.sym 55843 basesoc_ctrl_bus_errors[2]
.sym 55844 $abc$36039$n3198
.sym 55845 basesoc_ctrl_storage[2]
.sym 55849 $abc$36039$n4947_1
.sym 55850 $abc$36039$n2883
.sym 55851 $abc$36039$n4943
.sym 55853 clk12_$glb_clk
.sym 55854 sys_rst_$glb_sr
.sym 55857 $abc$36039$n2718
.sym 55859 $abc$36039$n2849
.sym 55862 $abc$36039$n96
.sym 55869 $abc$36039$n5283_1
.sym 55870 $abc$36039$n4843
.sym 55872 basesoc_timer0_eventmanager_pending_w
.sym 55873 $abc$36039$n3360
.sym 55874 basesoc_ctrl_reset_reset_r
.sym 55875 basesoc_dat_w[7]
.sym 55876 $PACKER_VCC_NET
.sym 55877 $abc$36039$n2914
.sym 55878 $abc$36039$n3378
.sym 55879 $abc$36039$n3252
.sym 55880 $abc$36039$n2849
.sym 55883 $abc$36039$n2883
.sym 55884 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 55886 $abc$36039$n2849
.sym 55889 $abc$36039$n3295
.sym 55896 $abc$36039$n3292
.sym 55897 basesoc_ctrl_storage[29]
.sym 55898 $abc$36039$n2848
.sym 55900 $abc$36039$n6192
.sym 55901 basesoc_ctrl_bus_errors[5]
.sym 55906 basesoc_uart_tx_fifo_wrport_we
.sym 55907 $abc$36039$n3302
.sym 55909 $abc$36039$n6191
.sym 55911 basesoc_uart_tx_fifo_do_read
.sym 55913 $abc$36039$n3206_1
.sym 55914 $abc$36039$n4963_1
.sym 55916 $abc$36039$n100
.sym 55917 $PACKER_VCC_NET
.sym 55919 sys_rst
.sym 55920 $abc$36039$n4962_1
.sym 55921 $abc$36039$n4965_1
.sym 55922 $abc$36039$n4964
.sym 55923 basesoc_uart_tx_fifo_level0[0]
.sym 55924 $abc$36039$n3198
.sym 55925 basesoc_ctrl_bus_errors[13]
.sym 55929 $abc$36039$n100
.sym 55930 $abc$36039$n4964
.sym 55931 $abc$36039$n4963_1
.sym 55932 $abc$36039$n3198
.sym 55935 $abc$36039$n3206_1
.sym 55936 $abc$36039$n3292
.sym 55937 basesoc_ctrl_storage[29]
.sym 55938 basesoc_ctrl_bus_errors[13]
.sym 55947 basesoc_uart_tx_fifo_wrport_we
.sym 55948 $abc$36039$n6192
.sym 55950 $abc$36039$n6191
.sym 55955 basesoc_uart_tx_fifo_level0[0]
.sym 55956 $PACKER_VCC_NET
.sym 55960 basesoc_uart_tx_fifo_level0[0]
.sym 55961 $PACKER_VCC_NET
.sym 55965 $abc$36039$n3302
.sym 55966 basesoc_ctrl_bus_errors[5]
.sym 55967 $abc$36039$n4965_1
.sym 55968 $abc$36039$n4962_1
.sym 55971 basesoc_uart_tx_fifo_wrport_we
.sym 55972 basesoc_uart_tx_fifo_do_read
.sym 55973 sys_rst
.sym 55975 $abc$36039$n2848
.sym 55976 clk12_$glb_clk
.sym 55977 sys_rst_$glb_sr
.sym 55980 $abc$36039$n6195
.sym 55981 $abc$36039$n6198
.sym 55982 $abc$36039$n6201
.sym 55983 basesoc_uart_tx_fifo_level0[1]
.sym 55984 $abc$36039$n3252
.sym 55990 $abc$36039$n3300
.sym 55995 $abc$36039$n2748
.sym 55997 $abc$36039$n2883
.sym 55998 basesoc_we
.sym 56000 $abc$36039$n3292
.sym 56001 $abc$36039$n2718
.sym 56002 $abc$36039$n100
.sym 56004 $abc$36039$n3064
.sym 56006 basesoc_uart_tx_fifo_level0[4]
.sym 56009 basesoc_dat_w[3]
.sym 56010 $abc$36039$n3198
.sym 56011 $abc$36039$n3200
.sym 56021 $abc$36039$n6194
.sym 56022 basesoc_uart_tx_fifo_level0[0]
.sym 56026 basesoc_uart_tx_fifo_level0[3]
.sym 56030 $abc$36039$n2848
.sym 56031 $PACKER_VCC_NET
.sym 56032 basesoc_uart_tx_fifo_level0[2]
.sym 56033 basesoc_uart_tx_fifo_level0[4]
.sym 56034 basesoc_uart_tx_fifo_wrport_we
.sym 56037 $PACKER_VCC_NET
.sym 56038 $abc$36039$n6198
.sym 56039 $abc$36039$n6200
.sym 56040 basesoc_uart_tx_fifo_level0[1]
.sym 56045 $abc$36039$n6195
.sym 56046 $abc$36039$n6197
.sym 56047 $abc$36039$n6201
.sym 56051 $nextpnr_ICESTORM_LC_3$O
.sym 56053 basesoc_uart_tx_fifo_level0[0]
.sym 56057 $auto$alumacc.cc:474:replace_alu$5975.C[2]
.sym 56059 $PACKER_VCC_NET
.sym 56060 basesoc_uart_tx_fifo_level0[1]
.sym 56063 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 56065 $PACKER_VCC_NET
.sym 56066 basesoc_uart_tx_fifo_level0[2]
.sym 56067 $auto$alumacc.cc:474:replace_alu$5975.C[2]
.sym 56069 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 56071 $PACKER_VCC_NET
.sym 56072 basesoc_uart_tx_fifo_level0[3]
.sym 56073 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 56076 $PACKER_VCC_NET
.sym 56077 basesoc_uart_tx_fifo_level0[4]
.sym 56079 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 56082 $abc$36039$n6195
.sym 56083 $abc$36039$n6194
.sym 56085 basesoc_uart_tx_fifo_wrport_we
.sym 56088 basesoc_uart_tx_fifo_wrport_we
.sym 56090 $abc$36039$n6200
.sym 56091 $abc$36039$n6201
.sym 56094 $abc$36039$n6198
.sym 56095 $abc$36039$n6197
.sym 56097 basesoc_uart_tx_fifo_wrport_we
.sym 56098 $abc$36039$n2848
.sym 56099 clk12_$glb_clk
.sym 56100 sys_rst_$glb_sr
.sym 56103 $abc$36039$n5952
.sym 56104 $abc$36039$n5954
.sym 56105 $abc$36039$n5956
.sym 56106 $abc$36039$n5958
.sym 56107 $abc$36039$n5960
.sym 56108 $abc$36039$n5962
.sym 56118 $abc$36039$n3292
.sym 56123 basesoc_ctrl_reset_reset_r
.sym 56124 $abc$36039$n3298
.sym 56129 waittimer1_count[0]
.sym 56136 $abc$36039$n2718
.sym 56142 $abc$36039$n160
.sym 56143 $abc$36039$n9
.sym 56144 $abc$36039$n102
.sym 56145 $abc$36039$n3298
.sym 56149 basesoc_ctrl_storage[13]
.sym 56151 $abc$36039$n158
.sym 56155 basesoc_ctrl_bus_errors[21]
.sym 56160 $abc$36039$n2718
.sym 56161 $abc$36039$n3295
.sym 56164 basesoc_ctrl_bus_errors[30]
.sym 56170 $abc$36039$n3198
.sym 56171 $abc$36039$n3200
.sym 56181 $abc$36039$n3295
.sym 56182 basesoc_ctrl_bus_errors[21]
.sym 56183 basesoc_ctrl_storage[13]
.sym 56184 $abc$36039$n3200
.sym 56188 $abc$36039$n9
.sym 56193 $abc$36039$n3298
.sym 56194 basesoc_ctrl_bus_errors[30]
.sym 56195 $abc$36039$n3198
.sym 56196 $abc$36039$n102
.sym 56201 $abc$36039$n160
.sym 56206 $abc$36039$n158
.sym 56221 $abc$36039$n2718
.sym 56222 clk12_$glb_clk
.sym 56224 $abc$36039$n5964
.sym 56225 $abc$36039$n5966
.sym 56226 $abc$36039$n5968
.sym 56227 $abc$36039$n5970
.sym 56228 $abc$36039$n5972
.sym 56229 $abc$36039$n5974
.sym 56230 $abc$36039$n5976
.sym 56231 $abc$36039$n5978
.sym 56238 $PACKER_VCC_NET
.sym 56249 $PACKER_VCC_NET
.sym 56253 user_btn1
.sym 56254 $PACKER_VCC_NET
.sym 56266 $abc$36039$n158
.sym 56267 $abc$36039$n3341_1
.sym 56269 user_btn1
.sym 56271 $abc$36039$n5960
.sym 56272 $abc$36039$n5962
.sym 56276 $abc$36039$n2951
.sym 56277 $abc$36039$n3337
.sym 56280 $abc$36039$n168
.sym 56281 $abc$36039$n160
.sym 56284 $abc$36039$n166
.sym 56287 $abc$36039$n164
.sym 56288 $abc$36039$n162
.sym 56289 sys_rst
.sym 56293 $abc$36039$n5972
.sym 56296 $abc$36039$n5978
.sym 56298 user_btn1
.sym 56299 $abc$36039$n5962
.sym 56301 sys_rst
.sym 56304 sys_rst
.sym 56305 user_btn1
.sym 56307 $abc$36039$n5960
.sym 56310 $abc$36039$n168
.sym 56311 $abc$36039$n162
.sym 56312 $abc$36039$n164
.sym 56313 $abc$36039$n166
.sym 56316 $abc$36039$n158
.sym 56317 $abc$36039$n3341_1
.sym 56318 $abc$36039$n3337
.sym 56319 $abc$36039$n160
.sym 56322 $abc$36039$n168
.sym 56331 $abc$36039$n164
.sym 56334 user_btn1
.sym 56335 sys_rst
.sym 56337 $abc$36039$n5972
.sym 56340 sys_rst
.sym 56341 user_btn1
.sym 56343 $abc$36039$n5978
.sym 56344 $abc$36039$n2951
.sym 56345 clk12_$glb_clk
.sym 56347 $abc$36039$n5980
.sym 56348 waittimer1_count[16]
.sym 56349 waittimer1_count[10]
.sym 56350 $abc$36039$n166
.sym 56351 $abc$36039$n170
.sym 56352 waittimer1_count[14]
.sym 56353 $abc$36039$n2951
.sym 56354 $abc$36039$n162
.sym 56360 basesoc_ctrl_reset_reset_r
.sym 56363 csrbankarray_csrbank2_ctrl0_w[1]
.sym 56367 eventmanager_status_w[1]
.sym 56391 $abc$36039$n5970
.sym 56399 $abc$36039$n2951
.sym 56404 $abc$36039$n5948
.sym 56406 waittimer1_count[0]
.sym 56413 user_btn1
.sym 56414 $PACKER_VCC_NET
.sym 56421 waittimer1_count[0]
.sym 56424 $PACKER_VCC_NET
.sym 56433 $abc$36039$n5948
.sym 56435 user_btn1
.sym 56463 $abc$36039$n5970
.sym 56464 user_btn1
.sym 56467 $abc$36039$n2951
.sym 56468 clk12_$glb_clk
.sym 56469 sys_rst_$glb_sr
.sym 56479 $abc$36039$n2951
.sym 56484 waittimer1_count[0]
.sym 56514 $abc$36039$n3110
.sym 56538 $abc$36039$n3110
.sym 56587 basesoc_dat_w[5]
.sym 56590 basesoc_dat_w[3]
.sym 56593 $abc$36039$n2852
.sym 56619 slave_sel[2]
.sym 56647 slave_sel[2]
.sym 56691 clk12_$glb_clk
.sym 56692 sys_rst_$glb_sr
.sym 56699 $abc$36039$n6183
.sym 56700 $abc$36039$n6186
.sym 56701 $abc$36039$n6189
.sym 56704 regs0
.sym 56707 array_muxed0[0]
.sym 56708 $abc$36039$n7137
.sym 56709 slave_sel_r[2]
.sym 56721 slave_sel[2]
.sym 56737 serial_tx
.sym 56748 $abc$36039$n2982
.sym 56752 array_muxed0[15]
.sym 56756 spiflash_bus_dat_r[24]
.sym 56757 basesoc_dat_w[3]
.sym 56763 array_muxed0[16]
.sym 56856 spiflash_bus_dat_r[24]
.sym 56857 spiflash_bus_dat_r[25]
.sym 56858 spram_wren0
.sym 56859 spiflash_bus_dat_r[31]
.sym 56861 spiflash_bus_dat_r[30]
.sym 56866 $abc$36039$n7138
.sym 56867 picorv32.mem_rdata_latched[31]
.sym 56872 array_muxed0[0]
.sym 56879 array_muxed0[11]
.sym 56880 $abc$36039$n2982
.sym 56881 array_muxed1[5]
.sym 56883 array_muxed1[3]
.sym 56884 $abc$36039$n3024
.sym 56885 array_muxed1[0]
.sym 56887 $abc$36039$n2982
.sym 56888 slave_sel[2]
.sym 56890 $abc$36039$n3006_1
.sym 56891 $abc$36039$n3016
.sym 56897 array_muxed1[5]
.sym 56899 slave_sel[2]
.sym 56902 $abc$36039$n5333_1
.sym 56907 array_muxed1[3]
.sym 56910 $abc$36039$n2853
.sym 56914 spiflash_i
.sym 56920 slave_sel[0]
.sym 56923 sys_rst
.sym 56927 spram_bus_ack
.sym 56928 slave_sel[1]
.sym 56933 array_muxed1[3]
.sym 56937 $abc$36039$n2853
.sym 56938 spiflash_i
.sym 56939 slave_sel[1]
.sym 56945 slave_sel[0]
.sym 56951 slave_sel[1]
.sym 56955 sys_rst
.sym 56957 spiflash_i
.sym 56961 slave_sel[2]
.sym 56963 $abc$36039$n2853
.sym 56967 $abc$36039$n5333_1
.sym 56969 spram_bus_ack
.sym 56973 array_muxed1[5]
.sym 56977 clk12_$glb_clk
.sym 56978 sys_rst_$glb_sr
.sym 56979 spiflash_bus_dat_r[26]
.sym 56980 spiflash_bus_dat_r[29]
.sym 56981 spiflash_bus_dat_r[27]
.sym 56982 $abc$36039$n3032_1
.sym 56983 spiflash_bus_dat_r[28]
.sym 56984 $abc$36039$n3023_1
.sym 56985 $abc$36039$n3019_1
.sym 56986 $abc$36039$n3040
.sym 56990 basesoc_bus_wishbone_dat_r[2]
.sym 56991 basesoc_dat_w[3]
.sym 56994 picorv32.mem_rdata_q[12]
.sym 56995 array_muxed0[4]
.sym 56998 $abc$36039$n2853
.sym 56999 spiflash_miso1
.sym 57000 picorv32.mem_wordsize[1]
.sym 57002 spram_wren0
.sym 57005 spiflash_bus_dat_r[31]
.sym 57006 $abc$36039$n3014
.sym 57009 sys_rst
.sym 57010 $abc$36039$n2954
.sym 57012 $abc$36039$n3035_1
.sym 57013 $abc$36039$n3031
.sym 57014 basesoc_dat_w[5]
.sym 57020 $abc$36039$n3354
.sym 57022 $abc$36039$n2973
.sym 57023 slave_sel_r[1]
.sym 57024 array_muxed0[18]
.sym 57025 basesoc_bus_wishbone_ack
.sym 57026 spram_bus_ack
.sym 57028 array_muxed0[15]
.sym 57029 spiflash_bus_dat_r[25]
.sym 57030 slave_sel_r[0]
.sym 57031 slave_sel_r[1]
.sym 57033 spiflash_bus_dat_r[30]
.sym 57034 array_muxed0[17]
.sym 57038 array_muxed0[16]
.sym 57039 $abc$36039$n3007
.sym 57040 spiflash_bus_dat_r[2]
.sym 57045 spiflash_bus_ack
.sym 57048 spiflash_bus_dat_r[28]
.sym 57050 $abc$36039$n3006_1
.sym 57051 basesoc_bus_wishbone_dat_r[2]
.sym 57053 spram_bus_ack
.sym 57055 spiflash_bus_ack
.sym 57056 basesoc_bus_wishbone_ack
.sym 57060 $abc$36039$n3354
.sym 57065 spiflash_bus_dat_r[25]
.sym 57067 slave_sel_r[1]
.sym 57071 slave_sel_r[0]
.sym 57072 basesoc_bus_wishbone_dat_r[2]
.sym 57073 slave_sel_r[1]
.sym 57074 spiflash_bus_dat_r[2]
.sym 57077 slave_sel_r[1]
.sym 57080 spiflash_bus_dat_r[28]
.sym 57083 array_muxed0[15]
.sym 57084 array_muxed0[16]
.sym 57085 array_muxed0[17]
.sym 57086 array_muxed0[18]
.sym 57089 slave_sel_r[1]
.sym 57091 spiflash_bus_dat_r[30]
.sym 57095 $abc$36039$n3007
.sym 57097 $abc$36039$n3006_1
.sym 57099 $abc$36039$n2973
.sym 57100 clk12_$glb_clk
.sym 57101 sys_rst_$glb_sr
.sym 57102 array_muxed1[5]
.sym 57103 array_muxed1[3]
.sym 57104 array_muxed1[0]
.sym 57105 $abc$36039$n3031
.sym 57106 $abc$36039$n3018
.sym 57107 $abc$36039$n3039
.sym 57108 array_muxed1[2]
.sym 57109 $abc$36039$n3022
.sym 57112 $abc$36039$n3103_1
.sym 57113 picorv32.reg_next_pc[29]
.sym 57114 $abc$36039$n3354
.sym 57115 basesoc_uart_rx_fifo_wrport_we
.sym 57116 array_muxed1[13]
.sym 57118 array_muxed1[4]
.sym 57119 basesoc_dat_w[5]
.sym 57125 basesoc_dat_w[5]
.sym 57126 basesoc_picorv323[0]
.sym 57127 array_muxed0[8]
.sym 57131 picorv32.mem_rdata_latched[31]
.sym 57133 $abc$36039$n3042
.sym 57134 $abc$36039$n2742
.sym 57135 $abc$36039$n3473_1
.sym 57136 array_muxed0[3]
.sym 57143 $abc$36039$n2852
.sym 57145 $abc$36039$n2742
.sym 57146 $abc$36039$n3473_1
.sym 57147 $abc$36039$n3036
.sym 57148 $abc$36039$n3037
.sym 57150 $abc$36039$n2853
.sym 57152 slave_sel[0]
.sym 57153 $abc$36039$n3015_1
.sym 57154 $abc$36039$n3028
.sym 57156 $abc$36039$n3472_1
.sym 57157 $abc$36039$n3027_1
.sym 57160 basesoc_counter[1]
.sym 57161 $abc$36039$n3016
.sym 57162 $abc$36039$n2955
.sym 57167 $abc$36039$n2742
.sym 57168 $abc$36039$n2957_1
.sym 57169 sys_rst
.sym 57170 basesoc_counter[0]
.sym 57171 $abc$36039$n3471
.sym 57177 sys_rst
.sym 57179 basesoc_counter[1]
.sym 57182 $abc$36039$n2955
.sym 57183 $abc$36039$n2852
.sym 57184 $abc$36039$n2853
.sym 57185 $abc$36039$n2957_1
.sym 57188 $abc$36039$n2957_1
.sym 57189 $abc$36039$n2955
.sym 57190 $abc$36039$n3036
.sym 57191 $abc$36039$n3037
.sym 57194 $abc$36039$n2955
.sym 57195 $abc$36039$n3028
.sym 57196 $abc$36039$n3027_1
.sym 57197 $abc$36039$n2957_1
.sym 57201 $abc$36039$n3471
.sym 57202 $abc$36039$n3472_1
.sym 57203 $abc$36039$n3473_1
.sym 57208 basesoc_counter[1]
.sym 57209 basesoc_counter[0]
.sym 57212 basesoc_counter[0]
.sym 57213 $abc$36039$n2853
.sym 57214 slave_sel[0]
.sym 57215 $abc$36039$n2742
.sym 57218 $abc$36039$n2955
.sym 57219 $abc$36039$n2957_1
.sym 57220 $abc$36039$n3015_1
.sym 57221 $abc$36039$n3016
.sym 57222 $abc$36039$n2742
.sym 57223 clk12_$glb_clk
.sym 57224 sys_rst_$glb_sr
.sym 57226 $abc$36039$n2957_1
.sym 57227 picorv32.mem_rdata_q[31]
.sym 57228 $abc$36039$n2955
.sym 57229 $abc$36039$n2851
.sym 57230 picorv32.mem_rdata_q[26]
.sym 57232 picorv32.mem_rdata_q[27]
.sym 57235 $abc$36039$n7148
.sym 57238 $abc$36039$n3033
.sym 57239 picorv32.is_alu_reg_imm
.sym 57240 $abc$36039$n2839
.sym 57241 $abc$36039$n2954
.sym 57242 $abc$36039$n3022
.sym 57244 picorv32.mem_wordsize[1]
.sym 57245 $abc$36039$n3027
.sym 57247 basesoc_dat_w[3]
.sym 57248 basesoc_dat_w[1]
.sym 57250 picorv32.decoded_imm[13]
.sym 57252 array_muxed0[16]
.sym 57254 array_muxed0[15]
.sym 57256 picorv32.mem_rdata_q[27]
.sym 57257 array_muxed0[24]
.sym 57259 $abc$36039$n7134
.sym 57260 basesoc_picorv327[20]
.sym 57266 array_muxed0[22]
.sym 57267 $abc$36039$n2954
.sym 57268 array_muxed0[23]
.sym 57269 array_muxed0[25]
.sym 57270 $abc$36039$n3018
.sym 57273 $abc$36039$n3022
.sym 57276 array_muxed0[23]
.sym 57277 $abc$36039$n3031
.sym 57278 $abc$36039$n3368
.sym 57279 $abc$36039$n3039
.sym 57281 $abc$36039$n3224
.sym 57283 array_muxed0[24]
.sym 57284 picorv32.mem_rdata_q[31]
.sym 57286 $abc$36039$n3225
.sym 57287 picorv32.mem_rdata_q[26]
.sym 57289 picorv32.mem_rdata_q[27]
.sym 57297 picorv32.mem_rdata_q[29]
.sym 57299 $abc$36039$n3018
.sym 57300 $abc$36039$n2954
.sym 57301 picorv32.mem_rdata_q[31]
.sym 57305 array_muxed0[23]
.sym 57306 $abc$36039$n3225
.sym 57308 $abc$36039$n3224
.sym 57311 array_muxed0[22]
.sym 57312 array_muxed0[25]
.sym 57313 array_muxed0[23]
.sym 57314 array_muxed0[24]
.sym 57317 picorv32.mem_rdata_q[26]
.sym 57319 $abc$36039$n2954
.sym 57320 $abc$36039$n3039
.sym 57324 array_muxed0[24]
.sym 57325 array_muxed0[22]
.sym 57326 array_muxed0[25]
.sym 57330 $abc$36039$n3225
.sym 57331 $abc$36039$n3368
.sym 57336 $abc$36039$n2954
.sym 57337 $abc$36039$n3031
.sym 57338 picorv32.mem_rdata_q[27]
.sym 57341 $abc$36039$n2954
.sym 57342 picorv32.mem_rdata_q[29]
.sym 57343 $abc$36039$n3022
.sym 57348 array_muxed0[8]
.sym 57350 $abc$36039$n3873_1
.sym 57351 $abc$36039$n3042
.sym 57355 $abc$36039$n3023
.sym 57359 basesoc_picorv327[21]
.sym 57360 picorv32.mem_rdata_latched[31]
.sym 57364 basesoc_dat_w[7]
.sym 57365 basesoc_counter[1]
.sym 57368 picorv32.alu_out_q[1]
.sym 57371 $abc$36039$n186
.sym 57372 picorv32.mem_rdata_q[31]
.sym 57374 array_muxed0[3]
.sym 57375 picorv32.mem_rdata_latched[26]
.sym 57376 $abc$36039$n4184_1
.sym 57377 basesoc_picorv327[27]
.sym 57378 picorv32.mem_rdata_q[26]
.sym 57380 $abc$36039$n3893_1
.sym 57382 picorv32.mem_rdata_q[27]
.sym 57389 basesoc_picorv327[24]
.sym 57390 $abc$36039$n3907_1
.sym 57391 basesoc_picorv327[25]
.sym 57393 $abc$36039$n3901_1
.sym 57397 array_muxed0[28]
.sym 57398 array_muxed0[27]
.sym 57401 basesoc_picorv327[27]
.sym 57403 $abc$36039$n3903
.sym 57404 array_muxed0[26]
.sym 57405 basesoc_picorv327[5]
.sym 57406 $abc$36039$n3893_1
.sym 57407 $abc$36039$n3897_1
.sym 57410 $abc$36039$n3845
.sym 57412 $abc$36039$n3845
.sym 57413 basesoc_picorv327[22]
.sym 57415 array_muxed0[23]
.sym 57416 $abc$36039$n3042
.sym 57417 $abc$36039$n3863_1
.sym 57418 $abc$36039$n3845
.sym 57420 basesoc_picorv327[20]
.sym 57422 basesoc_picorv327[24]
.sym 57423 $abc$36039$n3845
.sym 57424 $abc$36039$n3901_1
.sym 57428 basesoc_picorv327[22]
.sym 57429 $abc$36039$n3897_1
.sym 57430 $abc$36039$n3845
.sym 57435 $abc$36039$n3845
.sym 57436 basesoc_picorv327[25]
.sym 57437 $abc$36039$n3903
.sym 57440 basesoc_picorv327[27]
.sym 57441 $abc$36039$n3845
.sym 57442 $abc$36039$n3907_1
.sym 57446 array_muxed0[26]
.sym 57447 array_muxed0[28]
.sym 57448 array_muxed0[27]
.sym 57449 array_muxed0[23]
.sym 57452 $abc$36039$n3863_1
.sym 57454 $abc$36039$n3845
.sym 57455 basesoc_picorv327[5]
.sym 57459 $abc$36039$n3893_1
.sym 57460 basesoc_picorv327[20]
.sym 57461 $abc$36039$n3845
.sym 57464 array_muxed0[28]
.sym 57465 array_muxed0[26]
.sym 57467 array_muxed0[27]
.sym 57468 $abc$36039$n3042
.sym 57469 clk12_$glb_clk
.sym 57471 $abc$36039$n4184_1
.sym 57472 array_muxed0[16]
.sym 57473 array_muxed0[15]
.sym 57474 $abc$36039$n3861_1
.sym 57475 $abc$36039$n3727
.sym 57476 $abc$36039$n4641
.sym 57477 $abc$36039$n3127
.sym 57478 array_muxed0[2]
.sym 57481 $abc$36039$n3128
.sym 57483 picorv32.mem_wordsize[1]
.sym 57485 picorv32.reg_next_pc[10]
.sym 57486 $abc$36039$n3042
.sym 57488 basesoc_dat_w[6]
.sym 57491 $abc$36039$n5851
.sym 57493 $abc$36039$n5857
.sym 57495 $abc$36039$n3713
.sym 57496 picorv32.reg_next_pc[17]
.sym 57497 $abc$36039$n3042
.sym 57498 picorv32.irq_state[0]
.sym 57499 picorv32.reg_out[10]
.sym 57500 picorv32.cpu_state[4]
.sym 57501 picorv32.decoded_imm[19]
.sym 57502 basesoc_dat_w[5]
.sym 57503 $abc$36039$n6739
.sym 57504 $abc$36039$n3713
.sym 57506 $abc$36039$n3695
.sym 57512 basesoc_picorv327[7]
.sym 57513 $abc$36039$n3867_1
.sym 57515 $abc$36039$n3883_1
.sym 57516 picorv32.cpu_state[4]
.sym 57519 $abc$36039$n3911_1
.sym 57521 picorv32.reg_next_pc[25]
.sym 57522 picorv32.reg_out[25]
.sym 57523 $abc$36039$n3042
.sym 57524 basesoc_picorv327[30]
.sym 57525 basesoc_picorv327[29]
.sym 57527 basesoc_picorv327[28]
.sym 57528 $abc$36039$n3713
.sym 57529 picorv32.cpu_state[3]
.sym 57531 $abc$36039$n7134
.sym 57532 basesoc_picorv327[11]
.sym 57533 $abc$36039$n7138
.sym 57534 $abc$36039$n3909
.sym 57539 $abc$36039$n3913_1
.sym 57541 basesoc_picorv327[15]
.sym 57542 $abc$36039$n3845
.sym 57546 basesoc_picorv327[30]
.sym 57547 $abc$36039$n3913_1
.sym 57548 $abc$36039$n3845
.sym 57551 $abc$36039$n3845
.sym 57553 $abc$36039$n3911_1
.sym 57554 basesoc_picorv327[29]
.sym 57558 $abc$36039$n3883_1
.sym 57559 basesoc_picorv327[15]
.sym 57560 $abc$36039$n3845
.sym 57563 picorv32.cpu_state[3]
.sym 57564 basesoc_picorv327[11]
.sym 57565 $abc$36039$n7138
.sym 57566 picorv32.cpu_state[4]
.sym 57569 basesoc_picorv327[7]
.sym 57570 $abc$36039$n3867_1
.sym 57572 $abc$36039$n3845
.sym 57575 $abc$36039$n7134
.sym 57576 basesoc_picorv327[7]
.sym 57577 picorv32.cpu_state[3]
.sym 57578 picorv32.cpu_state[4]
.sym 57581 $abc$36039$n3713
.sym 57583 picorv32.reg_next_pc[25]
.sym 57584 picorv32.reg_out[25]
.sym 57587 $abc$36039$n3845
.sym 57588 $abc$36039$n3909
.sym 57590 basesoc_picorv327[28]
.sym 57591 $abc$36039$n3042
.sym 57592 clk12_$glb_clk
.sym 57594 $abc$36039$n3812
.sym 57595 $abc$36039$n3153
.sym 57596 $abc$36039$n3889_1
.sym 57597 $abc$36039$n3152
.sym 57598 picorv32.reg_sh[1]
.sym 57599 $abc$36039$n3154
.sym 57600 $abc$36039$n3887_1
.sym 57601 $abc$36039$n3752
.sym 57602 array_muxed0[5]
.sym 57607 $abc$36039$n3867_1
.sym 57608 basesoc_picorv327[17]
.sym 57610 $abc$36039$n2898_1
.sym 57611 $abc$36039$n2897
.sym 57612 basesoc_picorv327[30]
.sym 57614 $abc$36039$n3693
.sym 57615 array_muxed0[16]
.sym 57617 array_muxed0[15]
.sym 57618 basesoc_picorv323[0]
.sym 57619 basesoc_picorv323[7]
.sym 57620 basesoc_picorv327[3]
.sym 57621 picorv32.reg_next_pc[20]
.sym 57622 picorv32.reg_next_pc[22]
.sym 57624 picorv32.latched_stalu
.sym 57626 $abc$36039$n3042
.sym 57627 picorv32.reg_out[29]
.sym 57628 $abc$36039$n3845
.sym 57629 basesoc_picorv327[12]
.sym 57635 $abc$36039$n3845
.sym 57636 picorv32.reg_out[29]
.sym 57637 $abc$36039$n3042
.sym 57638 basesoc_picorv327[3]
.sym 57640 picorv32.reg_out[22]
.sym 57642 picorv32.cpu_state[3]
.sym 57643 basesoc_picorv327[10]
.sym 57644 picorv32.alu_out_q[22]
.sym 57645 picorv32.reg_next_pc[20]
.sym 57646 picorv32.reg_next_pc[25]
.sym 57648 picorv32.reg_next_pc[22]
.sym 57649 picorv32.latched_stalu
.sym 57650 $abc$36039$n3859_1
.sym 57651 $abc$36039$n7137
.sym 57652 $abc$36039$n7148
.sym 57653 picorv32.reg_out[20]
.sym 57655 $abc$36039$n3713
.sym 57658 picorv32.irq_state[0]
.sym 57659 $abc$36039$n3812
.sym 57660 picorv32.cpu_state[4]
.sym 57662 basesoc_picorv327[21]
.sym 57664 $abc$36039$n2878
.sym 57666 picorv32.reg_next_pc[29]
.sym 57669 picorv32.reg_out[22]
.sym 57670 picorv32.alu_out_q[22]
.sym 57671 picorv32.latched_stalu
.sym 57674 basesoc_picorv327[3]
.sym 57675 $abc$36039$n3845
.sym 57677 $abc$36039$n3859_1
.sym 57680 $abc$36039$n2878
.sym 57681 $abc$36039$n3812
.sym 57682 picorv32.reg_next_pc[25]
.sym 57683 picorv32.irq_state[0]
.sym 57686 $abc$36039$n7148
.sym 57687 basesoc_picorv327[21]
.sym 57688 picorv32.cpu_state[3]
.sym 57689 picorv32.cpu_state[4]
.sym 57692 $abc$36039$n3713
.sym 57693 picorv32.reg_next_pc[20]
.sym 57694 picorv32.reg_out[20]
.sym 57699 $abc$36039$n3713
.sym 57700 picorv32.reg_out[22]
.sym 57701 picorv32.reg_next_pc[22]
.sym 57704 picorv32.cpu_state[4]
.sym 57705 basesoc_picorv327[10]
.sym 57706 $abc$36039$n7137
.sym 57707 picorv32.cpu_state[3]
.sym 57710 picorv32.reg_out[29]
.sym 57711 $abc$36039$n3713
.sym 57713 picorv32.reg_next_pc[29]
.sym 57714 $abc$36039$n3042
.sym 57715 clk12_$glb_clk
.sym 57717 basesoc_picorv323[1]
.sym 57718 $abc$36039$n3160_1
.sym 57719 $abc$36039$n3701
.sym 57720 basesoc_picorv323[4]
.sym 57721 $abc$36039$n3159
.sym 57722 $abc$36039$n3150_1
.sym 57723 basesoc_picorv328[13]
.sym 57724 $abc$36039$n3151
.sym 57729 $abc$36039$n4542_1
.sym 57731 picorv32.alu_out_q[9]
.sym 57732 picorv32.reg_next_pc[25]
.sym 57734 picorv32.alu_out_q[25]
.sym 57735 picorv32.alu_out_q[11]
.sym 57737 picorv32.reg_out[25]
.sym 57738 picorv32.decoded_imm[17]
.sym 57739 picorv32.alu_out_q[8]
.sym 57740 picorv32.alu_out_q[22]
.sym 57741 $abc$36039$n3699
.sym 57742 $abc$36039$n4248
.sym 57743 picorv32.decoded_imm[13]
.sym 57744 basesoc_picorv327[20]
.sym 57745 $abc$36039$n2969_1
.sym 57746 basesoc_picorv328[23]
.sym 57747 $abc$36039$n3128
.sym 57748 picorv32.decoded_rs2[3]
.sym 57749 $abc$36039$n3828_1
.sym 57750 picorv32.decoded_imm[31]
.sym 57751 $abc$36039$n7134
.sym 57752 $abc$36039$n3128
.sym 57763 $abc$36039$n3620
.sym 57764 basesoc_picorv323[7]
.sym 57765 $abc$36039$n3622
.sym 57771 $abc$36039$n2969_1
.sym 57772 $abc$36039$n3624
.sym 57774 basesoc_picorv323[2]
.sym 57776 $abc$36039$n3128
.sym 57777 picorv32.decoded_imm[8]
.sym 57778 picorv32.decoded_imm[9]
.sym 57781 picorv32.decoded_imm[7]
.sym 57782 basesoc_picorv323[1]
.sym 57785 basesoc_picorv323[4]
.sym 57786 basesoc_picorv323[3]
.sym 57792 picorv32.decoded_imm[8]
.sym 57793 $abc$36039$n2969_1
.sym 57794 $abc$36039$n3622
.sym 57798 basesoc_picorv323[4]
.sym 57803 basesoc_picorv323[7]
.sym 57810 basesoc_picorv323[2]
.sym 57816 basesoc_picorv323[1]
.sym 57821 $abc$36039$n3624
.sym 57822 picorv32.decoded_imm[9]
.sym 57824 $abc$36039$n2969_1
.sym 57828 $abc$36039$n3620
.sym 57829 $abc$36039$n2969_1
.sym 57830 picorv32.decoded_imm[7]
.sym 57835 basesoc_picorv323[3]
.sym 57837 $abc$36039$n3128
.sym 57838 clk12_$glb_clk
.sym 57840 basesoc_picorv323[2]
.sym 57841 $abc$36039$n3169
.sym 57842 $abc$36039$n3828_1
.sym 57843 $abc$36039$n3156
.sym 57844 basesoc_picorv323[3]
.sym 57845 basesoc_picorv328[14]
.sym 57846 $abc$36039$n3699
.sym 57847 $abc$36039$n3157_1
.sym 57850 basesoc_dat_w[5]
.sym 57852 basesoc_picorv328[8]
.sym 57853 $abc$36039$n6752
.sym 57854 basesoc_picorv328[9]
.sym 57855 basesoc_picorv323[4]
.sym 57856 $abc$36039$n4897
.sym 57857 basesoc_picorv327[0]
.sym 57858 picorv32.cpu_state[3]
.sym 57859 $abc$36039$n3614
.sym 57860 $abc$36039$n6740
.sym 57862 picorv32.decoded_imm[1]
.sym 57863 picorv32.alu_out_q[15]
.sym 57864 picorv32.decoded_rs2[0]
.sym 57865 picorv32.reg_out[20]
.sym 57866 $abc$36039$n3792_1
.sym 57867 picorv32.is_slli_srli_srai
.sym 57868 $abc$36039$n7139
.sym 57869 basesoc_picorv327[27]
.sym 57870 picorv32.mem_rdata_q[26]
.sym 57871 array_muxed0[3]
.sym 57872 picorv32.reg_pc[3]
.sym 57873 basesoc_picorv323[7]
.sym 57874 picorv32.mem_rdata_q[27]
.sym 57875 picorv32.mem_rdata_latched[26]
.sym 57884 picorv32.decoded_imm[11]
.sym 57887 basesoc_picorv328[13]
.sym 57889 basesoc_picorv328[8]
.sym 57894 basesoc_picorv328[9]
.sym 57896 $abc$36039$n3628_1
.sym 57898 basesoc_picorv323[6]
.sym 57899 $abc$36039$n3128
.sym 57901 basesoc_picorv323[0]
.sym 57902 basesoc_picorv328[14]
.sym 57905 $abc$36039$n2969_1
.sym 57906 basesoc_picorv328[11]
.sym 57917 basesoc_picorv328[8]
.sym 57920 picorv32.decoded_imm[11]
.sym 57921 $abc$36039$n3628_1
.sym 57922 $abc$36039$n2969_1
.sym 57929 basesoc_picorv323[6]
.sym 57933 basesoc_picorv323[0]
.sym 57940 basesoc_picorv328[11]
.sym 57944 basesoc_picorv328[14]
.sym 57952 basesoc_picorv328[9]
.sym 57959 basesoc_picorv328[13]
.sym 57960 $abc$36039$n3128
.sym 57961 clk12_$glb_clk
.sym 57963 $abc$36039$n6775
.sym 57964 basesoc_picorv323[6]
.sym 57965 basesoc_picorv328[23]
.sym 57966 basesoc_picorv328[22]
.sym 57967 basesoc_picorv323[0]
.sym 57968 $abc$36039$n3697
.sym 57969 $abc$36039$n3693
.sym 57970 $abc$36039$n3792_1
.sym 57971 $abc$36039$n4924
.sym 57974 basesoc_dat_w[3]
.sym 57977 $abc$36039$n6743
.sym 57978 basesoc_picorv327[14]
.sym 57979 basesoc_picorv328[11]
.sym 57980 picorv32.decoded_imm[11]
.sym 57981 basesoc_picorv327[14]
.sym 57982 basesoc_picorv323[2]
.sym 57983 $abc$36039$n6738
.sym 57984 $abc$36039$n2893
.sym 57985 $abc$36039$n6761
.sym 57986 $abc$36039$n4438
.sym 57987 picorv32.cpu_state[4]
.sym 57988 picorv32.reg_pc[15]
.sym 57989 picorv32.decoded_imm_uj[6]
.sym 57990 picorv32.decoded_imm[2]
.sym 57991 $abc$36039$n3713
.sym 57992 $abc$36039$n3714_1
.sym 57993 picorv32.decoded_imm[19]
.sym 57994 $abc$36039$n3042
.sym 57995 basesoc_dat_w[5]
.sym 57996 picorv32.reg_pc[4]
.sym 57997 picorv32.irq_state[0]
.sym 57998 $abc$36039$n7140
.sym 58006 picorv32.decoded_imm[8]
.sym 58007 picorv32.reg_pc[4]
.sym 58008 picorv32.decoded_imm[9]
.sym 58009 picorv32.reg_pc[6]
.sym 58012 picorv32.decoded_imm[7]
.sym 58014 picorv32.decoded_imm[2]
.sym 58016 picorv32.reg_pc[9]
.sym 58017 picorv32.decoded_imm[3]
.sym 58019 picorv32.reg_pc[5]
.sym 58022 picorv32.reg_pc[7]
.sym 58023 picorv32.reg_pc[8]
.sym 58024 picorv32.decoded_imm[6]
.sym 58026 picorv32.decoded_imm[4]
.sym 58027 picorv32.decoded_imm[5]
.sym 58032 picorv32.reg_pc[3]
.sym 58033 picorv32.reg_pc[2]
.sym 58036 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 58038 picorv32.decoded_imm[2]
.sym 58039 picorv32.reg_pc[2]
.sym 58042 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 58044 picorv32.decoded_imm[3]
.sym 58045 picorv32.reg_pc[3]
.sym 58046 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 58048 $auto$alumacc.cc:474:replace_alu$6005.C[5]
.sym 58050 picorv32.reg_pc[4]
.sym 58051 picorv32.decoded_imm[4]
.sym 58052 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 58054 $auto$alumacc.cc:474:replace_alu$6005.C[6]
.sym 58056 picorv32.reg_pc[5]
.sym 58057 picorv32.decoded_imm[5]
.sym 58058 $auto$alumacc.cc:474:replace_alu$6005.C[5]
.sym 58060 $auto$alumacc.cc:474:replace_alu$6005.C[7]
.sym 58062 picorv32.reg_pc[6]
.sym 58063 picorv32.decoded_imm[6]
.sym 58064 $auto$alumacc.cc:474:replace_alu$6005.C[6]
.sym 58066 $auto$alumacc.cc:474:replace_alu$6005.C[8]
.sym 58068 picorv32.reg_pc[7]
.sym 58069 picorv32.decoded_imm[7]
.sym 58070 $auto$alumacc.cc:474:replace_alu$6005.C[7]
.sym 58072 $auto$alumacc.cc:474:replace_alu$6005.C[9]
.sym 58074 picorv32.reg_pc[8]
.sym 58075 picorv32.decoded_imm[8]
.sym 58076 $auto$alumacc.cc:474:replace_alu$6005.C[8]
.sym 58078 $auto$alumacc.cc:474:replace_alu$6005.C[10]
.sym 58080 picorv32.decoded_imm[9]
.sym 58081 picorv32.reg_pc[9]
.sym 58082 $auto$alumacc.cc:474:replace_alu$6005.C[9]
.sym 58086 $abc$36039$n6773
.sym 58087 $abc$36039$n4227
.sym 58088 picorv32.decoded_imm_uj[26]
.sym 58089 $abc$36039$n6791
.sym 58090 $abc$36039$n6771
.sym 58091 $abc$36039$n4683
.sym 58092 $abc$36039$n3175_1
.sym 58093 picorv32.decoded_imm_uj[6]
.sym 58097 $abc$36039$n2852
.sym 58099 $abc$36039$n3693
.sym 58101 basesoc_picorv328[22]
.sym 58103 $abc$36039$n4503
.sym 58105 $abc$36039$n3652_1
.sym 58106 basesoc_picorv327[9]
.sym 58107 basesoc_picorv323[6]
.sym 58108 basesoc_picorv327[6]
.sym 58109 basesoc_picorv328[23]
.sym 58110 picorv32.decoded_imm[17]
.sym 58111 basesoc_picorv327[3]
.sym 58112 picorv32.decoded_imm[20]
.sym 58113 picorv32.reg_pc[11]
.sym 58114 basesoc_picorv323[0]
.sym 58115 basesoc_picorv327[8]
.sym 58116 picorv32.latched_stalu
.sym 58117 picorv32.decoded_imm[6]
.sym 58118 picorv32.reg_pc[16]
.sym 58119 picorv32.reg_pc[2]
.sym 58120 picorv32.reg_pc[20]
.sym 58121 basesoc_picorv327[12]
.sym 58122 $auto$alumacc.cc:474:replace_alu$6005.C[10]
.sym 58127 picorv32.decoded_imm[15]
.sym 58128 picorv32.decoded_imm[17]
.sym 58132 picorv32.decoded_imm[12]
.sym 58133 picorv32.decoded_imm[16]
.sym 58136 picorv32.decoded_imm[11]
.sym 58137 picorv32.reg_pc[11]
.sym 58139 picorv32.reg_pc[14]
.sym 58140 picorv32.decoded_imm[14]
.sym 58142 picorv32.reg_pc[13]
.sym 58144 picorv32.reg_pc[16]
.sym 58146 picorv32.decoded_imm[13]
.sym 58147 picorv32.reg_pc[17]
.sym 58148 picorv32.reg_pc[15]
.sym 58149 picorv32.reg_pc[12]
.sym 58150 picorv32.decoded_imm[10]
.sym 58156 picorv32.reg_pc[10]
.sym 58159 $auto$alumacc.cc:474:replace_alu$6005.C[11]
.sym 58161 picorv32.decoded_imm[10]
.sym 58162 picorv32.reg_pc[10]
.sym 58163 $auto$alumacc.cc:474:replace_alu$6005.C[10]
.sym 58165 $auto$alumacc.cc:474:replace_alu$6005.C[12]
.sym 58167 picorv32.decoded_imm[11]
.sym 58168 picorv32.reg_pc[11]
.sym 58169 $auto$alumacc.cc:474:replace_alu$6005.C[11]
.sym 58171 $auto$alumacc.cc:474:replace_alu$6005.C[13]
.sym 58173 picorv32.decoded_imm[12]
.sym 58174 picorv32.reg_pc[12]
.sym 58175 $auto$alumacc.cc:474:replace_alu$6005.C[12]
.sym 58177 $auto$alumacc.cc:474:replace_alu$6005.C[14]
.sym 58179 picorv32.reg_pc[13]
.sym 58180 picorv32.decoded_imm[13]
.sym 58181 $auto$alumacc.cc:474:replace_alu$6005.C[13]
.sym 58183 $auto$alumacc.cc:474:replace_alu$6005.C[15]
.sym 58185 picorv32.reg_pc[14]
.sym 58186 picorv32.decoded_imm[14]
.sym 58187 $auto$alumacc.cc:474:replace_alu$6005.C[14]
.sym 58189 $auto$alumacc.cc:474:replace_alu$6005.C[16]
.sym 58191 picorv32.decoded_imm[15]
.sym 58192 picorv32.reg_pc[15]
.sym 58193 $auto$alumacc.cc:474:replace_alu$6005.C[15]
.sym 58195 $auto$alumacc.cc:474:replace_alu$6005.C[17]
.sym 58197 picorv32.reg_pc[16]
.sym 58198 picorv32.decoded_imm[16]
.sym 58199 $auto$alumacc.cc:474:replace_alu$6005.C[16]
.sym 58201 $auto$alumacc.cc:474:replace_alu$6005.C[18]
.sym 58203 picorv32.reg_pc[17]
.sym 58204 picorv32.decoded_imm[17]
.sym 58205 $auto$alumacc.cc:474:replace_alu$6005.C[17]
.sym 58209 $abc$36039$n4680
.sym 58210 $abc$36039$n3173_1
.sym 58211 $abc$36039$n6767
.sym 58212 $abc$36039$n4224
.sym 58213 $abc$36039$n6745
.sym 58214 basesoc_picorv328[21]
.sym 58215 $abc$36039$n6747
.sym 58216 $abc$36039$n3780
.sym 58219 array_muxed0[0]
.sym 58221 picorv32.decoded_imm[15]
.sym 58222 basesoc_picorv323[5]
.sym 58223 $abc$36039$n6777
.sym 58225 basesoc_picorv328[10]
.sym 58226 basesoc_picorv328[15]
.sym 58228 basesoc_picorv328[12]
.sym 58229 picorv32.reg_out[18]
.sym 58230 $abc$36039$n3103_1
.sym 58231 $abc$36039$n4954
.sym 58232 picorv32.decoded_imm_uj[26]
.sym 58233 basesoc_picorv327[30]
.sym 58234 $abc$36039$n3828_1
.sym 58235 $abc$36039$n3128
.sym 58236 $abc$36039$n2969_1
.sym 58237 $abc$36039$n3776
.sym 58238 picorv32.decoded_imm[31]
.sym 58239 $abc$36039$n3128
.sym 58240 basesoc_picorv327[20]
.sym 58242 $abc$36039$n4680
.sym 58243 picorv32.decoded_imm[31]
.sym 58244 basesoc_picorv323[6]
.sym 58245 $auto$alumacc.cc:474:replace_alu$6005.C[18]
.sym 58251 picorv32.decoded_imm[21]
.sym 58253 picorv32.decoded_imm[18]
.sym 58254 picorv32.decoded_imm[22]
.sym 58256 picorv32.decoded_imm[23]
.sym 58262 picorv32.decoded_imm[24]
.sym 58265 picorv32.decoded_imm[19]
.sym 58266 picorv32.reg_pc[21]
.sym 58269 picorv32.reg_pc[19]
.sym 58271 picorv32.reg_pc[23]
.sym 58272 picorv32.decoded_imm[20]
.sym 58273 picorv32.reg_pc[25]
.sym 58275 picorv32.reg_pc[18]
.sym 58277 picorv32.decoded_imm[25]
.sym 58278 picorv32.reg_pc[22]
.sym 58280 picorv32.reg_pc[20]
.sym 58281 picorv32.reg_pc[24]
.sym 58282 $auto$alumacc.cc:474:replace_alu$6005.C[19]
.sym 58284 picorv32.decoded_imm[18]
.sym 58285 picorv32.reg_pc[18]
.sym 58286 $auto$alumacc.cc:474:replace_alu$6005.C[18]
.sym 58288 $auto$alumacc.cc:474:replace_alu$6005.C[20]
.sym 58290 picorv32.decoded_imm[19]
.sym 58291 picorv32.reg_pc[19]
.sym 58292 $auto$alumacc.cc:474:replace_alu$6005.C[19]
.sym 58294 $auto$alumacc.cc:474:replace_alu$6005.C[21]
.sym 58296 picorv32.reg_pc[20]
.sym 58297 picorv32.decoded_imm[20]
.sym 58298 $auto$alumacc.cc:474:replace_alu$6005.C[20]
.sym 58300 $auto$alumacc.cc:474:replace_alu$6005.C[22]
.sym 58302 picorv32.reg_pc[21]
.sym 58303 picorv32.decoded_imm[21]
.sym 58304 $auto$alumacc.cc:474:replace_alu$6005.C[21]
.sym 58306 $auto$alumacc.cc:474:replace_alu$6005.C[23]
.sym 58308 picorv32.reg_pc[22]
.sym 58309 picorv32.decoded_imm[22]
.sym 58310 $auto$alumacc.cc:474:replace_alu$6005.C[22]
.sym 58312 $auto$alumacc.cc:474:replace_alu$6005.C[24]
.sym 58314 picorv32.decoded_imm[23]
.sym 58315 picorv32.reg_pc[23]
.sym 58316 $auto$alumacc.cc:474:replace_alu$6005.C[23]
.sym 58318 $auto$alumacc.cc:474:replace_alu$6005.C[25]
.sym 58320 picorv32.decoded_imm[24]
.sym 58321 picorv32.reg_pc[24]
.sym 58322 $auto$alumacc.cc:474:replace_alu$6005.C[24]
.sym 58324 $auto$alumacc.cc:474:replace_alu$6005.C[26]
.sym 58326 picorv32.decoded_imm[25]
.sym 58327 picorv32.reg_pc[25]
.sym 58328 $auto$alumacc.cc:474:replace_alu$6005.C[25]
.sym 58332 $abc$36039$n3776
.sym 58333 $abc$36039$n3176_1
.sym 58334 basesoc_picorv328[24]
.sym 58335 basesoc_picorv328[27]
.sym 58336 $abc$36039$n6769
.sym 58337 basesoc_picorv328[29]
.sym 58338 $abc$36039$n3149
.sym 58339 basesoc_picorv328[17]
.sym 58343 picorv32.mem_rdata_latched[31]
.sym 58344 picorv32.instr_bgeu
.sym 58345 basesoc_picorv328[20]
.sym 58346 picorv32.alu_out_q[3]
.sym 58347 basesoc_uart_phy_storage[0]
.sym 58348 basesoc_picorv328[19]
.sym 58349 basesoc_picorv327[8]
.sym 58350 $abc$36039$n7147
.sym 58351 $abc$36039$n4680
.sym 58352 basesoc_picorv327[10]
.sym 58353 basesoc_picorv327[31]
.sym 58354 basesoc_picorv327[31]
.sym 58355 picorv32.decoded_imm[21]
.sym 58356 basesoc_dat_w[6]
.sym 58357 $abc$36039$n6769
.sym 58358 $abc$36039$n2878
.sym 58359 picorv32.reg_pc[31]
.sym 58360 basesoc_picorv327[31]
.sym 58361 picorv32.is_slli_srli_srai
.sym 58362 picorv32.cpuregs_rs1[5]
.sym 58363 $abc$36039$n6793
.sym 58364 array_muxed0[3]
.sym 58365 basesoc_picorv327[27]
.sym 58366 picorv32.mem_rdata_q[27]
.sym 58367 picorv32.mem_rdata_q[26]
.sym 58368 $auto$alumacc.cc:474:replace_alu$6005.C[26]
.sym 58375 picorv32.reg_pc[31]
.sym 58377 picorv32.cpu_state[3]
.sym 58378 picorv32.reg_pc[27]
.sym 58381 $abc$36039$n6827
.sym 58382 $abc$36039$n7279
.sym 58383 picorv32.decoded_imm[26]
.sym 58385 $abc$36039$n7157
.sym 58388 picorv32.decoded_imm[28]
.sym 58390 picorv32.reg_pc[29]
.sym 58391 picorv32.decoded_imm[27]
.sym 58393 basesoc_picorv327[30]
.sym 58395 picorv32.decoded_imm[30]
.sym 58396 picorv32.reg_pc[30]
.sym 58397 picorv32.cpu_state[4]
.sym 58399 picorv32.reg_pc[28]
.sym 58400 picorv32.decoded_imm[29]
.sym 58402 picorv32.reg_pc[26]
.sym 58403 picorv32.decoded_imm[31]
.sym 58404 $abc$36039$n7280
.sym 58405 $auto$alumacc.cc:474:replace_alu$6005.C[27]
.sym 58407 picorv32.decoded_imm[26]
.sym 58408 picorv32.reg_pc[26]
.sym 58409 $auto$alumacc.cc:474:replace_alu$6005.C[26]
.sym 58411 $auto$alumacc.cc:474:replace_alu$6005.C[28]
.sym 58413 picorv32.decoded_imm[27]
.sym 58414 picorv32.reg_pc[27]
.sym 58415 $auto$alumacc.cc:474:replace_alu$6005.C[27]
.sym 58417 $auto$alumacc.cc:474:replace_alu$6005.C[29]
.sym 58419 picorv32.reg_pc[28]
.sym 58420 picorv32.decoded_imm[28]
.sym 58421 $auto$alumacc.cc:474:replace_alu$6005.C[28]
.sym 58423 $auto$alumacc.cc:474:replace_alu$6005.C[30]
.sym 58425 picorv32.decoded_imm[29]
.sym 58426 picorv32.reg_pc[29]
.sym 58427 $auto$alumacc.cc:474:replace_alu$6005.C[29]
.sym 58429 $auto$alumacc.cc:474:replace_alu$6005.C[31]
.sym 58431 picorv32.reg_pc[30]
.sym 58432 picorv32.decoded_imm[30]
.sym 58433 $auto$alumacc.cc:474:replace_alu$6005.C[30]
.sym 58436 picorv32.decoded_imm[31]
.sym 58437 picorv32.reg_pc[31]
.sym 58439 $auto$alumacc.cc:474:replace_alu$6005.C[31]
.sym 58442 $abc$36039$n7279
.sym 58444 $abc$36039$n7280
.sym 58445 $abc$36039$n6827
.sym 58448 $abc$36039$n7157
.sym 58449 basesoc_picorv327[30]
.sym 58450 picorv32.cpu_state[4]
.sym 58451 picorv32.cpu_state[3]
.sym 58455 $abc$36039$n3148_1
.sym 58456 $abc$36039$n3161
.sym 58457 $abc$36039$n3162_1
.sym 58458 $abc$36039$n3166_1
.sym 58459 basesoc_picorv328[31]
.sym 58460 basesoc_picorv328[28]
.sym 58461 basesoc_picorv328[30]
.sym 58462 basesoc_picorv328[18]
.sym 58466 basesoc_bus_wishbone_dat_r[2]
.sym 58467 $abc$36039$n4695
.sym 58468 picorv32.reg_out[16]
.sym 58470 basesoc_picorv328[27]
.sym 58471 array_muxed0[11]
.sym 58472 basesoc_picorv328[17]
.sym 58473 $abc$36039$n2893
.sym 58474 basesoc_uart_phy_storage[5]
.sym 58475 picorv32.is_slti_blt_slt
.sym 58476 basesoc_uart_eventmanager_pending_w[1]
.sym 58477 $abc$36039$n3640_1
.sym 58478 $abc$36039$n4480
.sym 58479 picorv32.cpu_state[2]
.sym 58480 basesoc_dat_w[5]
.sym 58481 basesoc_uart_phy_storage[8]
.sym 58482 $abc$36039$n3042
.sym 58483 picorv32.cpu_state[4]
.sym 58484 basesoc_picorv328[30]
.sym 58485 basesoc_uart_phy_storage[10]
.sym 58486 $abc$36039$n3165_1
.sym 58487 picorv32.reg_pc[15]
.sym 58488 picorv32.irq_state[0]
.sym 58489 $abc$36039$n3713
.sym 58490 $abc$36039$n3161
.sym 58496 $abc$36039$n4549
.sym 58497 picorv32.cpu_state[2]
.sym 58498 $abc$36039$n3946
.sym 58500 picorv32.reg_next_pc[29]
.sym 58501 $abc$36039$n3941_1
.sym 58502 $abc$36039$n4552_1
.sym 58504 $abc$36039$n3828_1
.sym 58505 picorv32.reg_pc[5]
.sym 58506 $abc$36039$n4550_1
.sym 58508 picorv32.cpu_state[2]
.sym 58512 picorv32.irq_state[0]
.sym 58513 picorv32.cpuregs_rs1[3]
.sym 58514 picorv32.reg_pc[3]
.sym 58515 $abc$36039$n3713
.sym 58516 basesoc_picorv328[31]
.sym 58521 picorv32.is_lui_auipc_jal
.sym 58522 picorv32.cpuregs_rs1[5]
.sym 58524 $abc$36039$n232
.sym 58525 $abc$36039$n3960
.sym 58529 $abc$36039$n3946
.sym 58530 picorv32.cpu_state[2]
.sym 58531 picorv32.is_lui_auipc_jal
.sym 58532 picorv32.cpuregs_rs1[3]
.sym 58536 basesoc_picorv328[31]
.sym 58541 picorv32.reg_pc[3]
.sym 58544 $abc$36039$n3941_1
.sym 58547 $abc$36039$n232
.sym 58549 picorv32.cpu_state[2]
.sym 58553 $abc$36039$n4552_1
.sym 58554 $abc$36039$n4550_1
.sym 58555 $abc$36039$n4549
.sym 58561 $abc$36039$n3941_1
.sym 58562 picorv32.reg_pc[5]
.sym 58565 $abc$36039$n3960
.sym 58566 picorv32.cpu_state[2]
.sym 58567 picorv32.is_lui_auipc_jal
.sym 58568 picorv32.cpuregs_rs1[5]
.sym 58571 $abc$36039$n3828_1
.sym 58572 picorv32.irq_state[0]
.sym 58573 $abc$36039$n3713
.sym 58574 picorv32.reg_next_pc[29]
.sym 58576 clk12_$glb_clk
.sym 58578 basesoc_uart_phy_storage[15]
.sym 58579 $abc$36039$n2956
.sym 58580 $abc$36039$n2958_1
.sym 58581 $abc$36039$n2849_1
.sym 58582 $abc$36039$n2846
.sym 58583 $abc$36039$n2848_1
.sym 58584 basesoc_uart_phy_storage[12]
.sym 58585 basesoc_uart_phy_storage[14]
.sym 58590 $abc$36039$n3945_1
.sym 58591 basesoc_uart_phy_storage[6]
.sym 58592 $abc$36039$n4550_1
.sym 58593 basesoc_picorv327[0]
.sym 58594 $abc$36039$n3668
.sym 58595 basesoc_picorv328[18]
.sym 58596 picorv32.reg_next_pc[29]
.sym 58597 basesoc_picorv327[6]
.sym 58598 $abc$36039$n4552_1
.sym 58599 basesoc_uart_phy_storage[9]
.sym 58600 picorv32.decoded_imm[28]
.sym 58601 user_btn2
.sym 58602 basesoc_uart_tx_fifo_do_read
.sym 58603 picorv32.reg_pc[2]
.sym 58604 basesoc_uart_phy_storage[7]
.sym 58605 $abc$36039$n3128
.sym 58607 picorv32.alu_out_q[30]
.sym 58608 basesoc_picorv327[12]
.sym 58609 basesoc_uart_phy_storage[14]
.sym 58610 basesoc_picorv327[3]
.sym 58611 basesoc_uart_phy_storage[15]
.sym 58612 basesoc_picorv327[5]
.sym 58613 picorv32.reg_pc[11]
.sym 58620 picorv32.reg_pc[29]
.sym 58630 $abc$36039$n2845
.sym 58631 basesoc_picorv328[31]
.sym 58634 basesoc_picorv327[31]
.sym 58638 picorv32.mem_rdata_latched[31]
.sym 58639 picorv32.cpu_state[2]
.sym 58642 $abc$36039$n2852
.sym 58643 $abc$36039$n3164
.sym 58646 $abc$36039$n3165_1
.sym 58647 picorv32.reg_pc[17]
.sym 58648 $abc$36039$n3941_1
.sym 58649 picorv32.reg_pc[23]
.sym 58652 $abc$36039$n3941_1
.sym 58653 picorv32.reg_pc[29]
.sym 58659 picorv32.cpu_state[2]
.sym 58660 picorv32.reg_pc[23]
.sym 58661 $abc$36039$n3941_1
.sym 58667 picorv32.mem_rdata_latched[31]
.sym 58670 $abc$36039$n2852
.sym 58671 $abc$36039$n2845
.sym 58678 $abc$36039$n3941_1
.sym 58679 picorv32.reg_pc[17]
.sym 58684 picorv32.mem_rdata_latched[31]
.sym 58688 basesoc_picorv327[31]
.sym 58689 basesoc_picorv328[31]
.sym 58690 $abc$36039$n3165_1
.sym 58691 $abc$36039$n3164
.sym 58698 $abc$36039$n3046_$glb_ce
.sym 58699 clk12_$glb_clk
.sym 58702 $abc$36039$n2843
.sym 58703 $abc$36039$n2847
.sym 58706 basesoc_timer0_load_storage[29]
.sym 58707 basesoc_uart_tx_fifo_do_read
.sym 58708 $abc$36039$n2780
.sym 58714 basesoc_uart_phy_storage[12]
.sym 58718 basesoc_uart_phy_storage[14]
.sym 58719 $abc$36039$n5941
.sym 58720 basesoc_uart_phy_storage[15]
.sym 58721 basesoc_uart_rx_fifo_readable
.sym 58722 basesoc_uart_phy_storage[22]
.sym 58723 basesoc_picorv328[26]
.sym 58725 basesoc_picorv327[30]
.sym 58726 picorv32.decoded_imm_uj[25]
.sym 58727 basesoc_uart_phy_storage[25]
.sym 58730 basesoc_uart_tx_fifo_do_read
.sym 58732 basesoc_picorv327[20]
.sym 58734 basesoc_picorv327[19]
.sym 58735 $abc$36039$n2969_1
.sym 58742 basesoc_uart_phy_storage[5]
.sym 58743 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 58744 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 58745 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 58747 basesoc_uart_phy_storage[2]
.sym 58748 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 58749 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 58750 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 58755 basesoc_uart_phy_storage[4]
.sym 58756 basesoc_uart_phy_storage[3]
.sym 58757 basesoc_uart_phy_storage[0]
.sym 58764 basesoc_uart_phy_storage[7]
.sym 58766 basesoc_uart_phy_storage[1]
.sym 58767 basesoc_uart_phy_storage[6]
.sym 58772 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 58773 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 58774 $auto$alumacc.cc:474:replace_alu$5969.C[1]
.sym 58776 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 58777 basesoc_uart_phy_storage[0]
.sym 58780 $auto$alumacc.cc:474:replace_alu$5969.C[2]
.sym 58782 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 58783 basesoc_uart_phy_storage[1]
.sym 58784 $auto$alumacc.cc:474:replace_alu$5969.C[1]
.sym 58786 $auto$alumacc.cc:474:replace_alu$5969.C[3]
.sym 58788 basesoc_uart_phy_storage[2]
.sym 58789 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 58790 $auto$alumacc.cc:474:replace_alu$5969.C[2]
.sym 58792 $auto$alumacc.cc:474:replace_alu$5969.C[4]
.sym 58794 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 58795 basesoc_uart_phy_storage[3]
.sym 58796 $auto$alumacc.cc:474:replace_alu$5969.C[3]
.sym 58798 $auto$alumacc.cc:474:replace_alu$5969.C[5]
.sym 58800 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 58801 basesoc_uart_phy_storage[4]
.sym 58802 $auto$alumacc.cc:474:replace_alu$5969.C[4]
.sym 58804 $auto$alumacc.cc:474:replace_alu$5969.C[6]
.sym 58806 basesoc_uart_phy_storage[5]
.sym 58807 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 58808 $auto$alumacc.cc:474:replace_alu$5969.C[5]
.sym 58810 $auto$alumacc.cc:474:replace_alu$5969.C[7]
.sym 58812 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 58813 basesoc_uart_phy_storage[6]
.sym 58814 $auto$alumacc.cc:474:replace_alu$5969.C[6]
.sym 58816 $auto$alumacc.cc:474:replace_alu$5969.C[8]
.sym 58818 basesoc_uart_phy_storage[7]
.sym 58819 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 58820 $auto$alumacc.cc:474:replace_alu$5969.C[7]
.sym 58824 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 58827 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 58828 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 58829 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 58830 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 58831 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 58836 basesoc_picorv327[23]
.sym 58837 basesoc_picorv327[18]
.sym 58838 basesoc_picorv327[31]
.sym 58839 array_muxed0[0]
.sym 58840 basesoc_uart_phy_storage[28]
.sym 58841 $abc$36039$n2780
.sym 58842 basesoc_picorv327[8]
.sym 58843 basesoc_uart_phy_storage[2]
.sym 58844 $abc$36039$n2902
.sym 58845 basesoc_uart_phy_storage[0]
.sym 58846 $abc$36039$n178
.sym 58847 basesoc_picorv327[10]
.sym 58848 picorv32.is_slli_srli_srai
.sym 58849 $abc$36039$n3828_1
.sym 58850 basesoc_uart_phy_storage[17]
.sym 58851 picorv32.mem_rdata_q[27]
.sym 58852 array_muxed0[3]
.sym 58853 $abc$36039$n3252
.sym 58854 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 58855 $abc$36039$n3234
.sym 58856 basesoc_picorv327[31]
.sym 58858 $abc$36039$n4320
.sym 58859 picorv32.mem_rdata_q[26]
.sym 58860 $auto$alumacc.cc:474:replace_alu$5969.C[8]
.sym 58868 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 58871 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 58872 basesoc_uart_phy_storage[9]
.sym 58874 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 58875 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 58876 basesoc_uart_phy_storage[13]
.sym 58879 basesoc_uart_phy_storage[14]
.sym 58880 basesoc_uart_phy_storage[11]
.sym 58881 basesoc_uart_phy_storage[15]
.sym 58884 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 58888 basesoc_uart_phy_storage[10]
.sym 58889 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 58890 basesoc_uart_phy_storage[12]
.sym 58893 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 58894 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 58896 basesoc_uart_phy_storage[8]
.sym 58897 $auto$alumacc.cc:474:replace_alu$5969.C[9]
.sym 58899 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 58900 basesoc_uart_phy_storage[8]
.sym 58901 $auto$alumacc.cc:474:replace_alu$5969.C[8]
.sym 58903 $auto$alumacc.cc:474:replace_alu$5969.C[10]
.sym 58905 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 58906 basesoc_uart_phy_storage[9]
.sym 58907 $auto$alumacc.cc:474:replace_alu$5969.C[9]
.sym 58909 $auto$alumacc.cc:474:replace_alu$5969.C[11]
.sym 58911 basesoc_uart_phy_storage[10]
.sym 58912 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 58913 $auto$alumacc.cc:474:replace_alu$5969.C[10]
.sym 58915 $auto$alumacc.cc:474:replace_alu$5969.C[12]
.sym 58917 basesoc_uart_phy_storage[11]
.sym 58918 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 58919 $auto$alumacc.cc:474:replace_alu$5969.C[11]
.sym 58921 $auto$alumacc.cc:474:replace_alu$5969.C[13]
.sym 58923 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 58924 basesoc_uart_phy_storage[12]
.sym 58925 $auto$alumacc.cc:474:replace_alu$5969.C[12]
.sym 58927 $auto$alumacc.cc:474:replace_alu$5969.C[14]
.sym 58929 basesoc_uart_phy_storage[13]
.sym 58930 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 58931 $auto$alumacc.cc:474:replace_alu$5969.C[13]
.sym 58933 $auto$alumacc.cc:474:replace_alu$5969.C[15]
.sym 58935 basesoc_uart_phy_storage[14]
.sym 58936 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 58937 $auto$alumacc.cc:474:replace_alu$5969.C[14]
.sym 58939 $auto$alumacc.cc:474:replace_alu$5969.C[16]
.sym 58941 basesoc_uart_phy_storage[15]
.sym 58942 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 58943 $auto$alumacc.cc:474:replace_alu$5969.C[15]
.sym 58947 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 58948 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 58949 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 58950 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 58951 basesoc_uart_phy_storage[16]
.sym 58952 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 58953 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 58954 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 58961 $PACKER_VCC_NET
.sym 58963 basesoc_uart_phy_storage[29]
.sym 58964 basesoc_picorv327[13]
.sym 58965 basesoc_picorv327[24]
.sym 58966 basesoc_picorv327[14]
.sym 58968 basesoc_uart_phy_storage[11]
.sym 58969 basesoc_uart_phy_storage[4]
.sym 58971 basesoc_uart_phy_storage[31]
.sym 58972 basesoc_dat_w[5]
.sym 58973 basesoc_uart_phy_storage[8]
.sym 58974 $abc$36039$n132
.sym 58975 basesoc_uart_phy_storage[24]
.sym 58977 basesoc_adr[3]
.sym 58979 picorv32.cpu_state[4]
.sym 58980 picorv32.irq_state[0]
.sym 58981 basesoc_uart_phy_storage[10]
.sym 58982 $abc$36039$n3042
.sym 58983 $auto$alumacc.cc:474:replace_alu$5969.C[16]
.sym 58991 basesoc_uart_phy_storage[23]
.sym 58999 basesoc_uart_phy_storage[19]
.sym 59001 basesoc_uart_phy_storage[21]
.sym 59002 basesoc_uart_phy_storage[20]
.sym 59007 basesoc_uart_phy_storage[22]
.sym 59008 basesoc_uart_phy_storage[16]
.sym 59009 basesoc_uart_phy_storage[18]
.sym 59010 basesoc_uart_phy_storage[17]
.sym 59011 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 59012 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 59013 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 59014 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 59015 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 59017 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 59018 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 59019 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 59020 $auto$alumacc.cc:474:replace_alu$5969.C[17]
.sym 59022 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 59023 basesoc_uart_phy_storage[16]
.sym 59024 $auto$alumacc.cc:474:replace_alu$5969.C[16]
.sym 59026 $auto$alumacc.cc:474:replace_alu$5969.C[18]
.sym 59028 basesoc_uart_phy_storage[17]
.sym 59029 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 59030 $auto$alumacc.cc:474:replace_alu$5969.C[17]
.sym 59032 $auto$alumacc.cc:474:replace_alu$5969.C[19]
.sym 59034 basesoc_uart_phy_storage[18]
.sym 59035 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 59036 $auto$alumacc.cc:474:replace_alu$5969.C[18]
.sym 59038 $auto$alumacc.cc:474:replace_alu$5969.C[20]
.sym 59040 basesoc_uart_phy_storage[19]
.sym 59041 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 59042 $auto$alumacc.cc:474:replace_alu$5969.C[19]
.sym 59044 $auto$alumacc.cc:474:replace_alu$5969.C[21]
.sym 59046 basesoc_uart_phy_storage[20]
.sym 59047 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 59048 $auto$alumacc.cc:474:replace_alu$5969.C[20]
.sym 59050 $auto$alumacc.cc:474:replace_alu$5969.C[22]
.sym 59052 basesoc_uart_phy_storage[21]
.sym 59053 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 59054 $auto$alumacc.cc:474:replace_alu$5969.C[21]
.sym 59056 $auto$alumacc.cc:474:replace_alu$5969.C[23]
.sym 59058 basesoc_uart_phy_storage[22]
.sym 59059 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 59060 $auto$alumacc.cc:474:replace_alu$5969.C[22]
.sym 59062 $auto$alumacc.cc:474:replace_alu$5969.C[24]
.sym 59064 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 59065 basesoc_uart_phy_storage[23]
.sym 59066 $auto$alumacc.cc:474:replace_alu$5969.C[23]
.sym 59070 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 59071 basesoc_adr[3]
.sym 59072 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 59073 $abc$36039$n2901
.sym 59074 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 59075 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 59076 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 59077 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 59082 csrbankarray_sel_r
.sym 59084 basesoc_adr[1]
.sym 59085 basesoc_uart_phy_storage[19]
.sym 59086 $abc$36039$n232
.sym 59087 basesoc_uart_phy_storage[23]
.sym 59088 $abc$36039$n3378
.sym 59089 basesoc_uart_phy_storage[21]
.sym 59090 basesoc_ctrl_reset_reset_r
.sym 59091 basesoc_uart_phy_storage[27]
.sym 59092 basesoc_adr[0]
.sym 59093 csrbankarray_sel_r
.sym 59094 basesoc_uart_tx_fifo_do_read
.sym 59101 basesoc_uart_phy_storage[26]
.sym 59103 basesoc_uart_phy_storage[17]
.sym 59105 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 59106 $auto$alumacc.cc:474:replace_alu$5969.C[24]
.sym 59112 basesoc_uart_phy_storage[29]
.sym 59117 basesoc_uart_phy_storage[26]
.sym 59118 basesoc_uart_phy_storage[25]
.sym 59119 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 59120 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 59122 basesoc_uart_phy_storage[30]
.sym 59125 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 59126 basesoc_uart_phy_storage[28]
.sym 59127 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 59131 basesoc_uart_phy_storage[31]
.sym 59132 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 59133 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 59134 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 59135 basesoc_uart_phy_storage[24]
.sym 59136 basesoc_uart_phy_storage[27]
.sym 59137 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 59143 $auto$alumacc.cc:474:replace_alu$5969.C[25]
.sym 59145 basesoc_uart_phy_storage[24]
.sym 59146 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 59147 $auto$alumacc.cc:474:replace_alu$5969.C[24]
.sym 59149 $auto$alumacc.cc:474:replace_alu$5969.C[26]
.sym 59151 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 59152 basesoc_uart_phy_storage[25]
.sym 59153 $auto$alumacc.cc:474:replace_alu$5969.C[25]
.sym 59155 $auto$alumacc.cc:474:replace_alu$5969.C[27]
.sym 59157 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 59158 basesoc_uart_phy_storage[26]
.sym 59159 $auto$alumacc.cc:474:replace_alu$5969.C[26]
.sym 59161 $auto$alumacc.cc:474:replace_alu$5969.C[28]
.sym 59163 basesoc_uart_phy_storage[27]
.sym 59164 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 59165 $auto$alumacc.cc:474:replace_alu$5969.C[27]
.sym 59167 $auto$alumacc.cc:474:replace_alu$5969.C[29]
.sym 59169 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 59170 basesoc_uart_phy_storage[28]
.sym 59171 $auto$alumacc.cc:474:replace_alu$5969.C[28]
.sym 59173 $auto$alumacc.cc:474:replace_alu$5969.C[30]
.sym 59175 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 59176 basesoc_uart_phy_storage[29]
.sym 59177 $auto$alumacc.cc:474:replace_alu$5969.C[29]
.sym 59179 $auto$alumacc.cc:474:replace_alu$5969.C[31]
.sym 59181 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 59182 basesoc_uart_phy_storage[30]
.sym 59183 $auto$alumacc.cc:474:replace_alu$5969.C[30]
.sym 59185 $auto$alumacc.cc:474:replace_alu$5969.C[32]
.sym 59187 basesoc_uart_phy_storage[31]
.sym 59188 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 59189 $auto$alumacc.cc:474:replace_alu$5969.C[31]
.sym 59193 picorv32.instr_bge
.sym 59194 picorv32.instr_sll
.sym 59195 $abc$36039$n4787_1
.sym 59196 $abc$36039$n4786_1
.sym 59197 picorv32.instr_bne
.sym 59198 picorv32.instr_sub
.sym 59199 picorv32.instr_bltu
.sym 59200 picorv32.instr_addi
.sym 59205 $abc$36039$n2882
.sym 59206 basesoc_adr[2]
.sym 59207 $abc$36039$n3243
.sym 59208 $abc$36039$n3256
.sym 59209 $abc$36039$n180
.sym 59210 basesoc_uart_phy_storage[30]
.sym 59211 picorv32.mem_wordsize[1]
.sym 59212 basesoc_uart_phy_storage[27]
.sym 59215 $abc$36039$n3243
.sym 59216 basesoc_ctrl_storage[2]
.sym 59217 basesoc_adr[1]
.sym 59218 $abc$36039$n3203
.sym 59221 basesoc_adr[0]
.sym 59222 basesoc_picorv327[2]
.sym 59223 basesoc_uart_phy_storage[25]
.sym 59225 sys_rst
.sym 59228 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 59229 $auto$alumacc.cc:474:replace_alu$5969.C[32]
.sym 59235 basesoc_adr[1]
.sym 59237 $abc$36039$n126
.sym 59238 basesoc_picorv327[2]
.sym 59239 basesoc_adr[0]
.sym 59245 picorv32.instr_add
.sym 59247 basesoc_adr[0]
.sym 59248 $abc$36039$n2904_1
.sym 59252 $abc$36039$n3042
.sym 59253 $abc$36039$n3845
.sym 59254 $abc$36039$n142
.sym 59257 picorv32.instr_addi
.sym 59260 basesoc_uart_phy_storage[9]
.sym 59261 basesoc_uart_phy_storage[26]
.sym 59262 basesoc_adr[1]
.sym 59263 picorv32.instr_sub
.sym 59264 $abc$36039$n3857
.sym 59265 $abc$36039$n128
.sym 59270 $auto$alumacc.cc:474:replace_alu$5969.C[32]
.sym 59275 $abc$36039$n126
.sym 59279 picorv32.instr_sub
.sym 59280 picorv32.instr_addi
.sym 59281 picorv32.instr_add
.sym 59282 $abc$36039$n2904_1
.sym 59285 $abc$36039$n3857
.sym 59287 $abc$36039$n3845
.sym 59288 basesoc_picorv327[2]
.sym 59291 $abc$36039$n128
.sym 59292 basesoc_adr[1]
.sym 59293 basesoc_uart_phy_storage[26]
.sym 59294 basesoc_adr[0]
.sym 59298 $abc$36039$n128
.sym 59303 $abc$36039$n142
.sym 59304 basesoc_uart_phy_storage[9]
.sym 59305 basesoc_adr[0]
.sym 59306 basesoc_adr[1]
.sym 59310 $abc$36039$n142
.sym 59313 $abc$36039$n3042
.sym 59314 clk12_$glb_clk
.sym 59316 eventsourceprocess0_old_trigger
.sym 59317 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 59318 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 59319 $abc$36039$n3254
.sym 59320 $abc$36039$n5289_1
.sym 59321 $abc$36039$n2931
.sym 59322 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 59323 $abc$36039$n3255
.sym 59325 basesoc_dat_w[5]
.sym 59328 $abc$36039$n2881
.sym 59329 picorv32.instr_bltu
.sym 59330 basesoc_uart_phy_storage[0]
.sym 59331 basesoc_uart_phy_storage[29]
.sym 59333 $abc$36039$n126
.sym 59334 $abc$36039$n5011
.sym 59336 picorv32.instr_bgeu
.sym 59337 $abc$36039$n2754
.sym 59340 $abc$36039$n3204
.sym 59343 basesoc_adr[3]
.sym 59344 $abc$36039$n2880
.sym 59345 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 59347 $abc$36039$n3227
.sym 59348 $abc$36039$n3485_1
.sym 59349 $abc$36039$n3252
.sym 59351 $abc$36039$n2900
.sym 59357 $abc$36039$n5286_1
.sym 59358 basesoc_adr[1]
.sym 59359 $abc$36039$n226
.sym 59362 csrbankarray_sel_r
.sym 59363 $abc$36039$n3227
.sym 59364 $abc$36039$n3959
.sym 59366 $abc$36039$n3916
.sym 59367 $abc$36039$n5288_1
.sym 59369 $abc$36039$n4793_1
.sym 59370 $abc$36039$n3913
.sym 59371 $abc$36039$n4790_1
.sym 59372 $abc$36039$n3916
.sym 59373 basesoc_uart_phy_storage[17]
.sym 59375 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 59376 basesoc_uart_rx_fifo_readable
.sym 59377 basesoc_adr[1]
.sym 59379 $abc$36039$n4792_1
.sym 59380 basesoc_adr[2]
.sym 59381 basesoc_adr[0]
.sym 59383 $abc$36039$n4789_1
.sym 59385 $abc$36039$n5289_1
.sym 59388 $abc$36039$n5287_1
.sym 59390 $abc$36039$n3916
.sym 59391 $abc$36039$n3959
.sym 59392 $abc$36039$n3913
.sym 59393 csrbankarray_sel_r
.sym 59396 basesoc_uart_rx_fifo_readable
.sym 59397 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 59398 basesoc_adr[2]
.sym 59399 basesoc_adr[1]
.sym 59402 basesoc_uart_phy_storage[17]
.sym 59403 basesoc_adr[1]
.sym 59404 $abc$36039$n226
.sym 59405 basesoc_adr[0]
.sym 59409 $abc$36039$n3227
.sym 59410 $abc$36039$n4793_1
.sym 59411 $abc$36039$n4792_1
.sym 59414 $abc$36039$n5286_1
.sym 59415 $abc$36039$n5289_1
.sym 59416 $abc$36039$n5287_1
.sym 59417 $abc$36039$n5288_1
.sym 59421 $abc$36039$n226
.sym 59426 $abc$36039$n3227
.sym 59427 $abc$36039$n4790_1
.sym 59429 $abc$36039$n4789_1
.sym 59432 $abc$36039$n3959
.sym 59433 $abc$36039$n3913
.sym 59434 csrbankarray_sel_r
.sym 59435 $abc$36039$n3916
.sym 59437 clk12_$glb_clk
.sym 59438 sys_rst_$glb_sr
.sym 59439 $abc$36039$n3203
.sym 59440 $abc$36039$n2920
.sym 59441 $abc$36039$n5489_1
.sym 59442 basesoc_uart_eventmanager_pending_w[0]
.sym 59443 $abc$36039$n3302
.sym 59444 $abc$36039$n5488_1
.sym 59445 $abc$36039$n2825
.sym 59447 basesoc_dat_w[3]
.sym 59450 basesoc_dat_w[3]
.sym 59452 csrbankarray_csrbank0_leds_out0_w[4]
.sym 59453 basesoc_uart_phy_storage[1]
.sym 59454 $abc$36039$n3254
.sym 59458 basesoc_dat_w[2]
.sym 59460 user_btn1
.sym 59462 $abc$36039$n3916
.sym 59464 $abc$36039$n3302
.sym 59465 basesoc_dat_w[5]
.sym 59467 $abc$36039$n2914
.sym 59469 basesoc_adr[3]
.sym 59471 $abc$36039$n2975
.sym 59472 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 59480 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 59481 basesoc_uart_tx_old_trigger
.sym 59482 $abc$36039$n2975
.sym 59486 $abc$36039$n3252
.sym 59487 $abc$36039$n3255
.sym 59489 basesoc_uart_eventmanager_status_w[0]
.sym 59493 basesoc_uart_tx_fifo_level0[4]
.sym 59495 basesoc_dat_w[3]
.sym 59501 $abc$36039$n2881
.sym 59502 basesoc_dat_w[2]
.sym 59503 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 59505 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 59515 basesoc_dat_w[3]
.sym 59520 $abc$36039$n3252
.sym 59522 basesoc_uart_tx_fifo_level0[4]
.sym 59525 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 59526 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 59527 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 59537 basesoc_dat_w[2]
.sym 59543 $abc$36039$n2881
.sym 59545 $abc$36039$n3255
.sym 59546 basesoc_uart_eventmanager_status_w[0]
.sym 59550 basesoc_uart_tx_old_trigger
.sym 59551 basesoc_uart_eventmanager_status_w[0]
.sym 59559 $abc$36039$n2975
.sym 59560 clk12_$glb_clk
.sym 59561 sys_rst_$glb_sr
.sym 59562 $abc$36039$n2914
.sym 59563 $abc$36039$n5283_1
.sym 59564 $abc$36039$n3198
.sym 59566 $abc$36039$n3304
.sym 59567 $abc$36039$n2900
.sym 59568 basesoc_timer0_reload_storage[5]
.sym 59569 basesoc_timer0_reload_storage[0]
.sym 59574 basesoc_adr[2]
.sym 59575 basesoc_ctrl_reset_reset_r
.sym 59576 basesoc_adr[4]
.sym 59577 $abc$36039$n2883
.sym 59578 basesoc_timer0_load_storage[8]
.sym 59580 basesoc_timer0_value[0]
.sym 59581 $abc$36039$n3295
.sym 59582 $abc$36039$n3252
.sym 59584 csrbankarray_csrbank3_bitbang0_w[2]
.sym 59587 sys_rst
.sym 59588 basesoc_timer0_load_storage[21]
.sym 59590 $abc$36039$n3302
.sym 59592 $abc$36039$n5292_1
.sym 59593 sys_rst
.sym 59594 basesoc_uart_tx_fifo_do_read
.sym 59595 $abc$36039$n2718
.sym 59603 csrbankarray_csrbank3_bitbang0_w[3]
.sym 59604 $abc$36039$n3360
.sym 59606 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 59610 $abc$36039$n96
.sym 59611 $abc$36039$n2882
.sym 59612 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 59619 $abc$36039$n2883
.sym 59621 $abc$36039$n3198
.sym 59622 $abc$36039$n4949
.sym 59624 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 59628 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 59642 $abc$36039$n96
.sym 59643 $abc$36039$n2883
.sym 59644 $abc$36039$n4949
.sym 59645 $abc$36039$n3198
.sym 59654 $abc$36039$n2882
.sym 59655 csrbankarray_csrbank3_bitbang0_w[3]
.sym 59656 $abc$36039$n3360
.sym 59678 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 59679 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 59680 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 59681 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 59683 clk12_$glb_clk
.sym 59684 sys_rst_$glb_sr
.sym 59685 $abc$36039$n3287
.sym 59689 $abc$36039$n3300
.sym 59691 basesoc_timer0_load_storage[16]
.sym 59692 basesoc_timer0_load_storage[21]
.sym 59693 basesoc_timer0_value[9]
.sym 59698 $abc$36039$n100
.sym 59700 $abc$36039$n2914
.sym 59702 $abc$36039$n5335_1
.sym 59704 $abc$36039$n2914
.sym 59707 $abc$36039$n3200
.sym 59708 $abc$36039$n3198
.sym 59710 $abc$36039$n3300
.sym 59711 basesoc_ctrl_reset_reset_r
.sym 59714 basesoc_timer0_load_storage[16]
.sym 59715 $abc$36039$n2900
.sym 59726 $abc$36039$n2883
.sym 59728 basesoc_uart_tx_fifo_wrport_we
.sym 59729 basesoc_we
.sym 59736 $abc$36039$n3198
.sym 59737 basesoc_uart_tx_fifo_level0[0]
.sym 59744 $abc$36039$n2718
.sym 59745 basesoc_dat_w[3]
.sym 59747 sys_rst
.sym 59753 sys_rst
.sym 59754 basesoc_uart_tx_fifo_do_read
.sym 59771 $abc$36039$n2883
.sym 59772 $abc$36039$n3198
.sym 59773 sys_rst
.sym 59774 basesoc_we
.sym 59783 basesoc_uart_tx_fifo_level0[0]
.sym 59784 basesoc_uart_tx_fifo_do_read
.sym 59785 basesoc_uart_tx_fifo_wrport_we
.sym 59786 sys_rst
.sym 59801 basesoc_dat_w[3]
.sym 59802 sys_rst
.sym 59805 $abc$36039$n2718
.sym 59806 clk12_$glb_clk
.sym 59808 basesoc_timer0_load_storage[4]
.sym 59810 $abc$36039$n3206_1
.sym 59813 basesoc_timer0_load_storage[0]
.sym 59817 basesoc_timer0_value_status[12]
.sym 59822 picorv32.irq_state[0]
.sym 59826 $abc$36039$n2718
.sym 59828 $abc$36039$n3295
.sym 59830 picorv32.irq_state[1]
.sym 59831 $abc$36039$n2902
.sym 59836 $abc$36039$n3252
.sym 59839 $abc$36039$n2900
.sym 59842 $abc$36039$n2951
.sym 59854 basesoc_uart_tx_fifo_level0[2]
.sym 59855 basesoc_uart_tx_fifo_level0[4]
.sym 59860 $abc$36039$n2849
.sym 59864 basesoc_uart_tx_fifo_level0[3]
.sym 59870 basesoc_uart_tx_fifo_level0[1]
.sym 59876 basesoc_uart_tx_fifo_level0[0]
.sym 59881 $nextpnr_ICESTORM_LC_15$O
.sym 59884 basesoc_uart_tx_fifo_level0[0]
.sym 59887 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 59890 basesoc_uart_tx_fifo_level0[1]
.sym 59893 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 59895 basesoc_uart_tx_fifo_level0[2]
.sym 59897 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 59899 $auto$alumacc.cc:474:replace_alu$6026.C[4]
.sym 59901 basesoc_uart_tx_fifo_level0[3]
.sym 59903 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 59906 basesoc_uart_tx_fifo_level0[4]
.sym 59909 $auto$alumacc.cc:474:replace_alu$6026.C[4]
.sym 59912 basesoc_uart_tx_fifo_level0[1]
.sym 59918 basesoc_uart_tx_fifo_level0[3]
.sym 59919 basesoc_uart_tx_fifo_level0[1]
.sym 59920 basesoc_uart_tx_fifo_level0[0]
.sym 59921 basesoc_uart_tx_fifo_level0[2]
.sym 59928 $abc$36039$n2849
.sym 59929 clk12_$glb_clk
.sym 59930 sys_rst_$glb_sr
.sym 59931 waittimer1_count[3]
.sym 59933 waittimer1_count[4]
.sym 59934 waittimer1_count[5]
.sym 59937 $abc$36039$n3339
.sym 59938 waittimer1_count[2]
.sym 59949 $abc$36039$n3298
.sym 59950 basesoc_timer0_load_storage[4]
.sym 59954 $abc$36039$n3206_1
.sym 59955 $abc$36039$n3206_1
.sym 59957 $abc$36039$n2951
.sym 59964 waittimer1_count[1]
.sym 59975 waittimer1_count[1]
.sym 59976 waittimer1_count[7]
.sym 59979 $PACKER_VCC_NET
.sym 59985 waittimer1_count[6]
.sym 59987 $PACKER_VCC_NET
.sym 59990 waittimer1_count[4]
.sym 59991 waittimer1_count[5]
.sym 59995 waittimer1_count[2]
.sym 59996 waittimer1_count[3]
.sym 60001 waittimer1_count[0]
.sym 60004 $nextpnr_ICESTORM_LC_7$O
.sym 60007 waittimer1_count[0]
.sym 60010 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 60012 $PACKER_VCC_NET
.sym 60013 waittimer1_count[1]
.sym 60016 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 60018 waittimer1_count[2]
.sym 60019 $PACKER_VCC_NET
.sym 60020 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 60022 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 60024 $PACKER_VCC_NET
.sym 60025 waittimer1_count[3]
.sym 60026 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 60028 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 60030 $PACKER_VCC_NET
.sym 60031 waittimer1_count[4]
.sym 60032 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 60034 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 60036 $PACKER_VCC_NET
.sym 60037 waittimer1_count[5]
.sym 60038 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 60040 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 60042 $PACKER_VCC_NET
.sym 60043 waittimer1_count[6]
.sym 60044 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 60046 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 60048 waittimer1_count[7]
.sym 60049 $PACKER_VCC_NET
.sym 60050 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 60054 waittimer1_count[9]
.sym 60055 waittimer1_count[13]
.sym 60056 $abc$36039$n3337
.sym 60057 $abc$36039$n3338
.sym 60058 $abc$36039$n3340_1
.sym 60059 waittimer1_count[8]
.sym 60074 $abc$36039$n2849
.sym 60090 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 60097 waittimer1_count[10]
.sym 60100 waittimer1_count[14]
.sym 60107 waittimer1_count[15]
.sym 60108 waittimer1_count[12]
.sym 60111 waittimer1_count[9]
.sym 60112 waittimer1_count[13]
.sym 60116 waittimer1_count[8]
.sym 60118 waittimer1_count[11]
.sym 60119 $PACKER_VCC_NET
.sym 60126 $PACKER_VCC_NET
.sym 60127 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 60129 waittimer1_count[8]
.sym 60130 $PACKER_VCC_NET
.sym 60131 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 60133 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 60135 waittimer1_count[9]
.sym 60136 $PACKER_VCC_NET
.sym 60137 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 60139 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 60141 $PACKER_VCC_NET
.sym 60142 waittimer1_count[10]
.sym 60143 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 60145 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 60147 $PACKER_VCC_NET
.sym 60148 waittimer1_count[11]
.sym 60149 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 60151 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 60153 $PACKER_VCC_NET
.sym 60154 waittimer1_count[12]
.sym 60155 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 60157 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 60159 $PACKER_VCC_NET
.sym 60160 waittimer1_count[13]
.sym 60161 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 60163 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 60165 waittimer1_count[14]
.sym 60166 $PACKER_VCC_NET
.sym 60167 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 60169 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 60171 $PACKER_VCC_NET
.sym 60172 waittimer1_count[15]
.sym 60173 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 60181 waittimer1_count[1]
.sym 60182 $abc$36039$n2952
.sym 60189 basesoc_dat_w[3]
.sym 60194 $abc$36039$n3064
.sym 60197 $abc$36039$n2928
.sym 60201 sys_rst
.sym 60207 sys_rst
.sym 60213 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 60218 $abc$36039$n5980
.sym 60220 $PACKER_VCC_NET
.sym 60221 $abc$36039$n166
.sym 60225 sys_rst
.sym 60227 user_btn1
.sym 60228 $abc$36039$n5968
.sym 60229 $abc$36039$n2951
.sym 60232 $abc$36039$n5976
.sym 60233 $abc$36039$n162
.sym 60235 waittimer1_count[16]
.sym 60238 $abc$36039$n170
.sym 60245 eventmanager_status_w[1]
.sym 60252 waittimer1_count[16]
.sym 60253 $PACKER_VCC_NET
.sym 60254 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 60260 $abc$36039$n170
.sym 60265 $abc$36039$n162
.sym 60269 $abc$36039$n5976
.sym 60271 sys_rst
.sym 60272 user_btn1
.sym 60275 $abc$36039$n5980
.sym 60276 sys_rst
.sym 60277 user_btn1
.sym 60281 $abc$36039$n166
.sym 60287 user_btn1
.sym 60288 sys_rst
.sym 60289 eventmanager_status_w[1]
.sym 60293 $abc$36039$n5968
.sym 60294 user_btn1
.sym 60295 sys_rst
.sym 60297 $abc$36039$n2951
.sym 60298 clk12_$glb_clk
.sym 60329 $abc$36039$n2951
.sym 60374 serial_tx
.sym 60398 serial_tx
.sym 60401 $abc$36039$n6807
.sym 60403 por_rst
.sym 60404 rst1
.sym 60411 $abc$36039$n2958_1
.sym 60414 $abc$36039$n2847
.sym 60420 basesoc_picorv323[2]
.sym 60423 $abc$36039$n3612
.sym 60523 user_btn_n
.sym 60529 $abc$36039$n6182
.sym 60530 $abc$36039$n6185
.sym 60531 $abc$36039$n6188
.sym 60532 basesoc_uart_rx_fifo_level0[2]
.sym 60533 basesoc_uart_rx_fifo_level0[3]
.sym 60534 basesoc_uart_rx_fifo_level0[4]
.sym 60539 $abc$36039$n3431
.sym 60541 $abc$36039$n3016
.sym 60542 array_muxed1[12]
.sym 60543 array_muxed0[14]
.sym 60546 $abc$36039$n3024
.sym 60550 $abc$36039$n6807
.sym 60556 serial_rx
.sym 60568 por_rst
.sym 60570 regs0
.sym 60576 $PACKER_VCC_NET
.sym 60604 basesoc_uart_rx_fifo_level0[1]
.sym 60612 serial_rx
.sym 60613 basesoc_uart_rx_fifo_level0[0]
.sym 60625 basesoc_uart_rx_fifo_level0[2]
.sym 60626 basesoc_uart_rx_fifo_level0[3]
.sym 60635 basesoc_uart_rx_fifo_level0[4]
.sym 60636 $nextpnr_ICESTORM_LC_12$O
.sym 60639 basesoc_uart_rx_fifo_level0[0]
.sym 60642 $auto$alumacc.cc:474:replace_alu$6017.C[2]
.sym 60644 basesoc_uart_rx_fifo_level0[1]
.sym 60648 $auto$alumacc.cc:474:replace_alu$6017.C[3]
.sym 60650 basesoc_uart_rx_fifo_level0[2]
.sym 60652 $auto$alumacc.cc:474:replace_alu$6017.C[2]
.sym 60654 $auto$alumacc.cc:474:replace_alu$6017.C[4]
.sym 60656 basesoc_uart_rx_fifo_level0[3]
.sym 60658 $auto$alumacc.cc:474:replace_alu$6017.C[3]
.sym 60661 basesoc_uart_rx_fifo_level0[4]
.sym 60664 $auto$alumacc.cc:474:replace_alu$6017.C[4]
.sym 60681 serial_rx
.sym 60684 clk12_$glb_clk
.sym 60686 $abc$36039$n4990_1
.sym 60687 $abc$36039$n3560
.sym 60688 array_muxed2[2]
.sym 60689 array_muxed2[0]
.sym 60690 $abc$36039$n3562
.sym 60691 $abc$36039$n3565_1
.sym 60692 array_muxed2[3]
.sym 60693 array_muxed2[1]
.sym 60696 $abc$36039$n2956
.sym 60697 $abc$36039$n3127
.sym 60707 sys_rst
.sym 60708 basesoc_uart_rx_fifo_level0[1]
.sym 60709 basesoc_uart_rx_fifo_level0[0]
.sym 60711 basesoc_picorv327[1]
.sym 60712 $abc$36039$n3555_1
.sym 60721 $abc$36039$n3023
.sym 60728 spiflash_bus_dat_r[29]
.sym 60730 spiflash_miso1
.sym 60738 $abc$36039$n2982
.sym 60740 $abc$36039$n5333_1
.sym 60743 $abc$36039$n4990_1
.sym 60751 spiflash_bus_dat_r[24]
.sym 60756 spiflash_bus_dat_r[30]
.sym 60763 spiflash_miso1
.sym 60766 spiflash_bus_dat_r[24]
.sym 60772 $abc$36039$n4990_1
.sym 60774 $abc$36039$n5333_1
.sym 60779 spiflash_bus_dat_r[30]
.sym 60792 spiflash_bus_dat_r[29]
.sym 60806 $abc$36039$n2982
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60809 array_muxed1[15]
.sym 60810 array_muxed1[13]
.sym 60811 array_muxed1[1]
.sym 60812 array_muxed1[14]
.sym 60813 $abc$36039$n3563
.sym 60814 array_muxed1[4]
.sym 60815 $abc$36039$n3554
.sym 60816 array_muxed1[29]
.sym 60819 $abc$36039$n3150_1
.sym 60820 basesoc_picorv323[3]
.sym 60821 array_muxed0[8]
.sym 60822 $abc$36039$n3053
.sym 60823 $abc$36039$n3062_1
.sym 60824 array_muxed2[0]
.sym 60826 $abc$36039$n2982
.sym 60827 array_muxed0[3]
.sym 60830 $abc$36039$n3444_1
.sym 60832 array_muxed2[2]
.sym 60833 $abc$36039$n3556
.sym 60834 array_muxed1[2]
.sym 60835 $abc$36039$n3027
.sym 60837 $abc$36039$n3041
.sym 60838 array_muxed1[6]
.sym 60840 array_muxed1[3]
.sym 60841 basesoc_picorv323[1]
.sym 60842 $abc$36039$n3020_1
.sym 60843 array_muxed2[1]
.sym 60844 array_muxed0[2]
.sym 60851 spiflash_bus_dat_r[25]
.sym 60852 spiflash_bus_dat_r[27]
.sym 60853 spiflash_bus_dat_r[31]
.sym 60858 spiflash_bus_dat_r[26]
.sym 60859 spiflash_bus_dat_r[29]
.sym 60861 $abc$36039$n2982
.sym 60870 spiflash_bus_dat_r[28]
.sym 60877 slave_sel_r[1]
.sym 60884 spiflash_bus_dat_r[25]
.sym 60892 spiflash_bus_dat_r[28]
.sym 60898 spiflash_bus_dat_r[26]
.sym 60902 slave_sel_r[1]
.sym 60904 spiflash_bus_dat_r[27]
.sym 60909 spiflash_bus_dat_r[27]
.sym 60914 slave_sel_r[1]
.sym 60916 spiflash_bus_dat_r[29]
.sym 60919 slave_sel_r[1]
.sym 60920 spiflash_bus_dat_r[31]
.sym 60925 spiflash_bus_dat_r[26]
.sym 60926 slave_sel_r[1]
.sym 60929 $abc$36039$n2982
.sym 60930 clk12_$glb_clk
.sym 60931 sys_rst_$glb_sr
.sym 60934 basesoc_uart_tx_fifo_consume[2]
.sym 60935 basesoc_uart_tx_fifo_consume[3]
.sym 60936 basesoc_picorv323[13]
.sym 60939 $abc$36039$n3027
.sym 60942 $abc$36039$n3666_1
.sym 60943 picorv32.mem_rdata_q[31]
.sym 60949 array_muxed1[29]
.sym 60950 basesoc_dat_w[3]
.sym 60955 basesoc_dat_w[4]
.sym 60956 $abc$36039$n3018
.sym 60957 basesoc_picorv328[13]
.sym 60959 basesoc_picorv328[29]
.sym 60960 regs0
.sym 60962 basesoc_picorv32_trap
.sym 60963 basesoc_picorv323[4]
.sym 60964 picorv32.mem_rdata_q[12]
.sym 60965 $abc$36039$n3390
.sym 60966 $PACKER_VCC_NET
.sym 60974 $abc$36039$n2957_1
.sym 60976 $abc$36039$n2955
.sym 60977 $abc$36039$n3033
.sym 60978 $abc$36039$n3023_1
.sym 60982 $abc$36039$n2957_1
.sym 60984 $abc$36039$n3032_1
.sym 60986 $abc$36039$n3024
.sym 60987 $abc$36039$n3019_1
.sym 60988 $abc$36039$n3040
.sym 60990 basesoc_picorv323[0]
.sym 60993 basesoc_picorv323[3]
.sym 60996 basesoc_picorv323[5]
.sym 60997 $abc$36039$n3041
.sym 61000 $abc$36039$n3027
.sym 61001 basesoc_picorv323[2]
.sym 61002 $abc$36039$n3020_1
.sym 61009 basesoc_picorv323[5]
.sym 61013 basesoc_picorv323[3]
.sym 61021 basesoc_picorv323[0]
.sym 61024 $abc$36039$n2955
.sym 61025 $abc$36039$n3032_1
.sym 61026 $abc$36039$n2957_1
.sym 61027 $abc$36039$n3033
.sym 61030 $abc$36039$n3020_1
.sym 61031 $abc$36039$n3019_1
.sym 61032 $abc$36039$n2957_1
.sym 61033 $abc$36039$n2955
.sym 61036 $abc$36039$n3041
.sym 61037 $abc$36039$n2957_1
.sym 61038 $abc$36039$n2955
.sym 61039 $abc$36039$n3040
.sym 61043 basesoc_picorv323[2]
.sym 61048 $abc$36039$n2955
.sym 61049 $abc$36039$n3024
.sym 61050 $abc$36039$n3023_1
.sym 61051 $abc$36039$n2957_1
.sym 61052 $abc$36039$n3027
.sym 61053 clk12_$glb_clk
.sym 61057 $abc$36039$n4532
.sym 61058 $abc$36039$n4534
.sym 61059 $abc$36039$n4536
.sym 61060 picorv32.reg_sh[4]
.sym 61061 basesoc_uart_phy_rx
.sym 61062 picorv32.reg_sh[2]
.sym 61063 basesoc_picorv328[24]
.sym 61066 basesoc_picorv328[24]
.sym 61067 picorv32.mem_rdata_q[13]
.sym 61068 $abc$36039$n2982
.sym 61069 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 61071 basesoc_dat_w[6]
.sym 61072 $abc$36039$n3027
.sym 61073 array_muxed1[0]
.sym 61075 spiflash_mosi
.sym 61076 basesoc_uart_tx_fifo_consume[0]
.sym 61077 basesoc_uart_tx_fifo_consume[1]
.sym 61081 basesoc_picorv323[15]
.sym 61082 $abc$36039$n3023
.sym 61083 $abc$36039$n232
.sym 61084 count[0]
.sym 61085 $abc$36039$n3697
.sym 61086 array_muxed0[5]
.sym 61089 $abc$36039$n2850_1
.sym 61090 $abc$36039$n3042
.sym 61102 picorv32.mem_rdata_latched[27]
.sym 61104 picorv32.mem_rdata_latched[31]
.sym 61107 picorv32.mem_rdata_latched[26]
.sym 61114 $abc$36039$n194
.sym 61115 $abc$36039$n2850_1
.sym 61117 $abc$36039$n188
.sym 61118 $abc$36039$n190
.sym 61120 $abc$36039$n192
.sym 61121 $abc$36039$n2956
.sym 61122 $abc$36039$n194
.sym 61123 $abc$36039$n2958_1
.sym 61124 $abc$36039$n2847
.sym 61125 $abc$36039$n188
.sym 61135 $abc$36039$n2847
.sym 61136 $abc$36039$n2958_1
.sym 61137 $abc$36039$n192
.sym 61138 $abc$36039$n190
.sym 61144 picorv32.mem_rdata_latched[31]
.sym 61147 $abc$36039$n194
.sym 61148 $abc$36039$n188
.sym 61149 $abc$36039$n2850_1
.sym 61150 $abc$36039$n2956
.sym 61153 $abc$36039$n190
.sym 61154 $abc$36039$n188
.sym 61155 $abc$36039$n194
.sym 61156 $abc$36039$n192
.sym 61162 picorv32.mem_rdata_latched[26]
.sym 61172 picorv32.mem_rdata_latched[27]
.sym 61176 clk12_$glb_clk
.sym 61178 $abc$36039$n192
.sym 61179 $abc$36039$n2951_1
.sym 61180 $abc$36039$n194
.sym 61181 $abc$36039$n2850_1
.sym 61182 $abc$36039$n3390
.sym 61183 $abc$36039$n188
.sym 61184 $abc$36039$n190
.sym 61185 basesoc_picorv323[15]
.sym 61188 basesoc_picorv327[10]
.sym 61194 array_muxed1[10]
.sym 61199 sys_rst
.sym 61201 picorv32.cpu_state[4]
.sym 61203 basesoc_picorv327[1]
.sym 61204 $abc$36039$n4534
.sym 61205 array_muxed0[2]
.sym 61206 basesoc_picorv323[2]
.sym 61207 $abc$36039$n2893
.sym 61208 $abc$36039$n3023
.sym 61210 picorv32.reg_sh[1]
.sym 61211 basesoc_picorv328[23]
.sym 61212 $abc$36039$n2878
.sym 61213 picorv32.reg_next_pc[4]
.sym 61221 $abc$36039$n3873_1
.sym 61226 picorv32.reg_next_pc[10]
.sym 61231 $abc$36039$n3845
.sym 61234 basesoc_picorv32_trap
.sym 61235 picorv32.reg_out[10]
.sym 61239 $abc$36039$n3390
.sym 61243 $abc$36039$n232
.sym 61246 $abc$36039$n3042
.sym 61248 $abc$36039$n3713
.sym 61249 basesoc_picorv327[10]
.sym 61252 $abc$36039$n3873_1
.sym 61253 $abc$36039$n3845
.sym 61255 basesoc_picorv327[10]
.sym 61264 picorv32.reg_out[10]
.sym 61266 $abc$36039$n3713
.sym 61267 picorv32.reg_next_pc[10]
.sym 61271 $abc$36039$n3390
.sym 61273 basesoc_picorv32_trap
.sym 61294 $abc$36039$n232
.sym 61297 basesoc_picorv32_trap
.sym 61298 $abc$36039$n3042
.sym 61299 clk12_$glb_clk
.sym 61301 $abc$36039$n4528
.sym 61302 picorv32.alu_out_q[21]
.sym 61303 $abc$36039$n4387
.sym 61304 $abc$36039$n2950
.sym 61305 $abc$36039$n4507
.sym 61306 picorv32.reg_sh[0]
.sym 61307 $abc$36039$n4506_1
.sym 61308 picorv32.reg_sh[3]
.sym 61310 $abc$36039$n2843
.sym 61311 $abc$36039$n2843
.sym 61312 $abc$36039$n2958_1
.sym 61313 basesoc_picorv323[7]
.sym 61319 $abc$36039$n3845
.sym 61321 sys_rst
.sym 61325 basesoc_picorv323[1]
.sym 61326 $abc$36039$n2890_1
.sym 61327 $abc$36039$n4641
.sym 61328 $abc$36039$n3752
.sym 61329 $abc$36039$n3701
.sym 61331 array_muxed0[2]
.sym 61332 basesoc_picorv327[18]
.sym 61333 $abc$36039$n190
.sym 61334 picorv32.mem_rdata_latched[31]
.sym 61335 basesoc_picorv328[21]
.sym 61336 basesoc_picorv327[4]
.sym 61343 basesoc_picorv327[4]
.sym 61345 $abc$36039$n3861_1
.sym 61348 $abc$36039$n3887_1
.sym 61349 basesoc_picorv327[17]
.sym 61352 $abc$36039$n3889_1
.sym 61353 $abc$36039$n3042
.sym 61354 $abc$36039$n3727
.sym 61356 basesoc_picorv327[18]
.sym 61358 picorv32.alu_out_q[4]
.sym 61360 picorv32.irq_state[0]
.sym 61363 picorv32.reg_sh[0]
.sym 61364 $abc$36039$n3845
.sym 61366 $abc$36039$n3713
.sym 61368 picorv32.latched_stalu
.sym 61369 picorv32.reg_out[4]
.sym 61370 picorv32.cpu_state[4]
.sym 61372 $abc$36039$n2878
.sym 61373 picorv32.reg_next_pc[4]
.sym 61375 picorv32.reg_next_pc[4]
.sym 61376 $abc$36039$n2878
.sym 61377 picorv32.irq_state[0]
.sym 61378 $abc$36039$n3727
.sym 61381 basesoc_picorv327[18]
.sym 61382 $abc$36039$n3845
.sym 61383 $abc$36039$n3889_1
.sym 61387 $abc$36039$n3887_1
.sym 61389 $abc$36039$n3845
.sym 61390 basesoc_picorv327[17]
.sym 61394 picorv32.reg_out[4]
.sym 61395 $abc$36039$n3713
.sym 61396 picorv32.reg_next_pc[4]
.sym 61399 picorv32.alu_out_q[4]
.sym 61401 picorv32.reg_out[4]
.sym 61402 picorv32.latched_stalu
.sym 61405 $abc$36039$n3727
.sym 61406 picorv32.reg_next_pc[4]
.sym 61407 $abc$36039$n3713
.sym 61408 picorv32.irq_state[0]
.sym 61412 picorv32.reg_sh[0]
.sym 61414 picorv32.cpu_state[4]
.sym 61417 $abc$36039$n3861_1
.sym 61418 $abc$36039$n3845
.sym 61419 basesoc_picorv327[4]
.sym 61421 $abc$36039$n3042
.sym 61422 clk12_$glb_clk
.sym 61424 picorv32.alu_out_q[4]
.sym 61425 $abc$36039$n3158_1
.sym 61426 $abc$36039$n3155_1
.sym 61427 $abc$36039$n4358_1
.sym 61428 $abc$36039$n4377_1
.sym 61429 $abc$36039$n4508_1
.sym 61430 $abc$36039$n4386_1
.sym 61431 $abc$36039$n4388_1
.sym 61435 $abc$36039$n2847
.sym 61438 basesoc_picorv327[1]
.sym 61440 picorv32.alu_out_q[5]
.sym 61441 $abc$36039$n2893
.sym 61442 basesoc_picorv328[23]
.sym 61444 $abc$36039$n3699
.sym 61445 picorv32.alu_out_q[21]
.sym 61446 $abc$36039$n2893
.sym 61447 $abc$36039$n4505
.sym 61448 basesoc_picorv327[11]
.sym 61449 basesoc_picorv328[13]
.sym 61450 basesoc_picorv327[2]
.sym 61451 basesoc_picorv328[29]
.sym 61452 basesoc_picorv327[23]
.sym 61453 basesoc_picorv327[11]
.sym 61454 $abc$36039$n4944
.sym 61455 basesoc_picorv327[22]
.sym 61456 picorv32.mem_rdata_q[12]
.sym 61457 basesoc_picorv327[5]
.sym 61458 $PACKER_VCC_NET
.sym 61459 basesoc_picorv323[4]
.sym 61465 basesoc_picorv323[1]
.sym 61468 basesoc_picorv323[4]
.sym 61469 $abc$36039$n3713
.sym 61470 $abc$36039$n3154
.sym 61471 picorv32.alu_out_q[25]
.sym 61472 picorv32.reg_out[17]
.sym 61473 picorv32.reg_out[10]
.sym 61474 picorv32.cpu_state[4]
.sym 61476 picorv32.reg_out[25]
.sym 61477 picorv32.reg_out[18]
.sym 61478 picorv32.reg_next_pc[17]
.sym 61480 $abc$36039$n3695
.sym 61482 $abc$36039$n3153
.sym 61483 picorv32.alu_out_q[10]
.sym 61485 picorv32.reg_next_pc[18]
.sym 61487 basesoc_picorv323[7]
.sym 61489 picorv32.latched_stalu
.sym 61490 basesoc_picorv327[7]
.sym 61492 $abc$36039$n3127
.sym 61493 picorv32.reg_sh[1]
.sym 61494 basesoc_picorv327[1]
.sym 61496 basesoc_picorv327[4]
.sym 61498 picorv32.reg_out[25]
.sym 61500 picorv32.alu_out_q[25]
.sym 61501 picorv32.latched_stalu
.sym 61506 basesoc_picorv323[4]
.sym 61507 basesoc_picorv327[4]
.sym 61510 $abc$36039$n3713
.sym 61512 picorv32.reg_next_pc[18]
.sym 61513 picorv32.reg_out[18]
.sym 61516 $abc$36039$n3153
.sym 61517 basesoc_picorv323[1]
.sym 61518 $abc$36039$n3154
.sym 61519 basesoc_picorv327[1]
.sym 61522 picorv32.cpu_state[4]
.sym 61524 $abc$36039$n3695
.sym 61525 picorv32.reg_sh[1]
.sym 61529 basesoc_picorv327[7]
.sym 61531 basesoc_picorv323[7]
.sym 61534 $abc$36039$n3713
.sym 61535 picorv32.reg_out[17]
.sym 61536 picorv32.reg_next_pc[17]
.sym 61540 picorv32.reg_out[10]
.sym 61541 picorv32.alu_out_q[10]
.sym 61542 picorv32.latched_stalu
.sym 61544 $abc$36039$n3127
.sym 61545 clk12_$glb_clk
.sym 61548 $abc$36039$n4885
.sym 61549 $abc$36039$n4888
.sym 61550 $abc$36039$n4891
.sym 61551 $abc$36039$n4894
.sym 61552 $abc$36039$n4897
.sym 61553 $abc$36039$n4900
.sym 61554 $abc$36039$n4903
.sym 61558 $abc$36039$n3828_1
.sym 61560 $abc$36039$n4887
.sym 61561 $abc$36039$n3154
.sym 61562 basesoc_picorv323[7]
.sym 61563 picorv32.alu_out_q[28]
.sym 61564 $abc$36039$n4890
.sym 61566 $abc$36039$n4893
.sym 61569 basesoc_picorv323[7]
.sym 61571 $abc$36039$n2897
.sym 61572 $abc$36039$n6785
.sym 61573 basesoc_picorv323[6]
.sym 61574 basesoc_picorv328[28]
.sym 61575 basesoc_picorv327[15]
.sym 61576 basesoc_picorv327[7]
.sym 61577 basesoc_picorv328[22]
.sym 61578 $abc$36039$n6759
.sym 61579 $abc$36039$n232
.sym 61580 count[0]
.sym 61581 $abc$36039$n3697
.sym 61582 $abc$36039$n4945
.sym 61588 $abc$36039$n3614
.sym 61589 $abc$36039$n3158_1
.sym 61590 $abc$36039$n3632
.sym 61591 $abc$36039$n3156
.sym 61592 basesoc_picorv323[3]
.sym 61593 picorv32.decoded_imm[1]
.sym 61594 basesoc_picorv327[3]
.sym 61595 basesoc_picorv327[12]
.sym 61597 picorv32.decoded_imm[4]
.sym 61598 $abc$36039$n3155_1
.sym 61599 $abc$36039$n3152
.sym 61600 $abc$36039$n3159
.sym 61601 basesoc_picorv328[9]
.sym 61603 $abc$36039$n3157_1
.sym 61605 $abc$36039$n3608
.sym 61606 $abc$36039$n3128
.sym 61607 picorv32.decoded_imm[13]
.sym 61608 basesoc_picorv328[23]
.sym 61609 $abc$36039$n3614
.sym 61611 picorv32.is_slli_srli_srai
.sym 61612 basesoc_picorv327[23]
.sym 61613 $abc$36039$n3160_1
.sym 61614 basesoc_picorv328[12]
.sym 61616 picorv32.decoded_rs2[4]
.sym 61617 $abc$36039$n2969_1
.sym 61618 basesoc_picorv327[9]
.sym 61619 $abc$36039$n3151
.sym 61622 picorv32.decoded_imm[1]
.sym 61623 $abc$36039$n2969_1
.sym 61624 $abc$36039$n3608
.sym 61627 basesoc_picorv327[12]
.sym 61628 basesoc_picorv327[3]
.sym 61629 basesoc_picorv328[12]
.sym 61630 basesoc_picorv323[3]
.sym 61634 picorv32.decoded_rs2[4]
.sym 61635 $abc$36039$n3614
.sym 61636 picorv32.is_slli_srli_srai
.sym 61640 picorv32.decoded_imm[4]
.sym 61641 $abc$36039$n3614
.sym 61642 $abc$36039$n2969_1
.sym 61645 basesoc_picorv328[23]
.sym 61646 basesoc_picorv327[23]
.sym 61647 basesoc_picorv328[9]
.sym 61648 basesoc_picorv327[9]
.sym 61651 $abc$36039$n3159
.sym 61652 $abc$36039$n3151
.sym 61653 $abc$36039$n3158_1
.sym 61654 $abc$36039$n3160_1
.sym 61657 $abc$36039$n3632
.sym 61658 picorv32.decoded_imm[13]
.sym 61659 $abc$36039$n2969_1
.sym 61663 $abc$36039$n3155_1
.sym 61664 $abc$36039$n3157_1
.sym 61665 $abc$36039$n3156
.sym 61666 $abc$36039$n3152
.sym 61667 $abc$36039$n3128
.sym 61668 clk12_$glb_clk
.sym 61670 $abc$36039$n4906
.sym 61671 $abc$36039$n4909
.sym 61672 $abc$36039$n4912
.sym 61673 $abc$36039$n4915
.sym 61674 $abc$36039$n4918
.sym 61675 $abc$36039$n4921
.sym 61676 $abc$36039$n4924
.sym 61677 $abc$36039$n4927
.sym 61681 picorv32.instr_bge
.sym 61682 basesoc_picorv323[1]
.sym 61683 picorv32.decoded_imm[4]
.sym 61684 $abc$36039$n7140
.sym 61688 $abc$36039$n2893
.sym 61690 basesoc_picorv323[4]
.sym 61691 picorv32.alu_out_q[13]
.sym 61693 $abc$36039$n6739
.sym 61694 picorv32.decoded_imm[0]
.sym 61695 $abc$36039$n2846
.sym 61696 basesoc_picorv327[2]
.sym 61697 basesoc_picorv328[15]
.sym 61698 array_muxed0[2]
.sym 61699 $abc$36039$n6763
.sym 61700 basesoc_picorv328[12]
.sym 61702 basesoc_picorv323[2]
.sym 61703 basesoc_picorv328[23]
.sym 61704 basesoc_picorv327[9]
.sym 61705 $abc$36039$n3023
.sym 61711 picorv32.reg_out[29]
.sym 61712 picorv32.alu_out_q[29]
.sym 61713 $abc$36039$n3128
.sym 61715 basesoc_picorv327[8]
.sym 61717 $abc$36039$n3634_1
.sym 61719 $abc$36039$n2969_1
.sym 61720 basesoc_picorv328[11]
.sym 61722 picorv32.decoded_rs2[3]
.sym 61723 basesoc_picorv327[11]
.sym 61725 basesoc_picorv327[14]
.sym 61726 picorv32.latched_stalu
.sym 61727 basesoc_picorv323[2]
.sym 61729 picorv32.is_slli_srli_srai
.sym 61730 $abc$36039$n3612
.sym 61731 $abc$36039$n3610
.sym 61732 basesoc_picorv328[14]
.sym 61733 basesoc_picorv327[2]
.sym 61734 picorv32.decoded_imm[2]
.sym 61735 basesoc_picorv328[8]
.sym 61739 picorv32.decoded_imm[14]
.sym 61742 picorv32.decoded_imm[3]
.sym 61744 $abc$36039$n3610
.sym 61745 $abc$36039$n2969_1
.sym 61747 picorv32.decoded_imm[2]
.sym 61750 basesoc_picorv328[8]
.sym 61751 basesoc_picorv328[11]
.sym 61752 basesoc_picorv327[11]
.sym 61753 basesoc_picorv327[8]
.sym 61756 picorv32.latched_stalu
.sym 61757 picorv32.alu_out_q[29]
.sym 61758 picorv32.reg_out[29]
.sym 61763 basesoc_picorv323[2]
.sym 61765 basesoc_picorv327[2]
.sym 61769 $abc$36039$n3612
.sym 61770 picorv32.decoded_imm[3]
.sym 61771 $abc$36039$n2969_1
.sym 61774 picorv32.decoded_imm[14]
.sym 61776 $abc$36039$n2969_1
.sym 61777 $abc$36039$n3634_1
.sym 61780 picorv32.decoded_rs2[3]
.sym 61782 picorv32.is_slli_srli_srai
.sym 61783 $abc$36039$n3612
.sym 61786 basesoc_picorv328[14]
.sym 61788 basesoc_picorv327[14]
.sym 61790 $abc$36039$n3128
.sym 61791 clk12_$glb_clk
.sym 61793 $abc$36039$n4930
.sym 61794 $abc$36039$n4933
.sym 61795 $abc$36039$n4936
.sym 61796 $abc$36039$n4939
.sym 61797 $abc$36039$n4942
.sym 61798 $abc$36039$n4945
.sym 61799 $abc$36039$n4948
.sym 61800 $abc$36039$n4951
.sym 61802 basesoc_picorv328[18]
.sym 61803 basesoc_picorv328[18]
.sym 61805 basesoc_picorv323[2]
.sym 61806 picorv32.alu_out_q[29]
.sym 61807 basesoc_picorv328[14]
.sym 61808 $abc$36039$n4950
.sym 61809 $abc$36039$n3169
.sym 61810 basesoc_picorv327[12]
.sym 61811 basesoc_picorv327[8]
.sym 61812 basesoc_picorv323[0]
.sym 61813 $abc$36039$n3634_1
.sym 61814 picorv32.latched_stalu
.sym 61815 basesoc_picorv323[3]
.sym 61816 basesoc_picorv327[8]
.sym 61817 basesoc_picorv323[0]
.sym 61818 $abc$36039$n190
.sym 61819 $abc$36039$n2890_1
.sym 61820 $abc$36039$n3156
.sym 61821 $abc$36039$n6767
.sym 61822 picorv32.mem_rdata_latched[31]
.sym 61823 basesoc_picorv327[4]
.sym 61824 basesoc_picorv327[18]
.sym 61825 basesoc_picorv327[21]
.sym 61826 basesoc_picorv328[20]
.sym 61827 basesoc_picorv328[21]
.sym 61828 $abc$36039$n6789
.sym 61834 picorv32.alu_out_q[20]
.sym 61836 $abc$36039$n3128
.sym 61838 picorv32.decoded_imm[22]
.sym 61839 $abc$36039$n2969_1
.sym 61841 $abc$36039$n3610
.sym 61842 $abc$36039$n3652_1
.sym 61844 picorv32.decoded_rs2[2]
.sym 61846 picorv32.decoded_rs2[0]
.sym 61847 picorv32.reg_out[20]
.sym 61849 picorv32.is_slli_srli_srai
.sym 61852 basesoc_picorv328[23]
.sym 61853 picorv32.decoded_imm[6]
.sym 61854 picorv32.decoded_imm[0]
.sym 61858 $abc$36039$n3604_1
.sym 61860 picorv32.latched_stalu
.sym 61861 picorv32.decoded_imm[23]
.sym 61862 $abc$36039$n3650
.sym 61865 $abc$36039$n3618
.sym 61867 basesoc_picorv328[23]
.sym 61873 $abc$36039$n2969_1
.sym 61875 picorv32.decoded_imm[6]
.sym 61876 $abc$36039$n3618
.sym 61880 $abc$36039$n2969_1
.sym 61881 picorv32.decoded_imm[23]
.sym 61882 $abc$36039$n3652_1
.sym 61885 $abc$36039$n3650
.sym 61886 picorv32.decoded_imm[22]
.sym 61887 $abc$36039$n2969_1
.sym 61892 $abc$36039$n2969_1
.sym 61893 picorv32.decoded_imm[0]
.sym 61894 $abc$36039$n3604_1
.sym 61897 $abc$36039$n3610
.sym 61899 picorv32.decoded_rs2[2]
.sym 61900 picorv32.is_slli_srli_srai
.sym 61903 picorv32.is_slli_srli_srai
.sym 61904 $abc$36039$n3604_1
.sym 61906 picorv32.decoded_rs2[0]
.sym 61909 picorv32.latched_stalu
.sym 61910 picorv32.alu_out_q[20]
.sym 61912 picorv32.reg_out[20]
.sym 61913 $abc$36039$n3128
.sym 61914 clk12_$glb_clk
.sym 61916 $abc$36039$n4954
.sym 61917 $abc$36039$n4957
.sym 61918 $abc$36039$n4960
.sym 61919 $abc$36039$n4963
.sym 61920 $abc$36039$n4966
.sym 61921 $abc$36039$n4969
.sym 61922 $abc$36039$n4972
.sym 61923 $abc$36039$n4975
.sym 61924 picorv32.alu_out_q[20]
.sym 61925 $abc$36039$n4974
.sym 61930 basesoc_picorv327[1]
.sym 61931 basesoc_picorv327[20]
.sym 61932 basesoc_picorv323[6]
.sym 61933 basesoc_picorv327[1]
.sym 61934 basesoc_picorv327[11]
.sym 61936 basesoc_picorv327[30]
.sym 61937 $abc$36039$n4968
.sym 61938 basesoc_uart_phy_storage[3]
.sym 61940 basesoc_picorv327[11]
.sym 61941 picorv32.reg_out[17]
.sym 61942 basesoc_picorv327[22]
.sym 61943 basesoc_picorv327[23]
.sym 61944 $abc$36039$n3648_1
.sym 61945 $abc$36039$n4932
.sym 61946 picorv32.decoded_imm_uj[6]
.sym 61947 basesoc_picorv327[22]
.sym 61948 $abc$36039$n6769
.sym 61949 basesoc_picorv327[5]
.sym 61950 basesoc_picorv328[29]
.sym 61951 $abc$36039$n4224
.sym 61957 $abc$36039$n3713
.sym 61960 basesoc_picorv328[22]
.sym 61961 $abc$36039$n3784_1
.sym 61963 basesoc_picorv327[22]
.sym 61966 $abc$36039$n3714_1
.sym 61967 picorv32.mem_rdata_latched[26]
.sym 61968 $abc$36039$n2878
.sym 61969 $abc$36039$n3784_1
.sym 61970 basesoc_picorv328[21]
.sym 61971 picorv32.irq_state[0]
.sym 61978 picorv32.reg_next_pc[18]
.sym 61982 picorv32.mem_rdata_latched[31]
.sym 61985 basesoc_picorv327[21]
.sym 61986 basesoc_picorv328[20]
.sym 61992 basesoc_picorv328[21]
.sym 61996 picorv32.irq_state[0]
.sym 61997 $abc$36039$n2878
.sym 61998 picorv32.reg_next_pc[18]
.sym 61999 $abc$36039$n3784_1
.sym 62004 picorv32.mem_rdata_latched[31]
.sym 62010 basesoc_picorv328[22]
.sym 62016 basesoc_picorv328[20]
.sym 62020 picorv32.reg_next_pc[18]
.sym 62021 $abc$36039$n3713
.sym 62022 $abc$36039$n3784_1
.sym 62023 $abc$36039$n3714_1
.sym 62026 basesoc_picorv327[22]
.sym 62027 basesoc_picorv327[21]
.sym 62028 basesoc_picorv328[21]
.sym 62029 basesoc_picorv328[22]
.sym 62034 picorv32.mem_rdata_latched[26]
.sym 62036 $abc$36039$n3046_$glb_ce
.sym 62037 clk12_$glb_clk
.sym 62039 $abc$36039$n3177
.sym 62040 picorv32.alu_out_q[3]
.sym 62041 $abc$36039$n4356_1
.sym 62042 $abc$36039$n4488
.sym 62043 $abc$36039$n6749
.sym 62044 $abc$36039$n6781
.sym 62045 picorv32.alu_out_q[17]
.sym 62046 picorv32.alu_out_q[2]
.sym 62052 picorv32.decoded_rs2[0]
.sym 62053 $abc$36039$n4683
.sym 62054 $abc$36039$n6793
.sym 62055 $abc$36039$n4227
.sym 62056 $abc$36039$n2878
.sym 62057 $abc$36039$n3784_1
.sym 62058 basesoc_picorv327[31]
.sym 62059 picorv32.alu_out_q[26]
.sym 62060 basesoc_dat_w[6]
.sym 62062 picorv32.is_slli_srli_srai
.sym 62063 picorv32.alu_out_q[0]
.sym 62064 basesoc_picorv327[26]
.sym 62065 $abc$36039$n2969_1
.sym 62066 basesoc_picorv327[15]
.sym 62067 $abc$36039$n2897
.sym 62068 basesoc_picorv327[30]
.sym 62069 basesoc_picorv327[19]
.sym 62070 $abc$36039$n232
.sym 62071 basesoc_picorv328[31]
.sym 62072 count[0]
.sym 62073 basesoc_picorv328[28]
.sym 62074 basesoc_picorv328[27]
.sym 62080 $abc$36039$n3174
.sym 62082 basesoc_picorv328[24]
.sym 62083 picorv32.reg_next_pc[17]
.sym 62084 picorv32.decoded_imm[21]
.sym 62086 picorv32.irq_state[0]
.sym 62087 basesoc_picorv328[17]
.sym 62090 $abc$36039$n3713
.sym 62094 $abc$36039$n3175_1
.sym 62095 $abc$36039$n3780
.sym 62101 picorv32.reg_out[17]
.sym 62102 picorv32.alu_out_q[17]
.sym 62103 picorv32.latched_stalu
.sym 62104 $abc$36039$n3648_1
.sym 62105 basesoc_picorv328[26]
.sym 62106 $abc$36039$n2969_1
.sym 62107 $abc$36039$n3128
.sym 62108 $abc$36039$n2878
.sym 62110 basesoc_picorv327[20]
.sym 62111 basesoc_picorv328[20]
.sym 62113 picorv32.irq_state[0]
.sym 62114 $abc$36039$n3713
.sym 62115 $abc$36039$n3780
.sym 62116 picorv32.reg_next_pc[17]
.sym 62119 $abc$36039$n3175_1
.sym 62120 $abc$36039$n3174
.sym 62121 basesoc_picorv327[20]
.sym 62122 basesoc_picorv328[20]
.sym 62126 basesoc_picorv328[17]
.sym 62131 picorv32.reg_next_pc[17]
.sym 62132 picorv32.irq_state[0]
.sym 62133 $abc$36039$n2878
.sym 62134 $abc$36039$n3780
.sym 62139 basesoc_picorv328[24]
.sym 62143 $abc$36039$n2969_1
.sym 62144 picorv32.decoded_imm[21]
.sym 62145 $abc$36039$n3648_1
.sym 62149 basesoc_picorv328[26]
.sym 62155 picorv32.latched_stalu
.sym 62157 picorv32.reg_out[17]
.sym 62158 picorv32.alu_out_q[17]
.sym 62159 $abc$36039$n3128
.sym 62160 clk12_$glb_clk
.sym 62162 $abc$36039$n3170_1
.sym 62163 picorv32.alu_out_q[16]
.sym 62164 $abc$36039$n3172
.sym 62165 $abc$36039$n3168
.sym 62166 $abc$36039$n4375_1
.sym 62167 $abc$36039$n6779
.sym 62168 picorv32.alu_out_q[0]
.sym 62169 $abc$36039$n3171
.sym 62172 $abc$36039$n2956
.sym 62173 picorv32.instr_bne
.sym 62174 $abc$36039$n3174
.sym 62176 basesoc_picorv328[21]
.sym 62177 $abc$36039$n4341
.sym 62178 $abc$36039$n3713
.sym 62179 basesoc_uart_phy_storage[8]
.sym 62181 $abc$36039$n4360_1
.sym 62182 picorv32.irq_state[0]
.sym 62183 basesoc_uart_phy_storage[10]
.sym 62184 $abc$36039$n2893
.sym 62185 basesoc_picorv328[30]
.sym 62186 $abc$36039$n3023
.sym 62187 $abc$36039$n6767
.sym 62188 basesoc_we
.sym 62189 picorv32.latched_stalu
.sym 62190 basesoc_picorv323[2]
.sym 62191 basesoc_picorv328[26]
.sym 62192 basesoc_picorv327[2]
.sym 62193 basesoc_dat_w[4]
.sym 62194 $abc$36039$n2846
.sym 62195 picorv32.instr_beq
.sym 62196 picorv32.alu_out_q[2]
.sym 62197 basesoc_picorv323[5]
.sym 62204 $abc$36039$n3173_1
.sym 62205 $abc$36039$n3654_1
.sym 62206 picorv32.decoded_imm[27]
.sym 62207 picorv32.reg_out[16]
.sym 62208 $abc$36039$n3640_1
.sym 62209 $abc$36039$n3178
.sym 62210 $abc$36039$n3664_1
.sym 62211 $abc$36039$n3177
.sym 62212 picorv32.decoded_imm[17]
.sym 62213 picorv32.latched_stalu
.sym 62214 picorv32.is_slti_blt_slt
.sym 62217 picorv32.decoded_imm[29]
.sym 62218 basesoc_picorv328[18]
.sym 62220 picorv32.alu_out_q[16]
.sym 62222 $abc$36039$n3168
.sym 62225 $abc$36039$n2969_1
.sym 62226 picorv32.instr_bge
.sym 62228 $abc$36039$n3150_1
.sym 62230 $abc$36039$n3128
.sym 62231 picorv32.decoded_imm[24]
.sym 62233 $abc$36039$n3660_1
.sym 62234 $abc$36039$n3161
.sym 62237 picorv32.latched_stalu
.sym 62238 picorv32.reg_out[16]
.sym 62239 picorv32.alu_out_q[16]
.sym 62242 $abc$36039$n3177
.sym 62243 $abc$36039$n3178
.sym 62244 picorv32.instr_bge
.sym 62245 picorv32.is_slti_blt_slt
.sym 62248 $abc$36039$n3654_1
.sym 62249 picorv32.decoded_imm[24]
.sym 62250 $abc$36039$n2969_1
.sym 62254 picorv32.decoded_imm[27]
.sym 62255 $abc$36039$n2969_1
.sym 62256 $abc$36039$n3660_1
.sym 62260 basesoc_picorv328[18]
.sym 62266 picorv32.decoded_imm[29]
.sym 62268 $abc$36039$n3664_1
.sym 62269 $abc$36039$n2969_1
.sym 62272 $abc$36039$n3161
.sym 62273 $abc$36039$n3173_1
.sym 62274 $abc$36039$n3150_1
.sym 62275 $abc$36039$n3168
.sym 62278 $abc$36039$n3640_1
.sym 62279 picorv32.decoded_imm[17]
.sym 62281 $abc$36039$n2969_1
.sym 62282 $abc$36039$n3128
.sym 62283 clk12_$glb_clk
.sym 62285 $abc$36039$n6783
.sym 62286 $abc$36039$n4550_1
.sym 62287 $abc$36039$n4551
.sym 62288 $abc$36039$n3167
.sym 62289 count[0]
.sym 62290 $abc$36039$n5839
.sym 62291 $abc$36039$n4268
.sym 62292 $abc$36039$n4357_1
.sym 62293 $abc$36039$n4272
.sym 62297 $abc$36039$n4271
.sym 62298 basesoc_uart_tx_fifo_do_read
.sym 62299 basesoc_picorv328[29]
.sym 62300 basesoc_picorv327[8]
.sym 62301 $abc$36039$n3654_1
.sym 62302 picorv32.decoded_imm[27]
.sym 62303 basesoc_picorv328[24]
.sym 62304 basesoc_picorv323[0]
.sym 62305 picorv32.decoded_imm[29]
.sym 62306 $abc$36039$n3169
.sym 62307 basesoc_picorv327[8]
.sym 62308 basesoc_picorv327[3]
.sym 62309 basesoc_picorv328[31]
.sym 62310 basesoc_uart_phy_storage[12]
.sym 62311 $abc$36039$n2950
.sym 62313 picorv32.is_compare
.sym 62314 basesoc_picorv323[0]
.sym 62315 picorv32.instr_sub
.sym 62316 $abc$36039$n2901
.sym 62317 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62318 $abc$36039$n190
.sym 62319 $abc$36039$n2890_1
.sym 62320 basesoc_picorv327[18]
.sym 62326 basesoc_picorv327[6]
.sym 62327 $abc$36039$n3176_1
.sym 62328 picorv32.decoded_imm[30]
.sym 62329 $abc$36039$n3166_1
.sym 62330 basesoc_picorv323[0]
.sym 62332 $abc$36039$n3149
.sym 62334 $abc$36039$n3662
.sym 62335 basesoc_picorv327[19]
.sym 62336 basesoc_picorv323[6]
.sym 62337 $abc$36039$n3128
.sym 62338 picorv32.decoded_imm[31]
.sym 62339 picorv32.decoded_imm[28]
.sym 62340 basesoc_picorv327[0]
.sym 62341 $abc$36039$n3668
.sym 62342 $abc$36039$n2969_1
.sym 62343 $abc$36039$n3666_1
.sym 62344 $abc$36039$n3642_1
.sym 62347 basesoc_picorv328[19]
.sym 62348 basesoc_picorv327[5]
.sym 62350 $abc$36039$n2969_1
.sym 62351 picorv32.decoded_imm[18]
.sym 62352 $abc$36039$n3162_1
.sym 62353 $abc$36039$n3167
.sym 62354 picorv32.instr_bne
.sym 62355 picorv32.instr_beq
.sym 62356 $abc$36039$n3163
.sym 62357 basesoc_picorv323[5]
.sym 62359 $abc$36039$n3149
.sym 62360 $abc$36039$n3176_1
.sym 62361 picorv32.instr_beq
.sym 62362 picorv32.instr_bne
.sym 62365 $abc$36039$n3162_1
.sym 62366 $abc$36039$n3167
.sym 62367 basesoc_picorv328[19]
.sym 62368 basesoc_picorv327[19]
.sym 62371 basesoc_picorv323[5]
.sym 62372 $abc$36039$n3166_1
.sym 62373 basesoc_picorv327[5]
.sym 62374 $abc$36039$n3163
.sym 62377 basesoc_picorv327[0]
.sym 62378 basesoc_picorv327[6]
.sym 62379 basesoc_picorv323[6]
.sym 62380 basesoc_picorv323[0]
.sym 62383 $abc$36039$n3668
.sym 62384 picorv32.decoded_imm[31]
.sym 62386 $abc$36039$n2969_1
.sym 62389 $abc$36039$n3662
.sym 62390 picorv32.decoded_imm[28]
.sym 62392 $abc$36039$n2969_1
.sym 62396 $abc$36039$n2969_1
.sym 62397 picorv32.decoded_imm[30]
.sym 62398 $abc$36039$n3666_1
.sym 62402 $abc$36039$n3642_1
.sym 62403 $abc$36039$n2969_1
.sym 62404 picorv32.decoded_imm[18]
.sym 62405 $abc$36039$n3128
.sym 62406 clk12_$glb_clk
.sym 62410 $abc$36039$n3012
.sym 62411 $abc$36039$n4269
.sym 62413 count[1]
.sym 62414 $abc$36039$n4270_1
.sym 62416 waittimer2_count[4]
.sym 62420 basesoc_picorv327[2]
.sym 62421 basesoc_picorv327[19]
.sym 62422 $abc$36039$n2898_1
.sym 62424 picorv32.decoded_imm[30]
.sym 62425 basesoc_uart_phy_storage[25]
.sym 62426 $abc$36039$n2893
.sym 62428 basesoc_picorv327[20]
.sym 62429 $abc$36039$n4716
.sym 62430 basesoc_picorv327[11]
.sym 62431 $abc$36039$n6279
.sym 62432 $abc$36039$n2853
.sym 62433 basesoc_picorv327[5]
.sym 62434 basesoc_picorv327[22]
.sym 62435 $PACKER_VCC_NET
.sym 62436 basesoc_uart_phy_storage[12]
.sym 62437 basesoc_uart_phy_tx_busy
.sym 62438 $PACKER_VCC_NET
.sym 62439 $abc$36039$n2843
.sym 62441 basesoc_picorv328[30]
.sym 62442 $abc$36039$n3164
.sym 62443 basesoc_picorv327[11]
.sym 62449 basesoc_dat_w[7]
.sym 62450 basesoc_dat_w[6]
.sym 62451 $abc$36039$n2847
.sym 62454 $abc$36039$n2848_1
.sym 62460 $abc$36039$n2849_1
.sym 62463 basesoc_dat_w[4]
.sym 62466 count[5]
.sym 62467 count[3]
.sym 62468 count[4]
.sym 62469 count[7]
.sym 62470 count[1]
.sym 62471 count[8]
.sym 62475 count[3]
.sym 62476 $abc$36039$n2750
.sym 62477 count[7]
.sym 62478 count[10]
.sym 62480 count[2]
.sym 62482 basesoc_dat_w[7]
.sym 62488 count[5]
.sym 62489 count[2]
.sym 62490 count[3]
.sym 62491 count[10]
.sym 62494 count[8]
.sym 62495 count[4]
.sym 62496 count[7]
.sym 62497 count[1]
.sym 62500 count[4]
.sym 62501 count[2]
.sym 62502 count[1]
.sym 62503 count[3]
.sym 62506 $abc$36039$n2847
.sym 62507 $abc$36039$n2848_1
.sym 62508 $abc$36039$n2849_1
.sym 62512 count[5]
.sym 62513 count[8]
.sym 62514 count[7]
.sym 62515 count[10]
.sym 62519 basesoc_dat_w[4]
.sym 62526 basesoc_dat_w[6]
.sym 62528 $abc$36039$n2750
.sym 62529 clk12_$glb_clk
.sym 62530 sys_rst_$glb_sr
.sym 62531 count[9]
.sym 62532 count[5]
.sym 62533 count[3]
.sym 62534 count[4]
.sym 62535 count[7]
.sym 62536 count[10]
.sym 62537 count[8]
.sym 62538 count[2]
.sym 62543 basesoc_uart_phy_storage[15]
.sym 62544 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 62545 $abc$36039$n2898_1
.sym 62546 basesoc_picorv328[25]
.sym 62549 $abc$36039$n4320
.sym 62553 basesoc_dat_w[7]
.sym 62554 basesoc_uart_phy_storage[17]
.sym 62555 $abc$36039$n2950
.sym 62556 $abc$36039$n2969_1
.sym 62557 basesoc_timer0_load_storage[29]
.sym 62558 basesoc_adr[1]
.sym 62559 $abc$36039$n2897
.sym 62560 basesoc_picorv327[30]
.sym 62561 $abc$36039$n136
.sym 62564 basesoc_uart_phy_sink_valid
.sym 62565 basesoc_picorv327[19]
.sym 62566 $abc$36039$n232
.sym 62579 $abc$36039$n5835
.sym 62580 basesoc_dat_w[5]
.sym 62583 $abc$36039$n2902
.sym 62588 basesoc_uart_phy_sink_valid
.sym 62589 $abc$36039$n3252
.sym 62591 $abc$36039$n3234
.sym 62592 $abc$36039$n2853
.sym 62593 basesoc_uart_tx_fifo_level0[4]
.sym 62596 count[12]
.sym 62597 basesoc_uart_phy_sink_ready
.sym 62599 $abc$36039$n2844
.sym 62601 count[11]
.sym 62602 count[15]
.sym 62603 count[13]
.sym 62612 $abc$36039$n2844
.sym 62614 $abc$36039$n2853
.sym 62617 count[13]
.sym 62618 count[12]
.sym 62619 count[11]
.sym 62620 count[15]
.sym 62635 basesoc_dat_w[5]
.sym 62641 basesoc_uart_phy_sink_valid
.sym 62642 basesoc_uart_tx_fifo_level0[4]
.sym 62643 basesoc_uart_phy_sink_ready
.sym 62644 $abc$36039$n3252
.sym 62647 $abc$36039$n3234
.sym 62649 $abc$36039$n5835
.sym 62651 $abc$36039$n2902
.sym 62652 clk12_$glb_clk
.sym 62653 sys_rst_$glb_sr
.sym 62654 count[12]
.sym 62655 $PACKER_VCC_NET
.sym 62656 $abc$36039$n4802_1
.sym 62657 $abc$36039$n4799_1
.sym 62659 count[11]
.sym 62660 count[15]
.sym 62661 count[13]
.sym 62664 basesoc_adr[3]
.sym 62667 basesoc_picorv327[16]
.sym 62669 basesoc_picorv327[17]
.sym 62675 $abc$36039$n5835
.sym 62676 basesoc_picorv327[4]
.sym 62677 $abc$36039$n2768
.sym 62680 basesoc_adr[3]
.sym 62682 basesoc_adr[0]
.sym 62683 sys_rst
.sym 62684 basesoc_adr[1]
.sym 62685 basesoc_dat_w[4]
.sym 62686 $abc$36039$n3023
.sym 62687 picorv32.instr_beq
.sym 62688 basesoc_we
.sym 62698 $abc$36039$n6336
.sym 62699 $abc$36039$n6338
.sym 62701 $abc$36039$n6342
.sym 62702 $abc$36039$n6344
.sym 62707 basesoc_uart_phy_tx_busy
.sym 62712 $abc$36039$n6316
.sym 62718 $abc$36039$n6328
.sym 62729 basesoc_uart_phy_tx_busy
.sym 62730 $abc$36039$n6338
.sym 62746 basesoc_uart_phy_tx_busy
.sym 62748 $abc$36039$n6336
.sym 62753 basesoc_uart_phy_tx_busy
.sym 62755 $abc$36039$n6344
.sym 62760 basesoc_uart_phy_tx_busy
.sym 62761 $abc$36039$n6342
.sym 62765 basesoc_uart_phy_tx_busy
.sym 62767 $abc$36039$n6328
.sym 62770 basesoc_uart_phy_tx_busy
.sym 62772 $abc$36039$n6316
.sym 62775 clk12_$glb_clk
.sym 62776 sys_rst_$glb_sr
.sym 62777 basesoc_adr[0]
.sym 62778 basesoc_adr[1]
.sym 62779 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 62780 basesoc_uart_phy_storage[20]
.sym 62781 $abc$36039$n4798_1
.sym 62782 $abc$36039$n232
.sym 62783 basesoc_uart_phy_rx_busy
.sym 62784 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 62789 basesoc_picorv327[3]
.sym 62790 basesoc_picorv327[12]
.sym 62791 basesoc_picorv327[29]
.sym 62792 basesoc_picorv327[25]
.sym 62793 basesoc_uart_phy_storage[17]
.sym 62794 basesoc_uart_phy_storage[7]
.sym 62795 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 62796 basesoc_picorv327[5]
.sym 62797 basesoc_uart_phy_storage[26]
.sym 62798 $PACKER_VCC_NET
.sym 62799 sys_rst
.sym 62800 basesoc_picorv327[3]
.sym 62801 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62802 eventmanager_status_w[2]
.sym 62803 $abc$36039$n3049
.sym 62804 $abc$36039$n232
.sym 62805 array_muxed0[4]
.sym 62806 basesoc_uart_phy_rx_busy
.sym 62807 $abc$36039$n2890_1
.sym 62808 basesoc_uart_phy_tx_busy
.sym 62809 picorv32.mem_rdata_q[13]
.sym 62810 basesoc_adr[0]
.sym 62811 picorv32.instr_sub
.sym 62812 $abc$36039$n2901
.sym 62821 $abc$36039$n6352
.sym 62824 $abc$36039$n6358
.sym 62825 $abc$36039$n6360
.sym 62826 $abc$36039$n6346
.sym 62827 $abc$36039$n6348
.sym 62830 $abc$36039$n6354
.sym 62831 $abc$36039$n6356
.sym 62832 basesoc_uart_phy_tx_busy
.sym 62844 $abc$36039$n132
.sym 62852 basesoc_uart_phy_tx_busy
.sym 62854 $abc$36039$n6352
.sym 62857 $abc$36039$n6354
.sym 62859 basesoc_uart_phy_tx_busy
.sym 62864 basesoc_uart_phy_tx_busy
.sym 62865 $abc$36039$n6348
.sym 62869 basesoc_uart_phy_tx_busy
.sym 62871 $abc$36039$n6360
.sym 62878 $abc$36039$n132
.sym 62881 basesoc_uart_phy_tx_busy
.sym 62882 $abc$36039$n6358
.sym 62889 $abc$36039$n6356
.sym 62890 basesoc_uart_phy_tx_busy
.sym 62893 basesoc_uart_phy_tx_busy
.sym 62895 $abc$36039$n6346
.sym 62898 clk12_$glb_clk
.sym 62899 sys_rst_$glb_sr
.sym 62900 $abc$36039$n2880
.sym 62901 $abc$36039$n3204
.sym 62902 $abc$36039$n2750
.sym 62903 $abc$36039$n5116
.sym 62904 $abc$36039$n2882
.sym 62905 $abc$36039$n3207
.sym 62906 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62907 $abc$36039$n3049
.sym 62913 basesoc_uart_phy_rx_busy
.sym 62915 basesoc_uart_phy_storage[20]
.sym 62917 sys_rst
.sym 62918 basesoc_picorv327[15]
.sym 62919 basesoc_adr[0]
.sym 62921 basesoc_adr[1]
.sym 62922 basesoc_uart_phy_storage[16]
.sym 62923 basesoc_uart_phy_storage[4]
.sym 62924 sys_rst
.sym 62925 $abc$36039$n2882
.sym 62926 sys_rst
.sym 62928 $abc$36039$n3246_1
.sym 62930 $abc$36039$n232
.sym 62931 picorv32.is_alu_reg_imm
.sym 62932 basesoc_uart_phy_rx_busy
.sym 62933 csrbankarray_csrbank3_bitbang0_w[1]
.sym 62934 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 62935 $abc$36039$n3204
.sym 62941 picorv32.instr_bge
.sym 62943 $abc$36039$n6366
.sym 62946 array_muxed0[3]
.sym 62947 $abc$36039$n6374
.sym 62949 $abc$36039$n6362
.sym 62952 $abc$36039$n6368
.sym 62953 picorv32.instr_bne
.sym 62954 $abc$36039$n6372
.sym 62955 $abc$36039$n3256
.sym 62956 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 62961 $abc$36039$n2881
.sym 62962 picorv32.instr_beq
.sym 62968 basesoc_uart_phy_tx_busy
.sym 62974 basesoc_uart_phy_tx_busy
.sym 62976 $abc$36039$n6372
.sym 62982 array_muxed0[3]
.sym 62986 $abc$36039$n6368
.sym 62988 basesoc_uart_phy_tx_busy
.sym 62992 picorv32.instr_beq
.sym 62993 picorv32.instr_bge
.sym 62994 picorv32.instr_bne
.sym 62998 $abc$36039$n2881
.sym 62999 $abc$36039$n3256
.sym 63000 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 63005 $abc$36039$n6366
.sym 63007 basesoc_uart_phy_tx_busy
.sym 63010 basesoc_uart_phy_tx_busy
.sym 63013 $abc$36039$n6362
.sym 63017 $abc$36039$n6374
.sym 63019 basesoc_uart_phy_tx_busy
.sym 63021 clk12_$glb_clk
.sym 63022 sys_rst_$glb_sr
.sym 63023 eventmanager_pending_w[0]
.sym 63026 $abc$36039$n3248
.sym 63027 $abc$36039$n2881
.sym 63029 $abc$36039$n2932
.sym 63035 $abc$36039$n3227
.sym 63036 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 63037 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 63039 basesoc_adr[3]
.sym 63040 $abc$36039$n3049
.sym 63041 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 63042 $abc$36039$n2880
.sym 63044 $abc$36039$n3204
.sym 63048 $abc$36039$n2881
.sym 63049 $abc$36039$n2825
.sym 63051 $abc$36039$n2882
.sym 63053 $abc$36039$n3207
.sym 63054 basesoc_uart_phy_uart_clk_rxen
.sym 63055 $abc$36039$n3302
.sym 63056 $abc$36039$n3378
.sym 63057 basesoc_timer0_load_storage[29]
.sym 63058 basesoc_adr[1]
.sym 63065 basesoc_adr[1]
.sym 63067 $abc$36039$n3507
.sym 63069 picorv32.mem_rdata_q[12]
.sym 63070 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 63072 basesoc_uart_phy_storage[24]
.sym 63075 $abc$36039$n3049
.sym 63077 $abc$36039$n3497
.sym 63078 $abc$36039$n126
.sym 63079 basesoc_uart_phy_storage[0]
.sym 63080 basesoc_adr[0]
.sym 63081 picorv32.mem_rdata_q[13]
.sym 63084 picorv32.mem_rdata_q[14]
.sym 63085 $abc$36039$n132
.sym 63088 $abc$36039$n3483
.sym 63089 basesoc_adr[1]
.sym 63091 picorv32.is_alu_reg_imm
.sym 63092 $abc$36039$n3485_1
.sym 63095 $abc$36039$n3505
.sym 63097 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 63098 $abc$36039$n3485_1
.sym 63104 $abc$36039$n3505
.sym 63106 $abc$36039$n3497
.sym 63109 basesoc_adr[1]
.sym 63110 $abc$36039$n126
.sym 63111 basesoc_adr[0]
.sym 63112 basesoc_uart_phy_storage[24]
.sym 63115 basesoc_adr[1]
.sym 63116 basesoc_uart_phy_storage[0]
.sym 63117 $abc$36039$n132
.sym 63118 basesoc_adr[0]
.sym 63121 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 63123 $abc$36039$n3505
.sym 63127 $abc$36039$n3483
.sym 63129 $abc$36039$n3507
.sym 63133 picorv32.mem_rdata_q[14]
.sym 63134 picorv32.mem_rdata_q[13]
.sym 63135 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 63136 picorv32.mem_rdata_q[12]
.sym 63139 picorv32.mem_rdata_q[13]
.sym 63140 picorv32.mem_rdata_q[14]
.sym 63141 picorv32.mem_rdata_q[12]
.sym 63142 picorv32.is_alu_reg_imm
.sym 63143 $abc$36039$n3049
.sym 63144 clk12_$glb_clk
.sym 63145 $abc$36039$n232_$glb_sr
.sym 63146 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 63147 $abc$36039$n4979_1
.sym 63148 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 63149 $abc$36039$n4985_1
.sym 63150 $abc$36039$n5280_1
.sym 63151 basesoc_uart_phy_rx_r
.sym 63152 $abc$36039$n5295
.sym 63153 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 63158 basesoc_uart_phy_storage[24]
.sym 63159 $abc$36039$n5011
.sym 63160 picorv32.instr_sub
.sym 63161 $abc$36039$n3507
.sym 63163 picorv32.irq_state[0]
.sym 63164 $abc$36039$n2754
.sym 63165 $abc$36039$n3497
.sym 63166 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 63167 basesoc_uart_phy_uart_clk_rxen
.sym 63168 basesoc_uart_phy_storage[31]
.sym 63169 $abc$36039$n2975
.sym 63170 $abc$36039$n3282
.sym 63171 basesoc_timer0_en_storage
.sym 63172 basesoc_adr[2]
.sym 63173 basesoc_we
.sym 63174 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 63175 sys_rst
.sym 63176 sys_rst
.sym 63177 $abc$36039$n2880
.sym 63178 basesoc_adr[2]
.sym 63179 basesoc_adr[0]
.sym 63180 basesoc_adr[3]
.sym 63181 $abc$36039$n3207
.sym 63187 eventsourceprocess0_old_trigger
.sym 63189 basesoc_we
.sym 63190 $abc$36039$n4786_1
.sym 63192 eventmanager_status_w[0]
.sym 63194 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 63195 $abc$36039$n2882
.sym 63197 $abc$36039$n4787_1
.sym 63198 basesoc_adr[2]
.sym 63203 csrbankarray_csrbank3_bitbang0_w[1]
.sym 63205 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 63206 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 63207 csrbankarray_csrbank3_bitbang0_w[2]
.sym 63209 $abc$36039$n3227
.sym 63210 $abc$36039$n3255
.sym 63212 $abc$36039$n3256
.sym 63215 $abc$36039$n3360
.sym 63218 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 63223 eventmanager_status_w[0]
.sym 63226 $abc$36039$n4787_1
.sym 63228 $abc$36039$n4786_1
.sym 63229 $abc$36039$n3227
.sym 63233 $abc$36039$n2882
.sym 63234 csrbankarray_csrbank3_bitbang0_w[2]
.sym 63235 $abc$36039$n3360
.sym 63238 $abc$36039$n2882
.sym 63240 $abc$36039$n3255
.sym 63241 basesoc_adr[2]
.sym 63244 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 63245 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 63246 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 63247 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 63251 eventsourceprocess0_old_trigger
.sym 63252 eventmanager_status_w[0]
.sym 63257 $abc$36039$n3360
.sym 63258 csrbankarray_csrbank3_bitbang0_w[1]
.sym 63259 $abc$36039$n2882
.sym 63263 $abc$36039$n3256
.sym 63265 basesoc_we
.sym 63267 clk12_$glb_clk
.sym 63268 sys_rst_$glb_sr
.sym 63269 $abc$36039$n5044
.sym 63270 basesoc_adr[4]
.sym 63271 eventsourceprocess1_old_trigger
.sym 63272 $abc$36039$n3201
.sym 63273 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 63274 $abc$36039$n2944
.sym 63275 basesoc_timer0_value[0]
.sym 63276 $abc$36039$n6018
.sym 63281 $abc$36039$n5292_1
.sym 63283 eventmanager_status_w[0]
.sym 63284 $abc$36039$n4985_1
.sym 63285 $abc$36039$n2945
.sym 63287 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 63288 eventmanager_status_w[0]
.sym 63289 sys_rst
.sym 63291 $abc$36039$n2718
.sym 63293 $abc$36039$n3302
.sym 63294 eventmanager_status_w[2]
.sym 63295 $abc$36039$n4843
.sym 63296 basesoc_timer0_reload_storage[0]
.sym 63297 $abc$36039$n232
.sym 63298 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 63299 $abc$36039$n4980_1
.sym 63300 basesoc_timer0_load_storage[0]
.sym 63301 $abc$36039$n3203
.sym 63302 array_muxed0[4]
.sym 63303 $abc$36039$n4841
.sym 63304 basesoc_adr[4]
.sym 63310 $abc$36039$n2880
.sym 63313 $abc$36039$n3254
.sym 63314 basesoc_ctrl_reset_reset_r
.sym 63315 $abc$36039$n5488_1
.sym 63317 basesoc_adr[3]
.sym 63318 $abc$36039$n2881
.sym 63319 sys_rst
.sym 63321 $abc$36039$n2825
.sym 63322 $abc$36039$n3204
.sym 63323 basesoc_adr[2]
.sym 63324 $abc$36039$n2824
.sym 63325 basesoc_timer0_load_storage[8]
.sym 63326 $abc$36039$n3203
.sym 63327 basesoc_timer0_eventmanager_storage
.sym 63331 basesoc_timer0_en_storage
.sym 63335 basesoc_adr[4]
.sym 63336 sys_rst
.sym 63337 $abc$36039$n2880
.sym 63338 $abc$36039$n3302
.sym 63340 $abc$36039$n3281
.sym 63344 basesoc_adr[3]
.sym 63345 basesoc_adr[2]
.sym 63346 $abc$36039$n3204
.sym 63349 sys_rst
.sym 63350 $abc$36039$n2880
.sym 63351 $abc$36039$n3281
.sym 63352 basesoc_adr[4]
.sym 63355 basesoc_adr[4]
.sym 63356 basesoc_timer0_eventmanager_storage
.sym 63357 $abc$36039$n2880
.sym 63358 $abc$36039$n5488_1
.sym 63361 $abc$36039$n2824
.sym 63368 $abc$36039$n2881
.sym 63370 basesoc_adr[3]
.sym 63373 $abc$36039$n3302
.sym 63374 $abc$36039$n3203
.sym 63375 basesoc_timer0_en_storage
.sym 63376 basesoc_timer0_load_storage[8]
.sym 63379 basesoc_ctrl_reset_reset_r
.sym 63380 $abc$36039$n3254
.sym 63381 sys_rst
.sym 63382 $abc$36039$n2824
.sym 63389 $abc$36039$n2825
.sym 63390 clk12_$glb_clk
.sym 63391 sys_rst_$glb_sr
.sym 63392 $abc$36039$n3200
.sym 63393 basesoc_timer0_value_status[9]
.sym 63394 basesoc_timer0_value_status[4]
.sym 63395 $abc$36039$n4841
.sym 63396 $abc$36039$n5507
.sym 63397 basesoc_timer0_value_status[10]
.sym 63398 basesoc_timer0_value_status[6]
.sym 63399 $abc$36039$n4843
.sym 63404 $abc$36039$n3295
.sym 63405 basesoc_timer0_value[0]
.sym 63407 sys_rst
.sym 63409 $abc$36039$n3048
.sym 63410 $abc$36039$n3283
.sym 63411 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 63412 $abc$36039$n3203
.sym 63413 $abc$36039$n2900
.sym 63414 $abc$36039$n3302
.sym 63416 basesoc_timer0_eventmanager_status_w
.sym 63417 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 63418 user_btn1
.sym 63419 $abc$36039$n2904
.sym 63420 basesoc_timer0_eventmanager_status_w
.sym 63421 $abc$36039$n3302
.sym 63422 basesoc_timer0_load_storage[0]
.sym 63424 $abc$36039$n2914
.sym 63425 $abc$36039$n3200
.sym 63426 $abc$36039$n3281
.sym 63427 $abc$36039$n232
.sym 63435 $abc$36039$n2904
.sym 63438 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 63439 basesoc_dat_w[5]
.sym 63441 $abc$36039$n3287
.sym 63442 basesoc_adr[4]
.sym 63443 basesoc_adr[3]
.sym 63444 basesoc_adr[2]
.sym 63446 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 63448 sys_rst
.sym 63450 basesoc_adr[2]
.sym 63451 $abc$36039$n3207
.sym 63452 $abc$36039$n3281
.sym 63453 $abc$36039$n3304
.sym 63454 basesoc_ctrl_reset_reset_r
.sym 63456 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 63457 $abc$36039$n2882
.sym 63458 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 63460 $abc$36039$n3281
.sym 63466 sys_rst
.sym 63467 $abc$36039$n3281
.sym 63468 $abc$36039$n3304
.sym 63472 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 63473 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 63474 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 63475 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 63478 basesoc_adr[2]
.sym 63479 $abc$36039$n2882
.sym 63481 basesoc_adr[3]
.sym 63490 $abc$36039$n3207
.sym 63491 basesoc_adr[3]
.sym 63492 basesoc_adr[4]
.sym 63493 basesoc_adr[2]
.sym 63497 $abc$36039$n3281
.sym 63498 $abc$36039$n3287
.sym 63499 sys_rst
.sym 63504 basesoc_dat_w[5]
.sym 63510 basesoc_ctrl_reset_reset_r
.sym 63512 $abc$36039$n2904
.sym 63513 clk12_$glb_clk
.sym 63514 sys_rst_$glb_sr
.sym 63515 basesoc_timer0_load_storage[23]
.sym 63516 $abc$36039$n5506
.sym 63517 $abc$36039$n4879_1
.sym 63518 $abc$36039$n3281
.sym 63519 basesoc_timer0_load_storage[17]
.sym 63520 $abc$36039$n5509
.sym 63521 $abc$36039$n5505
.sym 63522 $abc$36039$n4852_1
.sym 63523 $abc$36039$n4886
.sym 63527 $abc$36039$n2914
.sym 63530 $abc$36039$n4841
.sym 63531 picorv32.is_lbu_lhu_lw
.sym 63532 $abc$36039$n4843
.sym 63533 basesoc_dat_w[7]
.sym 63534 $abc$36039$n3200
.sym 63536 basesoc_timer0_reload_storage[4]
.sym 63538 $abc$36039$n3062
.sym 63539 $abc$36039$n3298
.sym 63540 $abc$36039$n3302
.sym 63541 $abc$36039$n3207
.sym 63542 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 63543 $abc$36039$n2882
.sym 63544 $abc$36039$n3323
.sym 63545 basesoc_dat_w[4]
.sym 63546 $abc$36039$n2896
.sym 63547 $abc$36039$n3287
.sym 63548 $abc$36039$n3206_1
.sym 63549 basesoc_timer0_load_storage[29]
.sym 63550 $abc$36039$n3207
.sym 63558 $abc$36039$n3198
.sym 63566 $abc$36039$n3206_1
.sym 63567 basesoc_dat_w[5]
.sym 63574 basesoc_adr[4]
.sym 63575 basesoc_ctrl_reset_reset_r
.sym 63583 $abc$36039$n2900
.sym 63589 basesoc_adr[4]
.sym 63590 $abc$36039$n3206_1
.sym 63613 $abc$36039$n3198
.sym 63615 basesoc_adr[4]
.sym 63628 basesoc_ctrl_reset_reset_r
.sym 63634 basesoc_dat_w[5]
.sym 63635 $abc$36039$n2900
.sym 63636 clk12_$glb_clk
.sym 63637 sys_rst_$glb_sr
.sym 63638 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 63639 $abc$36039$n4982_1
.sym 63640 $abc$36039$n2969
.sym 63641 $abc$36039$n3292
.sym 63642 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 63643 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 63644 $abc$36039$n3298
.sym 63645 $abc$36039$n4980_1
.sym 63650 $abc$36039$n3287
.sym 63651 basesoc_adr[3]
.sym 63652 basesoc_timer0_value_status[25]
.sym 63653 $abc$36039$n3281
.sym 63654 $abc$36039$n4900_1
.sym 63655 $abc$36039$n4852_1
.sym 63656 $abc$36039$n2902
.sym 63657 $abc$36039$n2914
.sym 63658 $abc$36039$n3289
.sym 63660 $abc$36039$n3300
.sym 63661 basesoc_timer0_reload_storage[8]
.sym 63664 basesoc_adr[2]
.sym 63666 $abc$36039$n2912
.sym 63667 basesoc_timer0_en_storage
.sym 63668 $abc$36039$n2900
.sym 63672 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 63673 basesoc_we
.sym 63682 basesoc_adr[2]
.sym 63695 basesoc_ctrl_reset_reset_r
.sym 63701 $abc$36039$n3207
.sym 63705 basesoc_dat_w[4]
.sym 63706 $abc$36039$n2896
.sym 63709 basesoc_adr[3]
.sym 63715 basesoc_dat_w[4]
.sym 63725 basesoc_adr[3]
.sym 63726 $abc$36039$n3207
.sym 63727 basesoc_adr[2]
.sym 63745 basesoc_ctrl_reset_reset_r
.sym 63758 $abc$36039$n2896
.sym 63759 clk12_$glb_clk
.sym 63760 sys_rst_$glb_sr
.sym 63761 $abc$36039$n2912
.sym 63762 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 63764 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 63773 basesoc_timer0_load_storage[4]
.sym 63774 $abc$36039$n3298
.sym 63776 $abc$36039$n3292
.sym 63778 basesoc_timer0_load_storage[21]
.sym 63783 basesoc_timer0_load_storage[31]
.sym 63787 waittimer1_count[11]
.sym 63792 basesoc_timer0_load_storage[0]
.sym 63793 waittimer1_count[0]
.sym 63795 $abc$36039$n4980_1
.sym 63804 waittimer1_count[4]
.sym 63805 $abc$36039$n5954
.sym 63806 $abc$36039$n5956
.sym 63807 waittimer1_count[8]
.sym 63812 $abc$36039$n5952
.sym 63813 waittimer1_count[5]
.sym 63815 $abc$36039$n5958
.sym 63824 user_btn1
.sym 63826 waittimer1_count[3]
.sym 63829 $abc$36039$n2951
.sym 63835 user_btn1
.sym 63836 $abc$36039$n5954
.sym 63847 user_btn1
.sym 63849 $abc$36039$n5956
.sym 63854 user_btn1
.sym 63856 $abc$36039$n5958
.sym 63871 waittimer1_count[5]
.sym 63872 waittimer1_count[8]
.sym 63873 waittimer1_count[4]
.sym 63874 waittimer1_count[3]
.sym 63877 $abc$36039$n5952
.sym 63880 user_btn1
.sym 63881 $abc$36039$n2951
.sym 63882 clk12_$glb_clk
.sym 63883 sys_rst_$glb_sr
.sym 63886 basesoc_timer0_en_storage
.sym 63898 basesoc_ctrl_reset_reset_r
.sym 63900 sys_rst
.sym 63902 basesoc_timer0_load_storage[16]
.sym 63904 $abc$36039$n3300
.sym 63905 sys_rst
.sym 63907 $abc$36039$n2908
.sym 63908 $abc$36039$n232
.sym 63910 user_btn1
.sym 63926 waittimer1_count[13]
.sym 63928 user_btn1
.sym 63929 waittimer1_count[1]
.sym 63931 $abc$36039$n3339
.sym 63932 waittimer1_count[2]
.sym 63933 $abc$36039$n5964
.sym 63934 $abc$36039$n5966
.sym 63936 $abc$36039$n2951
.sym 63937 $abc$36039$n3340_1
.sym 63938 $abc$36039$n5974
.sym 63944 $abc$36039$n3338
.sym 63945 $abc$36039$n170
.sym 63947 waittimer1_count[11]
.sym 63949 waittimer1_count[9]
.sym 63953 waittimer1_count[0]
.sym 63960 $abc$36039$n5966
.sym 63961 user_btn1
.sym 63965 $abc$36039$n5974
.sym 63966 user_btn1
.sym 63971 $abc$36039$n3340_1
.sym 63972 $abc$36039$n3339
.sym 63973 $abc$36039$n3338
.sym 63976 waittimer1_count[9]
.sym 63978 waittimer1_count[13]
.sym 63979 waittimer1_count[11]
.sym 63982 $abc$36039$n170
.sym 63983 waittimer1_count[2]
.sym 63984 waittimer1_count[1]
.sym 63985 waittimer1_count[0]
.sym 63988 $abc$36039$n5964
.sym 63990 user_btn1
.sym 64004 $abc$36039$n2951
.sym 64005 clk12_$glb_clk
.sym 64006 sys_rst_$glb_sr
.sym 64030 basesoc_timer0_en_storage
.sym 64050 $abc$36039$n2952
.sym 64052 waittimer1_count[1]
.sym 64065 sys_rst
.sym 64068 waittimer1_count[0]
.sym 64070 user_btn1
.sym 64078 eventmanager_status_w[1]
.sym 64105 waittimer1_count[1]
.sym 64107 user_btn1
.sym 64111 eventmanager_status_w[1]
.sym 64112 user_btn1
.sym 64113 sys_rst
.sym 64114 waittimer1_count[0]
.sym 64127 $abc$36039$n2952
.sym 64128 clk12_$glb_clk
.sym 64129 sys_rst_$glb_sr
.sym 64140 $abc$36039$n2952
.sym 64160 eventmanager_status_w[1]
.sym 64244 $PACKER_VCC_NET
.sym 64247 $abc$36039$n2960
.sym 64253 basesoc_picorv32_trap
.sym 64254 basesoc_uart_phy_rx
.sym 64263 $PACKER_VCC_NET
.sym 64276 $abc$36039$n6807
.sym 64280 user_btn_n
.sym 64293 rst1
.sym 64298 $PACKER_GND_NET
.sym 64320 user_btn_n
.sym 64332 rst1
.sym 64337 $PACKER_GND_NET
.sym 64352 clk12_$glb_clk
.sym 64353 $abc$36039$n6807
.sym 64358 basesoc_uart_rx_fifo_level0[1]
.sym 64360 $abc$36039$n3271
.sym 64363 $abc$36039$n2872
.sym 64365 $abc$36039$n2884
.sym 64368 $abc$36039$n232
.sym 64369 basesoc_picorv328[15]
.sym 64371 $abc$36039$n3044_1
.sym 64373 $abc$36039$n3435
.sym 64377 $abc$36039$n3440_1
.sym 64378 array_muxed0[14]
.sym 64379 $abc$36039$n3425
.sym 64380 por_rst
.sym 64392 $PACKER_GND_NET
.sym 64398 $abc$36039$n2872
.sym 64413 basesoc_uart_phy_source_valid
.sym 64437 $abc$36039$n6182
.sym 64438 $abc$36039$n6186
.sym 64439 $abc$36039$n6189
.sym 64445 $abc$36039$n6183
.sym 64446 $abc$36039$n6185
.sym 64447 basesoc_uart_rx_fifo_level0[0]
.sym 64448 basesoc_uart_rx_fifo_level0[2]
.sym 64449 basesoc_uart_rx_fifo_level0[3]
.sym 64450 basesoc_uart_rx_fifo_level0[4]
.sym 64453 $abc$36039$n2872
.sym 64455 $abc$36039$n6188
.sym 64456 $PACKER_VCC_NET
.sym 64459 basesoc_uart_rx_fifo_level0[1]
.sym 64461 basesoc_uart_rx_fifo_wrport_we
.sym 64464 $PACKER_VCC_NET
.sym 64467 $nextpnr_ICESTORM_LC_4$O
.sym 64469 basesoc_uart_rx_fifo_level0[0]
.sym 64473 $auto$alumacc.cc:474:replace_alu$5978.C[2]
.sym 64475 $PACKER_VCC_NET
.sym 64476 basesoc_uart_rx_fifo_level0[1]
.sym 64479 $auto$alumacc.cc:474:replace_alu$5978.C[3]
.sym 64481 $PACKER_VCC_NET
.sym 64482 basesoc_uart_rx_fifo_level0[2]
.sym 64483 $auto$alumacc.cc:474:replace_alu$5978.C[2]
.sym 64485 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 64487 $PACKER_VCC_NET
.sym 64488 basesoc_uart_rx_fifo_level0[3]
.sym 64489 $auto$alumacc.cc:474:replace_alu$5978.C[3]
.sym 64492 basesoc_uart_rx_fifo_level0[4]
.sym 64494 $PACKER_VCC_NET
.sym 64495 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 64498 basesoc_uart_rx_fifo_wrport_we
.sym 64499 $abc$36039$n6182
.sym 64500 $abc$36039$n6183
.sym 64505 $abc$36039$n6186
.sym 64506 $abc$36039$n6185
.sym 64507 basesoc_uart_rx_fifo_wrport_we
.sym 64511 $abc$36039$n6189
.sym 64512 basesoc_uart_rx_fifo_wrport_we
.sym 64513 $abc$36039$n6188
.sym 64514 $abc$36039$n2872
.sym 64515 clk12_$glb_clk
.sym 64516 sys_rst_$glb_sr
.sym 64519 basesoc_uart_rx_fifo_wrport_we
.sym 64522 basesoc_uart_rx_fifo_do_read
.sym 64524 picorv32.mem_rdata_q[12]
.sym 64530 array_muxed1[11]
.sym 64531 array_muxed0[2]
.sym 64534 $abc$36039$n2884
.sym 64536 $abc$36039$n3041
.sym 64537 array_muxed0[4]
.sym 64538 $abc$36039$n2884
.sym 64539 $abc$36039$n3020_1
.sym 64540 array_muxed1[8]
.sym 64541 $abc$36039$n3028
.sym 64542 $abc$36039$n3557
.sym 64543 $abc$36039$n3037
.sym 64544 sys_rst
.sym 64547 picorv32.mem_do_wdata
.sym 64548 picorv32.mem_rdata_q[12]
.sym 64549 $abc$36039$n4990_1
.sym 64558 $abc$36039$n3390
.sym 64560 array_muxed2[2]
.sym 64561 array_muxed2[0]
.sym 64562 $abc$36039$n3563
.sym 64563 $abc$36039$n3565_1
.sym 64565 array_muxed2[1]
.sym 64568 array_muxed2[2]
.sym 64569 array_muxed2[0]
.sym 64570 $abc$36039$n3558
.sym 64572 $abc$36039$n3554
.sym 64575 $abc$36039$n3560
.sym 64576 $abc$36039$n3023
.sym 64577 $abc$36039$n3555_1
.sym 64578 $abc$36039$n3556
.sym 64581 picorv32.mem_wordsize[1]
.sym 64583 $abc$36039$n3187
.sym 64586 $abc$36039$n3562
.sym 64588 array_muxed2[3]
.sym 64589 basesoc_picorv327[0]
.sym 64591 array_muxed2[2]
.sym 64592 array_muxed2[1]
.sym 64593 array_muxed2[0]
.sym 64594 array_muxed2[3]
.sym 64597 picorv32.mem_wordsize[1]
.sym 64598 basesoc_picorv327[0]
.sym 64599 $abc$36039$n3554
.sym 64600 $abc$36039$n3556
.sym 64603 $abc$36039$n3187
.sym 64604 $abc$36039$n3562
.sym 64605 $abc$36039$n3390
.sym 64606 array_muxed2[2]
.sym 64609 array_muxed2[0]
.sym 64610 $abc$36039$n3390
.sym 64611 $abc$36039$n3555_1
.sym 64612 $abc$36039$n3187
.sym 64616 $abc$36039$n3554
.sym 64617 $abc$36039$n3563
.sym 64618 $abc$36039$n3558
.sym 64621 $abc$36039$n3554
.sym 64622 basesoc_picorv327[0]
.sym 64623 picorv32.mem_wordsize[1]
.sym 64624 $abc$36039$n3563
.sym 64627 $abc$36039$n3390
.sym 64628 $abc$36039$n3565_1
.sym 64629 $abc$36039$n3187
.sym 64630 array_muxed2[3]
.sym 64633 array_muxed2[1]
.sym 64634 $abc$36039$n3390
.sym 64635 $abc$36039$n3560
.sym 64636 $abc$36039$n3187
.sym 64637 $abc$36039$n3023
.sym 64638 clk12_$glb_clk
.sym 64640 $abc$36039$n2828
.sym 64642 $abc$36039$n3259
.sym 64644 basesoc_uart_eventmanager_pending_w[1]
.sym 64647 $abc$36039$n2829
.sym 64652 por_rst
.sym 64654 array_muxed0[9]
.sym 64655 basesoc_dat_w[3]
.sym 64657 picorv32.mem_rdata_q[12]
.sym 64658 $abc$36039$n3558
.sym 64660 basesoc_dat_w[5]
.sym 64662 $abc$36039$n3390
.sym 64663 spiflash_i
.sym 64664 basesoc_dat_w[1]
.sym 64665 array_muxed1[7]
.sym 64667 $abc$36039$n3027
.sym 64668 basesoc_dat_w[2]
.sym 64672 array_muxed1[15]
.sym 64674 basesoc_ctrl_reset_reset_r
.sym 64675 basesoc_picorv327[0]
.sym 64689 basesoc_picorv323[15]
.sym 64691 $abc$36039$n232
.sym 64692 picorv32.mem_do_wdata
.sym 64693 basesoc_picorv323[13]
.sym 64694 basesoc_picorv327[1]
.sym 64700 basesoc_picorv323[4]
.sym 64701 basesoc_picorv323[14]
.sym 64702 $abc$36039$n3557
.sym 64706 basesoc_picorv323[1]
.sym 64707 $abc$36039$n2960
.sym 64708 $abc$36039$n3027
.sym 64712 basesoc_picorv328[29]
.sym 64715 basesoc_picorv323[15]
.sym 64720 basesoc_picorv323[13]
.sym 64728 basesoc_picorv323[1]
.sym 64735 basesoc_picorv323[14]
.sym 64738 basesoc_picorv327[1]
.sym 64739 $abc$36039$n3557
.sym 64746 basesoc_picorv323[4]
.sym 64751 $abc$36039$n232
.sym 64752 picorv32.mem_do_wdata
.sym 64753 $abc$36039$n2960
.sym 64756 basesoc_picorv323[13]
.sym 64757 basesoc_picorv328[29]
.sym 64758 $abc$36039$n3557
.sym 64760 $abc$36039$n3027
.sym 64761 clk12_$glb_clk
.sym 64763 basesoc_dat_w[2]
.sym 64765 spiflash_cs_n
.sym 64766 basesoc_ctrl_reset_reset_r
.sym 64768 basesoc_dat_w[6]
.sym 64769 basesoc_dat_w[1]
.sym 64770 spiflash_mosi
.sym 64774 $abc$36039$n6783
.sym 64777 $abc$36039$n232
.sym 64778 picorv32.mem_do_wdata
.sym 64780 $abc$36039$n2829
.sym 64783 array_muxed0[5]
.sym 64784 $abc$36039$n2829
.sym 64785 basesoc_picorv323[15]
.sym 64787 basesoc_picorv323[14]
.sym 64788 array_muxed1[1]
.sym 64790 array_muxed1[14]
.sym 64791 basesoc_picorv328[14]
.sym 64795 array_muxed1[9]
.sym 64796 array_muxed0[8]
.sym 64806 basesoc_uart_tx_fifo_consume[0]
.sym 64809 basesoc_uart_tx_fifo_consume[1]
.sym 64814 basesoc_uart_tx_fifo_consume[2]
.sym 64817 basesoc_picorv323[5]
.sym 64819 picorv32.mem_do_wdata
.sym 64821 $abc$36039$n2960
.sym 64823 basesoc_uart_tx_fifo_consume[3]
.sym 64825 picorv32.mem_wordsize[1]
.sym 64828 basesoc_picorv328[13]
.sym 64831 $abc$36039$n2839
.sym 64835 $abc$36039$n3023
.sym 64836 $nextpnr_ICESTORM_LC_16$O
.sym 64839 basesoc_uart_tx_fifo_consume[0]
.sym 64842 $auto$alumacc.cc:474:replace_alu$6029.C[2]
.sym 64845 basesoc_uart_tx_fifo_consume[1]
.sym 64848 $auto$alumacc.cc:474:replace_alu$6029.C[3]
.sym 64850 basesoc_uart_tx_fifo_consume[2]
.sym 64852 $auto$alumacc.cc:474:replace_alu$6029.C[2]
.sym 64857 basesoc_uart_tx_fifo_consume[3]
.sym 64858 $auto$alumacc.cc:474:replace_alu$6029.C[3]
.sym 64861 basesoc_picorv323[5]
.sym 64862 picorv32.mem_wordsize[1]
.sym 64864 basesoc_picorv328[13]
.sym 64880 $abc$36039$n3023
.sym 64881 $abc$36039$n2960
.sym 64882 picorv32.mem_do_wdata
.sym 64883 $abc$36039$n2839
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64886 array_muxed1[7]
.sym 64887 array_muxed1[31]
.sym 64888 array_muxed1[9]
.sym 64889 array_muxed1[6]
.sym 64890 array_muxed1[25]
.sym 64891 array_muxed1[10]
.sym 64892 basesoc_picorv323[14]
.sym 64893 array_muxed1[22]
.sym 64897 $abc$36039$n194
.sym 64899 basesoc_dat_w[1]
.sym 64900 basesoc_picorv323[2]
.sym 64901 basesoc_ctrl_reset_reset_r
.sym 64905 basesoc_picorv323[5]
.sym 64908 basesoc_picorv328[23]
.sym 64909 spiflash_cs_n
.sym 64910 $abc$36039$n5867
.sym 64911 array_muxed0[2]
.sym 64912 csrbankarray_csrbank3_bitbang_en0_w
.sym 64914 basesoc_uart_phy_rx
.sym 64915 $abc$36039$n5871
.sym 64916 basesoc_dat_w[6]
.sym 64917 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 64920 picorv32.reg_sh[0]
.sym 64929 $abc$36039$n4532
.sym 64931 picorv32.cpu_state[4]
.sym 64932 picorv32.reg_sh[4]
.sym 64935 regs0
.sym 64937 $abc$36039$n3701
.sym 64939 picorv32.cpu_state[4]
.sym 64942 picorv32.reg_sh[2]
.sym 64946 picorv32.reg_sh[0]
.sym 64947 picorv32.reg_sh[1]
.sym 64948 $PACKER_VCC_NET
.sym 64950 picorv32.reg_sh[3]
.sym 64955 $abc$36039$n4536
.sym 64956 $PACKER_VCC_NET
.sym 64958 $abc$36039$n3697
.sym 64959 $nextpnr_ICESTORM_LC_21$O
.sym 64961 picorv32.reg_sh[0]
.sym 64965 $auto$alumacc.cc:474:replace_alu$6061.C[2]
.sym 64967 picorv32.reg_sh[1]
.sym 64968 $PACKER_VCC_NET
.sym 64971 $auto$alumacc.cc:474:replace_alu$6061.C[3]
.sym 64973 $PACKER_VCC_NET
.sym 64974 picorv32.reg_sh[2]
.sym 64975 $auto$alumacc.cc:474:replace_alu$6061.C[2]
.sym 64977 $auto$alumacc.cc:474:replace_alu$6061.C[4]
.sym 64979 $PACKER_VCC_NET
.sym 64980 picorv32.reg_sh[3]
.sym 64981 $auto$alumacc.cc:474:replace_alu$6061.C[3]
.sym 64984 $PACKER_VCC_NET
.sym 64985 picorv32.reg_sh[4]
.sym 64987 $auto$alumacc.cc:474:replace_alu$6061.C[4]
.sym 64990 $abc$36039$n4536
.sym 64991 picorv32.cpu_state[4]
.sym 64992 $abc$36039$n3701
.sym 64997 regs0
.sym 65003 $abc$36039$n4532
.sym 65004 picorv32.cpu_state[4]
.sym 65005 $abc$36039$n3697
.sym 65007 clk12_$glb_clk
.sym 65009 $abc$36039$n4410_1
.sym 65013 picorv32.alu_out_q[6]
.sym 65014 count[6]
.sym 65015 basesoc_picorv323[10]
.sym 65016 basesoc_picorv323[9]
.sym 65021 basesoc_picorv328[31]
.sym 65022 basesoc_picorv323[14]
.sym 65023 $abc$36039$n3701
.sym 65024 array_muxed1[6]
.sym 65026 array_muxed1[22]
.sym 65029 $abc$36039$n3557
.sym 65033 basesoc_picorv328[25]
.sym 65034 $abc$36039$n4990_1
.sym 65035 $abc$36039$n2845
.sym 65036 picorv32.reg_sh[3]
.sym 65037 $abc$36039$n5875
.sym 65040 picorv32.mem_rdata_q[12]
.sym 65042 basesoc_uart_phy_rx
.sym 65043 picorv32.mem_do_wdata
.sym 65050 picorv32.mem_do_wdata
.sym 65052 $abc$36039$n2843
.sym 65053 sys_rst
.sym 65055 picorv32.reg_sh[4]
.sym 65057 picorv32.reg_sh[3]
.sym 65059 count[0]
.sym 65063 basesoc_picorv323[7]
.sym 65065 picorv32.reg_sh[2]
.sym 65066 $abc$36039$n5857
.sym 65068 $PACKER_VCC_NET
.sym 65070 $abc$36039$n5867
.sym 65071 $abc$36039$n232
.sym 65072 $abc$36039$n5851
.sym 65073 $abc$36039$n3187
.sym 65074 picorv32.mem_wordsize[1]
.sym 65075 $abc$36039$n5871
.sym 65076 $abc$36039$n200
.sym 65078 basesoc_picorv328[15]
.sym 65079 $abc$36039$n2960
.sym 65080 $abc$36039$n198
.sym 65081 $abc$36039$n196
.sym 65083 $abc$36039$n2843
.sym 65085 $abc$36039$n5867
.sym 65086 sys_rst
.sym 65089 picorv32.reg_sh[4]
.sym 65090 picorv32.reg_sh[2]
.sym 65091 picorv32.reg_sh[3]
.sym 65095 $abc$36039$n2843
.sym 65096 sys_rst
.sym 65097 $abc$36039$n5871
.sym 65101 $abc$36039$n200
.sym 65102 count[0]
.sym 65103 $abc$36039$n198
.sym 65104 $abc$36039$n196
.sym 65107 $abc$36039$n2960
.sym 65108 $abc$36039$n3187
.sym 65109 picorv32.mem_do_wdata
.sym 65110 $abc$36039$n232
.sym 65113 sys_rst
.sym 65114 $abc$36039$n2843
.sym 65116 $abc$36039$n5851
.sym 65119 $abc$36039$n5857
.sym 65120 sys_rst
.sym 65121 $abc$36039$n2843
.sym 65125 picorv32.mem_wordsize[1]
.sym 65126 basesoc_picorv323[7]
.sym 65127 basesoc_picorv328[15]
.sym 65129 $PACKER_VCC_NET
.sym 65130 clk12_$glb_clk
.sym 65132 $abc$36039$n4541
.sym 65133 $abc$36039$n4511
.sym 65134 $abc$36039$n200
.sym 65135 $abc$36039$n4408
.sym 65136 count[14]
.sym 65137 $abc$36039$n4512_1
.sym 65138 $abc$36039$n198
.sym 65139 $abc$36039$n196
.sym 65142 $abc$36039$n2950
.sym 65146 basesoc_picorv323[4]
.sym 65147 $PACKER_VCC_NET
.sym 65149 $abc$36039$n2768
.sym 65150 $abc$36039$n6808
.sym 65153 basesoc_dat_w[7]
.sym 65156 picorv32.instr_sub
.sym 65157 basesoc_picorv327[6]
.sym 65158 $abc$36039$n2843
.sym 65159 basesoc_picorv323[1]
.sym 65161 $abc$36039$n198
.sym 65162 basesoc_picorv323[7]
.sym 65163 $abc$36039$n4454_1
.sym 65164 basesoc_picorv323[10]
.sym 65165 picorv32.instr_sub
.sym 65166 basesoc_counter[0]
.sym 65167 basesoc_picorv328[13]
.sym 65173 basesoc_picorv327[21]
.sym 65174 $abc$36039$n2951_1
.sym 65177 $abc$36039$n4505
.sym 65178 $abc$36039$n2893
.sym 65179 $abc$36039$n4534
.sym 65182 $abc$36039$n2893
.sym 65184 $abc$36039$n3699
.sym 65185 $abc$36039$n4507
.sym 65186 $abc$36039$n4508_1
.sym 65187 $abc$36039$n4506_1
.sym 65190 picorv32.cpu_state[4]
.sym 65191 basesoc_picorv327[4]
.sym 65192 $abc$36039$n2897
.sym 65193 picorv32.reg_sh[1]
.sym 65194 picorv32.reg_sh[0]
.sym 65195 $abc$36039$n3693
.sym 65196 basesoc_picorv323[4]
.sym 65197 $abc$36039$n4528
.sym 65198 $PACKER_VCC_NET
.sym 65199 $abc$36039$n2898_1
.sym 65200 basesoc_picorv328[21]
.sym 65208 $PACKER_VCC_NET
.sym 65209 picorv32.reg_sh[0]
.sym 65212 $abc$36039$n4506_1
.sym 65213 $abc$36039$n4505
.sym 65215 $abc$36039$n4508_1
.sym 65218 $abc$36039$n2893
.sym 65219 basesoc_picorv323[4]
.sym 65220 basesoc_picorv327[4]
.sym 65221 $abc$36039$n2898_1
.sym 65224 $abc$36039$n2951_1
.sym 65225 picorv32.reg_sh[1]
.sym 65226 picorv32.reg_sh[0]
.sym 65230 basesoc_picorv327[21]
.sym 65231 $abc$36039$n2898_1
.sym 65232 basesoc_picorv328[21]
.sym 65233 $abc$36039$n2893
.sym 65236 picorv32.cpu_state[4]
.sym 65237 $abc$36039$n3693
.sym 65238 $abc$36039$n4528
.sym 65242 basesoc_picorv328[21]
.sym 65243 $abc$36039$n2897
.sym 65244 basesoc_picorv327[21]
.sym 65245 $abc$36039$n4507
.sym 65249 $abc$36039$n3699
.sym 65250 picorv32.cpu_state[4]
.sym 65251 $abc$36039$n4534
.sym 65253 clk12_$glb_clk
.sym 65255 $abc$36039$n4420
.sym 65256 $abc$36039$n4409_1
.sym 65257 $abc$36039$n4421_1
.sym 65258 $abc$36039$n4419_1
.sym 65259 $abc$36039$n4540_1
.sym 65260 picorv32.alu_out_q[28]
.sym 65261 picorv32.alu_out_q[22]
.sym 65262 $abc$36039$n4463_1
.sym 65264 $PACKER_VCC_NET
.sym 65265 $PACKER_VCC_NET
.sym 65267 basesoc_picorv328[22]
.sym 65268 $abc$36039$n2897
.sym 65269 picorv32.alu_out_q[24]
.sym 65270 array_muxed0[10]
.sym 65272 basesoc_picorv323[6]
.sym 65274 sys_rst
.sym 65276 basesoc_picorv328[28]
.sym 65279 basesoc_picorv327[25]
.sym 65280 basesoc_picorv323[3]
.sym 65282 basesoc_picorv328[14]
.sym 65283 $abc$36039$n6738
.sym 65284 basesoc_picorv327[3]
.sym 65287 basesoc_picorv327[13]
.sym 65288 basesoc_picorv327[13]
.sym 65289 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65290 basesoc_picorv327[22]
.sym 65296 $abc$36039$n4893
.sym 65298 $abc$36039$n4387
.sym 65299 $abc$36039$n4891
.sym 65300 $abc$36039$n4887
.sym 65302 $abc$36039$n4890
.sym 65303 $abc$36039$n4388_1
.sym 65305 $abc$36039$n3153
.sym 65306 $abc$36039$n4888
.sym 65308 $abc$36039$n4894
.sym 65310 $abc$36039$n4386_1
.sym 65311 basesoc_picorv328[15]
.sym 65313 basesoc_picorv327[13]
.sym 65315 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65316 picorv32.instr_sub
.sym 65318 basesoc_picorv328[13]
.sym 65319 $abc$36039$n4945
.sym 65320 basesoc_picorv327[15]
.sym 65323 $abc$36039$n4379_1
.sym 65324 $abc$36039$n2897
.sym 65327 $abc$36039$n4944
.sym 65329 $abc$36039$n4379_1
.sym 65330 $abc$36039$n4386_1
.sym 65335 basesoc_picorv327[15]
.sym 65338 basesoc_picorv328[15]
.sym 65341 basesoc_picorv328[13]
.sym 65344 basesoc_picorv327[13]
.sym 65347 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65348 $abc$36039$n4887
.sym 65349 $abc$36039$n4888
.sym 65350 picorv32.instr_sub
.sym 65353 $abc$36039$n4890
.sym 65354 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65355 picorv32.instr_sub
.sym 65356 $abc$36039$n4891
.sym 65359 $abc$36039$n4945
.sym 65360 $abc$36039$n4944
.sym 65361 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65362 picorv32.instr_sub
.sym 65365 $abc$36039$n4387
.sym 65366 $abc$36039$n4388_1
.sym 65367 $abc$36039$n3153
.sym 65368 $abc$36039$n2897
.sym 65371 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65372 $abc$36039$n4893
.sym 65373 $abc$36039$n4894
.sym 65374 picorv32.instr_sub
.sym 65376 clk12_$glb_clk
.sym 65378 $abc$36039$n4436_1
.sym 65379 $abc$36039$n4450
.sym 65380 $abc$36039$n4477
.sym 65381 $abc$36039$n4462
.sym 65382 $abc$36039$n4485_1
.sym 65383 $abc$36039$n4554_1
.sym 65384 $abc$36039$n4464_1
.sym 65385 $abc$36039$n4555
.sym 65388 $abc$36039$n2960
.sym 65390 basesoc_picorv328[12]
.sym 65391 $abc$36039$n4510_1
.sym 65392 basesoc_picorv323[5]
.sym 65393 $abc$36039$n2893
.sym 65394 $abc$36039$n3158_1
.sym 65395 basesoc_picorv327[2]
.sym 65397 sys_rst
.sym 65398 $abc$36039$n4902
.sym 65399 basesoc_picorv328[15]
.sym 65400 basesoc_picorv327[1]
.sym 65401 picorv32.alu_out_q[19]
.sym 65402 $abc$36039$n5867
.sym 65403 picorv32.decoded_imm[18]
.sym 65404 basesoc_dat_w[6]
.sym 65405 $abc$36039$n4358_1
.sym 65406 $abc$36039$n6751
.sym 65407 $abc$36039$n4377_1
.sym 65409 $abc$36039$n4379_1
.sym 65410 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 65411 $abc$36039$n5871
.sym 65412 $abc$36039$n4885
.sym 65413 $abc$36039$n3167
.sym 65423 $abc$36039$n6739
.sym 65424 basesoc_picorv327[5]
.sym 65429 $abc$36039$n6741
.sym 65432 $abc$36039$n6751
.sym 65433 basesoc_picorv327[2]
.sym 65434 basesoc_picorv327[4]
.sym 65436 $abc$36039$n6752
.sym 65439 basesoc_picorv327[7]
.sym 65441 $abc$36039$n6740
.sym 65443 $abc$36039$n6738
.sym 65444 basesoc_picorv327[3]
.sym 65445 $abc$36039$n6750
.sym 65446 basesoc_picorv327[6]
.sym 65447 $abc$36039$n6753
.sym 65449 basesoc_picorv327[1]
.sym 65450 basesoc_picorv327[0]
.sym 65451 $auto$alumacc.cc:474:replace_alu$6051.C[1]
.sym 65453 $abc$36039$n6738
.sym 65454 basesoc_picorv327[0]
.sym 65457 $auto$alumacc.cc:474:replace_alu$6051.C[2]
.sym 65459 $abc$36039$n6739
.sym 65460 basesoc_picorv327[1]
.sym 65461 $auto$alumacc.cc:474:replace_alu$6051.C[1]
.sym 65463 $auto$alumacc.cc:474:replace_alu$6051.C[3]
.sym 65465 basesoc_picorv327[2]
.sym 65466 $abc$36039$n6740
.sym 65467 $auto$alumacc.cc:474:replace_alu$6051.C[2]
.sym 65469 $auto$alumacc.cc:474:replace_alu$6051.C[4]
.sym 65471 basesoc_picorv327[3]
.sym 65472 $abc$36039$n6741
.sym 65473 $auto$alumacc.cc:474:replace_alu$6051.C[3]
.sym 65475 $auto$alumacc.cc:474:replace_alu$6051.C[5]
.sym 65477 $abc$36039$n6750
.sym 65478 basesoc_picorv327[4]
.sym 65479 $auto$alumacc.cc:474:replace_alu$6051.C[4]
.sym 65481 $auto$alumacc.cc:474:replace_alu$6051.C[6]
.sym 65483 $abc$36039$n6751
.sym 65484 basesoc_picorv327[5]
.sym 65485 $auto$alumacc.cc:474:replace_alu$6051.C[5]
.sym 65487 $auto$alumacc.cc:474:replace_alu$6051.C[7]
.sym 65489 $abc$36039$n6752
.sym 65490 basesoc_picorv327[6]
.sym 65491 $auto$alumacc.cc:474:replace_alu$6051.C[6]
.sym 65493 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 65495 basesoc_picorv327[7]
.sym 65496 $abc$36039$n6753
.sym 65497 $auto$alumacc.cc:474:replace_alu$6051.C[7]
.sym 65501 $abc$36039$n4303
.sym 65502 picorv32.alu_out_q[10]
.sym 65503 $abc$36039$n4881
.sym 65504 $abc$36039$n4513
.sym 65505 $abc$36039$n4443_1
.sym 65506 $abc$36039$n4882
.sym 65507 $abc$36039$n4441
.sym 65508 $abc$36039$n4442_1
.sym 65513 basesoc_picorv328[31]
.sym 65514 basesoc_picorv323[0]
.sym 65515 picorv32.irq_state[0]
.sym 65516 picorv32.instr_sub
.sym 65517 $abc$36039$n5011
.sym 65519 $abc$36039$n4923
.sym 65521 $abc$36039$n4926
.sym 65522 basesoc_picorv327[4]
.sym 65523 basesoc_picorv328[8]
.sym 65525 basesoc_picorv328[25]
.sym 65526 array_muxed0[1]
.sym 65527 $abc$36039$n4990_1
.sym 65528 picorv32.mem_rdata_q[12]
.sym 65529 $abc$36039$n4485_1
.sym 65530 basesoc_uart_phy_rx
.sym 65531 $PACKER_VCC_NET
.sym 65532 $abc$36039$n2845
.sym 65533 $abc$36039$n5875
.sym 65534 $abc$36039$n4303
.sym 65535 picorv32.mem_do_wdata
.sym 65536 picorv32.alu_out_q[10]
.sym 65537 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 65542 basesoc_picorv327[15]
.sym 65545 $abc$36039$n6759
.sym 65546 $abc$36039$n6755
.sym 65547 $abc$36039$n6785
.sym 65551 basesoc_picorv327[11]
.sym 65552 $abc$36039$n6765
.sym 65554 basesoc_picorv327[8]
.sym 65556 basesoc_picorv327[12]
.sym 65560 $abc$36039$n6743
.sym 65561 basesoc_picorv327[14]
.sym 65562 $abc$36039$n6763
.sym 65564 basesoc_picorv327[13]
.sym 65566 $abc$36039$n6761
.sym 65569 basesoc_picorv327[9]
.sym 65570 $abc$36039$n6757
.sym 65573 basesoc_picorv327[10]
.sym 65574 $auto$alumacc.cc:474:replace_alu$6051.C[9]
.sym 65576 basesoc_picorv327[8]
.sym 65577 $abc$36039$n6755
.sym 65578 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 65580 $auto$alumacc.cc:474:replace_alu$6051.C[10]
.sym 65582 basesoc_picorv327[9]
.sym 65583 $abc$36039$n6757
.sym 65584 $auto$alumacc.cc:474:replace_alu$6051.C[9]
.sym 65586 $auto$alumacc.cc:474:replace_alu$6051.C[11]
.sym 65588 $abc$36039$n6759
.sym 65589 basesoc_picorv327[10]
.sym 65590 $auto$alumacc.cc:474:replace_alu$6051.C[10]
.sym 65592 $auto$alumacc.cc:474:replace_alu$6051.C[12]
.sym 65594 basesoc_picorv327[11]
.sym 65595 $abc$36039$n6761
.sym 65596 $auto$alumacc.cc:474:replace_alu$6051.C[11]
.sym 65598 $auto$alumacc.cc:474:replace_alu$6051.C[13]
.sym 65600 basesoc_picorv327[12]
.sym 65601 $abc$36039$n6763
.sym 65602 $auto$alumacc.cc:474:replace_alu$6051.C[12]
.sym 65604 $auto$alumacc.cc:474:replace_alu$6051.C[14]
.sym 65606 basesoc_picorv327[13]
.sym 65607 $abc$36039$n6765
.sym 65608 $auto$alumacc.cc:474:replace_alu$6051.C[13]
.sym 65610 $auto$alumacc.cc:474:replace_alu$6051.C[15]
.sym 65612 basesoc_picorv327[14]
.sym 65613 $abc$36039$n6743
.sym 65614 $auto$alumacc.cc:474:replace_alu$6051.C[14]
.sym 65616 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 65618 basesoc_picorv327[15]
.sym 65619 $abc$36039$n6785
.sym 65620 $auto$alumacc.cc:474:replace_alu$6051.C[15]
.sym 65624 basesoc_uart_phy_storage[3]
.sym 65625 basesoc_uart_phy_storage[0]
.sym 65626 basesoc_uart_phy_storage[5]
.sym 65627 $abc$36039$n4503
.sym 65628 $abc$36039$n4483
.sym 65629 $abc$36039$n4547
.sym 65630 $abc$36039$n4542_1
.sym 65631 $abc$36039$n4528_1
.sym 65636 $abc$36039$n4906
.sym 65638 $abc$36039$n4932
.sym 65639 spiflash_i
.sym 65640 $abc$36039$n4944
.sym 65641 picorv32.irq_state[0]
.sym 65642 basesoc_picorv323[4]
.sym 65643 basesoc_picorv323[3]
.sym 65644 basesoc_picorv327[21]
.sym 65645 basesoc_picorv327[23]
.sym 65646 $abc$36039$n4918
.sym 65648 basesoc_uart_phy_rx_busy
.sym 65649 $abc$36039$n2843
.sym 65650 basesoc_picorv327[0]
.sym 65651 basesoc_picorv327[16]
.sym 65652 picorv32.instr_sub
.sym 65653 $abc$36039$n198
.sym 65654 basesoc_counter[0]
.sym 65655 picorv32.instr_sub
.sym 65656 basesoc_we
.sym 65657 basesoc_uart_phy_storage[3]
.sym 65658 $abc$36039$n4933
.sym 65659 basesoc_picorv327[10]
.sym 65660 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 65667 basesoc_picorv327[16]
.sym 65673 $abc$36039$n6775
.sym 65679 basesoc_picorv327[20]
.sym 65680 basesoc_picorv327[19]
.sym 65681 $abc$36039$n6773
.sym 65682 basesoc_picorv327[21]
.sym 65684 $abc$36039$n6787
.sym 65685 $abc$36039$n6771
.sym 65687 basesoc_picorv327[18]
.sym 65688 basesoc_picorv327[17]
.sym 65691 $abc$36039$n6789
.sym 65692 $abc$36039$n6791
.sym 65693 $abc$36039$n6769
.sym 65694 $abc$36039$n6767
.sym 65695 basesoc_picorv327[22]
.sym 65696 basesoc_picorv327[23]
.sym 65697 $auto$alumacc.cc:474:replace_alu$6051.C[17]
.sym 65699 $abc$36039$n6787
.sym 65700 basesoc_picorv327[16]
.sym 65701 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 65703 $auto$alumacc.cc:474:replace_alu$6051.C[18]
.sym 65705 $abc$36039$n6767
.sym 65706 basesoc_picorv327[17]
.sym 65707 $auto$alumacc.cc:474:replace_alu$6051.C[17]
.sym 65709 $auto$alumacc.cc:474:replace_alu$6051.C[19]
.sym 65711 $abc$36039$n6769
.sym 65712 basesoc_picorv327[18]
.sym 65713 $auto$alumacc.cc:474:replace_alu$6051.C[18]
.sym 65715 $auto$alumacc.cc:474:replace_alu$6051.C[20]
.sym 65717 basesoc_picorv327[19]
.sym 65718 $abc$36039$n6789
.sym 65719 $auto$alumacc.cc:474:replace_alu$6051.C[19]
.sym 65721 $auto$alumacc.cc:474:replace_alu$6051.C[21]
.sym 65723 basesoc_picorv327[20]
.sym 65724 $abc$36039$n6771
.sym 65725 $auto$alumacc.cc:474:replace_alu$6051.C[20]
.sym 65727 $auto$alumacc.cc:474:replace_alu$6051.C[22]
.sym 65729 $abc$36039$n6773
.sym 65730 basesoc_picorv327[21]
.sym 65731 $auto$alumacc.cc:474:replace_alu$6051.C[21]
.sym 65733 $auto$alumacc.cc:474:replace_alu$6051.C[23]
.sym 65735 basesoc_picorv327[22]
.sym 65736 $abc$36039$n6791
.sym 65737 $auto$alumacc.cc:474:replace_alu$6051.C[22]
.sym 65739 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 65741 basesoc_picorv327[23]
.sym 65742 $abc$36039$n6775
.sym 65743 $auto$alumacc.cc:474:replace_alu$6051.C[23]
.sym 65747 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 65748 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 65749 basesoc_we
.sym 65750 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 65751 $abc$36039$n6219
.sym 65752 $abc$36039$n4552_1
.sym 65753 $abc$36039$n3784_1
.sym 65754 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 65758 basesoc_uart_phy_rx
.sym 65761 basesoc_picorv328[27]
.sym 65762 basesoc_picorv328[28]
.sym 65763 basesoc_picorv327[15]
.sym 65764 $abc$36039$n4528_1
.sym 65765 basesoc_picorv327[7]
.sym 65766 basesoc_picorv327[12]
.sym 65767 $abc$36039$n4939
.sym 65768 basesoc_picorv327[19]
.sym 65770 basesoc_picorv328[31]
.sym 65771 basesoc_picorv327[28]
.sym 65772 basesoc_picorv323[3]
.sym 65773 basesoc_picorv327[29]
.sym 65774 basesoc_picorv327[17]
.sym 65775 basesoc_picorv327[25]
.sym 65776 basesoc_picorv327[3]
.sym 65777 $abc$36039$n4547
.sym 65778 $abc$36039$n2748
.sym 65779 basesoc_picorv327[24]
.sym 65780 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65781 $abc$36039$n6779
.sym 65782 $abc$36039$n4951
.sym 65783 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 65788 basesoc_picorv327[31]
.sym 65791 basesoc_picorv327[29]
.sym 65792 $abc$36039$n6749
.sym 65793 basesoc_picorv327[25]
.sym 65797 basesoc_picorv327[28]
.sym 65801 $abc$36039$n6781
.sym 65802 $abc$36039$n6793
.sym 65805 basesoc_picorv327[24]
.sym 65806 $abc$36039$n6777
.sym 65807 $abc$36039$n6779
.sym 65808 $abc$36039$n6745
.sym 65811 $abc$36039$n6783
.sym 65813 basesoc_picorv327[30]
.sym 65816 basesoc_picorv327[27]
.sym 65817 basesoc_picorv327[26]
.sym 65818 $abc$36039$n6747
.sym 65820 $auto$alumacc.cc:474:replace_alu$6051.C[25]
.sym 65822 basesoc_picorv327[24]
.sym 65823 $abc$36039$n6745
.sym 65824 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 65826 $auto$alumacc.cc:474:replace_alu$6051.C[26]
.sym 65828 $abc$36039$n6777
.sym 65829 basesoc_picorv327[25]
.sym 65830 $auto$alumacc.cc:474:replace_alu$6051.C[25]
.sym 65832 $auto$alumacc.cc:474:replace_alu$6051.C[27]
.sym 65834 $abc$36039$n6747
.sym 65835 basesoc_picorv327[26]
.sym 65836 $auto$alumacc.cc:474:replace_alu$6051.C[26]
.sym 65838 $auto$alumacc.cc:474:replace_alu$6051.C[28]
.sym 65840 $abc$36039$n6749
.sym 65841 basesoc_picorv327[27]
.sym 65842 $auto$alumacc.cc:474:replace_alu$6051.C[27]
.sym 65844 $auto$alumacc.cc:474:replace_alu$6051.C[29]
.sym 65846 $abc$36039$n6779
.sym 65847 basesoc_picorv327[28]
.sym 65848 $auto$alumacc.cc:474:replace_alu$6051.C[28]
.sym 65850 $auto$alumacc.cc:474:replace_alu$6051.C[30]
.sym 65852 $abc$36039$n6781
.sym 65853 basesoc_picorv327[29]
.sym 65854 $auto$alumacc.cc:474:replace_alu$6051.C[29]
.sym 65856 $auto$alumacc.cc:474:replace_alu$6051.C[31]
.sym 65858 $abc$36039$n6783
.sym 65859 basesoc_picorv327[30]
.sym 65860 $auto$alumacc.cc:474:replace_alu$6051.C[30]
.sym 65862 $abc$36039$n6704
.sym 65864 basesoc_picorv327[31]
.sym 65865 $abc$36039$n6793
.sym 65866 $auto$alumacc.cc:474:replace_alu$6051.C[31]
.sym 65870 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 65871 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 65872 $abc$36039$n4376_1
.sym 65873 $abc$36039$n4286
.sym 65874 $abc$36039$n3174
.sym 65875 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 65876 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 65877 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 65880 $abc$36039$n232
.sym 65881 $abc$36039$n2882
.sym 65882 basesoc_dat_w[4]
.sym 65884 basesoc_picorv323[5]
.sym 65885 basesoc_picorv328[15]
.sym 65888 $abc$36039$n4960
.sym 65889 array_muxed0[2]
.sym 65890 $abc$36039$n4963
.sym 65892 basesoc_picorv327[9]
.sym 65893 basesoc_we
.sym 65894 $abc$36039$n5867
.sym 65895 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 65896 basesoc_picorv328[16]
.sym 65897 $abc$36039$n4358_1
.sym 65898 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 65899 $abc$36039$n4377_1
.sym 65900 $abc$36039$n3167
.sym 65902 basesoc_picorv327[27]
.sym 65903 picorv32.decoded_imm[18]
.sym 65904 basesoc_dat_w[6]
.sym 65905 $abc$36039$n4975
.sym 65906 $abc$36039$n6704
.sym 65911 $abc$36039$n4360_1
.sym 65912 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65913 $abc$36039$n3156
.sym 65914 $abc$36039$n2901
.sym 65915 $abc$36039$n4375_1
.sym 65917 $abc$36039$n4341
.sym 65920 $abc$36039$n4932
.sym 65921 $abc$36039$n4358_1
.sym 65922 $abc$36039$n4488
.sym 65923 $abc$36039$n4377_1
.sym 65926 picorv32.instr_sub
.sym 65927 picorv32.instr_bgeu
.sym 65929 $abc$36039$n4356_1
.sym 65930 $abc$36039$n4933
.sym 65931 picorv32.is_slti_blt_slt
.sym 65932 basesoc_picorv328[29]
.sym 65934 $abc$36039$n4357_1
.sym 65935 $abc$36039$n4485_1
.sym 65937 $abc$36039$n4376_1
.sym 65938 basesoc_picorv328[27]
.sym 65940 $abc$36039$n2897
.sym 65942 $abc$36039$n4486
.sym 65944 picorv32.is_slti_blt_slt
.sym 65945 $abc$36039$n2901
.sym 65946 picorv32.instr_bgeu
.sym 65947 $abc$36039$n6704
.sym 65950 $abc$36039$n4377_1
.sym 65951 $abc$36039$n4360_1
.sym 65952 $abc$36039$n4376_1
.sym 65953 $abc$36039$n4375_1
.sym 65956 $abc$36039$n2897
.sym 65958 $abc$36039$n3156
.sym 65962 $abc$36039$n4933
.sym 65963 $abc$36039$n4932
.sym 65964 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65965 picorv32.instr_sub
.sym 65970 basesoc_picorv328[27]
.sym 65976 basesoc_picorv328[29]
.sym 65980 $abc$36039$n4488
.sym 65982 $abc$36039$n4486
.sym 65983 $abc$36039$n4485_1
.sym 65986 $abc$36039$n4357_1
.sym 65987 $abc$36039$n4356_1
.sym 65988 $abc$36039$n4358_1
.sym 65989 $abc$36039$n4341
.sym 65991 clk12_$glb_clk
.sym 65993 $abc$36039$n4487
.sym 65994 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 65995 $abc$36039$n4481
.sym 65996 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 65997 $abc$36039$n4482
.sym 65998 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 65999 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 66000 $abc$36039$n4486
.sym 66003 $abc$36039$n3207
.sym 66006 basesoc_picorv323[0]
.sym 66008 $abc$36039$n2901
.sym 66009 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 66012 basesoc_uart_phy_storage[12]
.sym 66013 basesoc_picorv328[31]
.sym 66014 picorv32.instr_sub
.sym 66016 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 66017 picorv32.is_slti_blt_slt
.sym 66018 $abc$36039$n5832
.sym 66019 picorv32.mem_do_wdata
.sym 66020 $abc$36039$n4357_1
.sym 66021 $abc$36039$n4485_1
.sym 66022 $abc$36039$n4303
.sym 66023 basesoc_uart_phy_rx
.sym 66024 $abc$36039$n2845
.sym 66025 $abc$36039$n5875
.sym 66026 array_muxed0[1]
.sym 66027 $PACKER_VCC_NET
.sym 66028 picorv32.mem_rdata_q[12]
.sym 66034 $abc$36039$n2897
.sym 66035 basesoc_picorv323[4]
.sym 66036 $abc$36039$n3169
.sym 66037 $abc$36039$n4272
.sym 66038 basesoc_picorv327[3]
.sym 66039 basesoc_picorv328[29]
.sym 66041 basesoc_picorv328[17]
.sym 66042 basesoc_picorv323[3]
.sym 66043 basesoc_picorv327[30]
.sym 66044 basesoc_picorv328[24]
.sym 66046 $abc$36039$n4303
.sym 66047 $abc$36039$n4271
.sym 66048 $abc$36039$n4268
.sym 66049 $abc$36039$n3171
.sym 66052 $abc$36039$n4481
.sym 66054 basesoc_picorv327[24]
.sym 66055 basesoc_picorv328[28]
.sym 66056 basesoc_picorv327[29]
.sym 66057 basesoc_picorv328[18]
.sym 66058 $abc$36039$n3170_1
.sym 66059 $abc$36039$n4480
.sym 66060 $abc$36039$n3172
.sym 66061 basesoc_picorv328[27]
.sym 66062 basesoc_picorv327[27]
.sym 66063 basesoc_picorv327[17]
.sym 66064 basesoc_picorv328[30]
.sym 66065 basesoc_picorv327[18]
.sym 66067 basesoc_picorv327[30]
.sym 66068 basesoc_picorv328[17]
.sym 66069 basesoc_picorv327[17]
.sym 66070 basesoc_picorv328[30]
.sym 66073 basesoc_picorv323[4]
.sym 66074 $abc$36039$n4481
.sym 66075 $abc$36039$n4272
.sym 66076 $abc$36039$n4480
.sym 66079 basesoc_picorv327[18]
.sym 66080 basesoc_picorv328[18]
.sym 66081 basesoc_picorv327[29]
.sym 66082 basesoc_picorv328[29]
.sym 66085 $abc$36039$n3170_1
.sym 66086 $abc$36039$n3171
.sym 66087 $abc$36039$n3172
.sym 66088 $abc$36039$n3169
.sym 66091 $abc$36039$n2897
.sym 66093 basesoc_picorv327[3]
.sym 66094 basesoc_picorv323[3]
.sym 66097 basesoc_picorv328[28]
.sym 66104 $abc$36039$n4303
.sym 66105 $abc$36039$n4271
.sym 66106 $abc$36039$n4268
.sym 66109 basesoc_picorv327[27]
.sym 66110 basesoc_picorv328[27]
.sym 66111 basesoc_picorv328[24]
.sym 66112 basesoc_picorv327[24]
.sym 66114 clk12_$glb_clk
.sym 66116 waittimer2_count[13]
.sym 66117 waittimer2_count[3]
.sym 66118 waittimer2_count[5]
.sym 66122 waittimer2_count[4]
.sym 66129 picorv32.reg_pc[29]
.sym 66132 $abc$36039$n6261
.sym 66134 $abc$36039$n3164
.sym 66136 picorv32.irq_state[0]
.sym 66138 basesoc_picorv328[30]
.sym 66139 basesoc_picorv323[4]
.sym 66140 basesoc_uart_phy_rx_busy
.sym 66141 $abc$36039$n198
.sym 66142 $abc$36039$n2964
.sym 66143 picorv32.instr_sub
.sym 66144 basesoc_we
.sym 66145 $abc$36039$n2843
.sym 66146 basesoc_picorv327[10]
.sym 66147 basesoc_picorv327[0]
.sym 66148 $abc$36039$n6783
.sym 66149 basesoc_picorv327[16]
.sym 66150 basesoc_uart_phy_storage[3]
.sym 66151 picorv32.instr_sub
.sym 66157 basesoc_picorv323[2]
.sym 66158 $abc$36039$n2893
.sym 66159 $abc$36039$n2897
.sym 66160 $abc$36039$n4269
.sym 66161 count[0]
.sym 66162 basesoc_picorv327[2]
.sym 66163 basesoc_picorv328[30]
.sym 66165 $abc$36039$n3148_1
.sym 66167 $abc$36039$n4551
.sym 66169 basesoc_picorv327[30]
.sym 66170 basesoc_picorv328[28]
.sym 66171 basesoc_picorv328[30]
.sym 66172 $abc$36039$n2898_1
.sym 66175 $PACKER_VCC_NET
.sym 66178 $abc$36039$n5839
.sym 66180 $PACKER_VCC_NET
.sym 66183 basesoc_picorv327[28]
.sym 66184 $abc$36039$n2843
.sym 66186 picorv32.is_compare
.sym 66193 basesoc_picorv328[30]
.sym 66196 $abc$36039$n4551
.sym 66197 basesoc_picorv328[30]
.sym 66198 basesoc_picorv327[30]
.sym 66199 $abc$36039$n2897
.sym 66202 basesoc_picorv328[30]
.sym 66203 $abc$36039$n2893
.sym 66204 $abc$36039$n2898_1
.sym 66205 basesoc_picorv327[30]
.sym 66209 basesoc_picorv328[28]
.sym 66210 basesoc_picorv327[28]
.sym 66214 $abc$36039$n2843
.sym 66217 $abc$36039$n5839
.sym 66222 $PACKER_VCC_NET
.sym 66223 count[0]
.sym 66226 picorv32.is_compare
.sym 66227 $abc$36039$n3148_1
.sym 66229 $abc$36039$n4269
.sym 66232 $abc$36039$n2893
.sym 66233 basesoc_picorv323[2]
.sym 66234 basesoc_picorv327[2]
.sym 66235 $abc$36039$n2898_1
.sym 66236 $PACKER_VCC_NET
.sym 66237 clk12_$glb_clk
.sym 66238 sys_rst_$glb_sr
.sym 66239 count[18]
.sym 66241 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 66242 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 66243 count[19]
.sym 66244 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 66245 count[16]
.sym 66249 $PACKER_VCC_NET
.sym 66250 basesoc_adr[0]
.sym 66252 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 66253 $abc$36039$n2897
.sym 66254 basesoc_picorv328[18]
.sym 66255 basesoc_uart_phy_sink_valid
.sym 66256 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 66257 basesoc_picorv327[30]
.sym 66259 $abc$36039$n6281
.sym 66260 waittimer2_count[3]
.sym 66261 $abc$36039$n6267
.sym 66263 basesoc_picorv327[28]
.sym 66265 $PACKER_VCC_NET
.sym 66266 basesoc_uart_phy_storage[18]
.sym 66268 count[0]
.sym 66270 $abc$36039$n2748
.sym 66272 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 66281 basesoc_picorv323[0]
.sym 66284 count[0]
.sym 66287 $abc$36039$n2898_1
.sym 66289 basesoc_picorv323[0]
.sym 66290 sys_rst
.sym 66292 $abc$36039$n2893
.sym 66293 count[1]
.sym 66297 $abc$36039$n2843
.sym 66298 $abc$36039$n3012
.sym 66302 $abc$36039$n4270_1
.sym 66304 $abc$36039$n2897
.sym 66307 basesoc_picorv327[0]
.sym 66326 sys_rst
.sym 66327 count[0]
.sym 66328 $abc$36039$n2843
.sym 66331 basesoc_picorv323[0]
.sym 66332 $abc$36039$n4270_1
.sym 66333 $abc$36039$n2897
.sym 66334 basesoc_picorv327[0]
.sym 66343 $abc$36039$n2843
.sym 66346 count[1]
.sym 66349 basesoc_picorv327[0]
.sym 66350 $abc$36039$n2893
.sym 66351 basesoc_picorv323[0]
.sym 66352 $abc$36039$n2898_1
.sym 66359 $abc$36039$n3012
.sym 66360 clk12_$glb_clk
.sym 66361 sys_rst_$glb_sr
.sym 66364 $abc$36039$n5843
.sym 66365 $abc$36039$n5845
.sym 66366 $abc$36039$n5847
.sym 66367 $abc$36039$n5849
.sym 66368 $abc$36039$n5851
.sym 66369 $abc$36039$n5853
.sym 66370 $abc$36039$n194
.sym 66372 basesoc_adr[1]
.sym 66374 $abc$36039$n3349
.sym 66375 basesoc_picorv327[2]
.sym 66376 sys_rst
.sym 66378 waittimer2_count[7]
.sym 66379 $abc$36039$n5835
.sym 66380 $abc$36039$n2893
.sym 66381 basesoc_picorv328[25]
.sym 66382 picorv32.mem_wordsize[1]
.sym 66386 $abc$36039$n5867
.sym 66387 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66388 basesoc_adr[1]
.sym 66389 basesoc_dat_w[6]
.sym 66392 basesoc_dat_w[6]
.sym 66393 $PACKER_VCC_NET
.sym 66394 count[16]
.sym 66395 basesoc_uart_phy_storage[31]
.sym 66397 $abc$36039$n2883
.sym 66403 $abc$36039$n190
.sym 66404 $abc$36039$n2843
.sym 66405 $PACKER_VCC_NET
.sym 66421 $abc$36039$n5843
.sym 66424 $abc$36039$n5849
.sym 66426 $abc$36039$n5853
.sym 66427 $abc$36039$n5855
.sym 66429 $abc$36039$n5859
.sym 66430 $abc$36039$n5845
.sym 66431 $abc$36039$n5847
.sym 66438 $abc$36039$n190
.sym 66442 $abc$36039$n5849
.sym 66444 $abc$36039$n2843
.sym 66448 $abc$36039$n5845
.sym 66449 $abc$36039$n2843
.sym 66454 $abc$36039$n5847
.sym 66456 $abc$36039$n2843
.sym 66461 $abc$36039$n2843
.sym 66463 $abc$36039$n5853
.sym 66466 $abc$36039$n2843
.sym 66468 $abc$36039$n5859
.sym 66473 $abc$36039$n2843
.sym 66475 $abc$36039$n5855
.sym 66478 $abc$36039$n2843
.sym 66479 $abc$36039$n5843
.sym 66482 $PACKER_VCC_NET
.sym 66483 clk12_$glb_clk
.sym 66484 sys_rst_$glb_sr
.sym 66485 $abc$36039$n5855
.sym 66486 $abc$36039$n5857
.sym 66487 $abc$36039$n5859
.sym 66488 $abc$36039$n5861
.sym 66489 $abc$36039$n5863
.sym 66490 $abc$36039$n5865
.sym 66491 $abc$36039$n5867
.sym 66492 $abc$36039$n5869
.sym 66497 eventmanager_status_w[2]
.sym 66498 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 66499 picorv32.irq_state[1]
.sym 66500 picorv32.instr_sub
.sym 66503 basesoc_uart_phy_rx_busy
.sym 66504 picorv32.is_compare
.sym 66505 basesoc_uart_phy_tx_busy
.sym 66507 basesoc_uart_phy_sink_ready
.sym 66509 $abc$36039$n3227
.sym 66510 $abc$36039$n5832
.sym 66511 basesoc_uart_phy_rx
.sym 66512 basesoc_uart_phy_storage[28]
.sym 66513 $abc$36039$n2750
.sym 66515 picorv32.mem_do_wdata
.sym 66516 $abc$36039$n2975
.sym 66517 $abc$36039$n5875
.sym 66518 array_muxed0[1]
.sym 66519 $PACKER_VCC_NET
.sym 66520 basesoc_uart_phy_rx
.sym 66528 basesoc_uart_phy_storage[28]
.sym 66529 $abc$36039$n130
.sym 66531 basesoc_uart_phy_storage[12]
.sym 66534 basesoc_adr[0]
.sym 66535 basesoc_adr[1]
.sym 66537 $PACKER_VCC_NET
.sym 66544 basesoc_uart_phy_storage[29]
.sym 66547 $abc$36039$n5865
.sym 66549 $abc$36039$n5869
.sym 66551 $abc$36039$n2843
.sym 66553 $abc$36039$n5861
.sym 66554 $abc$36039$n5863
.sym 66560 $abc$36039$n5863
.sym 66561 $abc$36039$n2843
.sym 66571 basesoc_adr[1]
.sym 66572 $abc$36039$n130
.sym 66573 basesoc_uart_phy_storage[29]
.sym 66574 basesoc_adr[0]
.sym 66577 basesoc_uart_phy_storage[12]
.sym 66578 basesoc_uart_phy_storage[28]
.sym 66579 basesoc_adr[0]
.sym 66580 basesoc_adr[1]
.sym 66590 $abc$36039$n2843
.sym 66592 $abc$36039$n5861
.sym 66595 $abc$36039$n2843
.sym 66596 $abc$36039$n5869
.sym 66602 $abc$36039$n2843
.sym 66603 $abc$36039$n5865
.sym 66605 $PACKER_VCC_NET
.sym 66606 clk12_$glb_clk
.sym 66607 sys_rst_$glb_sr
.sym 66608 $abc$36039$n5871
.sym 66609 $abc$36039$n5873
.sym 66610 $abc$36039$n5875
.sym 66611 $abc$36039$n5877
.sym 66612 basesoc_uart_phy_storage[21]
.sym 66613 count[17]
.sym 66614 csrbankarray_csrbank3_bitbang0_w[0]
.sym 66615 $abc$36039$n4801_1
.sym 66622 basesoc_picorv327[29]
.sym 66623 $abc$36039$n5011
.sym 66624 $PACKER_VCC_NET
.sym 66625 $abc$36039$n130
.sym 66626 basesoc_uart_phy_tx_busy
.sym 66629 sys_rst
.sym 66630 csrbankarray_csrbank3_bitbang0_w[1]
.sym 66631 sys_rst
.sym 66632 basesoc_we
.sym 66634 $abc$36039$n2932
.sym 66635 picorv32.instr_sub
.sym 66636 basesoc_uart_phy_rx_busy
.sym 66637 $abc$36039$n2880
.sym 66638 picorv32.instr_add
.sym 66639 $abc$36039$n3204
.sym 66640 basesoc_adr[0]
.sym 66641 $abc$36039$n2750
.sym 66642 array_muxed0[0]
.sym 66650 basesoc_we
.sym 66652 $abc$36039$n4799_1
.sym 66653 basesoc_uart_phy_storage[4]
.sym 66655 sys_rst
.sym 66656 $abc$36039$n136
.sym 66657 $abc$36039$n2880
.sym 66658 $abc$36039$n136
.sym 66659 $abc$36039$n4802_1
.sym 66660 $abc$36039$n5116
.sym 66663 basesoc_uart_phy_rx_busy
.sym 66665 basesoc_adr[0]
.sym 66666 basesoc_adr[1]
.sym 66667 $abc$36039$n2883
.sym 66668 array_muxed0[0]
.sym 66669 $abc$36039$n3227
.sym 66671 basesoc_uart_phy_rx
.sym 66677 $abc$36039$n4798_1
.sym 66678 array_muxed0[1]
.sym 66679 basesoc_uart_phy_rx_r
.sym 66680 $abc$36039$n4801_1
.sym 66685 array_muxed0[0]
.sym 66691 array_muxed0[1]
.sym 66694 $abc$36039$n3227
.sym 66695 $abc$36039$n4802_1
.sym 66696 $abc$36039$n4801_1
.sym 66701 $abc$36039$n136
.sym 66706 basesoc_uart_phy_storage[4]
.sym 66707 $abc$36039$n136
.sym 66708 basesoc_adr[0]
.sym 66709 basesoc_adr[1]
.sym 66712 $abc$36039$n2880
.sym 66713 sys_rst
.sym 66714 basesoc_we
.sym 66715 $abc$36039$n2883
.sym 66718 basesoc_uart_phy_rx
.sym 66719 basesoc_uart_phy_rx_busy
.sym 66720 $abc$36039$n5116
.sym 66721 basesoc_uart_phy_rx_r
.sym 66724 $abc$36039$n4799_1
.sym 66725 $abc$36039$n3227
.sym 66726 $abc$36039$n4798_1
.sym 66729 clk12_$glb_clk
.sym 66730 sys_rst_$glb_sr
.sym 66731 $abc$36039$n5832
.sym 66732 $abc$36039$n3245
.sym 66733 basesoc_adr[2]
.sym 66734 $abc$36039$n4805_1
.sym 66735 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 66736 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 66737 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 66738 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 66739 $abc$36039$n3378
.sym 66743 basesoc_adr[0]
.sym 66745 $abc$36039$n5937
.sym 66746 $abc$36039$n4808_1
.sym 66747 basesoc_adr[1]
.sym 66748 $abc$36039$n2752
.sym 66749 basesoc_picorv327[30]
.sym 66750 $abc$36039$n2897
.sym 66751 basesoc_uart_phy_uart_clk_rxen
.sym 66752 $abc$36039$n3227
.sym 66753 $abc$36039$n3378
.sym 66754 $abc$36039$n136
.sym 66755 picorv32.mem_rdata_q[12]
.sym 66756 basesoc_dat_w[1]
.sym 66758 basesoc_dat_w[2]
.sym 66759 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 66760 $abc$36039$n3048
.sym 66761 basesoc_ctrl_reset_reset_r
.sym 66762 $abc$36039$n2748
.sym 66763 $abc$36039$n2880
.sym 66764 $abc$36039$n3246_1
.sym 66765 basesoc_uart_phy_rx_r
.sym 66766 $abc$36039$n3248
.sym 66772 basesoc_adr[0]
.sym 66773 basesoc_adr[3]
.sym 66774 $abc$36039$n2890_1
.sym 66776 $abc$36039$n3048
.sym 66777 sys_rst
.sym 66781 basesoc_adr[1]
.sym 66783 basesoc_uart_phy_rx
.sym 66784 $abc$36039$n2881
.sym 66785 $abc$36039$n232
.sym 66792 basesoc_we
.sym 66793 $abc$36039$n3246_1
.sym 66795 picorv32.instr_addi
.sym 66796 $abc$36039$n3243
.sym 66797 $abc$36039$n3204
.sym 66798 picorv32.instr_add
.sym 66799 basesoc_uart_phy_uart_clk_rxen
.sym 66800 $abc$36039$n3227
.sym 66801 picorv32.instr_sub
.sym 66803 $abc$36039$n3048
.sym 66806 basesoc_adr[3]
.sym 66808 $abc$36039$n2881
.sym 66812 basesoc_adr[0]
.sym 66814 basesoc_adr[1]
.sym 66817 $abc$36039$n3204
.sym 66818 sys_rst
.sym 66819 basesoc_we
.sym 66820 $abc$36039$n3227
.sym 66823 $abc$36039$n3246_1
.sym 66824 basesoc_uart_phy_uart_clk_rxen
.sym 66825 $abc$36039$n3243
.sym 66826 basesoc_uart_phy_rx
.sym 66829 basesoc_adr[1]
.sym 66831 basesoc_adr[0]
.sym 66836 basesoc_adr[0]
.sym 66838 basesoc_adr[1]
.sym 66841 picorv32.instr_sub
.sym 66842 picorv32.instr_addi
.sym 66843 $abc$36039$n2890_1
.sym 66844 picorv32.instr_add
.sym 66848 $abc$36039$n3048
.sym 66850 $abc$36039$n232
.sym 66852 clk12_$glb_clk
.sym 66853 $abc$36039$n3048
.sym 66854 basesoc_uart_phy_storage[31]
.sym 66855 $abc$36039$n3332
.sym 66858 basesoc_uart_phy_storage[24]
.sym 66859 $abc$36039$n4819
.sym 66860 $abc$36039$n5300
.sym 66861 basesoc_uart_phy_storage[29]
.sym 66862 picorv32.decoded_rd[5]
.sym 66864 basesoc_adr[4]
.sym 66866 $abc$36039$n2880
.sym 66867 array_muxed0[2]
.sym 66868 $abc$36039$n3207
.sym 66869 basesoc_we
.sym 66870 $abc$36039$n3204
.sym 66871 $abc$36039$n2754
.sym 66872 $abc$36039$n2750
.sym 66873 sys_rst
.sym 66874 csrbankarray_csrbank3_bitbang0_w[1]
.sym 66875 $abc$36039$n3282
.sym 66876 $abc$36039$n2882
.sym 66877 basesoc_adr[2]
.sym 66878 basesoc_adr[2]
.sym 66879 $abc$36039$n2750
.sym 66880 basesoc_adr[4]
.sym 66881 $abc$36039$n4819
.sym 66882 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 66883 $abc$36039$n2882
.sym 66885 basesoc_adr[1]
.sym 66886 $PACKER_VCC_NET
.sym 66887 basesoc_uart_phy_storage[31]
.sym 66888 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 66889 $abc$36039$n3048
.sym 66897 basesoc_uart_phy_uart_clk_rxen
.sym 66899 basesoc_uart_phy_rx_busy
.sym 66900 basesoc_uart_phy_rx_r
.sym 66905 basesoc_adr[2]
.sym 66906 $abc$36039$n2932
.sym 66907 $abc$36039$n2882
.sym 66909 sys_rst
.sym 66920 $abc$36039$n3332
.sym 66921 basesoc_ctrl_reset_reset_r
.sym 66923 basesoc_uart_phy_rx
.sym 66924 $abc$36039$n2931
.sym 66930 $abc$36039$n2931
.sym 66946 basesoc_uart_phy_rx_r
.sym 66947 basesoc_uart_phy_uart_clk_rxen
.sym 66948 basesoc_uart_phy_rx
.sym 66949 basesoc_uart_phy_rx_busy
.sym 66953 $abc$36039$n2882
.sym 66955 basesoc_adr[2]
.sym 66964 $abc$36039$n3332
.sym 66965 sys_rst
.sym 66966 $abc$36039$n2931
.sym 66967 basesoc_ctrl_reset_reset_r
.sym 66974 $abc$36039$n2932
.sym 66975 clk12_$glb_clk
.sym 66976 sys_rst_$glb_sr
.sym 66978 eventmanager_pending_w[1]
.sym 66980 $abc$36039$n2748
.sym 66981 $abc$36039$n4986_1
.sym 66982 $abc$36039$n2945
.sym 66989 $abc$36039$n2883
.sym 66990 $abc$36039$n5300
.sym 66991 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 66993 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 66994 $abc$36039$n3323
.sym 66995 $abc$36039$n5291_1
.sym 66997 $abc$36039$n2752
.sym 66998 picorv32.irq_state[1]
.sym 66999 $abc$36039$n3378
.sym 67000 picorv32.instr_blt
.sym 67002 eventmanager_status_w[1]
.sym 67003 basesoc_adr[3]
.sym 67004 $PACKER_VCC_NET
.sym 67005 basesoc_ctrl_reset_reset_r
.sym 67006 basesoc_adr[2]
.sym 67007 $abc$36039$n3227
.sym 67008 basesoc_adr[4]
.sym 67009 $abc$36039$n3378
.sym 67010 basesoc_timer0_en_storage
.sym 67011 $abc$36039$n3360
.sym 67012 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 67018 eventmanager_pending_w[0]
.sym 67019 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 67020 $abc$36039$n3207
.sym 67021 $abc$36039$n3201
.sym 67024 $abc$36039$n3323
.sym 67025 eventmanager_status_w[0]
.sym 67026 $abc$36039$n2882
.sym 67027 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 67028 $abc$36039$n3204
.sym 67029 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 67030 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 67031 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 67032 $abc$36039$n4985_1
.sym 67034 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 67035 $abc$36039$n4979_1
.sym 67036 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 67037 basesoc_uart_phy_rx
.sym 67038 $abc$36039$n4986_1
.sym 67039 eventmanager_status_w[2]
.sym 67042 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 67043 csrbankarray_csrbank0_leds_out0_w[4]
.sym 67044 $abc$36039$n4980_1
.sym 67048 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 67051 $abc$36039$n3207
.sym 67052 $abc$36039$n4979_1
.sym 67053 $abc$36039$n3323
.sym 67054 eventmanager_status_w[0]
.sym 67057 $abc$36039$n3204
.sym 67058 eventmanager_pending_w[0]
.sym 67059 $abc$36039$n4980_1
.sym 67063 csrbankarray_csrbank0_leds_out0_w[4]
.sym 67065 $abc$36039$n3323
.sym 67066 $abc$36039$n2882
.sym 67069 $abc$36039$n3201
.sym 67070 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 67072 $abc$36039$n4986_1
.sym 67075 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 67076 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 67077 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 67078 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 67083 basesoc_uart_phy_rx
.sym 67087 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 67088 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 67089 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 67090 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 67093 eventmanager_status_w[2]
.sym 67094 $abc$36039$n3207
.sym 67095 $abc$36039$n4985_1
.sym 67096 $abc$36039$n3323
.sym 67098 clk12_$glb_clk
.sym 67099 sys_rst_$glb_sr
.sym 67100 basesoc_timer0_value[1]
.sym 67101 $abc$36039$n3319
.sym 67102 $abc$36039$n5046_1
.sym 67103 $abc$36039$n2926
.sym 67104 $abc$36039$n3295
.sym 67105 $abc$36039$n4836
.sym 67106 $abc$36039$n3283
.sym 67107 $abc$36039$n4837
.sym 67113 $abc$36039$n3256
.sym 67115 $abc$36039$n2748
.sym 67116 $abc$36039$n2914
.sym 67119 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 67120 $abc$36039$n3323
.sym 67121 sys_rst
.sym 67122 $abc$36039$n2904
.sym 67123 user_btn1
.sym 67124 basesoc_we
.sym 67125 $abc$36039$n2880
.sym 67126 $abc$36039$n2748
.sym 67127 $abc$36039$n3204
.sym 67128 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 67129 basesoc_timer0_en_storage
.sym 67131 $abc$36039$n3204
.sym 67132 basesoc_adr[0]
.sym 67133 basesoc_timer0_value[10]
.sym 67134 basesoc_timer0_en_storage
.sym 67135 $abc$36039$n4841
.sym 67143 basesoc_adr[1]
.sym 67145 $abc$36039$n3282
.sym 67146 basesoc_adr[0]
.sym 67147 basesoc_timer0_value[0]
.sym 67151 eventsourceprocess1_old_trigger
.sym 67153 $abc$36039$n5507
.sym 67154 basesoc_timer0_en_storage
.sym 67157 $abc$36039$n5044
.sym 67158 $PACKER_VCC_NET
.sym 67162 eventmanager_status_w[1]
.sym 67163 basesoc_timer0_load_storage[0]
.sym 67164 basesoc_timer0_reload_storage[0]
.sym 67165 array_muxed0[4]
.sym 67167 basesoc_timer0_load_storage[0]
.sym 67169 basesoc_timer0_eventmanager_status_w
.sym 67171 $abc$36039$n3283
.sym 67172 $abc$36039$n6018
.sym 67175 basesoc_timer0_reload_storage[0]
.sym 67176 $abc$36039$n6018
.sym 67177 basesoc_timer0_eventmanager_status_w
.sym 67182 array_muxed0[4]
.sym 67189 eventmanager_status_w[1]
.sym 67193 basesoc_adr[1]
.sym 67194 basesoc_adr[0]
.sym 67198 $abc$36039$n3282
.sym 67199 $abc$36039$n5507
.sym 67200 basesoc_timer0_load_storage[0]
.sym 67201 $abc$36039$n3283
.sym 67204 eventmanager_status_w[1]
.sym 67206 eventsourceprocess1_old_trigger
.sym 67210 basesoc_timer0_en_storage
.sym 67212 $abc$36039$n5044
.sym 67213 basesoc_timer0_load_storage[0]
.sym 67216 $PACKER_VCC_NET
.sym 67217 basesoc_timer0_value[0]
.sym 67221 clk12_$glb_clk
.sym 67222 sys_rst_$glb_sr
.sym 67223 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 67224 $abc$36039$n5052_1
.sym 67225 $abc$36039$n5510
.sym 67226 basesoc_timer0_value[6]
.sym 67227 $abc$36039$n5500
.sym 67228 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 67229 basesoc_timer0_value[4]
.sym 67230 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 67235 $abc$36039$n2896
.sym 67236 $abc$36039$n3283
.sym 67238 basesoc_timer0_load_storage[29]
.sym 67239 $abc$36039$n2752
.sym 67240 $abc$36039$n4837
.sym 67241 $abc$36039$n3323
.sym 67242 basesoc_timer0_value[1]
.sym 67243 basesoc_timer0_load_storage[27]
.sym 67244 basesoc_dat_w[4]
.sym 67246 $abc$36039$n3287
.sym 67248 basesoc_dat_w[1]
.sym 67249 basesoc_ctrl_reset_reset_r
.sym 67250 $abc$36039$n3201
.sym 67251 basesoc_dat_w[2]
.sym 67252 $abc$36039$n3282
.sym 67254 basesoc_dat_w[4]
.sym 67255 $abc$36039$n2880
.sym 67256 eventmanager_pending_w[1]
.sym 67258 $abc$36039$n3281
.sym 67265 $abc$36039$n5506
.sym 67267 basesoc_adr[3]
.sym 67268 basesoc_timer0_value[9]
.sym 67273 basesoc_adr[4]
.sym 67275 $abc$36039$n3201
.sym 67276 basesoc_adr[2]
.sym 67277 $abc$36039$n4839
.sym 67282 $abc$36039$n3207
.sym 67283 basesoc_timer0_value[6]
.sym 67284 $abc$36039$n4833
.sym 67288 $abc$36039$n2882
.sym 67289 basesoc_adr[2]
.sym 67290 $abc$36039$n5489_1
.sym 67291 $abc$36039$n2914
.sym 67293 basesoc_timer0_value[10]
.sym 67294 basesoc_timer0_value[4]
.sym 67298 basesoc_adr[3]
.sym 67299 $abc$36039$n3201
.sym 67300 basesoc_adr[2]
.sym 67304 basesoc_timer0_value[9]
.sym 67312 basesoc_timer0_value[4]
.sym 67315 basesoc_adr[2]
.sym 67316 $abc$36039$n3207
.sym 67317 basesoc_adr[3]
.sym 67318 basesoc_adr[4]
.sym 67321 $abc$36039$n4839
.sym 67322 $abc$36039$n5506
.sym 67323 $abc$36039$n4833
.sym 67324 $abc$36039$n5489_1
.sym 67328 basesoc_timer0_value[10]
.sym 67334 basesoc_timer0_value[6]
.sym 67339 $abc$36039$n2882
.sym 67340 basesoc_adr[2]
.sym 67341 basesoc_adr[3]
.sym 67342 basesoc_adr[4]
.sym 67343 $abc$36039$n2914
.sym 67344 clk12_$glb_clk
.sym 67345 sys_rst_$glb_sr
.sym 67346 $abc$36039$n4877
.sym 67347 basesoc_timer0_reload_storage[9]
.sym 67348 $abc$36039$n5499
.sym 67349 $abc$36039$n4834
.sym 67350 $abc$36039$n4833
.sym 67351 $abc$36039$n4900_1
.sym 67352 $abc$36039$n2902
.sym 67353 $abc$36039$n3289
.sym 67358 basesoc_timer0_value_status[0]
.sym 67359 basesoc_timer0_value[4]
.sym 67360 basesoc_timer0_value_status[10]
.sym 67361 basesoc_timer0_value_status[2]
.sym 67363 basesoc_timer0_value_status[17]
.sym 67364 basesoc_timer0_en_storage
.sym 67365 $abc$36039$n4839
.sym 67366 $abc$36039$n4841
.sym 67367 $abc$36039$n2900
.sym 67368 $abc$36039$n6030
.sym 67369 basesoc_timer0_reload_storage[5]
.sym 67370 basesoc_adr[2]
.sym 67371 $abc$36039$n2882
.sym 67374 $PACKER_VCC_NET
.sym 67375 basesoc_adr[2]
.sym 67377 basesoc_adr[4]
.sym 67378 $abc$36039$n3291
.sym 67380 $abc$36039$n2906
.sym 67381 $abc$36039$n4882_1
.sym 67387 basesoc_timer0_eventmanager_status_w
.sym 67388 basesoc_timer0_value_status[9]
.sym 67389 basesoc_timer0_value_status[4]
.sym 67391 basesoc_adr[2]
.sym 67392 basesoc_timer0_value_status[12]
.sym 67393 basesoc_timer0_load_storage[16]
.sym 67394 $abc$36039$n4843
.sym 67396 basesoc_we
.sym 67397 basesoc_adr[4]
.sym 67398 $abc$36039$n4841
.sym 67399 basesoc_adr[3]
.sym 67400 basesoc_dat_w[7]
.sym 67401 $abc$36039$n3204
.sym 67402 basesoc_timer0_load_storage[21]
.sym 67405 $abc$36039$n2900
.sym 67408 basesoc_dat_w[1]
.sym 67409 $abc$36039$n5505
.sym 67412 $abc$36039$n3282
.sym 67413 $abc$36039$n3206_1
.sym 67414 basesoc_timer0_load_storage[29]
.sym 67415 $abc$36039$n2880
.sym 67422 basesoc_dat_w[7]
.sym 67426 basesoc_adr[4]
.sym 67427 basesoc_timer0_load_storage[16]
.sym 67428 $abc$36039$n3206_1
.sym 67429 $abc$36039$n5505
.sym 67432 basesoc_timer0_value_status[4]
.sym 67433 $abc$36039$n4843
.sym 67434 $abc$36039$n4841
.sym 67435 basesoc_timer0_value_status[12]
.sym 67439 basesoc_we
.sym 67441 $abc$36039$n3282
.sym 67447 basesoc_dat_w[1]
.sym 67450 $abc$36039$n3206_1
.sym 67451 basesoc_timer0_load_storage[21]
.sym 67452 $abc$36039$n2880
.sym 67453 basesoc_timer0_load_storage[29]
.sym 67456 basesoc_timer0_eventmanager_status_w
.sym 67457 $abc$36039$n3204
.sym 67458 basesoc_adr[2]
.sym 67459 basesoc_adr[3]
.sym 67462 $abc$36039$n4843
.sym 67464 basesoc_timer0_value_status[9]
.sym 67466 $abc$36039$n2900
.sym 67467 clk12_$glb_clk
.sym 67468 sys_rst_$glb_sr
.sym 67469 basesoc_timer0_load_storage[31]
.sym 67470 $abc$36039$n4878_1
.sym 67471 $abc$36039$n3291
.sym 67472 basesoc_timer0_load_storage[24]
.sym 67473 basesoc_timer0_load_storage[28]
.sym 67474 $abc$36039$n4983_1
.sym 67475 $abc$36039$n5498
.sym 67476 basesoc_timer0_load_storage[26]
.sym 67481 basesoc_timer0_load_storage[23]
.sym 67482 sys_rst
.sym 67483 basesoc_adr[4]
.sym 67484 $abc$36039$n4841
.sym 67485 basesoc_timer0_reload_storage[0]
.sym 67486 $abc$36039$n4843
.sym 67487 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 67488 basesoc_dat_w[7]
.sym 67489 $abc$36039$n3281
.sym 67491 basesoc_timer0_load_storage[17]
.sym 67493 basesoc_ctrl_reset_reset_r
.sym 67494 eventmanager_status_w[1]
.sym 67495 $abc$36039$n4835
.sym 67496 $abc$36039$n3281
.sym 67497 basesoc_timer0_en_storage
.sym 67499 $abc$36039$n2914
.sym 67500 basesoc_adr[3]
.sym 67501 basesoc_timer0_reload_storage[16]
.sym 67502 $abc$36039$n2914
.sym 67503 basesoc_dat_w[7]
.sym 67504 csrbankarray_csrbank0_leds_out0_w[1]
.sym 67511 $abc$36039$n3323
.sym 67512 $abc$36039$n2969
.sym 67514 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 67515 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 67516 basesoc_adr[3]
.sym 67518 basesoc_dat_w[1]
.sym 67519 basesoc_ctrl_reset_reset_r
.sym 67520 $abc$36039$n3201
.sym 67521 sys_rst
.sym 67523 basesoc_dat_w[2]
.sym 67524 $abc$36039$n3207
.sym 67528 basesoc_we
.sym 67530 basesoc_adr[2]
.sym 67531 basesoc_adr[1]
.sym 67536 csrbankarray_csrbank0_leds_out0_w[0]
.sym 67537 basesoc_adr[0]
.sym 67539 $abc$36039$n4983_1
.sym 67543 basesoc_dat_w[2]
.sym 67549 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 67550 $abc$36039$n4983_1
.sym 67551 $abc$36039$n3201
.sym 67555 basesoc_we
.sym 67556 $abc$36039$n3323
.sym 67557 sys_rst
.sym 67558 $abc$36039$n3201
.sym 67562 basesoc_adr[3]
.sym 67563 $abc$36039$n3201
.sym 67564 basesoc_adr[2]
.sym 67567 basesoc_ctrl_reset_reset_r
.sym 67575 basesoc_dat_w[1]
.sym 67579 basesoc_adr[2]
.sym 67581 basesoc_adr[3]
.sym 67582 $abc$36039$n3207
.sym 67585 csrbankarray_csrbank0_leds_out0_w[0]
.sym 67586 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 67587 basesoc_adr[1]
.sym 67588 basesoc_adr[0]
.sym 67589 $abc$36039$n2969
.sym 67590 clk12_$glb_clk
.sym 67591 sys_rst_$glb_sr
.sym 67592 $abc$36039$n3297
.sym 67593 $abc$36039$n2928
.sym 67594 basesoc_timer0_value_status[28]
.sym 67597 $abc$36039$n4882_1
.sym 67598 basesoc_timer0_value_status[24]
.sym 67599 $abc$36039$n4835
.sym 67605 basesoc_timer0_eventmanager_status_w
.sym 67607 basesoc_timer0_load_storage[24]
.sym 67608 $abc$36039$n3200
.sym 67609 basesoc_timer0_load_storage[26]
.sym 67611 basesoc_timer0_eventmanager_status_w
.sym 67612 $abc$36039$n3292
.sym 67613 picorv32.irq_state[0]
.sym 67617 basesoc_adr[0]
.sym 67619 $abc$36039$n3292
.sym 67620 $abc$36039$n3300
.sym 67622 csrbankarray_csrbank0_leds_out0_w[0]
.sym 67625 basesoc_timer0_en_storage
.sym 67626 basesoc_dat_w[4]
.sym 67633 $abc$36039$n3302
.sym 67635 $abc$36039$n3207
.sym 67642 $abc$36039$n4982_1
.sym 67645 $abc$36039$n3323
.sym 67646 $abc$36039$n2882
.sym 67648 sys_rst
.sym 67653 csrbankarray_csrbank0_leds_out0_w[3]
.sym 67654 eventmanager_status_w[1]
.sym 67656 $abc$36039$n3281
.sym 67659 basesoc_adr[4]
.sym 67666 sys_rst
.sym 67667 basesoc_adr[4]
.sym 67668 $abc$36039$n3302
.sym 67669 $abc$36039$n3281
.sym 67672 $abc$36039$n3323
.sym 67673 $abc$36039$n3207
.sym 67674 eventmanager_status_w[1]
.sym 67675 $abc$36039$n4982_1
.sym 67684 $abc$36039$n3323
.sym 67685 csrbankarray_csrbank0_leds_out0_w[3]
.sym 67687 $abc$36039$n2882
.sym 67713 clk12_$glb_clk
.sym 67714 sys_rst_$glb_sr
.sym 67716 csrbankarray_csrbank0_leds_out0_w[0]
.sym 67717 csrbankarray_csrbank0_leds_out0_w[2]
.sym 67719 csrbankarray_csrbank0_leds_out0_w[3]
.sym 67720 csrbankarray_csrbank0_leds_out0_w[1]
.sym 67722 csrbankarray_csrbank0_leds_out0_w[4]
.sym 67724 $PACKER_VCC_NET
.sym 67729 basesoc_timer0_value[24]
.sym 67733 $abc$36039$n2908
.sym 67736 $abc$36039$n3323
.sym 67765 basesoc_ctrl_reset_reset_r
.sym 67767 $abc$36039$n2912
.sym 67801 basesoc_ctrl_reset_reset_r
.sym 67835 $abc$36039$n2912
.sym 67836 clk12_$glb_clk
.sym 67837 sys_rst_$glb_sr
.sym 67853 $abc$36039$n2912
.sym 67856 basesoc_timer0_en_storage
.sym 67970 basesoc_dat_w[4]
.sym 68031 $abc$36039$n232
.sym 68075 basesoc_ctrl_reset_reset_r
.sym 68078 $abc$36039$n5873
.sym 68079 picorv32.mem_rdata_q[12]
.sym 68082 basesoc_dat_w[1]
.sym 68083 $abc$36039$n5877
.sym 68084 count[6]
.sym 68085 count[14]
.sym 68190 $abc$36039$n6179
.sym 68195 basesoc_uart_rx_fifo_level0[0]
.sym 68196 $abc$36039$n6180
.sym 68200 basesoc_dat_w[2]
.sym 68206 $abc$36039$n3037
.sym 68210 $abc$36039$n3028
.sym 68228 $abc$36039$n2872
.sym 68235 basesoc_uart_rx_fifo_wrport_we
.sym 68242 basesoc_uart_rx_fifo_do_read
.sym 68253 basesoc_uart_rx_fifo_wrport_we
.sym 68268 $abc$36039$n2884
.sym 68271 basesoc_uart_rx_fifo_level0[2]
.sym 68276 basesoc_uart_rx_fifo_wrport_we
.sym 68279 basesoc_uart_rx_fifo_do_read
.sym 68280 basesoc_uart_rx_fifo_level0[3]
.sym 68282 basesoc_uart_rx_fifo_level0[1]
.sym 68288 basesoc_uart_rx_fifo_level0[0]
.sym 68289 sys_rst
.sym 68296 basesoc_uart_rx_fifo_level0[0]
.sym 68297 sys_rst
.sym 68299 basesoc_uart_rx_fifo_level0[1]
.sym 68311 basesoc_uart_rx_fifo_level0[1]
.sym 68312 basesoc_uart_rx_fifo_level0[2]
.sym 68313 basesoc_uart_rx_fifo_level0[0]
.sym 68314 basesoc_uart_rx_fifo_level0[3]
.sym 68329 basesoc_uart_rx_fifo_wrport_we
.sym 68331 sys_rst
.sym 68332 basesoc_uart_rx_fifo_do_read
.sym 68341 basesoc_uart_rx_fifo_level0[0]
.sym 68342 sys_rst
.sym 68343 basesoc_uart_rx_fifo_wrport_we
.sym 68344 basesoc_uart_rx_fifo_do_read
.sym 68345 $abc$36039$n2884
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68351 $abc$36039$n2866
.sym 68352 basesoc_uart_rx_fifo_readable
.sym 68359 csrbankarray_csrbank3_bitbang0_w[0]
.sym 68361 array_muxed0[14]
.sym 68368 picorv32.mem_rdata_q[13]
.sym 68373 basesoc_uart_rx_fifo_readable
.sym 68378 picorv32.mem_rdata_q[12]
.sym 68391 $abc$36039$n3259
.sym 68394 basesoc_uart_phy_source_valid
.sym 68399 $abc$36039$n3271
.sym 68404 picorv32.mem_rdata_latched[12]
.sym 68417 basesoc_uart_rx_fifo_readable
.sym 68420 basesoc_uart_rx_fifo_level0[4]
.sym 68434 basesoc_uart_rx_fifo_level0[4]
.sym 68435 basesoc_uart_phy_source_valid
.sym 68437 $abc$36039$n3271
.sym 68452 $abc$36039$n3271
.sym 68453 $abc$36039$n3259
.sym 68454 basesoc_uart_rx_fifo_readable
.sym 68455 basesoc_uart_rx_fifo_level0[4]
.sym 68465 picorv32.mem_rdata_latched[12]
.sym 68469 clk12_$glb_clk
.sym 68478 basesoc_uart_rx_old_trigger
.sym 68481 $abc$36039$n196
.sym 68482 basesoc_we
.sym 68483 array_muxed2[3]
.sym 68484 basesoc_dat_w[3]
.sym 68485 basesoc_uart_rx_fifo_do_read
.sym 68489 basesoc_uart_rx_fifo_wrport_we
.sym 68493 array_muxed0[8]
.sym 68494 array_muxed0[7]
.sym 68495 basesoc_uart_eventmanager_pending_w[1]
.sym 68497 $abc$36039$n186
.sym 68502 basesoc_uart_rx_fifo_do_read
.sym 68503 array_muxed1[25]
.sym 68504 $abc$36039$n2894
.sym 68505 basesoc_picorv323[12]
.sym 68506 basesoc_picorv328[16]
.sym 68514 $abc$36039$n2829
.sym 68516 basesoc_uart_rx_fifo_readable
.sym 68519 sys_rst
.sym 68522 $abc$36039$n3259
.sym 68526 basesoc_dat_w[1]
.sym 68528 $abc$36039$n2828
.sym 68535 basesoc_uart_rx_old_trigger
.sym 68543 $abc$36039$n3254
.sym 68545 basesoc_uart_rx_fifo_readable
.sym 68546 basesoc_uart_rx_old_trigger
.sym 68557 $abc$36039$n3254
.sym 68560 basesoc_dat_w[1]
.sym 68571 $abc$36039$n2828
.sym 68587 sys_rst
.sym 68589 $abc$36039$n3259
.sym 68590 $abc$36039$n2828
.sym 68591 $abc$36039$n2829
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68596 basesoc_picorv323[11]
.sym 68599 array_muxed1[12]
.sym 68604 basesoc_ctrl_reset_reset_r
.sym 68606 array_muxed0[2]
.sym 68613 array_muxed0[10]
.sym 68615 basesoc_uart_phy_source_valid
.sym 68619 basesoc_dat_w[3]
.sym 68620 basesoc_dat_w[6]
.sym 68621 basesoc_picorv323[2]
.sym 68622 basesoc_dat_w[1]
.sym 68623 basesoc_uart_eventmanager_pending_w[1]
.sym 68624 basesoc_uart_rx_fifo_do_read
.sym 68626 basesoc_dat_w[2]
.sym 68627 basesoc_uart_rx_fifo_wrport_we
.sym 68628 basesoc_picorv328[11]
.sym 68629 $abc$36039$n3254
.sym 68646 array_muxed1[6]
.sym 68647 array_muxed1[2]
.sym 68648 spiflash_bus_dat_r[7]
.sym 68653 array_muxed1[1]
.sym 68656 csrbankarray_csrbank3_bitbang0_w[2]
.sym 68657 $abc$36039$n186
.sym 68662 csrbankarray_csrbank3_bitbang0_w[0]
.sym 68663 array_muxed1[0]
.sym 68665 csrbankarray_csrbank3_bitbang_en0_w
.sym 68671 array_muxed1[2]
.sym 68681 csrbankarray_csrbank3_bitbang0_w[2]
.sym 68682 $abc$36039$n186
.sym 68683 csrbankarray_csrbank3_bitbang_en0_w
.sym 68686 array_muxed1[0]
.sym 68701 array_muxed1[6]
.sym 68704 array_muxed1[1]
.sym 68710 csrbankarray_csrbank3_bitbang_en0_w
.sym 68711 spiflash_bus_dat_r[7]
.sym 68713 csrbankarray_csrbank3_bitbang0_w[0]
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68717 basesoc_uart_rx_fifo_consume[1]
.sym 68721 $abc$36039$n2894
.sym 68729 basesoc_dat_w[2]
.sym 68735 array_muxed1[2]
.sym 68736 spiflash_bus_dat_r[7]
.sym 68739 $abc$36039$n3557
.sym 68740 sys_rst
.sym 68742 csrbankarray_csrbank3_bitbang0_w[2]
.sym 68743 basesoc_dat_w[5]
.sym 68744 basesoc_ctrl_reset_reset_r
.sym 68746 $abc$36039$n2897
.sym 68747 basesoc_picorv323[6]
.sym 68748 basesoc_uart_rx_fifo_wrport_we
.sym 68750 basesoc_dat_w[1]
.sym 68751 basesoc_picorv328[22]
.sym 68752 basesoc_picorv327[17]
.sym 68758 basesoc_picorv323[7]
.sym 68760 $abc$36039$n3027
.sym 68761 $abc$36039$n3557
.sym 68765 basesoc_picorv323[9]
.sym 68766 basesoc_picorv328[14]
.sym 68771 basesoc_picorv328[31]
.sym 68772 basesoc_picorv323[10]
.sym 68773 basesoc_picorv323[6]
.sym 68777 basesoc_picorv328[22]
.sym 68778 basesoc_picorv328[25]
.sym 68781 basesoc_picorv323[15]
.sym 68788 picorv32.mem_wordsize[1]
.sym 68791 basesoc_picorv323[7]
.sym 68797 $abc$36039$n3557
.sym 68798 basesoc_picorv328[31]
.sym 68799 basesoc_picorv323[15]
.sym 68806 basesoc_picorv323[9]
.sym 68812 basesoc_picorv323[6]
.sym 68816 $abc$36039$n3557
.sym 68817 basesoc_picorv328[25]
.sym 68818 basesoc_picorv323[9]
.sym 68821 basesoc_picorv323[10]
.sym 68828 basesoc_picorv328[14]
.sym 68829 basesoc_picorv323[6]
.sym 68830 picorv32.mem_wordsize[1]
.sym 68833 basesoc_picorv328[22]
.sym 68835 $abc$36039$n3557
.sym 68836 basesoc_picorv323[6]
.sym 68837 $abc$36039$n3027
.sym 68838 clk12_$glb_clk
.sym 68842 basesoc_uart_rx_fifo_produce[2]
.sym 68843 basesoc_uart_rx_fifo_produce[3]
.sym 68845 $abc$36039$n2889
.sym 68846 $abc$36039$n6808
.sym 68847 basesoc_uart_rx_fifo_produce[0]
.sym 68851 $abc$36039$n200
.sym 68852 basesoc_picorv323[7]
.sym 68855 array_muxed0[12]
.sym 68856 array_muxed1[31]
.sym 68857 picorv32.is_alu_reg_imm
.sym 68861 basesoc_dat_w[1]
.sym 68862 $abc$36039$n3027
.sym 68863 basesoc_picorv323[10]
.sym 68864 $abc$36039$n2898_1
.sym 68866 basesoc_uart_rx_fifo_readable
.sym 68867 sys_rst
.sym 68868 $abc$36039$n2839
.sym 68869 basesoc_picorv328[10]
.sym 68870 $abc$36039$n4401_1
.sym 68872 sys_rst
.sym 68873 basesoc_dat_w[3]
.sym 68874 picorv32.mem_wordsize[1]
.sym 68875 $abc$36039$n4954
.sym 68882 $abc$36039$n2898_1
.sym 68884 $abc$36039$n4408
.sym 68885 basesoc_picorv328[10]
.sym 68886 $abc$36039$n188
.sym 68891 basesoc_picorv323[2]
.sym 68896 $abc$36039$n4401_1
.sym 68897 $abc$36039$n4410_1
.sym 68900 picorv32.mem_wordsize[1]
.sym 68904 basesoc_picorv323[1]
.sym 68906 $abc$36039$n2897
.sym 68907 basesoc_picorv323[6]
.sym 68910 basesoc_picorv327[6]
.sym 68912 basesoc_picorv328[9]
.sym 68914 $abc$36039$n2897
.sym 68915 $abc$36039$n2898_1
.sym 68916 basesoc_picorv327[6]
.sym 68917 basesoc_picorv323[6]
.sym 68938 $abc$36039$n4401_1
.sym 68940 $abc$36039$n4410_1
.sym 68941 $abc$36039$n4408
.sym 68944 $abc$36039$n188
.sym 68950 basesoc_picorv328[10]
.sym 68951 basesoc_picorv323[2]
.sym 68953 picorv32.mem_wordsize[1]
.sym 68956 basesoc_picorv323[1]
.sym 68958 picorv32.mem_wordsize[1]
.sym 68959 basesoc_picorv328[9]
.sym 68961 clk12_$glb_clk
.sym 68963 $abc$36039$n2839
.sym 68964 picorv32.alu_out_q[24]
.sym 68965 $abc$36039$n4399
.sym 68966 $abc$36039$n4339
.sym 68967 picorv32.alu_out_q[1]
.sym 68968 picorv32.alu_out_q[23]
.sym 68969 $abc$36039$n4338
.sym 68970 $abc$36039$n4523
.sym 68973 basesoc_picorv327[28]
.sym 68976 basesoc_picorv327[25]
.sym 68980 basesoc_uart_rx_fifo_produce[0]
.sym 68982 basesoc_picorv323[3]
.sym 68983 picorv32.mem_rdata_q[14]
.sym 68984 basesoc_uart_rx_fifo_produce[1]
.sym 68986 array_muxed0[6]
.sym 68987 basesoc_picorv327[31]
.sym 68988 picorv32.alu_out_q[1]
.sym 68989 basesoc_counter[1]
.sym 68990 basesoc_dat_w[7]
.sym 68991 basesoc_picorv323[4]
.sym 68992 basesoc_uart_eventmanager_pending_w[1]
.sym 68993 basesoc_picorv323[4]
.sym 68994 basesoc_picorv327[8]
.sym 68995 basesoc_picorv327[0]
.sym 68996 $abc$36039$n4897
.sym 68997 basesoc_picorv323[4]
.sym 68998 basesoc_picorv328[9]
.sym 69006 $PACKER_VCC_NET
.sym 69008 $abc$36039$n2897
.sym 69009 $abc$36039$n4512_1
.sym 69010 basesoc_picorv323[6]
.sym 69012 $abc$36039$n5875
.sym 69013 $abc$36039$n4409_1
.sym 69014 basesoc_picorv328[28]
.sym 69017 basesoc_picorv328[22]
.sym 69020 $abc$36039$n192
.sym 69022 $abc$36039$n5873
.sym 69023 $abc$36039$n2893
.sym 69024 $abc$36039$n2893
.sym 69026 $abc$36039$n5877
.sym 69027 basesoc_picorv327[22]
.sym 69028 basesoc_picorv327[6]
.sym 69031 $abc$36039$n2843
.sym 69032 sys_rst
.sym 69034 basesoc_picorv327[28]
.sym 69035 $abc$36039$n2898_1
.sym 69037 $abc$36039$n2898_1
.sym 69038 basesoc_picorv328[28]
.sym 69039 $abc$36039$n2893
.sym 69040 basesoc_picorv327[28]
.sym 69043 $abc$36039$n4512_1
.sym 69044 basesoc_picorv328[22]
.sym 69045 basesoc_picorv327[22]
.sym 69046 $abc$36039$n2897
.sym 69049 $abc$36039$n5877
.sym 69050 sys_rst
.sym 69051 $abc$36039$n2843
.sym 69055 basesoc_picorv327[6]
.sym 69056 $abc$36039$n4409_1
.sym 69057 $abc$36039$n2893
.sym 69058 basesoc_picorv323[6]
.sym 69061 $abc$36039$n192
.sym 69067 basesoc_picorv327[22]
.sym 69068 basesoc_picorv328[22]
.sym 69069 $abc$36039$n2893
.sym 69070 $abc$36039$n2898_1
.sym 69073 $abc$36039$n2843
.sym 69074 $abc$36039$n5875
.sym 69076 sys_rst
.sym 69080 $abc$36039$n2843
.sym 69081 sys_rst
.sym 69082 $abc$36039$n5873
.sym 69083 $PACKER_VCC_NET
.sym 69084 clk12_$glb_clk
.sym 69087 $abc$36039$n4884
.sym 69088 $abc$36039$n4887
.sym 69089 $abc$36039$n4890
.sym 69090 $abc$36039$n4893
.sym 69091 $abc$36039$n4896
.sym 69092 $abc$36039$n4899
.sym 69093 $abc$36039$n4902
.sym 69096 basesoc_ctrl_reset_reset_r
.sym 69097 $abc$36039$n5871
.sym 69098 array_muxed0[13]
.sym 69099 $abc$36039$n4520
.sym 69100 csrbankarray_csrbank3_bitbang_en0_w
.sym 69101 $abc$36039$n4885
.sym 69102 $abc$36039$n4480
.sym 69104 $abc$36039$n4413_1
.sym 69105 basesoc_uart_phy_rx
.sym 69107 basesoc_uart_phy_source_payload_data[6]
.sym 69108 $abc$36039$n4521
.sym 69109 $abc$36039$n4515
.sym 69110 $abc$36039$n2893
.sym 69111 basesoc_dat_w[2]
.sym 69112 basesoc_dat_w[3]
.sym 69113 $abc$36039$n5857
.sym 69114 basesoc_picorv327[13]
.sym 69115 basesoc_uart_eventmanager_pending_w[1]
.sym 69116 $abc$36039$n4513
.sym 69117 $abc$36039$n5851
.sym 69118 basesoc_picorv327[24]
.sym 69119 basesoc_picorv328[11]
.sym 69120 basesoc_picorv323[2]
.sym 69121 $abc$36039$n3254
.sym 69127 $abc$36039$n4541
.sym 69128 $abc$36039$n4511
.sym 69130 $abc$36039$n4902
.sym 69131 $abc$36039$n4510_1
.sym 69132 picorv32.instr_sub
.sym 69133 $abc$36039$n2893
.sym 69134 basesoc_picorv328[13]
.sym 69135 $abc$36039$n4420
.sym 69136 $abc$36039$n2898_1
.sym 69137 $abc$36039$n4421_1
.sym 69138 $abc$36039$n4454_1
.sym 69139 basesoc_picorv327[7]
.sym 69141 $abc$36039$n2893
.sym 69142 $abc$36039$n4513
.sym 69143 basesoc_picorv327[13]
.sym 69145 $abc$36039$n3154
.sym 69146 basesoc_picorv323[7]
.sym 69147 $abc$36039$n4540_1
.sym 69148 $abc$36039$n4542_1
.sym 69149 $abc$36039$n4900
.sym 69150 $abc$36039$n3167
.sym 69151 $abc$36039$n4480
.sym 69152 $abc$36039$n2897
.sym 69153 basesoc_picorv323[4]
.sym 69154 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69157 $abc$36039$n4899
.sym 69158 $abc$36039$n4903
.sym 69160 $abc$36039$n2893
.sym 69161 basesoc_picorv323[7]
.sym 69162 $abc$36039$n2898_1
.sym 69163 basesoc_picorv327[7]
.sym 69166 picorv32.instr_sub
.sym 69167 $abc$36039$n4900
.sym 69168 $abc$36039$n4899
.sym 69169 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69172 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69173 picorv32.instr_sub
.sym 69174 $abc$36039$n4903
.sym 69175 $abc$36039$n4902
.sym 69178 $abc$36039$n4420
.sym 69179 $abc$36039$n3154
.sym 69180 $abc$36039$n4421_1
.sym 69181 $abc$36039$n2897
.sym 69184 $abc$36039$n2897
.sym 69185 $abc$36039$n3167
.sym 69186 $abc$36039$n4541
.sym 69187 $abc$36039$n4542_1
.sym 69190 basesoc_picorv323[4]
.sym 69191 $abc$36039$n4540_1
.sym 69192 $abc$36039$n4480
.sym 69193 $abc$36039$n4454_1
.sym 69196 $abc$36039$n4513
.sym 69197 $abc$36039$n4511
.sym 69198 $abc$36039$n4510_1
.sym 69202 $abc$36039$n2893
.sym 69203 basesoc_picorv327[13]
.sym 69204 basesoc_picorv328[13]
.sym 69205 $abc$36039$n2898_1
.sym 69207 clk12_$glb_clk
.sym 69209 $abc$36039$n4905
.sym 69210 $abc$36039$n4908
.sym 69211 $abc$36039$n4911
.sym 69212 $abc$36039$n4914
.sym 69213 $abc$36039$n4917
.sym 69214 $abc$36039$n4920
.sym 69215 $abc$36039$n4923
.sym 69216 $abc$36039$n4926
.sym 69219 $abc$36039$n5873
.sym 69222 picorv32.alu_out_q[7]
.sym 69226 picorv32.alu_out_q[27]
.sym 69227 basesoc_picorv327[7]
.sym 69228 basesoc_picorv327[5]
.sym 69229 $abc$36039$n4419_1
.sym 69230 array_muxed0[1]
.sym 69232 basesoc_picorv327[7]
.sym 69234 csrbankarray_csrbank3_bitbang0_w[2]
.sym 69235 basesoc_dat_w[5]
.sym 69236 basesoc_picorv327[6]
.sym 69237 $abc$36039$n4480
.sym 69238 $abc$36039$n2897
.sym 69239 basesoc_picorv323[6]
.sym 69240 basesoc_picorv327[9]
.sym 69241 basesoc_picorv328[23]
.sym 69242 basesoc_dat_w[1]
.sym 69243 basesoc_picorv328[22]
.sym 69244 basesoc_ctrl_reset_reset_r
.sym 69250 $abc$36039$n4480
.sym 69253 $abc$36039$n4306
.sym 69255 basesoc_picorv328[31]
.sym 69256 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69258 picorv32.instr_sub
.sym 69259 basesoc_picorv327[31]
.sym 69261 $abc$36039$n4926
.sym 69262 $abc$36039$n2897
.sym 69264 picorv32.instr_sub
.sym 69265 $abc$36039$n4463_1
.sym 69267 $abc$36039$n4908
.sym 69269 $abc$36039$n4915
.sym 69270 $abc$36039$n2898_1
.sym 69271 $abc$36039$n4920
.sym 69272 $abc$36039$n4464_1
.sym 69273 $abc$36039$n4927
.sym 69275 $abc$36039$n4909
.sym 69276 $abc$36039$n3155_1
.sym 69277 $abc$36039$n4914
.sym 69278 $abc$36039$n2893
.sym 69279 $abc$36039$n4921
.sym 69280 basesoc_picorv323[4]
.sym 69281 $abc$36039$n4555
.sym 69283 $abc$36039$n4909
.sym 69284 $abc$36039$n4908
.sym 69285 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69286 picorv32.instr_sub
.sym 69289 picorv32.instr_sub
.sym 69290 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69291 $abc$36039$n4915
.sym 69292 $abc$36039$n4914
.sym 69295 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69296 $abc$36039$n4927
.sym 69297 $abc$36039$n4926
.sym 69298 picorv32.instr_sub
.sym 69301 $abc$36039$n2897
.sym 69302 $abc$36039$n4464_1
.sym 69303 $abc$36039$n3155_1
.sym 69304 $abc$36039$n4463_1
.sym 69307 $abc$36039$n4480
.sym 69308 basesoc_picorv323[4]
.sym 69310 $abc$36039$n4306
.sym 69313 $abc$36039$n2897
.sym 69314 $abc$36039$n4555
.sym 69315 basesoc_picorv328[31]
.sym 69316 basesoc_picorv327[31]
.sym 69319 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69320 picorv32.instr_sub
.sym 69321 $abc$36039$n4921
.sym 69322 $abc$36039$n4920
.sym 69325 $abc$36039$n2893
.sym 69326 $abc$36039$n2898_1
.sym 69327 basesoc_picorv328[31]
.sym 69328 basesoc_picorv327[31]
.sym 69332 $abc$36039$n4929
.sym 69333 $abc$36039$n4932
.sym 69334 $abc$36039$n4935
.sym 69335 $abc$36039$n4938
.sym 69336 $abc$36039$n4941
.sym 69337 $abc$36039$n4944
.sym 69338 $abc$36039$n4947
.sym 69339 $abc$36039$n4950
.sym 69342 picorv32.mem_rdata_q[12]
.sym 69343 basesoc_uart_phy_storage[5]
.sym 69344 $abc$36039$n4436_1
.sym 69345 $abc$36039$n4454_1
.sym 69346 $abc$36039$n4554_1
.sym 69347 basesoc_picorv323[1]
.sym 69348 $abc$36039$n4450
.sym 69349 basesoc_picorv327[10]
.sym 69350 $abc$36039$n4477
.sym 69351 $PACKER_GND_NET
.sym 69352 $abc$36039$n4462
.sym 69353 basesoc_picorv328[13]
.sym 69354 $abc$36039$n4480
.sym 69356 $abc$36039$n2898_1
.sym 69357 $abc$36039$n4542_1
.sym 69358 picorv32.mem_wordsize[1]
.sym 69359 $abc$36039$n4954
.sym 69360 basesoc_picorv328[12]
.sym 69361 basesoc_dat_w[3]
.sym 69362 $abc$36039$n4401_1
.sym 69363 basesoc_uart_rx_fifo_readable
.sym 69364 basesoc_picorv328[15]
.sym 69365 basesoc_picorv328[10]
.sym 69366 basesoc_picorv328[26]
.sym 69373 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69374 $abc$36039$n2898_1
.sym 69375 $abc$36039$n4912
.sym 69381 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69382 $abc$36039$n4947
.sym 69383 $abc$36039$n4911
.sym 69385 $abc$36039$n4443_1
.sym 69387 $abc$36039$n4441
.sym 69388 $abc$36039$n4442_1
.sym 69389 basesoc_picorv328[10]
.sym 69391 $abc$36039$n2893
.sym 69392 $abc$36039$n6738
.sym 69393 $abc$36039$n4438
.sym 69394 basesoc_picorv323[0]
.sym 69395 $abc$36039$n4948
.sym 69396 basesoc_picorv327[10]
.sym 69397 picorv32.instr_sub
.sym 69398 $abc$36039$n2897
.sym 69399 $abc$36039$n4881
.sym 69401 $abc$36039$n3174
.sym 69402 $abc$36039$n4882
.sym 69403 basesoc_picorv327[0]
.sym 69404 $PACKER_VCC_NET
.sym 69406 $abc$36039$n4882
.sym 69407 $abc$36039$n4881
.sym 69408 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69409 picorv32.instr_sub
.sym 69412 $abc$36039$n4441
.sym 69414 $abc$36039$n4443_1
.sym 69415 $abc$36039$n4438
.sym 69419 basesoc_picorv323[0]
.sym 69421 basesoc_picorv327[0]
.sym 69424 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69425 $abc$36039$n4947
.sym 69426 picorv32.instr_sub
.sym 69427 $abc$36039$n4948
.sym 69430 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69431 picorv32.instr_sub
.sym 69432 $abc$36039$n4912
.sym 69433 $abc$36039$n4911
.sym 69436 basesoc_picorv327[0]
.sym 69438 $abc$36039$n6738
.sym 69439 $PACKER_VCC_NET
.sym 69442 $abc$36039$n4442_1
.sym 69444 $abc$36039$n2897
.sym 69445 $abc$36039$n3174
.sym 69448 $abc$36039$n2898_1
.sym 69449 basesoc_picorv328[10]
.sym 69450 basesoc_picorv327[10]
.sym 69451 $abc$36039$n2893
.sym 69453 clk12_$glb_clk
.sym 69455 $abc$36039$n4953
.sym 69456 $abc$36039$n4956
.sym 69457 $abc$36039$n4959
.sym 69458 $abc$36039$n4962
.sym 69459 $abc$36039$n4965
.sym 69460 $abc$36039$n4968
.sym 69461 $abc$36039$n4971
.sym 69462 $abc$36039$n4974
.sym 69465 $abc$36039$n5877
.sym 69466 basesoc_dat_w[1]
.sym 69467 $abc$36039$n4547
.sym 69468 $abc$36039$n4947
.sym 69469 $abc$36039$n4951
.sym 69470 $abc$36039$n4938
.sym 69471 basesoc_picorv327[24]
.sym 69472 basesoc_picorv323[3]
.sym 69473 basesoc_picorv327[22]
.sym 69474 basesoc_picorv328[14]
.sym 69475 basesoc_picorv327[28]
.sym 69476 basesoc_picorv327[17]
.sym 69477 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69479 basesoc_picorv327[31]
.sym 69480 basesoc_uart_eventmanager_pending_w[1]
.sym 69481 basesoc_picorv327[8]
.sym 69482 basesoc_uart_phy_storage[2]
.sym 69483 basesoc_dat_w[7]
.sym 69484 basesoc_picorv327[18]
.sym 69485 basesoc_picorv328[20]
.sym 69486 basesoc_counter[1]
.sym 69487 $abc$36039$n3174
.sym 69488 basesoc_picorv328[19]
.sym 69489 basesoc_uart_phy_storage[0]
.sym 69490 picorv32.cpu_state[3]
.sym 69496 $abc$36039$n4929
.sym 69500 $abc$36039$n4942
.sym 69504 $abc$36039$n4930
.sym 69507 basesoc_dat_w[5]
.sym 69508 $abc$36039$n4941
.sym 69511 $abc$36039$n4956
.sym 69513 $abc$36039$n4957
.sym 69514 basesoc_ctrl_reset_reset_r
.sym 69516 $abc$36039$n4966
.sym 69517 $abc$36039$n4969
.sym 69521 basesoc_dat_w[3]
.sym 69523 $abc$36039$n2748
.sym 69524 $abc$36039$n4965
.sym 69525 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69526 picorv32.instr_sub
.sym 69527 $abc$36039$n4968
.sym 69529 basesoc_dat_w[3]
.sym 69536 basesoc_ctrl_reset_reset_r
.sym 69543 basesoc_dat_w[5]
.sym 69547 $abc$36039$n4941
.sym 69548 $abc$36039$n4942
.sym 69549 picorv32.instr_sub
.sym 69550 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69553 $abc$36039$n4929
.sym 69554 $abc$36039$n4930
.sym 69555 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69556 picorv32.instr_sub
.sym 69559 picorv32.instr_sub
.sym 69560 $abc$36039$n4968
.sym 69561 $abc$36039$n4969
.sym 69562 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69565 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69566 $abc$36039$n4965
.sym 69567 $abc$36039$n4966
.sym 69568 picorv32.instr_sub
.sym 69571 $abc$36039$n4957
.sym 69572 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69573 picorv32.instr_sub
.sym 69574 $abc$36039$n4956
.sym 69575 $abc$36039$n2748
.sym 69576 clk12_$glb_clk
.sym 69577 sys_rst_$glb_sr
.sym 69579 $abc$36039$n6221
.sym 69580 $abc$36039$n6223
.sym 69581 $abc$36039$n6225
.sym 69582 $abc$36039$n6227
.sym 69583 $abc$36039$n6229
.sym 69584 $abc$36039$n6231
.sym 69585 $abc$36039$n6233
.sym 69588 count[6]
.sym 69589 count[14]
.sym 69590 basesoc_picorv323[0]
.sym 69591 $abc$36039$n4936
.sym 69592 $abc$36039$n4975
.sym 69595 basesoc_picorv327[28]
.sym 69598 $abc$36039$n4379_1
.sym 69599 $abc$36039$n4956
.sym 69600 basesoc_picorv323[0]
.sym 69601 basesoc_picorv327[27]
.sym 69602 basesoc_picorv327[24]
.sym 69603 basesoc_uart_phy_storage[5]
.sym 69604 $abc$36039$n5851
.sym 69605 basesoc_uart_phy_storage[1]
.sym 69606 basesoc_picorv327[13]
.sym 69607 $abc$36039$n4483
.sym 69608 basesoc_uart_eventmanager_pending_w[1]
.sym 69609 $abc$36039$n5857
.sym 69610 basesoc_picorv328[17]
.sym 69611 basesoc_dat_w[2]
.sym 69612 basesoc_dat_w[3]
.sym 69613 $abc$36039$n3254
.sym 69620 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 69621 picorv32.alu_out_q[18]
.sym 69622 $abc$36039$n4990_1
.sym 69625 $abc$36039$n4971
.sym 69627 picorv32.instr_sub
.sym 69628 basesoc_uart_phy_storage[0]
.sym 69629 basesoc_counter[0]
.sym 69631 basesoc_uart_phy_rx_busy
.sym 69632 picorv32.latched_stalu
.sym 69633 $abc$36039$n4972
.sym 69635 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69636 $abc$36039$n6221
.sym 69637 $abc$36039$n6223
.sym 69638 picorv32.reg_out[18]
.sym 69646 basesoc_counter[1]
.sym 69647 $abc$36039$n6219
.sym 69649 $abc$36039$n6231
.sym 69653 basesoc_uart_phy_rx_busy
.sym 69655 $abc$36039$n6231
.sym 69658 $abc$36039$n6219
.sym 69660 basesoc_uart_phy_rx_busy
.sym 69664 basesoc_counter[1]
.sym 69665 $abc$36039$n4990_1
.sym 69667 basesoc_counter[0]
.sym 69670 basesoc_uart_phy_rx_busy
.sym 69673 $abc$36039$n6223
.sym 69676 basesoc_uart_phy_storage[0]
.sym 69677 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 69682 picorv32.instr_sub
.sym 69683 $abc$36039$n4971
.sym 69684 $abc$36039$n4972
.sym 69685 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69688 picorv32.latched_stalu
.sym 69690 picorv32.alu_out_q[18]
.sym 69691 picorv32.reg_out[18]
.sym 69694 $abc$36039$n6221
.sym 69696 basesoc_uart_phy_rx_busy
.sym 69699 clk12_$glb_clk
.sym 69700 sys_rst_$glb_sr
.sym 69701 $abc$36039$n6235
.sym 69702 $abc$36039$n6237
.sym 69703 $abc$36039$n6239
.sym 69704 $abc$36039$n6241
.sym 69705 $abc$36039$n6243
.sym 69706 $abc$36039$n6245
.sym 69707 $abc$36039$n6247
.sym 69708 $abc$36039$n6249
.sym 69712 basesoc_dat_w[2]
.sym 69713 $abc$36039$n5832
.sym 69714 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 69716 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 69718 $abc$36039$n6233
.sym 69719 basesoc_we
.sym 69720 $abc$36039$n5832
.sym 69725 basesoc_uart_phy_storage[6]
.sym 69726 basesoc_we
.sym 69727 user_btn2
.sym 69728 basesoc_uart_phy_storage[7]
.sym 69729 basesoc_uart_phy_storage[21]
.sym 69730 csrbankarray_csrbank3_bitbang0_w[2]
.sym 69731 basesoc_uart_phy_storage[9]
.sym 69732 $abc$36039$n4552_1
.sym 69733 basesoc_picorv328[18]
.sym 69734 $abc$36039$n2897
.sym 69735 basesoc_dat_w[1]
.sym 69736 basesoc_ctrl_reset_reset_r
.sym 69743 basesoc_picorv327[3]
.sym 69750 basesoc_picorv327[30]
.sym 69751 basesoc_uart_phy_rx_busy
.sym 69754 basesoc_picorv323[0]
.sym 69755 basesoc_picorv323[3]
.sym 69759 $abc$36039$n6237
.sym 69760 $abc$36039$n6239
.sym 69762 $abc$36039$n6243
.sym 69764 $abc$36039$n6247
.sym 69765 $abc$36039$n6249
.sym 69766 $abc$36039$n2893
.sym 69768 basesoc_picorv328[10]
.sym 69769 basesoc_picorv327[10]
.sym 69771 basesoc_picorv327[31]
.sym 69773 $abc$36039$n2898_1
.sym 69775 basesoc_uart_phy_rx_busy
.sym 69777 $abc$36039$n6243
.sym 69781 $abc$36039$n6249
.sym 69784 basesoc_uart_phy_rx_busy
.sym 69787 basesoc_picorv323[3]
.sym 69788 basesoc_picorv327[3]
.sym 69789 $abc$36039$n2898_1
.sym 69790 $abc$36039$n2893
.sym 69793 basesoc_picorv323[0]
.sym 69795 basesoc_picorv327[30]
.sym 69796 basesoc_picorv327[31]
.sym 69800 basesoc_picorv328[10]
.sym 69801 basesoc_picorv327[10]
.sym 69806 basesoc_uart_phy_rx_busy
.sym 69808 $abc$36039$n6247
.sym 69811 $abc$36039$n6239
.sym 69813 basesoc_uart_phy_rx_busy
.sym 69817 $abc$36039$n6237
.sym 69818 basesoc_uart_phy_rx_busy
.sym 69822 clk12_$glb_clk
.sym 69823 sys_rst_$glb_sr
.sym 69824 $abc$36039$n6251
.sym 69825 $abc$36039$n6253
.sym 69826 $abc$36039$n6255
.sym 69827 $abc$36039$n6257
.sym 69828 $abc$36039$n6259
.sym 69829 $abc$36039$n6261
.sym 69830 $abc$36039$n6263
.sym 69831 $abc$36039$n6265
.sym 69835 csrbankarray_csrbank3_bitbang0_w[0]
.sym 69837 basesoc_uart_phy_rx_busy
.sym 69838 basesoc_picorv327[21]
.sym 69839 $abc$36039$n6241
.sym 69840 basesoc_picorv328[21]
.sym 69841 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 69843 $abc$36039$n6235
.sym 69844 $abc$36039$n4286
.sym 69845 basesoc_picorv327[1]
.sym 69847 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 69848 basesoc_uart_phy_storage[22]
.sym 69849 picorv32.mem_wordsize[1]
.sym 69851 $abc$36039$n5939
.sym 69852 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 69853 $abc$36039$n6263
.sym 69854 basesoc_picorv328[10]
.sym 69855 basesoc_uart_rx_fifo_readable
.sym 69856 basesoc_uart_phy_storage[14]
.sym 69857 basesoc_picorv328[26]
.sym 69858 basesoc_uart_phy_storage[27]
.sym 69859 $abc$36039$n2898_1
.sym 69866 $abc$36039$n2898_1
.sym 69869 basesoc_picorv327[17]
.sym 69871 basesoc_picorv328[16]
.sym 69873 $abc$36039$n4482
.sym 69874 $abc$36039$n3164
.sym 69877 $abc$36039$n4483
.sym 69882 $abc$36039$n6253
.sym 69883 $abc$36039$n6255
.sym 69884 $abc$36039$n6257
.sym 69885 basesoc_uart_phy_rx_busy
.sym 69886 basesoc_picorv327[16]
.sym 69889 $abc$36039$n4487
.sym 69890 $abc$36039$n2893
.sym 69893 $abc$36039$n6259
.sym 69894 $abc$36039$n2897
.sym 69895 basesoc_picorv328[17]
.sym 69898 basesoc_picorv327[17]
.sym 69899 $abc$36039$n2898_1
.sym 69900 $abc$36039$n2893
.sym 69901 basesoc_picorv328[17]
.sym 69905 basesoc_uart_phy_rx_busy
.sym 69907 $abc$36039$n6255
.sym 69910 $abc$36039$n2897
.sym 69911 $abc$36039$n4483
.sym 69912 $abc$36039$n3164
.sym 69913 $abc$36039$n4482
.sym 69917 basesoc_uart_phy_rx_busy
.sym 69918 $abc$36039$n6257
.sym 69922 basesoc_picorv328[16]
.sym 69923 $abc$36039$n2898_1
.sym 69924 $abc$36039$n2893
.sym 69925 basesoc_picorv327[16]
.sym 69930 $abc$36039$n6253
.sym 69931 basesoc_uart_phy_rx_busy
.sym 69935 $abc$36039$n6259
.sym 69936 basesoc_uart_phy_rx_busy
.sym 69940 basesoc_picorv328[17]
.sym 69941 basesoc_picorv327[17]
.sym 69942 $abc$36039$n4487
.sym 69943 $abc$36039$n2897
.sym 69945 clk12_$glb_clk
.sym 69946 sys_rst_$glb_sr
.sym 69947 $abc$36039$n6267
.sym 69948 $abc$36039$n6269
.sym 69949 $abc$36039$n6271
.sym 69950 $abc$36039$n6273
.sym 69951 $abc$36039$n6275
.sym 69952 $abc$36039$n6277
.sym 69953 $abc$36039$n6279
.sym 69954 $abc$36039$n6281
.sym 69957 $abc$36039$n196
.sym 69958 basesoc_we
.sym 69960 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 69961 basesoc_picorv328[29]
.sym 69962 basesoc_picorv327[25]
.sym 69963 basesoc_uart_phy_storage[18]
.sym 69964 $PACKER_VCC_NET
.sym 69965 basesoc_picorv327[17]
.sym 69967 basesoc_picorv328[17]
.sym 69969 $abc$36039$n4482
.sym 69971 basesoc_picorv327[18]
.sym 69973 basesoc_uart_eventmanager_pending_w[1]
.sym 69974 basesoc_uart_phy_storage[23]
.sym 69975 basesoc_dat_w[7]
.sym 69976 count[18]
.sym 69977 basesoc_uart_phy_storage[0]
.sym 69979 basesoc_uart_phy_storage[24]
.sym 69980 basesoc_uart_phy_storage[28]
.sym 69981 basesoc_uart_phy_storage[2]
.sym 69982 basesoc_picorv327[31]
.sym 69991 $abc$36039$n5919
.sym 69993 $abc$36039$n5921
.sym 69995 $abc$36039$n5923
.sym 69999 user_btn2
.sym 70011 $abc$36039$n5939
.sym 70015 $abc$36039$n2964
.sym 70021 user_btn2
.sym 70022 $abc$36039$n5939
.sym 70027 $abc$36039$n5919
.sym 70028 user_btn2
.sym 70035 user_btn2
.sym 70036 $abc$36039$n5923
.sym 70057 user_btn2
.sym 70058 $abc$36039$n5921
.sym 70067 $abc$36039$n2964
.sym 70068 clk12_$glb_clk
.sym 70069 sys_rst_$glb_sr
.sym 70070 $abc$36039$n5909
.sym 70071 $abc$36039$n182
.sym 70072 $abc$36039$n172
.sym 70073 $abc$36039$n174
.sym 70074 $abc$36039$n3349
.sym 70075 waittimer2_count[7]
.sym 70076 $abc$36039$n176
.sym 70077 waittimer2_count[10]
.sym 70080 basesoc_ctrl_reset_reset_r
.sym 70082 waittimer2_count[13]
.sym 70084 basesoc_picorv327[28]
.sym 70085 $abc$36039$n6273
.sym 70086 $abc$36039$n4549
.sym 70087 $abc$36039$n5919
.sym 70088 waittimer2_count[5]
.sym 70089 $abc$36039$n5921
.sym 70090 $PACKER_VCC_NET
.sym 70091 $abc$36039$n5923
.sym 70092 basesoc_uart_phy_storage[31]
.sym 70093 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 70095 $abc$36039$n5851
.sym 70096 $abc$36039$n5857
.sym 70097 array_muxed0[11]
.sym 70098 basesoc_uart_phy_storage[29]
.sym 70099 basesoc_dat_w[2]
.sym 70100 $abc$36039$n3254
.sym 70101 basesoc_uart_phy_storage[1]
.sym 70102 basesoc_picorv327[13]
.sym 70103 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 70104 basesoc_dat_w[3]
.sym 70105 basesoc_picorv327[24]
.sym 70115 basesoc_uart_phy_rx_busy
.sym 70116 $abc$36039$n198
.sym 70120 $abc$36039$n6269
.sym 70122 $abc$36039$n194
.sym 70123 $abc$36039$n6263
.sym 70124 $abc$36039$n6277
.sym 70138 $abc$36039$n200
.sym 70145 $abc$36039$n198
.sym 70156 basesoc_uart_phy_rx_busy
.sym 70157 $abc$36039$n6263
.sym 70163 $abc$36039$n6269
.sym 70165 basesoc_uart_phy_rx_busy
.sym 70168 $abc$36039$n200
.sym 70175 $abc$36039$n6277
.sym 70177 basesoc_uart_phy_rx_busy
.sym 70180 $abc$36039$n194
.sym 70191 clk12_$glb_clk
.sym 70192 sys_rst_$glb_sr
.sym 70194 basesoc_uart_phy_storage[23]
.sym 70195 $abc$36039$n3351
.sym 70197 eventmanager_status_w[2]
.sym 70198 waittimer2_count[15]
.sym 70200 basesoc_uart_phy_storage[19]
.sym 70203 $abc$36039$n4836
.sym 70205 $abc$36039$n5925
.sym 70206 $abc$36039$n5933
.sym 70208 $PACKER_VCC_NET
.sym 70209 $abc$36039$n5927
.sym 70210 waittimer2_count[10]
.sym 70211 picorv32.reg_pc[29]
.sym 70213 $abc$36039$n2964
.sym 70214 $abc$36039$n4320
.sym 70215 picorv32.is_slti_blt_slt
.sym 70216 basesoc_picorv327[26]
.sym 70217 basesoc_ctrl_reset_reset_r
.sym 70218 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 70219 basesoc_we
.sym 70220 basesoc_adr[0]
.sym 70222 count[19]
.sym 70223 basesoc_dat_w[1]
.sym 70224 basesoc_uart_phy_storage[19]
.sym 70225 basesoc_uart_phy_storage[21]
.sym 70226 csrbankarray_csrbank3_bitbang0_w[2]
.sym 70227 basesoc_uart_phy_storage[7]
.sym 70228 basesoc_uart_phy_storage[23]
.sym 70235 count[0]
.sym 70236 count[3]
.sym 70237 count[4]
.sym 70241 count[2]
.sym 70243 count[5]
.sym 70246 count[7]
.sym 70251 $PACKER_VCC_NET
.sym 70255 count[6]
.sym 70259 $PACKER_VCC_NET
.sym 70263 count[1]
.sym 70266 $nextpnr_ICESTORM_LC_9$O
.sym 70268 count[0]
.sym 70272 $auto$alumacc.cc:474:replace_alu$5993.C[2]
.sym 70274 count[1]
.sym 70275 $PACKER_VCC_NET
.sym 70278 $auto$alumacc.cc:474:replace_alu$5993.C[3]
.sym 70280 count[2]
.sym 70281 $PACKER_VCC_NET
.sym 70282 $auto$alumacc.cc:474:replace_alu$5993.C[2]
.sym 70284 $auto$alumacc.cc:474:replace_alu$5993.C[4]
.sym 70286 count[3]
.sym 70287 $PACKER_VCC_NET
.sym 70288 $auto$alumacc.cc:474:replace_alu$5993.C[3]
.sym 70290 $auto$alumacc.cc:474:replace_alu$5993.C[5]
.sym 70292 count[4]
.sym 70293 $PACKER_VCC_NET
.sym 70294 $auto$alumacc.cc:474:replace_alu$5993.C[4]
.sym 70296 $auto$alumacc.cc:474:replace_alu$5993.C[6]
.sym 70298 count[5]
.sym 70299 $PACKER_VCC_NET
.sym 70300 $auto$alumacc.cc:474:replace_alu$5993.C[5]
.sym 70302 $auto$alumacc.cc:474:replace_alu$5993.C[7]
.sym 70304 count[6]
.sym 70305 $PACKER_VCC_NET
.sym 70306 $auto$alumacc.cc:474:replace_alu$5993.C[6]
.sym 70308 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 70310 $PACKER_VCC_NET
.sym 70311 count[7]
.sym 70312 $auto$alumacc.cc:474:replace_alu$5993.C[7]
.sym 70316 basesoc_uart_phy_storage[4]
.sym 70317 $abc$36039$n4795_1
.sym 70318 $abc$36039$n4807_1
.sym 70319 basesoc_uart_phy_storage[7]
.sym 70323 basesoc_uart_phy_storage[13]
.sym 70329 $abc$36039$n2964
.sym 70331 basesoc_we
.sym 70333 basesoc_uart_phy_tx_busy
.sym 70335 basesoc_we
.sym 70337 basesoc_uart_tx_fifo_do_read
.sym 70340 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 70341 $abc$36039$n5335_1
.sym 70342 basesoc_uart_phy_storage[14]
.sym 70344 eventmanager_status_w[2]
.sym 70345 picorv32.mem_wordsize[1]
.sym 70346 waittimer2_count[15]
.sym 70347 $abc$36039$n5909
.sym 70349 $abc$36039$n180
.sym 70350 basesoc_uart_phy_storage[27]
.sym 70352 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 70358 $PACKER_VCC_NET
.sym 70363 count[15]
.sym 70364 count[13]
.sym 70365 count[12]
.sym 70366 $PACKER_VCC_NET
.sym 70370 count[11]
.sym 70373 count[9]
.sym 70384 count[14]
.sym 70386 count[10]
.sym 70387 count[8]
.sym 70389 $auto$alumacc.cc:474:replace_alu$5993.C[9]
.sym 70391 count[8]
.sym 70392 $PACKER_VCC_NET
.sym 70393 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 70395 $auto$alumacc.cc:474:replace_alu$5993.C[10]
.sym 70397 count[9]
.sym 70398 $PACKER_VCC_NET
.sym 70399 $auto$alumacc.cc:474:replace_alu$5993.C[9]
.sym 70401 $auto$alumacc.cc:474:replace_alu$5993.C[11]
.sym 70403 $PACKER_VCC_NET
.sym 70404 count[10]
.sym 70405 $auto$alumacc.cc:474:replace_alu$5993.C[10]
.sym 70407 $auto$alumacc.cc:474:replace_alu$5993.C[12]
.sym 70409 count[11]
.sym 70410 $PACKER_VCC_NET
.sym 70411 $auto$alumacc.cc:474:replace_alu$5993.C[11]
.sym 70413 $auto$alumacc.cc:474:replace_alu$5993.C[13]
.sym 70415 count[12]
.sym 70416 $PACKER_VCC_NET
.sym 70417 $auto$alumacc.cc:474:replace_alu$5993.C[12]
.sym 70419 $auto$alumacc.cc:474:replace_alu$5993.C[14]
.sym 70421 $PACKER_VCC_NET
.sym 70422 count[13]
.sym 70423 $auto$alumacc.cc:474:replace_alu$5993.C[13]
.sym 70425 $auto$alumacc.cc:474:replace_alu$5993.C[15]
.sym 70427 $PACKER_VCC_NET
.sym 70428 count[14]
.sym 70429 $auto$alumacc.cc:474:replace_alu$5993.C[14]
.sym 70431 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 70433 count[15]
.sym 70434 $PACKER_VCC_NET
.sym 70435 $auto$alumacc.cc:474:replace_alu$5993.C[15]
.sym 70439 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 70440 $abc$36039$n4796_1
.sym 70441 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 70442 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 70443 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 70444 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 70445 $abc$36039$n2809
.sym 70446 basesoc_uart_phy_uart_clk_rxen
.sym 70451 basesoc_dat_w[4]
.sym 70452 array_muxed0[12]
.sym 70454 basesoc_picorv327[25]
.sym 70455 $abc$36039$n2975
.sym 70456 basesoc_uart_phy_storage[13]
.sym 70457 basesoc_picorv327[22]
.sym 70458 $abc$36039$n2896_1
.sym 70459 $abc$36039$n2748
.sym 70461 $PACKER_GND_NET
.sym 70462 basesoc_picorv327[24]
.sym 70464 $abc$36039$n2902
.sym 70466 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 70467 basesoc_dat_w[7]
.sym 70468 count[18]
.sym 70470 $abc$36039$n2881
.sym 70471 basesoc_uart_phy_storage[24]
.sym 70473 basesoc_uart_eventmanager_pending_w[1]
.sym 70474 basesoc_uart_phy_storage[0]
.sym 70475 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 70480 basesoc_adr[0]
.sym 70481 basesoc_adr[1]
.sym 70484 count[18]
.sym 70487 $abc$36039$n140
.sym 70489 count[16]
.sym 70491 $abc$36039$n2975
.sym 70492 count[19]
.sym 70493 count[17]
.sym 70497 $PACKER_VCC_NET
.sym 70500 basesoc_uart_phy_storage[5]
.sym 70502 $abc$36039$n196
.sym 70505 basesoc_ctrl_reset_reset_r
.sym 70512 $auto$alumacc.cc:474:replace_alu$5993.C[17]
.sym 70514 $PACKER_VCC_NET
.sym 70515 count[16]
.sym 70516 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 70518 $auto$alumacc.cc:474:replace_alu$5993.C[18]
.sym 70520 count[17]
.sym 70521 $PACKER_VCC_NET
.sym 70522 $auto$alumacc.cc:474:replace_alu$5993.C[17]
.sym 70524 $auto$alumacc.cc:474:replace_alu$5993.C[19]
.sym 70526 $PACKER_VCC_NET
.sym 70527 count[18]
.sym 70528 $auto$alumacc.cc:474:replace_alu$5993.C[18]
.sym 70531 $PACKER_VCC_NET
.sym 70533 count[19]
.sym 70534 $auto$alumacc.cc:474:replace_alu$5993.C[19]
.sym 70540 $abc$36039$n140
.sym 70546 $abc$36039$n196
.sym 70549 basesoc_ctrl_reset_reset_r
.sym 70555 basesoc_adr[1]
.sym 70556 basesoc_adr[0]
.sym 70557 $abc$36039$n140
.sym 70558 basesoc_uart_phy_storage[5]
.sym 70559 $abc$36039$n2975
.sym 70560 clk12_$glb_clk
.sym 70561 sys_rst_$glb_sr
.sym 70562 $abc$36039$n5335_1
.sym 70563 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 70564 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 70565 $abc$36039$n2977
.sym 70566 $abc$36039$n4913
.sym 70567 eventsourceprocess2_old_trigger
.sym 70568 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 70569 $abc$36039$n2957
.sym 70573 $abc$36039$n2902
.sym 70574 $abc$36039$n2750
.sym 70575 basesoc_dat_w[6]
.sym 70580 $abc$36039$n180
.sym 70581 $abc$36039$n2883
.sym 70582 basesoc_picorv327[27]
.sym 70583 $abc$36039$n140
.sym 70587 basesoc_dat_w[2]
.sym 70589 basesoc_uart_phy_storage[29]
.sym 70591 basesoc_dat_w[2]
.sym 70592 basesoc_uart_phy_storage[30]
.sym 70596 $abc$36039$n3254
.sym 70597 basesoc_uart_phy_storage[1]
.sym 70603 $abc$36039$n4804_1
.sym 70604 $abc$36039$n3227
.sym 70605 basesoc_uart_phy_rx
.sym 70607 array_muxed0[2]
.sym 70610 basesoc_uart_phy_uart_clk_rxen
.sym 70612 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 70614 basesoc_uart_phy_storage[14]
.sym 70615 $abc$36039$n2882
.sym 70616 $abc$36039$n3360
.sym 70617 csrbankarray_csrbank3_bitbang0_w[0]
.sym 70618 basesoc_uart_phy_storage[30]
.sym 70619 $abc$36039$n3246_1
.sym 70620 basesoc_adr[1]
.sym 70621 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 70623 $abc$36039$n4913
.sym 70625 $abc$36039$n3256
.sym 70627 basesoc_adr[0]
.sym 70630 $abc$36039$n4805_1
.sym 70631 $abc$36039$n2881
.sym 70633 basesoc_uart_phy_rx_busy
.sym 70634 $abc$36039$n3243
.sym 70636 basesoc_uart_phy_rx
.sym 70637 basesoc_uart_phy_rx_busy
.sym 70638 $abc$36039$n3243
.sym 70639 basesoc_uart_phy_uart_clk_rxen
.sym 70643 $abc$36039$n3243
.sym 70645 $abc$36039$n3246_1
.sym 70650 array_muxed0[2]
.sym 70654 basesoc_adr[0]
.sym 70655 basesoc_uart_phy_storage[30]
.sym 70656 basesoc_adr[1]
.sym 70657 basesoc_uart_phy_storage[14]
.sym 70660 $abc$36039$n4913
.sym 70661 csrbankarray_csrbank3_bitbang0_w[0]
.sym 70662 $abc$36039$n3360
.sym 70663 $abc$36039$n2882
.sym 70667 $abc$36039$n4804_1
.sym 70668 $abc$36039$n3227
.sym 70669 $abc$36039$n4805_1
.sym 70672 $abc$36039$n3256
.sym 70673 $abc$36039$n2881
.sym 70674 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 70679 $abc$36039$n3256
.sym 70680 $abc$36039$n2881
.sym 70681 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 70683 clk12_$glb_clk
.sym 70684 sys_rst_$glb_sr
.sym 70685 $abc$36039$n2958
.sym 70691 $abc$36039$n5291_1
.sym 70692 eventmanager_pending_w[2]
.sym 70697 $abc$36039$n4804_1
.sym 70698 $abc$36039$n3227
.sym 70701 $abc$36039$n3049
.sym 70702 $abc$36039$n3207
.sym 70703 basesoc_adr[2]
.sym 70704 $abc$36039$n3360
.sym 70705 $abc$36039$n2975
.sym 70706 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 70708 $abc$36039$n3378
.sym 70709 basesoc_ctrl_reset_reset_r
.sym 70710 basesoc_adr[2]
.sym 70711 basesoc_adr[1]
.sym 70714 basesoc_timer0_reload_storage[1]
.sym 70716 $abc$36039$n2883
.sym 70718 csrbankarray_csrbank3_bitbang0_w[2]
.sym 70719 basesoc_we
.sym 70720 basesoc_dat_w[1]
.sym 70727 basesoc_we
.sym 70728 basesoc_adr[2]
.sym 70731 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 70732 $abc$36039$n3323
.sym 70735 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 70736 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 70739 basesoc_dat_w[7]
.sym 70740 basesoc_dat_w[5]
.sym 70741 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 70743 $abc$36039$n3204
.sym 70744 $abc$36039$n2754
.sym 70745 basesoc_uart_eventmanager_pending_w[1]
.sym 70754 $abc$36039$n2882
.sym 70755 basesoc_ctrl_reset_reset_r
.sym 70761 basesoc_dat_w[7]
.sym 70765 basesoc_we
.sym 70766 $abc$36039$n3323
.sym 70767 $abc$36039$n3204
.sym 70785 basesoc_ctrl_reset_reset_r
.sym 70789 $abc$36039$n2882
.sym 70790 basesoc_adr[2]
.sym 70791 basesoc_uart_eventmanager_pending_w[1]
.sym 70792 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 70795 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 70796 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 70798 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 70801 basesoc_dat_w[5]
.sym 70805 $abc$36039$n2754
.sym 70806 clk12_$glb_clk
.sym 70807 sys_rst_$glb_sr
.sym 70808 basesoc_timer0_load_storage[6]
.sym 70812 basesoc_timer0_load_storage[1]
.sym 70817 picorv32.mem_rdata_q[12]
.sym 70821 $abc$36039$n2883
.sym 70822 picorv32.instr_add
.sym 70824 picorv32.instr_add
.sym 70829 $abc$36039$n2905
.sym 70831 $abc$36039$n711
.sym 70833 $abc$36039$n3283
.sym 70834 $abc$36039$n5335_1
.sym 70835 $abc$36039$n4837
.sym 70836 csrbankarray_csrbank0_leds_out0_w[2]
.sym 70837 basesoc_timer0_value[1]
.sym 70839 $abc$36039$n3319
.sym 70841 basesoc_timer0_load_storage[6]
.sym 70842 $abc$36039$n2914
.sym 70843 $abc$36039$n3282
.sym 70851 sys_rst
.sym 70856 eventmanager_pending_w[2]
.sym 70858 $abc$36039$n3332
.sym 70860 basesoc_adr[1]
.sym 70862 csrbankarray_csrbank0_leds_out0_w[2]
.sym 70867 $abc$36039$n2945
.sym 70868 $abc$36039$n3201
.sym 70870 $abc$36039$n2944
.sym 70873 basesoc_dat_w[1]
.sym 70877 basesoc_adr[0]
.sym 70879 basesoc_we
.sym 70880 $abc$36039$n3227
.sym 70888 $abc$36039$n2944
.sym 70900 $abc$36039$n3201
.sym 70901 $abc$36039$n3227
.sym 70902 basesoc_we
.sym 70903 sys_rst
.sym 70906 csrbankarray_csrbank0_leds_out0_w[2]
.sym 70907 eventmanager_pending_w[2]
.sym 70908 basesoc_adr[1]
.sym 70909 basesoc_adr[0]
.sym 70912 basesoc_dat_w[1]
.sym 70913 sys_rst
.sym 70914 $abc$36039$n2944
.sym 70915 $abc$36039$n3332
.sym 70928 $abc$36039$n2945
.sym 70929 clk12_$glb_clk
.sym 70930 sys_rst_$glb_sr
.sym 70931 $abc$36039$n4876_1
.sym 70932 $abc$36039$n5502
.sym 70933 basesoc_timer0_load_storage[20]
.sym 70934 $abc$36039$n4901
.sym 70935 $abc$36039$n4857_1
.sym 70936 basesoc_timer0_load_storage[18]
.sym 70937 $abc$36039$n5496_1
.sym 70938 $abc$36039$n3285
.sym 70939 basesoc_dat_w[1]
.sym 70942 basesoc_dat_w[1]
.sym 70943 basesoc_dat_w[4]
.sym 70944 $abc$36039$n3360
.sym 70945 $abc$36039$n3281
.sym 70946 $abc$36039$n3916
.sym 70947 eventmanager_pending_w[1]
.sym 70948 $abc$36039$n3246_1
.sym 70949 $abc$36039$n3282
.sym 70950 $abc$36039$n3913
.sym 70951 $abc$36039$n2896
.sym 70955 $abc$36039$n3295
.sym 70957 $abc$36039$n4836
.sym 70958 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 70959 basesoc_timer0_load_storage[1]
.sym 70962 $abc$36039$n3285
.sym 70963 $abc$36039$n2902
.sym 70964 $abc$36039$n4876_1
.sym 70973 basesoc_adr[4]
.sym 70975 $abc$36039$n3201
.sym 70976 basesoc_timer0_load_storage[1]
.sym 70977 basesoc_timer0_en_storage
.sym 70978 basesoc_adr[3]
.sym 70980 basesoc_adr[2]
.sym 70981 basesoc_adr[4]
.sym 70982 $abc$36039$n5046_1
.sym 70983 $abc$36039$n2926
.sym 70984 basesoc_timer0_reload_storage[1]
.sym 70985 basesoc_timer0_eventmanager_status_w
.sym 70986 basesoc_timer0_value[0]
.sym 70988 $abc$36039$n3200
.sym 70990 $abc$36039$n3204
.sym 70991 sys_rst
.sym 70992 basesoc_timer0_en_storage
.sym 70996 basesoc_timer0_value[1]
.sym 71005 basesoc_timer0_load_storage[1]
.sym 71006 basesoc_timer0_en_storage
.sym 71008 $abc$36039$n5046_1
.sym 71011 basesoc_adr[2]
.sym 71012 basesoc_adr[4]
.sym 71013 $abc$36039$n3201
.sym 71014 basesoc_adr[3]
.sym 71018 basesoc_timer0_reload_storage[1]
.sym 71019 basesoc_timer0_eventmanager_status_w
.sym 71020 basesoc_timer0_value[1]
.sym 71023 sys_rst
.sym 71025 basesoc_timer0_value[0]
.sym 71026 basesoc_timer0_en_storage
.sym 71029 basesoc_adr[3]
.sym 71031 $abc$36039$n3204
.sym 71032 basesoc_adr[2]
.sym 71035 basesoc_adr[2]
.sym 71036 basesoc_adr[3]
.sym 71037 basesoc_adr[4]
.sym 71038 $abc$36039$n3204
.sym 71041 basesoc_adr[4]
.sym 71043 $abc$36039$n3200
.sym 71047 $abc$36039$n3201
.sym 71048 basesoc_adr[4]
.sym 71049 basesoc_adr[2]
.sym 71050 basesoc_adr[3]
.sym 71051 $abc$36039$n2926
.sym 71052 clk12_$glb_clk
.sym 71053 sys_rst_$glb_sr
.sym 71054 $abc$36039$n3294
.sym 71055 $abc$36039$n4895
.sym 71056 $abc$36039$n4851_1
.sym 71057 basesoc_timer0_value_status[22]
.sym 71058 basesoc_timer0_value_status[0]
.sym 71059 $abc$36039$n4902_1
.sym 71060 $abc$36039$n4859_1
.sym 71061 $abc$36039$n5056
.sym 71066 basesoc_timer0_value[1]
.sym 71068 $abc$36039$n4836
.sym 71069 $abc$36039$n2906
.sym 71071 $abc$36039$n3285
.sym 71072 $abc$36039$n3048
.sym 71073 basesoc_timer0_eventmanager_status_w
.sym 71074 basesoc_timer0_load_storage[22]
.sym 71075 basesoc_timer0_reload_storage[12]
.sym 71076 basesoc_timer0_load_storage[11]
.sym 71077 basesoc_adr[4]
.sym 71078 basesoc_timer0_load_storage[20]
.sym 71079 basesoc_timer0_value_status[30]
.sym 71080 basesoc_timer0_load_storage[30]
.sym 71081 basesoc_timer0_load_storage[13]
.sym 71082 $abc$36039$n3291
.sym 71083 basesoc_dat_w[2]
.sym 71084 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71085 $abc$36039$n4858_1
.sym 71086 basesoc_timer0_load_storage[25]
.sym 71087 basesoc_timer0_value_status[20]
.sym 71088 basesoc_timer0_load_storage[4]
.sym 71089 $abc$36039$n4837
.sym 71095 basesoc_timer0_load_storage[4]
.sym 71096 $abc$36039$n4893_1
.sym 71097 $abc$36039$n5499
.sym 71098 basesoc_timer0_value_status[20]
.sym 71101 basesoc_adr[4]
.sym 71102 $abc$36039$n4837
.sym 71103 $abc$36039$n4877
.sym 71104 $abc$36039$n5502
.sym 71105 basesoc_timer0_eventmanager_status_w
.sym 71107 $abc$36039$n4886
.sym 71108 $abc$36039$n6030
.sym 71109 basesoc_timer0_en_storage
.sym 71110 $abc$36039$n4837
.sym 71111 basesoc_timer0_load_storage[6]
.sym 71112 $abc$36039$n5052_1
.sym 71113 $abc$36039$n3282
.sym 71114 basesoc_timer0_value_status[22]
.sym 71115 $abc$36039$n3291
.sym 71116 $abc$36039$n5509
.sym 71118 basesoc_timer0_reload_storage[4]
.sym 71120 $abc$36039$n4895
.sym 71121 $abc$36039$n5510
.sym 71123 $abc$36039$n5500
.sym 71124 $abc$36039$n5511
.sym 71126 $abc$36039$n5056
.sym 71128 $abc$36039$n3282
.sym 71129 $abc$36039$n4886
.sym 71130 $abc$36039$n5511
.sym 71131 $abc$36039$n5510
.sym 71134 basesoc_timer0_reload_storage[4]
.sym 71135 $abc$36039$n6030
.sym 71136 basesoc_timer0_eventmanager_status_w
.sym 71140 $abc$36039$n5502
.sym 71141 $abc$36039$n4893_1
.sym 71142 basesoc_adr[4]
.sym 71143 $abc$36039$n5509
.sym 71147 basesoc_timer0_load_storage[6]
.sym 71148 basesoc_timer0_en_storage
.sym 71149 $abc$36039$n5056
.sym 71152 $abc$36039$n3291
.sym 71153 basesoc_timer0_value_status[20]
.sym 71154 $abc$36039$n4837
.sym 71155 basesoc_timer0_reload_storage[4]
.sym 71158 $abc$36039$n4877
.sym 71159 $abc$36039$n3282
.sym 71160 $abc$36039$n5500
.sym 71161 $abc$36039$n5499
.sym 71165 $abc$36039$n5052_1
.sym 71166 basesoc_timer0_load_storage[4]
.sym 71167 basesoc_timer0_en_storage
.sym 71170 $abc$36039$n4837
.sym 71171 $abc$36039$n4895
.sym 71172 basesoc_timer0_value_status[22]
.sym 71173 $abc$36039$n3282
.sym 71175 clk12_$glb_clk
.sym 71176 sys_rst_$glb_sr
.sym 71177 basesoc_timer0_value[20]
.sym 71178 $abc$36039$n4845_1
.sym 71179 $abc$36039$n4896_1
.sym 71180 $abc$36039$n4846_1
.sym 71181 $abc$36039$n4847_1
.sym 71182 $abc$36039$n4898
.sym 71183 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 71184 $abc$36039$n4850_1
.sym 71188 basesoc_dat_w[2]
.sym 71189 basesoc_adr[4]
.sym 71191 basesoc_timer0_en_storage
.sym 71193 basesoc_timer0_eventmanager_status_w
.sym 71194 basesoc_timer0_eventmanager_pending_w
.sym 71195 $abc$36039$n6036
.sym 71196 $abc$36039$n3294
.sym 71197 basesoc_timer0_value[6]
.sym 71198 $abc$36039$n4843
.sym 71199 $PACKER_VCC_NET
.sym 71200 $abc$36039$n4893_1
.sym 71201 basesoc_dat_w[1]
.sym 71202 basesoc_timer0_reload_storage[6]
.sym 71206 basesoc_timer0_reload_storage[1]
.sym 71207 basesoc_we
.sym 71209 basesoc_timer0_value[0]
.sym 71210 $abc$36039$n5511
.sym 71211 basesoc_adr[1]
.sym 71212 basesoc_timer0_load_storage[24]
.sym 71218 $abc$36039$n2880
.sym 71220 $abc$36039$n3291
.sym 71221 $abc$36039$n3281
.sym 71222 sys_rst
.sym 71224 $abc$36039$n5498
.sym 71225 basesoc_adr[4]
.sym 71226 $abc$36039$n3294
.sym 71227 $abc$36039$n4878_1
.sym 71228 $abc$36039$n4879_1
.sym 71229 $abc$36039$n4836
.sym 71231 basesoc_dat_w[1]
.sym 71232 $abc$36039$n4834
.sym 71233 basesoc_timer0_reload_storage[0]
.sym 71234 $abc$36039$n4876_1
.sym 71235 basesoc_timer0_reload_storage[8]
.sym 71237 $abc$36039$n4841
.sym 71238 basesoc_timer0_load_storage[20]
.sym 71239 basesoc_timer0_value_status[30]
.sym 71240 basesoc_timer0_value_status[6]
.sym 71241 $abc$36039$n3289
.sym 71242 $abc$36039$n3287
.sym 71243 basesoc_timer0_value_status[16]
.sym 71244 $abc$36039$n4882_1
.sym 71245 $abc$36039$n2906
.sym 71248 $abc$36039$n4835
.sym 71249 $abc$36039$n4837
.sym 71251 basesoc_timer0_load_storage[20]
.sym 71252 $abc$36039$n4879_1
.sym 71253 $abc$36039$n4878_1
.sym 71254 $abc$36039$n3287
.sym 71258 basesoc_dat_w[1]
.sym 71263 $abc$36039$n5498
.sym 71264 basesoc_adr[4]
.sym 71265 $abc$36039$n4876_1
.sym 71266 $abc$36039$n4882_1
.sym 71269 $abc$36039$n3294
.sym 71270 $abc$36039$n3291
.sym 71271 basesoc_timer0_reload_storage[8]
.sym 71272 basesoc_timer0_reload_storage[0]
.sym 71275 basesoc_timer0_value_status[16]
.sym 71276 $abc$36039$n4835
.sym 71277 $abc$36039$n4837
.sym 71278 $abc$36039$n4834
.sym 71281 $abc$36039$n4841
.sym 71282 $abc$36039$n4836
.sym 71283 basesoc_timer0_value_status[30]
.sym 71284 basesoc_timer0_value_status[6]
.sym 71288 $abc$36039$n3281
.sym 71289 sys_rst
.sym 71290 $abc$36039$n3289
.sym 71294 $abc$36039$n2880
.sym 71295 basesoc_adr[4]
.sym 71297 $abc$36039$n2906
.sym 71298 clk12_$glb_clk
.sym 71299 sys_rst_$glb_sr
.sym 71300 basesoc_timer0_value_status[30]
.sym 71301 basesoc_timer0_value_status[16]
.sym 71302 $abc$36039$n4897_1
.sym 71303 $abc$36039$n4858_1
.sym 71304 basesoc_timer0_value_status[20]
.sym 71305 $abc$36039$n4899_1
.sym 71306 $abc$36039$n5084
.sym 71307 $abc$36039$n4848_1
.sym 71312 $abc$36039$n2718
.sym 71313 basesoc_timer0_en_storage
.sym 71314 $abc$36039$n4841
.sym 71315 basesoc_dat_w[4]
.sym 71316 basesoc_timer0_reload_storage[9]
.sym 71317 basesoc_timer0_value[10]
.sym 71318 basesoc_timer0_reload_storage[25]
.sym 71320 $abc$36039$n4834
.sym 71322 $abc$36039$n3300
.sym 71323 $abc$36039$n2883
.sym 71324 $abc$36039$n3282
.sym 71328 csrbankarray_csrbank0_leds_out0_w[2]
.sym 71331 $abc$36039$n2928
.sym 71332 basesoc_timer0_reload_storage[29]
.sym 71335 $abc$36039$n2914
.sym 71344 basesoc_adr[4]
.sym 71347 $abc$36039$n3298
.sym 71348 $abc$36039$n3289
.sym 71349 eventmanager_pending_w[1]
.sym 71352 $abc$36039$n3292
.sym 71353 basesoc_timer0_load_storage[28]
.sym 71355 basesoc_dat_w[4]
.sym 71356 $abc$36039$n3200
.sym 71357 $abc$36039$n3300
.sym 71359 csrbankarray_csrbank0_leds_out0_w[1]
.sym 71360 basesoc_dat_w[7]
.sym 71361 basesoc_timer0_reload_storage[28]
.sym 71362 basesoc_timer0_reload_storage[20]
.sym 71365 basesoc_timer0_load_storage[4]
.sym 71367 basesoc_ctrl_reset_reset_r
.sym 71368 $abc$36039$n2902
.sym 71369 basesoc_dat_w[2]
.sym 71370 basesoc_adr[0]
.sym 71371 basesoc_adr[1]
.sym 71375 basesoc_dat_w[7]
.sym 71380 basesoc_timer0_load_storage[28]
.sym 71381 basesoc_timer0_reload_storage[28]
.sym 71382 $abc$36039$n3289
.sym 71383 $abc$36039$n3300
.sym 71387 basesoc_adr[4]
.sym 71388 $abc$36039$n3292
.sym 71394 basesoc_ctrl_reset_reset_r
.sym 71401 basesoc_dat_w[4]
.sym 71404 eventmanager_pending_w[1]
.sym 71405 basesoc_adr[0]
.sym 71406 basesoc_adr[1]
.sym 71407 csrbankarray_csrbank0_leds_out0_w[1]
.sym 71410 $abc$36039$n3200
.sym 71411 basesoc_timer0_reload_storage[20]
.sym 71412 $abc$36039$n3298
.sym 71413 basesoc_timer0_load_storage[4]
.sym 71418 basesoc_dat_w[2]
.sym 71420 $abc$36039$n2902
.sym 71421 clk12_$glb_clk
.sym 71422 sys_rst_$glb_sr
.sym 71423 basesoc_timer0_reload_storage[6]
.sym 71425 basesoc_timer0_reload_storage[1]
.sym 71427 $abc$36039$n5511
.sym 71429 $abc$36039$n2908
.sym 71430 $abc$36039$n4849_1
.sym 71435 basesoc_timer0_load_storage[31]
.sym 71438 basesoc_timer0_reload_storage[22]
.sym 71440 basesoc_timer0_value[16]
.sym 71441 $abc$36039$n3291
.sym 71445 basesoc_timer0_load_storage[28]
.sym 71447 basesoc_timer0_reload_storage[28]
.sym 71448 basesoc_timer0_reload_storage[20]
.sym 71450 picorv32.irq_state[1]
.sym 71452 picorv32.irq_state[0]
.sym 71464 $abc$36039$n2882
.sym 71466 $abc$36039$n2914
.sym 71467 basesoc_timer0_value[28]
.sym 71470 basesoc_timer0_value_status[24]
.sym 71471 basesoc_timer0_value[24]
.sym 71472 $abc$36039$n3297
.sym 71474 $abc$36039$n3323
.sym 71476 basesoc_timer0_reload_storage[16]
.sym 71478 basesoc_adr[4]
.sym 71479 basesoc_we
.sym 71482 $abc$36039$n4836
.sym 71486 $abc$36039$n3298
.sym 71487 sys_rst
.sym 71490 basesoc_timer0_value_status[28]
.sym 71497 $abc$36039$n3298
.sym 71498 basesoc_adr[4]
.sym 71503 $abc$36039$n3323
.sym 71504 $abc$36039$n2882
.sym 71505 sys_rst
.sym 71506 basesoc_we
.sym 71510 basesoc_timer0_value[28]
.sym 71527 basesoc_timer0_value_status[28]
.sym 71528 $abc$36039$n4836
.sym 71534 basesoc_timer0_value[24]
.sym 71539 basesoc_timer0_reload_storage[16]
.sym 71540 $abc$36039$n4836
.sym 71541 $abc$36039$n3297
.sym 71542 basesoc_timer0_value_status[24]
.sym 71543 $abc$36039$n2914
.sym 71544 clk12_$glb_clk
.sym 71545 sys_rst_$glb_sr
.sym 71551 basesoc_timer0_reload_storage[30]
.sym 71552 basesoc_timer0_reload_storage[28]
.sym 71555 basesoc_ctrl_reset_reset_r
.sym 71558 $abc$36039$n3297
.sym 71560 basesoc_timer0_reload_storage[17]
.sym 71561 basesoc_timer0_value[28]
.sym 71566 $abc$36039$n2904
.sym 71568 basesoc_timer0_reload_storage[21]
.sym 71570 csrbankarray_csrbank0_leds_out0_w[3]
.sym 71572 csrbankarray_csrbank0_leds_out0_w[1]
.sym 71576 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71580 csrbankarray_csrbank0_leds_out0_w[0]
.sym 71588 basesoc_ctrl_reset_reset_r
.sym 71593 basesoc_dat_w[4]
.sym 71603 basesoc_dat_w[2]
.sym 71608 basesoc_dat_w[3]
.sym 71614 $abc$36039$n2928
.sym 71615 basesoc_dat_w[1]
.sym 71628 basesoc_ctrl_reset_reset_r
.sym 71634 basesoc_dat_w[2]
.sym 71647 basesoc_dat_w[3]
.sym 71652 basesoc_dat_w[1]
.sym 71665 basesoc_dat_w[4]
.sym 71666 $abc$36039$n2928
.sym 71667 clk12_$glb_clk
.sym 71668 sys_rst_$glb_sr
.sym 71669 basesoc_timer0_reload_storage[20]
.sym 71682 basesoc_timer0_reload_storage[28]
.sym 71684 basesoc_timer0_en_storage
.sym 71685 $abc$36039$n2914
.sym 71688 csrbankarray_csrbank2_ctrl0_w[1]
.sym 71690 basesoc_ctrl_reset_reset_r
.sym 71692 basesoc_timer0_reload_storage[16]
.sym 71694 csrbankarray_csrbank0_leds_out0_w[2]
.sym 71700 $abc$36039$n2910
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71877 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71885 $PACKER_VCC_NET
.sym 71916 $abc$36039$n4953
.sym 71923 csrbankarray_csrbank0_leds_out0_w[4]
.sym 72018 user_btn0
.sym 72042 slave_sel_r[2]
.sym 72065 $PACKER_VCC_NET
.sym 72086 $abc$36039$n3048
.sym 72104 $abc$36039$n6180
.sym 72106 $abc$36039$n6179
.sym 72108 $abc$36039$n2872
.sym 72115 basesoc_uart_rx_fifo_wrport_we
.sym 72119 basesoc_uart_rx_fifo_level0[0]
.sym 72122 $PACKER_VCC_NET
.sym 72137 basesoc_uart_rx_fifo_level0[0]
.sym 72139 $PACKER_VCC_NET
.sym 72166 basesoc_uart_rx_fifo_wrport_we
.sym 72167 $abc$36039$n6180
.sym 72168 $abc$36039$n6179
.sym 72173 basesoc_uart_rx_fifo_level0[0]
.sym 72175 $PACKER_VCC_NET
.sym 72176 $abc$36039$n2872
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72191 array_muxed0[11]
.sym 72193 array_muxed0[0]
.sym 72195 array_muxed1[25]
.sym 72202 array_muxed0[11]
.sym 72207 basesoc_picorv323[11]
.sym 72210 spiflash_mosi
.sym 72213 array_muxed1[12]
.sym 72225 basesoc_uart_rx_fifo_do_read
.sym 72231 $abc$36039$n2866
.sym 72238 $abc$36039$n3259
.sym 72246 sys_rst
.sym 72271 basesoc_uart_rx_fifo_do_read
.sym 72273 sys_rst
.sym 72274 $abc$36039$n3259
.sym 72278 basesoc_uart_rx_fifo_do_read
.sym 72299 $abc$36039$n2866
.sym 72300 clk12_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72321 array_muxed0[4]
.sym 72322 spiflash_miso1
.sym 72325 spram_wren0
.sym 72332 sys_rst
.sym 72347 basesoc_uart_rx_fifo_readable
.sym 72421 basesoc_uart_rx_fifo_readable
.sym 72423 clk12_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72436 basesoc_picorv328[16]
.sym 72439 array_muxed1[4]
.sym 72448 basesoc_dat_w[5]
.sym 72454 $PACKER_VCC_NET
.sym 72460 basesoc_picorv323[3]
.sym 72468 $abc$36039$n3027
.sym 72472 basesoc_picorv323[12]
.sym 72478 picorv32.mem_wordsize[1]
.sym 72484 basesoc_picorv323[3]
.sym 72493 basesoc_picorv328[11]
.sym 72511 basesoc_picorv323[3]
.sym 72513 basesoc_picorv328[11]
.sym 72514 picorv32.mem_wordsize[1]
.sym 72530 basesoc_picorv323[12]
.sym 72545 $abc$36039$n3027
.sym 72546 clk12_$glb_clk
.sym 72558 csrbankarray_csrbank0_leds_out0_w[4]
.sym 72560 array_muxed1[17]
.sym 72561 picorv32.mem_rdata_q[12]
.sym 72564 $abc$36039$n3027
.sym 72566 picorv32.mem_wordsize[1]
.sym 72567 $abc$36039$n3033
.sym 72568 picorv32.is_alu_reg_imm
.sym 72570 basesoc_dat_w[3]
.sym 72578 $abc$36039$n3048
.sym 72591 $abc$36039$n2894
.sym 72595 basesoc_uart_rx_fifo_do_read
.sym 72601 basesoc_uart_rx_fifo_consume[0]
.sym 72613 basesoc_uart_rx_fifo_consume[1]
.sym 72615 sys_rst
.sym 72625 basesoc_uart_rx_fifo_consume[1]
.sym 72647 sys_rst
.sym 72648 basesoc_uart_rx_fifo_do_read
.sym 72649 basesoc_uart_rx_fifo_consume[0]
.sym 72668 $abc$36039$n2894
.sym 72669 clk12_$glb_clk
.sym 72670 sys_rst_$glb_sr
.sym 72682 basesoc_picorv327[17]
.sym 72683 basesoc_uart_rx_fifo_consume[1]
.sym 72685 basesoc_picorv328[16]
.sym 72687 $abc$36039$n2894
.sym 72689 basesoc_uart_rx_fifo_consume[0]
.sym 72690 basesoc_picorv323[4]
.sym 72691 basesoc_picorv323[12]
.sym 72696 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72701 basesoc_dat_w[6]
.sym 72703 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 72704 basesoc_picorv323[7]
.sym 72705 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 72706 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 72714 $abc$36039$n2889
.sym 72719 basesoc_uart_rx_fifo_produce[0]
.sym 72720 basesoc_uart_rx_fifo_wrport_we
.sym 72722 basesoc_uart_rx_fifo_produce[1]
.sym 72730 sys_rst
.sym 72731 basesoc_uart_rx_fifo_produce[3]
.sym 72738 basesoc_uart_rx_fifo_produce[2]
.sym 72739 $PACKER_VCC_NET
.sym 72744 $nextpnr_ICESTORM_LC_14$O
.sym 72746 basesoc_uart_rx_fifo_produce[0]
.sym 72750 $auto$alumacc.cc:474:replace_alu$6023.C[2]
.sym 72753 basesoc_uart_rx_fifo_produce[1]
.sym 72756 $auto$alumacc.cc:474:replace_alu$6023.C[3]
.sym 72758 basesoc_uart_rx_fifo_produce[2]
.sym 72760 $auto$alumacc.cc:474:replace_alu$6023.C[2]
.sym 72763 basesoc_uart_rx_fifo_produce[3]
.sym 72766 $auto$alumacc.cc:474:replace_alu$6023.C[3]
.sym 72777 basesoc_uart_rx_fifo_wrport_we
.sym 72778 sys_rst
.sym 72784 basesoc_uart_rx_fifo_wrport_we
.sym 72787 basesoc_uart_rx_fifo_produce[0]
.sym 72788 $PACKER_VCC_NET
.sym 72791 $abc$36039$n2889
.sym 72792 clk12_$glb_clk
.sym 72793 sys_rst_$glb_sr
.sym 72794 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 72795 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 72796 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 72797 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 72798 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 72799 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 72800 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 72801 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 72805 basesoc_picorv327[26]
.sym 72806 $abc$36039$n2893
.sym 72808 $abc$36039$n2889
.sym 72810 basesoc_picorv327[24]
.sym 72811 basesoc_dat_w[6]
.sym 72812 picorv32.mem_wordsize[1]
.sym 72813 basesoc_dat_w[1]
.sym 72815 basesoc_uart_rx_fifo_do_read
.sym 72817 basesoc_dat_w[2]
.sym 72818 basesoc_picorv327[4]
.sym 72819 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 72820 basesoc_picorv323[1]
.sym 72825 picorv32.instr_sub
.sym 72827 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 72829 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 72835 $abc$36039$n4305
.sym 72836 $abc$36039$n4413_1
.sym 72838 $abc$36039$n2898_1
.sym 72839 $abc$36039$n4515
.sym 72840 $abc$36039$n4521
.sym 72841 picorv32.instr_sub
.sym 72842 $abc$36039$n4954
.sym 72844 $abc$36039$n4884
.sym 72845 $abc$36039$n4337
.sym 72846 basesoc_picorv323[1]
.sym 72847 $abc$36039$n4520
.sym 72848 $abc$36039$n4896
.sym 72849 $abc$36039$n4885
.sym 72850 $abc$36039$n4480
.sym 72851 $abc$36039$n4953
.sym 72854 basesoc_picorv323[4]
.sym 72855 $abc$36039$n2893
.sym 72856 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72857 basesoc_uart_tx_fifo_do_read
.sym 72858 basesoc_picorv327[1]
.sym 72859 $abc$36039$n4897
.sym 72862 $abc$36039$n4339
.sym 72864 sys_rst
.sym 72865 $abc$36039$n4338
.sym 72866 $abc$36039$n4523
.sym 72868 basesoc_uart_tx_fifo_do_read
.sym 72870 sys_rst
.sym 72874 $abc$36039$n4521
.sym 72875 $abc$36039$n4523
.sym 72876 $abc$36039$n4520
.sym 72880 picorv32.instr_sub
.sym 72881 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72882 $abc$36039$n4896
.sym 72883 $abc$36039$n4897
.sym 72886 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72887 $abc$36039$n4884
.sym 72888 $abc$36039$n4885
.sym 72889 picorv32.instr_sub
.sym 72892 $abc$36039$n4339
.sym 72893 $abc$36039$n4338
.sym 72894 $abc$36039$n4305
.sym 72895 $abc$36039$n4337
.sym 72898 basesoc_picorv323[4]
.sym 72899 $abc$36039$n4480
.sym 72900 $abc$36039$n4413_1
.sym 72901 $abc$36039$n4515
.sym 72904 $abc$36039$n2893
.sym 72905 $abc$36039$n2898_1
.sym 72906 basesoc_picorv323[1]
.sym 72907 basesoc_picorv327[1]
.sym 72910 $abc$36039$n4954
.sym 72911 picorv32.instr_sub
.sym 72912 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72913 $abc$36039$n4953
.sym 72915 clk12_$glb_clk
.sym 72926 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 72927 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 72928 $abc$36039$n6275
.sym 72929 $abc$36039$n2839
.sym 72930 basesoc_uart_phy_source_payload_data[7]
.sym 72931 $abc$36039$n4337
.sym 72932 $abc$36039$n2898_1
.sym 72933 basesoc_uart_phy_source_payload_data[1]
.sym 72934 basesoc_uart_phy_source_payload_data[0]
.sym 72935 $abc$36039$n4399
.sym 72936 basesoc_uart_phy_source_payload_data[5]
.sym 72937 basesoc_uart_rx_fifo_wrport_we
.sym 72938 $abc$36039$n2897
.sym 72939 $abc$36039$n4305
.sym 72940 basesoc_uart_phy_source_payload_data[2]
.sym 72941 $PACKER_VCC_NET
.sym 72942 basesoc_uart_phy_source_payload_data[4]
.sym 72943 basesoc_uart_tx_fifo_do_read
.sym 72944 basesoc_picorv323[3]
.sym 72945 basesoc_picorv323[0]
.sym 72946 $PACKER_VCC_NET
.sym 72947 basesoc_picorv328[24]
.sym 72948 basesoc_picorv327[3]
.sym 72949 basesoc_picorv327[12]
.sym 72950 basesoc_uart_phy_source_payload_data[3]
.sym 72951 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 72952 basesoc_picorv328[14]
.sym 72958 basesoc_picorv327[5]
.sym 72959 basesoc_picorv327[7]
.sym 72962 basesoc_picorv327[0]
.sym 72963 basesoc_picorv323[0]
.sym 72964 basesoc_picorv327[3]
.sym 72966 basesoc_picorv323[4]
.sym 72968 basesoc_picorv323[3]
.sym 72977 basesoc_picorv327[2]
.sym 72978 basesoc_picorv327[4]
.sym 72980 basesoc_picorv323[1]
.sym 72981 basesoc_picorv323[6]
.sym 72982 basesoc_picorv327[1]
.sym 72984 basesoc_picorv323[5]
.sym 72985 basesoc_picorv323[2]
.sym 72987 basesoc_picorv323[7]
.sym 72989 basesoc_picorv327[6]
.sym 72990 $auto$alumacc.cc:474:replace_alu$6048.C[1]
.sym 72992 basesoc_picorv323[0]
.sym 72993 basesoc_picorv327[0]
.sym 72996 $auto$alumacc.cc:474:replace_alu$6048.C[2]
.sym 72998 basesoc_picorv323[1]
.sym 72999 basesoc_picorv327[1]
.sym 73000 $auto$alumacc.cc:474:replace_alu$6048.C[1]
.sym 73002 $auto$alumacc.cc:474:replace_alu$6048.C[3]
.sym 73004 basesoc_picorv327[2]
.sym 73005 basesoc_picorv323[2]
.sym 73006 $auto$alumacc.cc:474:replace_alu$6048.C[2]
.sym 73008 $auto$alumacc.cc:474:replace_alu$6048.C[4]
.sym 73010 basesoc_picorv327[3]
.sym 73011 basesoc_picorv323[3]
.sym 73012 $auto$alumacc.cc:474:replace_alu$6048.C[3]
.sym 73014 $auto$alumacc.cc:474:replace_alu$6048.C[5]
.sym 73016 basesoc_picorv323[4]
.sym 73017 basesoc_picorv327[4]
.sym 73018 $auto$alumacc.cc:474:replace_alu$6048.C[4]
.sym 73020 $auto$alumacc.cc:474:replace_alu$6048.C[6]
.sym 73022 basesoc_picorv327[5]
.sym 73023 basesoc_picorv323[5]
.sym 73024 $auto$alumacc.cc:474:replace_alu$6048.C[5]
.sym 73026 $auto$alumacc.cc:474:replace_alu$6048.C[7]
.sym 73028 basesoc_picorv323[6]
.sym 73029 basesoc_picorv327[6]
.sym 73030 $auto$alumacc.cc:474:replace_alu$6048.C[6]
.sym 73032 $auto$alumacc.cc:474:replace_alu$6048.C[8]
.sym 73034 basesoc_picorv323[7]
.sym 73035 basesoc_picorv327[7]
.sym 73036 $auto$alumacc.cc:474:replace_alu$6048.C[7]
.sym 73052 picorv32.alu_out_q[25]
.sym 73053 picorv32.alu_out_q[11]
.sym 73054 picorv32.alu_out_q[9]
.sym 73055 $abc$36039$n2898_1
.sym 73058 basesoc_picorv328[26]
.sym 73062 picorv32.alu_out_q[8]
.sym 73063 sys_rst
.sym 73066 basesoc_picorv327[19]
.sym 73067 basesoc_picorv323[6]
.sym 73068 basesoc_picorv327[20]
.sym 73069 basesoc_picorv327[1]
.sym 73072 basesoc_picorv327[15]
.sym 73073 $abc$36039$n4935
.sym 73074 $abc$36039$n3048
.sym 73075 basesoc_picorv327[11]
.sym 73076 $auto$alumacc.cc:474:replace_alu$6048.C[8]
.sym 73081 basesoc_picorv327[13]
.sym 73083 basesoc_picorv328[9]
.sym 73084 basesoc_picorv327[14]
.sym 73086 basesoc_picorv328[11]
.sym 73087 basesoc_picorv327[10]
.sym 73091 basesoc_picorv328[13]
.sym 73092 basesoc_picorv328[8]
.sym 73095 basesoc_picorv327[8]
.sym 73097 basesoc_picorv328[12]
.sym 73098 basesoc_picorv327[15]
.sym 73099 basesoc_picorv327[11]
.sym 73101 basesoc_picorv328[15]
.sym 73102 basesoc_picorv328[10]
.sym 73109 basesoc_picorv327[12]
.sym 73111 basesoc_picorv327[9]
.sym 73112 basesoc_picorv328[14]
.sym 73113 $auto$alumacc.cc:474:replace_alu$6048.C[9]
.sym 73115 basesoc_picorv327[8]
.sym 73116 basesoc_picorv328[8]
.sym 73117 $auto$alumacc.cc:474:replace_alu$6048.C[8]
.sym 73119 $auto$alumacc.cc:474:replace_alu$6048.C[10]
.sym 73121 basesoc_picorv328[9]
.sym 73122 basesoc_picorv327[9]
.sym 73123 $auto$alumacc.cc:474:replace_alu$6048.C[9]
.sym 73125 $auto$alumacc.cc:474:replace_alu$6048.C[11]
.sym 73127 basesoc_picorv328[10]
.sym 73128 basesoc_picorv327[10]
.sym 73129 $auto$alumacc.cc:474:replace_alu$6048.C[10]
.sym 73131 $auto$alumacc.cc:474:replace_alu$6048.C[12]
.sym 73133 basesoc_picorv327[11]
.sym 73134 basesoc_picorv328[11]
.sym 73135 $auto$alumacc.cc:474:replace_alu$6048.C[11]
.sym 73137 $auto$alumacc.cc:474:replace_alu$6048.C[13]
.sym 73139 basesoc_picorv327[12]
.sym 73140 basesoc_picorv328[12]
.sym 73141 $auto$alumacc.cc:474:replace_alu$6048.C[12]
.sym 73143 $auto$alumacc.cc:474:replace_alu$6048.C[14]
.sym 73145 basesoc_picorv327[13]
.sym 73146 basesoc_picorv328[13]
.sym 73147 $auto$alumacc.cc:474:replace_alu$6048.C[13]
.sym 73149 $auto$alumacc.cc:474:replace_alu$6048.C[15]
.sym 73151 basesoc_picorv327[14]
.sym 73152 basesoc_picorv328[14]
.sym 73153 $auto$alumacc.cc:474:replace_alu$6048.C[14]
.sym 73155 $auto$alumacc.cc:474:replace_alu$6048.C[16]
.sym 73157 basesoc_picorv328[15]
.sym 73158 basesoc_picorv327[15]
.sym 73159 $auto$alumacc.cc:474:replace_alu$6048.C[15]
.sym 73171 picorv32.alu_out_q[31]
.sym 73173 $abc$36039$n6265
.sym 73174 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 73175 $abc$36039$n4905
.sym 73176 basesoc_picorv328[9]
.sym 73178 basesoc_picorv323[4]
.sym 73179 basesoc_picorv323[4]
.sym 73180 basesoc_picorv328[8]
.sym 73181 $abc$36039$n2898_1
.sym 73183 picorv32.alu_out_q[15]
.sym 73184 basesoc_picorv328[20]
.sym 73185 $abc$36039$n4917
.sym 73187 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 73188 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 73190 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 73193 basesoc_dat_w[6]
.sym 73194 $abc$36039$n2809
.sym 73195 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 73196 $abc$36039$n4959
.sym 73197 basesoc_picorv328[25]
.sym 73199 $auto$alumacc.cc:474:replace_alu$6048.C[16]
.sym 73206 basesoc_picorv327[17]
.sym 73208 basesoc_picorv328[23]
.sym 73210 basesoc_picorv328[18]
.sym 73213 basesoc_picorv327[22]
.sym 73214 basesoc_picorv328[17]
.sym 73218 basesoc_picorv328[22]
.sym 73221 basesoc_picorv327[18]
.sym 73222 basesoc_picorv328[20]
.sym 73225 basesoc_picorv328[19]
.sym 73226 basesoc_picorv327[19]
.sym 73227 basesoc_picorv327[23]
.sym 73228 basesoc_picorv327[20]
.sym 73230 basesoc_picorv327[16]
.sym 73231 basesoc_picorv328[16]
.sym 73234 basesoc_picorv327[21]
.sym 73235 basesoc_picorv328[21]
.sym 73236 $auto$alumacc.cc:474:replace_alu$6048.C[17]
.sym 73238 basesoc_picorv327[16]
.sym 73239 basesoc_picorv328[16]
.sym 73240 $auto$alumacc.cc:474:replace_alu$6048.C[16]
.sym 73242 $auto$alumacc.cc:474:replace_alu$6048.C[18]
.sym 73244 basesoc_picorv327[17]
.sym 73245 basesoc_picorv328[17]
.sym 73246 $auto$alumacc.cc:474:replace_alu$6048.C[17]
.sym 73248 $auto$alumacc.cc:474:replace_alu$6048.C[19]
.sym 73250 basesoc_picorv327[18]
.sym 73251 basesoc_picorv328[18]
.sym 73252 $auto$alumacc.cc:474:replace_alu$6048.C[18]
.sym 73254 $auto$alumacc.cc:474:replace_alu$6048.C[20]
.sym 73256 basesoc_picorv327[19]
.sym 73257 basesoc_picorv328[19]
.sym 73258 $auto$alumacc.cc:474:replace_alu$6048.C[19]
.sym 73260 $auto$alumacc.cc:474:replace_alu$6048.C[21]
.sym 73262 basesoc_picorv327[20]
.sym 73263 basesoc_picorv328[20]
.sym 73264 $auto$alumacc.cc:474:replace_alu$6048.C[20]
.sym 73266 $auto$alumacc.cc:474:replace_alu$6048.C[22]
.sym 73268 basesoc_picorv328[21]
.sym 73269 basesoc_picorv327[21]
.sym 73270 $auto$alumacc.cc:474:replace_alu$6048.C[21]
.sym 73272 $auto$alumacc.cc:474:replace_alu$6048.C[23]
.sym 73274 basesoc_picorv328[22]
.sym 73275 basesoc_picorv327[22]
.sym 73276 $auto$alumacc.cc:474:replace_alu$6048.C[22]
.sym 73278 $auto$alumacc.cc:474:replace_alu$6048.C[24]
.sym 73280 basesoc_picorv328[23]
.sym 73281 basesoc_picorv327[23]
.sym 73282 $auto$alumacc.cc:474:replace_alu$6048.C[23]
.sym 73298 basesoc_picorv327[14]
.sym 73299 $abc$36039$n2893
.sym 73302 basesoc_picorv328[17]
.sym 73305 basesoc_picorv328[11]
.sym 73307 $abc$36039$n2893
.sym 73308 basesoc_picorv323[2]
.sym 73309 $abc$36039$n4438
.sym 73311 basesoc_picorv323[1]
.sym 73312 picorv32.instr_sub
.sym 73314 basesoc_picorv327[4]
.sym 73315 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 73316 basesoc_picorv327[16]
.sym 73317 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 73318 basesoc_picorv328[30]
.sym 73319 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 73320 basesoc_picorv323[4]
.sym 73321 basesoc_picorv328[21]
.sym 73322 $auto$alumacc.cc:474:replace_alu$6048.C[24]
.sym 73329 basesoc_picorv328[30]
.sym 73331 basesoc_picorv327[27]
.sym 73333 basesoc_picorv328[26]
.sym 73341 basesoc_picorv327[28]
.sym 73344 basesoc_picorv327[31]
.sym 73346 basesoc_picorv327[30]
.sym 73347 basesoc_picorv327[24]
.sym 73348 basesoc_picorv327[29]
.sym 73350 basesoc_picorv327[26]
.sym 73351 basesoc_picorv328[24]
.sym 73352 basesoc_picorv328[31]
.sym 73353 basesoc_picorv328[27]
.sym 73354 basesoc_picorv328[28]
.sym 73356 basesoc_picorv327[25]
.sym 73357 basesoc_picorv328[25]
.sym 73358 basesoc_picorv328[29]
.sym 73359 $auto$alumacc.cc:474:replace_alu$6048.C[25]
.sym 73361 basesoc_picorv328[24]
.sym 73362 basesoc_picorv327[24]
.sym 73363 $auto$alumacc.cc:474:replace_alu$6048.C[24]
.sym 73365 $auto$alumacc.cc:474:replace_alu$6048.C[26]
.sym 73367 basesoc_picorv327[25]
.sym 73368 basesoc_picorv328[25]
.sym 73369 $auto$alumacc.cc:474:replace_alu$6048.C[25]
.sym 73371 $auto$alumacc.cc:474:replace_alu$6048.C[27]
.sym 73373 basesoc_picorv327[26]
.sym 73374 basesoc_picorv328[26]
.sym 73375 $auto$alumacc.cc:474:replace_alu$6048.C[26]
.sym 73377 $auto$alumacc.cc:474:replace_alu$6048.C[28]
.sym 73379 basesoc_picorv327[27]
.sym 73380 basesoc_picorv328[27]
.sym 73381 $auto$alumacc.cc:474:replace_alu$6048.C[27]
.sym 73383 $auto$alumacc.cc:474:replace_alu$6048.C[29]
.sym 73385 basesoc_picorv327[28]
.sym 73386 basesoc_picorv328[28]
.sym 73387 $auto$alumacc.cc:474:replace_alu$6048.C[28]
.sym 73389 $auto$alumacc.cc:474:replace_alu$6048.C[30]
.sym 73391 basesoc_picorv328[29]
.sym 73392 basesoc_picorv327[29]
.sym 73393 $auto$alumacc.cc:474:replace_alu$6048.C[29]
.sym 73395 $auto$alumacc.cc:474:replace_alu$6048.C[31]
.sym 73397 basesoc_picorv327[30]
.sym 73398 basesoc_picorv328[30]
.sym 73399 $auto$alumacc.cc:474:replace_alu$6048.C[30]
.sym 73403 basesoc_picorv328[31]
.sym 73404 basesoc_picorv327[31]
.sym 73405 $auto$alumacc.cc:474:replace_alu$6048.C[31]
.sym 73420 picorv32.cpu_state[3]
.sym 73421 $abc$36039$n2897
.sym 73425 basesoc_picorv328[18]
.sym 73426 $abc$36039$n4503
.sym 73427 $abc$36039$n2897
.sym 73428 $abc$36039$n4480
.sym 73429 $abc$36039$n4962
.sym 73432 user_btn2
.sym 73433 $PACKER_VCC_NET
.sym 73434 basesoc_picorv327[29]
.sym 73436 $abc$36039$n3169
.sym 73437 basesoc_picorv328[24]
.sym 73438 basesoc_picorv328[24]
.sym 73439 basesoc_uart_tx_fifo_do_read
.sym 73440 basesoc_picorv327[3]
.sym 73442 basesoc_picorv327[25]
.sym 73443 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 73444 basesoc_picorv328[29]
.sym 73450 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 73454 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 73456 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 73457 basesoc_uart_phy_storage[2]
.sym 73458 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 73459 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 73461 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 73462 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 73465 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 73467 basesoc_uart_phy_storage[0]
.sym 73468 basesoc_uart_phy_storage[5]
.sym 73470 basesoc_uart_phy_storage[6]
.sym 73471 basesoc_uart_phy_storage[4]
.sym 73473 basesoc_uart_phy_storage[7]
.sym 73474 basesoc_uart_phy_storage[3]
.sym 73476 basesoc_uart_phy_storage[1]
.sym 73482 $auto$alumacc.cc:474:replace_alu$6035.C[1]
.sym 73484 basesoc_uart_phy_storage[0]
.sym 73485 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 73488 $auto$alumacc.cc:474:replace_alu$6035.C[2]
.sym 73490 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 73491 basesoc_uart_phy_storage[1]
.sym 73492 $auto$alumacc.cc:474:replace_alu$6035.C[1]
.sym 73494 $auto$alumacc.cc:474:replace_alu$6035.C[3]
.sym 73496 basesoc_uart_phy_storage[2]
.sym 73497 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 73498 $auto$alumacc.cc:474:replace_alu$6035.C[2]
.sym 73500 $auto$alumacc.cc:474:replace_alu$6035.C[4]
.sym 73502 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 73503 basesoc_uart_phy_storage[3]
.sym 73504 $auto$alumacc.cc:474:replace_alu$6035.C[3]
.sym 73506 $auto$alumacc.cc:474:replace_alu$6035.C[5]
.sym 73508 basesoc_uart_phy_storage[4]
.sym 73509 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 73510 $auto$alumacc.cc:474:replace_alu$6035.C[4]
.sym 73512 $auto$alumacc.cc:474:replace_alu$6035.C[6]
.sym 73514 basesoc_uart_phy_storage[5]
.sym 73515 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 73516 $auto$alumacc.cc:474:replace_alu$6035.C[5]
.sym 73518 $auto$alumacc.cc:474:replace_alu$6035.C[7]
.sym 73520 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 73521 basesoc_uart_phy_storage[6]
.sym 73522 $auto$alumacc.cc:474:replace_alu$6035.C[6]
.sym 73524 $auto$alumacc.cc:474:replace_alu$6035.C[8]
.sym 73526 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 73527 basesoc_uart_phy_storage[7]
.sym 73528 $auto$alumacc.cc:474:replace_alu$6035.C[7]
.sym 73544 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 73545 basesoc_picorv328[26]
.sym 73546 $abc$36039$n6229
.sym 73548 $abc$36039$n4401_1
.sym 73550 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 73552 $abc$36039$n6225
.sym 73554 $abc$36039$n6227
.sym 73555 basesoc_picorv323[5]
.sym 73556 $abc$36039$n4716
.sym 73557 basesoc_uart_phy_storage[4]
.sym 73558 basesoc_uart_phy_storage[19]
.sym 73560 basesoc_uart_phy_storage[20]
.sym 73561 basesoc_uart_phy_storage[16]
.sym 73562 basesoc_picorv327[19]
.sym 73563 basesoc_picorv327[15]
.sym 73565 basesoc_uart_phy_storage[3]
.sym 73566 $abc$36039$n3048
.sym 73567 basesoc_uart_phy_storage[13]
.sym 73568 $auto$alumacc.cc:474:replace_alu$6035.C[8]
.sym 73573 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 73574 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 73578 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 73579 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 73580 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 73581 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 73585 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 73587 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 73591 basesoc_uart_phy_storage[13]
.sym 73593 basesoc_uart_phy_storage[14]
.sym 73594 basesoc_uart_phy_storage[11]
.sym 73595 basesoc_uart_phy_storage[8]
.sym 73599 basesoc_uart_phy_storage[10]
.sym 73600 basesoc_uart_phy_storage[15]
.sym 73602 basesoc_uart_phy_storage[12]
.sym 73604 basesoc_uart_phy_storage[9]
.sym 73605 $auto$alumacc.cc:474:replace_alu$6035.C[9]
.sym 73607 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 73608 basesoc_uart_phy_storage[8]
.sym 73609 $auto$alumacc.cc:474:replace_alu$6035.C[8]
.sym 73611 $auto$alumacc.cc:474:replace_alu$6035.C[10]
.sym 73613 basesoc_uart_phy_storage[9]
.sym 73614 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 73615 $auto$alumacc.cc:474:replace_alu$6035.C[9]
.sym 73617 $auto$alumacc.cc:474:replace_alu$6035.C[11]
.sym 73619 basesoc_uart_phy_storage[10]
.sym 73620 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 73621 $auto$alumacc.cc:474:replace_alu$6035.C[10]
.sym 73623 $auto$alumacc.cc:474:replace_alu$6035.C[12]
.sym 73625 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 73626 basesoc_uart_phy_storage[11]
.sym 73627 $auto$alumacc.cc:474:replace_alu$6035.C[11]
.sym 73629 $auto$alumacc.cc:474:replace_alu$6035.C[13]
.sym 73631 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 73632 basesoc_uart_phy_storage[12]
.sym 73633 $auto$alumacc.cc:474:replace_alu$6035.C[12]
.sym 73635 $auto$alumacc.cc:474:replace_alu$6035.C[14]
.sym 73637 basesoc_uart_phy_storage[13]
.sym 73638 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 73639 $auto$alumacc.cc:474:replace_alu$6035.C[13]
.sym 73641 $auto$alumacc.cc:474:replace_alu$6035.C[15]
.sym 73643 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 73644 basesoc_uart_phy_storage[14]
.sym 73645 $auto$alumacc.cc:474:replace_alu$6035.C[14]
.sym 73647 $auto$alumacc.cc:474:replace_alu$6035.C[16]
.sym 73649 basesoc_uart_phy_storage[15]
.sym 73650 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 73651 $auto$alumacc.cc:474:replace_alu$6035.C[15]
.sym 73667 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 73669 $abc$36039$n6245
.sym 73671 basesoc_picorv328[19]
.sym 73673 picorv32.instr_bgeu
.sym 73674 basesoc_dat_w[7]
.sym 73675 basesoc_picorv327[18]
.sym 73676 basesoc_picorv327[31]
.sym 73678 basesoc_picorv328[20]
.sym 73679 picorv32.mem_rdata_q[14]
.sym 73680 basesoc_uart_phy_storage[11]
.sym 73681 $abc$36039$n2809
.sym 73682 basesoc_uart_phy_storage[17]
.sym 73683 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 73684 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 73685 basesoc_dat_w[6]
.sym 73686 basesoc_uart_phy_storage[15]
.sym 73687 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 73688 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 73689 basesoc_picorv328[25]
.sym 73690 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 73691 $auto$alumacc.cc:474:replace_alu$6035.C[16]
.sym 73696 basesoc_uart_phy_storage[21]
.sym 73698 basesoc_uart_phy_storage[17]
.sym 73699 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 73701 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 73702 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 73703 basesoc_uart_phy_storage[18]
.sym 73705 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 73706 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 73708 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 73713 basesoc_uart_phy_storage[22]
.sym 73718 basesoc_uart_phy_storage[19]
.sym 73719 basesoc_uart_phy_storage[23]
.sym 73720 basesoc_uart_phy_storage[20]
.sym 73721 basesoc_uart_phy_storage[16]
.sym 73725 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 73727 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 73728 $auto$alumacc.cc:474:replace_alu$6035.C[17]
.sym 73730 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 73731 basesoc_uart_phy_storage[16]
.sym 73732 $auto$alumacc.cc:474:replace_alu$6035.C[16]
.sym 73734 $auto$alumacc.cc:474:replace_alu$6035.C[18]
.sym 73736 basesoc_uart_phy_storage[17]
.sym 73737 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 73738 $auto$alumacc.cc:474:replace_alu$6035.C[17]
.sym 73740 $auto$alumacc.cc:474:replace_alu$6035.C[19]
.sym 73742 basesoc_uart_phy_storage[18]
.sym 73743 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 73744 $auto$alumacc.cc:474:replace_alu$6035.C[18]
.sym 73746 $auto$alumacc.cc:474:replace_alu$6035.C[20]
.sym 73748 basesoc_uart_phy_storage[19]
.sym 73749 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 73750 $auto$alumacc.cc:474:replace_alu$6035.C[19]
.sym 73752 $auto$alumacc.cc:474:replace_alu$6035.C[21]
.sym 73754 basesoc_uart_phy_storage[20]
.sym 73755 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 73756 $auto$alumacc.cc:474:replace_alu$6035.C[20]
.sym 73758 $auto$alumacc.cc:474:replace_alu$6035.C[22]
.sym 73760 basesoc_uart_phy_storage[21]
.sym 73761 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 73762 $auto$alumacc.cc:474:replace_alu$6035.C[21]
.sym 73764 $auto$alumacc.cc:474:replace_alu$6035.C[23]
.sym 73766 basesoc_uart_phy_storage[22]
.sym 73767 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 73768 $auto$alumacc.cc:474:replace_alu$6035.C[22]
.sym 73770 $auto$alumacc.cc:474:replace_alu$6035.C[24]
.sym 73772 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 73773 basesoc_uart_phy_storage[23]
.sym 73774 $auto$alumacc.cc:474:replace_alu$6035.C[23]
.sym 73790 $abc$36039$n6251
.sym 73792 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 73794 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 73795 picorv32.is_slti_blt_slt
.sym 73796 $abc$36039$n2893
.sym 73801 $abc$36039$n4480
.sym 73803 picorv32.instr_sub
.sym 73805 basesoc_picorv327[4]
.sym 73806 basesoc_picorv327[17]
.sym 73807 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 73808 basesoc_picorv327[16]
.sym 73809 picorv32.irq_state[0]
.sym 73810 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 73811 $abc$36039$n172
.sym 73812 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 73814 $auto$alumacc.cc:474:replace_alu$6035.C[24]
.sym 73824 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 73825 basesoc_uart_phy_storage[27]
.sym 73831 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 73832 basesoc_uart_phy_storage[31]
.sym 73835 basesoc_uart_phy_storage[28]
.sym 73836 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 73838 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 73840 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 73841 basesoc_uart_phy_storage[26]
.sym 73843 basesoc_uart_phy_storage[29]
.sym 73844 basesoc_uart_phy_storage[24]
.sym 73845 basesoc_uart_phy_storage[30]
.sym 73846 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 73848 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 73849 basesoc_uart_phy_storage[25]
.sym 73850 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 73851 $auto$alumacc.cc:474:replace_alu$6035.C[25]
.sym 73853 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 73854 basesoc_uart_phy_storage[24]
.sym 73855 $auto$alumacc.cc:474:replace_alu$6035.C[24]
.sym 73857 $auto$alumacc.cc:474:replace_alu$6035.C[26]
.sym 73859 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 73860 basesoc_uart_phy_storage[25]
.sym 73861 $auto$alumacc.cc:474:replace_alu$6035.C[25]
.sym 73863 $auto$alumacc.cc:474:replace_alu$6035.C[27]
.sym 73865 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 73866 basesoc_uart_phy_storage[26]
.sym 73867 $auto$alumacc.cc:474:replace_alu$6035.C[26]
.sym 73869 $auto$alumacc.cc:474:replace_alu$6035.C[28]
.sym 73871 basesoc_uart_phy_storage[27]
.sym 73872 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 73873 $auto$alumacc.cc:474:replace_alu$6035.C[27]
.sym 73875 $auto$alumacc.cc:474:replace_alu$6035.C[29]
.sym 73877 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 73878 basesoc_uart_phy_storage[28]
.sym 73879 $auto$alumacc.cc:474:replace_alu$6035.C[28]
.sym 73881 $auto$alumacc.cc:474:replace_alu$6035.C[30]
.sym 73883 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 73884 basesoc_uart_phy_storage[29]
.sym 73885 $auto$alumacc.cc:474:replace_alu$6035.C[29]
.sym 73887 $auto$alumacc.cc:474:replace_alu$6035.C[31]
.sym 73889 basesoc_uart_phy_storage[30]
.sym 73890 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 73891 $auto$alumacc.cc:474:replace_alu$6035.C[30]
.sym 73893 $auto$alumacc.cc:474:replace_alu$6035.C[32]
.sym 73895 basesoc_uart_phy_storage[31]
.sym 73896 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 73897 $auto$alumacc.cc:474:replace_alu$6035.C[31]
.sym 73914 basesoc_picorv327[6]
.sym 73915 $abc$36039$n2897
.sym 73916 basesoc_picorv327[9]
.sym 73917 basesoc_picorv327[0]
.sym 73918 $abc$36039$n2897
.sym 73920 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 73924 user_btn2
.sym 73925 $PACKER_VCC_NET
.sym 73926 $abc$36039$n6271
.sym 73927 basesoc_uart_phy_storage[26]
.sym 73929 basesoc_picorv327[25]
.sym 73930 basesoc_picorv327[29]
.sym 73931 basesoc_uart_phy_storage[30]
.sym 73932 basesoc_picorv327[3]
.sym 73933 basesoc_picorv328[24]
.sym 73935 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 73937 $auto$alumacc.cc:474:replace_alu$6035.C[32]
.sym 73945 waittimer2_count[8]
.sym 73949 $abc$36039$n5927
.sym 73950 user_btn2
.sym 73953 $abc$36039$n2964
.sym 73954 $abc$36039$n5933
.sym 73955 $abc$36039$n5925
.sym 73956 $abc$36039$n5943
.sym 73960 sys_rst
.sym 73961 $abc$36039$n174
.sym 73964 waittimer2_count[4]
.sym 73967 waittimer2_count[3]
.sym 73968 waittimer2_count[5]
.sym 73972 $abc$36039$n176
.sym 73978 $auto$alumacc.cc:474:replace_alu$6035.C[32]
.sym 73981 user_btn2
.sym 73982 sys_rst
.sym 73983 $abc$36039$n5943
.sym 73987 sys_rst
.sym 73988 user_btn2
.sym 73989 $abc$36039$n5925
.sym 73993 $abc$36039$n5927
.sym 73994 sys_rst
.sym 73995 user_btn2
.sym 73999 waittimer2_count[3]
.sym 74000 waittimer2_count[5]
.sym 74001 waittimer2_count[4]
.sym 74002 waittimer2_count[8]
.sym 74005 $abc$36039$n174
.sym 74012 user_btn2
.sym 74013 sys_rst
.sym 74014 $abc$36039$n5933
.sym 74017 $abc$36039$n176
.sym 74021 $abc$36039$n2964
.sym 74022 clk12_$glb_clk
.sym 74034 csrbankarray_csrbank0_leds_out0_w[4]
.sym 74036 $abc$36039$n5909
.sym 74039 waittimer2_count[8]
.sym 74040 $abc$36039$n5939
.sym 74042 $abc$36039$n5941
.sym 74043 $abc$36039$n2898_1
.sym 74044 $abc$36039$n5943
.sym 74045 waittimer2_count[15]
.sym 74046 user_btn2
.sym 74048 basesoc_adr[1]
.sym 74049 sys_rst
.sym 74050 $abc$36039$n3048
.sym 74051 basesoc_uart_phy_storage[13]
.sym 74052 basesoc_uart_phy_storage[20]
.sym 74053 basesoc_uart_phy_storage[4]
.sym 74054 basesoc_uart_phy_storage[19]
.sym 74056 $abc$36039$n6279
.sym 74057 basesoc_uart_phy_storage[16]
.sym 74058 basesoc_uart_phy_storage[3]
.sym 74059 basesoc_picorv327[15]
.sym 74066 $abc$36039$n182
.sym 74067 $abc$36039$n3347
.sym 74069 $abc$36039$n178
.sym 74071 basesoc_dat_w[3]
.sym 74075 $abc$36039$n172
.sym 74076 $abc$36039$n174
.sym 74078 basesoc_dat_w[7]
.sym 74079 $abc$36039$n176
.sym 74091 $abc$36039$n3351
.sym 74092 $abc$36039$n2752
.sym 74094 $abc$36039$n180
.sym 74107 basesoc_dat_w[7]
.sym 74110 $abc$36039$n178
.sym 74111 $abc$36039$n182
.sym 74112 $abc$36039$n180
.sym 74113 $abc$36039$n176
.sym 74122 $abc$36039$n3347
.sym 74123 $abc$36039$n172
.sym 74124 $abc$36039$n174
.sym 74125 $abc$36039$n3351
.sym 74130 $abc$36039$n182
.sym 74143 basesoc_dat_w[3]
.sym 74144 $abc$36039$n2752
.sym 74145 clk12_$glb_clk
.sym 74146 sys_rst_$glb_sr
.sym 74159 basesoc_picorv327[23]
.sym 74160 basesoc_picorv327[18]
.sym 74161 $abc$36039$n3347
.sym 74162 $abc$36039$n2780
.sym 74163 array_muxed0[0]
.sym 74164 user_btn2
.sym 74165 $abc$36039$n178
.sym 74166 basesoc_picorv327[10]
.sym 74168 basesoc_picorv327[8]
.sym 74169 eventmanager_status_w[2]
.sym 74171 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74172 $abc$36039$n2809
.sym 74173 basesoc_dat_w[6]
.sym 74174 $abc$36039$n3227
.sym 74175 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 74176 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74177 basesoc_uart_phy_storage[11]
.sym 74178 $abc$36039$n2752
.sym 74182 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 74191 $abc$36039$n130
.sym 74193 basesoc_dat_w[4]
.sym 74195 basesoc_adr[0]
.sym 74197 basesoc_uart_phy_storage[23]
.sym 74199 $abc$36039$n2748
.sym 74203 basesoc_uart_phy_storage[19]
.sym 74207 basesoc_uart_phy_storage[7]
.sym 74208 basesoc_adr[1]
.sym 74212 basesoc_dat_w[7]
.sym 74218 basesoc_uart_phy_storage[3]
.sym 74224 basesoc_dat_w[4]
.sym 74227 basesoc_uart_phy_storage[3]
.sym 74228 basesoc_adr[1]
.sym 74229 basesoc_adr[0]
.sym 74230 basesoc_uart_phy_storage[19]
.sym 74233 basesoc_adr[1]
.sym 74234 basesoc_uart_phy_storage[7]
.sym 74235 basesoc_uart_phy_storage[23]
.sym 74236 basesoc_adr[0]
.sym 74241 basesoc_dat_w[7]
.sym 74263 $abc$36039$n130
.sym 74267 $abc$36039$n2748
.sym 74268 clk12_$glb_clk
.sym 74269 sys_rst_$glb_sr
.sym 74282 basesoc_uart_phy_storage[4]
.sym 74283 basesoc_uart_phy_storage[30]
.sym 74285 $abc$36039$n130
.sym 74286 array_muxed0[11]
.sym 74289 basesoc_picorv327[14]
.sym 74290 basesoc_picorv327[13]
.sym 74291 basesoc_uart_phy_storage[11]
.sym 74295 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 74297 csrbankarray_csrbank3_bitbang_en0_w
.sym 74298 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 74299 picorv32.instr_sub
.sym 74300 basesoc_uart_phy_uart_clk_rxen
.sym 74301 picorv32.irq_state[0]
.sym 74304 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74312 $abc$36039$n4795_1
.sym 74314 basesoc_uart_phy_storage[27]
.sym 74319 sys_rst
.sym 74320 $abc$36039$n4796_1
.sym 74321 $abc$36039$n4807_1
.sym 74322 $abc$36039$n5909
.sym 74326 basesoc_uart_phy_uart_clk_rxen
.sym 74327 basesoc_adr[0]
.sym 74328 $abc$36039$n6279
.sym 74329 basesoc_adr[1]
.sym 74334 $abc$36039$n3227
.sym 74335 $abc$36039$n6275
.sym 74336 $abc$36039$n3245
.sym 74337 basesoc_uart_phy_storage[11]
.sym 74338 $abc$36039$n4808_1
.sym 74339 basesoc_uart_phy_rx_busy
.sym 74340 $abc$36039$n6265
.sym 74342 $abc$36039$n3227
.sym 74345 $abc$36039$n6275
.sym 74347 basesoc_uart_phy_rx_busy
.sym 74350 basesoc_uart_phy_storage[27]
.sym 74351 basesoc_adr[0]
.sym 74352 basesoc_uart_phy_storage[11]
.sym 74353 basesoc_adr[1]
.sym 74356 $abc$36039$n6265
.sym 74357 basesoc_uart_phy_rx_busy
.sym 74362 $abc$36039$n6279
.sym 74364 basesoc_uart_phy_rx_busy
.sym 74369 $abc$36039$n4795_1
.sym 74370 $abc$36039$n4796_1
.sym 74371 $abc$36039$n3227
.sym 74375 $abc$36039$n4808_1
.sym 74376 $abc$36039$n4807_1
.sym 74377 $abc$36039$n3227
.sym 74380 basesoc_uart_phy_uart_clk_rxen
.sym 74381 sys_rst
.sym 74382 $abc$36039$n3245
.sym 74383 basesoc_uart_phy_rx_busy
.sym 74386 basesoc_uart_phy_rx_busy
.sym 74389 $abc$36039$n5909
.sym 74391 clk12_$glb_clk
.sym 74392 sys_rst_$glb_sr
.sym 74405 $abc$36039$n2883
.sym 74406 basesoc_ctrl_reset_reset_r
.sym 74410 basesoc_uart_phy_storage[27]
.sym 74415 $abc$36039$n3378
.sym 74416 csrbankarray_sel_r
.sym 74418 $abc$36039$n5292_1
.sym 74422 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 74423 $PACKER_VCC_NET
.sym 74424 sys_rst
.sym 74434 $abc$36039$n3256
.sym 74436 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 74439 eventmanager_status_w[2]
.sym 74442 $abc$36039$n3360
.sym 74444 $abc$36039$n4914_1
.sym 74445 $abc$36039$n2881
.sym 74447 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 74448 sys_rst
.sym 74452 $abc$36039$n3204
.sym 74455 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 74456 csrbankarray_csrbank3_bitbang0_w[1]
.sym 74457 csrbankarray_csrbank3_bitbang_en0_w
.sym 74458 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 74460 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 74461 basesoc_we
.sym 74463 eventsourceprocess2_old_trigger
.sym 74464 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74467 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 74469 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 74470 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 74473 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 74474 $abc$36039$n3256
.sym 74476 $abc$36039$n2881
.sym 74479 $abc$36039$n2881
.sym 74481 $abc$36039$n3256
.sym 74482 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 74485 $abc$36039$n3360
.sym 74486 basesoc_we
.sym 74487 sys_rst
.sym 74488 $abc$36039$n3204
.sym 74491 csrbankarray_csrbank3_bitbang0_w[1]
.sym 74492 csrbankarray_csrbank3_bitbang_en0_w
.sym 74493 $abc$36039$n3204
.sym 74494 $abc$36039$n4914_1
.sym 74497 eventmanager_status_w[2]
.sym 74503 $abc$36039$n2881
.sym 74505 $abc$36039$n3256
.sym 74506 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74510 eventsourceprocess2_old_trigger
.sym 74511 eventmanager_status_w[2]
.sym 74514 clk12_$glb_clk
.sym 74515 sys_rst_$glb_sr
.sym 74528 $abc$36039$n3360
.sym 74530 $abc$36039$n3282
.sym 74532 $abc$36039$n4914_1
.sym 74537 basesoc_uart_phy_storage[30]
.sym 74538 $abc$36039$n3256
.sym 74539 basesoc_ctrl_storage[2]
.sym 74542 $abc$36039$n3048
.sym 74543 $abc$36039$n2977
.sym 74547 sys_rst
.sym 74548 $abc$36039$n2958
.sym 74558 $abc$36039$n3332
.sym 74559 $abc$36039$n2958
.sym 74562 basesoc_dat_w[2]
.sym 74571 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 74572 $abc$36039$n2957
.sym 74575 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 74578 $abc$36039$n5292_1
.sym 74582 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 74584 sys_rst
.sym 74590 $abc$36039$n2957
.sym 74591 $abc$36039$n3332
.sym 74592 sys_rst
.sym 74593 basesoc_dat_w[2]
.sym 74626 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 74627 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 74628 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 74629 $abc$36039$n5292_1
.sym 74633 $abc$36039$n2957
.sym 74636 $abc$36039$n2958
.sym 74637 clk12_$glb_clk
.sym 74638 sys_rst_$glb_sr
.sym 74649 basesoc_timer0_reload_storage[30]
.sym 74656 picorv32.instr_bgeu
.sym 74657 $abc$36039$n2754
.sym 74661 $abc$36039$n5011
.sym 74664 $abc$36039$n5496_1
.sym 74666 picorv32.is_lbu_lhu_lw
.sym 74667 $abc$36039$n2880
.sym 74670 basesoc_dat_w[6]
.sym 74671 basesoc_timer0_load_storage[6]
.sym 74686 basesoc_dat_w[6]
.sym 74687 basesoc_dat_w[1]
.sym 74691 $abc$36039$n2896
.sym 74713 basesoc_dat_w[6]
.sym 74738 basesoc_dat_w[1]
.sym 74759 $abc$36039$n2896
.sym 74760 clk12_$glb_clk
.sym 74761 sys_rst_$glb_sr
.sym 74776 $abc$36039$n3291
.sym 74778 basesoc_timer0_load_storage[13]
.sym 74779 basesoc_timer0_load_storage[25]
.sym 74782 $abc$36039$n3916
.sym 74785 basesoc_timer0_load_storage[30]
.sym 74790 $abc$36039$n2908
.sym 74792 basesoc_timer0_load_storage[9]
.sym 74793 picorv32.irq_state[0]
.sym 74794 picorv32.irq_state[0]
.sym 74795 $abc$36039$n3300
.sym 74797 basesoc_timer0_reload_storage[14]
.sym 74804 basesoc_timer0_load_storage[14]
.sym 74806 basesoc_timer0_load_storage[22]
.sym 74807 basesoc_adr[4]
.sym 74808 basesoc_timer0_load_storage[18]
.sym 74811 $abc$36039$n3294
.sym 74812 basesoc_timer0_load_storage[12]
.sym 74813 basesoc_timer0_reload_storage[12]
.sym 74814 basesoc_timer0_reload_storage[13]
.sym 74815 $abc$36039$n3295
.sym 74816 basesoc_timer0_load_storage[11]
.sym 74817 $abc$36039$n4859_1
.sym 74818 $abc$36039$n3285
.sym 74820 basesoc_dat_w[2]
.sym 74821 $abc$36039$n2900
.sym 74822 $abc$36039$n3203
.sym 74825 basesoc_timer0_load_storage[27]
.sym 74826 basesoc_dat_w[4]
.sym 74827 $abc$36039$n2880
.sym 74828 $abc$36039$n3287
.sym 74830 $abc$36039$n4858_1
.sym 74834 basesoc_timer0_load_storage[13]
.sym 74836 $abc$36039$n3285
.sym 74837 $abc$36039$n3294
.sym 74838 basesoc_timer0_load_storage[12]
.sym 74839 basesoc_timer0_reload_storage[12]
.sym 74842 $abc$36039$n3203
.sym 74843 basesoc_timer0_reload_storage[13]
.sym 74844 $abc$36039$n3295
.sym 74845 basesoc_timer0_load_storage[13]
.sym 74849 basesoc_dat_w[4]
.sym 74854 basesoc_timer0_load_storage[22]
.sym 74855 $abc$36039$n3287
.sym 74856 basesoc_timer0_load_storage[14]
.sym 74857 $abc$36039$n3285
.sym 74860 $abc$36039$n3287
.sym 74861 basesoc_timer0_load_storage[18]
.sym 74862 $abc$36039$n4858_1
.sym 74863 $abc$36039$n4859_1
.sym 74868 basesoc_dat_w[2]
.sym 74872 basesoc_timer0_load_storage[11]
.sym 74873 $abc$36039$n2880
.sym 74874 basesoc_timer0_load_storage[27]
.sym 74875 $abc$36039$n3203
.sym 74878 $abc$36039$n3203
.sym 74879 basesoc_adr[4]
.sym 74882 $abc$36039$n2900
.sym 74883 clk12_$glb_clk
.sym 74884 sys_rst_$glb_sr
.sym 74898 basesoc_timer0_load_storage[14]
.sym 74899 basesoc_adr[4]
.sym 74902 basesoc_timer0_reload_storage[13]
.sym 74905 basesoc_timer0_load_storage[8]
.sym 74907 $abc$36039$n4857_1
.sym 74908 basesoc_timer0_load_storage[12]
.sym 74913 $abc$36039$n6078
.sym 74914 basesoc_timer0_value[20]
.sym 74916 basesoc_timer0_load_storage[18]
.sym 74918 basesoc_timer0_eventmanager_status_w
.sym 74919 basesoc_timer0_value[22]
.sym 74920 $abc$36039$n3285
.sym 74926 basesoc_timer0_value[22]
.sym 74927 $abc$36039$n6036
.sym 74928 $abc$36039$n4896_1
.sym 74929 $abc$36039$n4901
.sym 74931 $abc$36039$n4902_1
.sym 74934 basesoc_timer0_load_storage[1]
.sym 74936 $abc$36039$n4843
.sym 74937 $abc$36039$n2914
.sym 74939 basesoc_adr[4]
.sym 74941 basesoc_timer0_eventmanager_status_w
.sym 74943 basesoc_timer0_load_storage[6]
.sym 74944 basesoc_timer0_value_status[10]
.sym 74945 basesoc_timer0_value_status[17]
.sym 74946 basesoc_timer0_value[0]
.sym 74947 basesoc_timer0_reload_storage[6]
.sym 74948 $abc$36039$n3283
.sym 74952 basesoc_timer0_reload_storage[30]
.sym 74953 basesoc_timer0_value_status[2]
.sym 74954 $abc$36039$n3295
.sym 74955 $abc$36039$n3300
.sym 74956 $abc$36039$n4841
.sym 74957 $abc$36039$n4837
.sym 74960 $abc$36039$n3295
.sym 74961 basesoc_adr[4]
.sym 74965 $abc$36039$n4901
.sym 74966 $abc$36039$n4896_1
.sym 74967 $abc$36039$n4902_1
.sym 74971 $abc$36039$n3283
.sym 74972 basesoc_timer0_value_status[17]
.sym 74973 $abc$36039$n4837
.sym 74974 basesoc_timer0_load_storage[1]
.sym 74978 basesoc_timer0_value[22]
.sym 74985 basesoc_timer0_value[0]
.sym 74989 basesoc_timer0_reload_storage[30]
.sym 74990 $abc$36039$n3300
.sym 74991 basesoc_timer0_load_storage[6]
.sym 74992 $abc$36039$n3283
.sym 74995 basesoc_timer0_value_status[10]
.sym 74996 $abc$36039$n4843
.sym 74997 basesoc_timer0_value_status[2]
.sym 74998 $abc$36039$n4841
.sym 75001 $abc$36039$n6036
.sym 75003 basesoc_timer0_reload_storage[6]
.sym 75004 basesoc_timer0_eventmanager_status_w
.sym 75005 $abc$36039$n2914
.sym 75006 clk12_$glb_clk
.sym 75007 sys_rst_$glb_sr
.sym 75020 $abc$36039$n3283
.sym 75021 $abc$36039$n2914
.sym 75024 $abc$36039$n4837
.sym 75026 basesoc_timer0_value[1]
.sym 75027 $abc$36039$n100
.sym 75028 $abc$36039$n3319
.sym 75030 $abc$36039$n4837
.sym 75035 sys_rst
.sym 75049 basesoc_timer0_value_status[1]
.sym 75050 basesoc_timer0_reload_storage[25]
.sym 75051 $abc$36039$n4897_1
.sym 75052 $abc$36039$n4836
.sym 75053 basesoc_timer0_load_storage[20]
.sym 75054 basesoc_timer0_value_status[14]
.sym 75055 $abc$36039$n5084
.sym 75056 $abc$36039$n4850_1
.sym 75057 $abc$36039$n3294
.sym 75058 basesoc_timer0_reload_storage[9]
.sym 75059 $abc$36039$n4851_1
.sym 75060 $abc$36039$n4846_1
.sym 75061 basesoc_timer0_en_storage
.sym 75062 $abc$36039$n4899_1
.sym 75063 $abc$36039$n3285
.sym 75064 basesoc_timer0_load_storage[9]
.sym 75065 $abc$36039$n3300
.sym 75067 basesoc_timer0_reload_storage[14]
.sym 75068 $abc$36039$n4841
.sym 75069 $abc$36039$n3282
.sym 75070 $abc$36039$n4898
.sym 75071 $abc$36039$n4852_1
.sym 75072 $abc$36039$n4900_1
.sym 75073 basesoc_timer0_load_storage[17]
.sym 75074 $abc$36039$n4845_1
.sym 75075 $abc$36039$n4848_1
.sym 75076 $abc$36039$n4843
.sym 75077 $abc$36039$n4847_1
.sym 75078 $abc$36039$n3287
.sym 75080 basesoc_timer0_value_status[25]
.sym 75082 basesoc_timer0_load_storage[20]
.sym 75083 basesoc_timer0_en_storage
.sym 75084 $abc$36039$n5084
.sym 75088 $abc$36039$n4847_1
.sym 75089 $abc$36039$n4846_1
.sym 75090 basesoc_timer0_reload_storage[25]
.sym 75091 $abc$36039$n3300
.sym 75094 $abc$36039$n4899_1
.sym 75095 $abc$36039$n4898
.sym 75096 $abc$36039$n4897_1
.sym 75097 $abc$36039$n4900_1
.sym 75100 basesoc_timer0_load_storage[17]
.sym 75101 basesoc_timer0_load_storage[9]
.sym 75102 $abc$36039$n3285
.sym 75103 $abc$36039$n3287
.sym 75106 basesoc_timer0_value_status[25]
.sym 75107 $abc$36039$n4841
.sym 75108 basesoc_timer0_value_status[1]
.sym 75109 $abc$36039$n4836
.sym 75112 $abc$36039$n3294
.sym 75113 basesoc_timer0_reload_storage[14]
.sym 75114 basesoc_timer0_value_status[14]
.sym 75115 $abc$36039$n4843
.sym 75118 $abc$36039$n4845_1
.sym 75119 $abc$36039$n4850_1
.sym 75120 $abc$36039$n3282
.sym 75121 $abc$36039$n4848_1
.sym 75124 $abc$36039$n3294
.sym 75125 basesoc_timer0_reload_storage[9]
.sym 75126 $abc$36039$n4851_1
.sym 75127 $abc$36039$n4852_1
.sym 75129 clk12_$glb_clk
.sym 75130 sys_rst_$glb_sr
.sym 75150 basesoc_timer0_value_status[14]
.sym 75151 $abc$36039$n3285
.sym 75153 basesoc_timer0_value_status[1]
.sym 75156 $abc$36039$n2908
.sym 75158 $abc$36039$n3062
.sym 75160 basesoc_timer0_reload_storage[26]
.sym 75161 $abc$36039$n4848_1
.sym 75162 basesoc_dat_w[6]
.sym 75163 basesoc_dat_w[7]
.sym 75172 basesoc_timer0_reload_storage[6]
.sym 75174 $abc$36039$n3291
.sym 75175 basesoc_timer0_value[30]
.sym 75178 basesoc_timer0_value[16]
.sym 75179 $abc$36039$n4849_1
.sym 75180 basesoc_timer0_value[20]
.sym 75181 basesoc_timer0_load_storage[25]
.sym 75183 basesoc_timer0_load_storage[30]
.sym 75184 basesoc_timer0_reload_storage[26]
.sym 75185 $abc$36039$n6078
.sym 75186 basesoc_timer0_reload_storage[22]
.sym 75187 basesoc_timer0_load_storage[26]
.sym 75188 basesoc_timer0_eventmanager_status_w
.sym 75190 $abc$36039$n2914
.sym 75193 basesoc_timer0_reload_storage[20]
.sym 75195 $abc$36039$n3289
.sym 75196 $abc$36039$n3297
.sym 75201 $abc$36039$n3300
.sym 75206 basesoc_timer0_value[30]
.sym 75212 basesoc_timer0_value[16]
.sym 75218 $abc$36039$n3289
.sym 75219 basesoc_timer0_load_storage[30]
.sym 75223 basesoc_timer0_reload_storage[26]
.sym 75224 basesoc_timer0_load_storage[26]
.sym 75225 $abc$36039$n3289
.sym 75226 $abc$36039$n3300
.sym 75232 basesoc_timer0_value[20]
.sym 75235 $abc$36039$n3297
.sym 75236 basesoc_timer0_reload_storage[6]
.sym 75237 basesoc_timer0_reload_storage[22]
.sym 75238 $abc$36039$n3291
.sym 75241 $abc$36039$n6078
.sym 75243 basesoc_timer0_eventmanager_status_w
.sym 75244 basesoc_timer0_reload_storage[20]
.sym 75247 $abc$36039$n4849_1
.sym 75249 $abc$36039$n3289
.sym 75250 basesoc_timer0_load_storage[25]
.sym 75251 $abc$36039$n2914
.sym 75252 clk12_$glb_clk
.sym 75253 sys_rst_$glb_sr
.sym 75269 basesoc_timer0_value[30]
.sym 75270 basesoc_timer0_value[26]
.sym 75282 $abc$36039$n2908
.sym 75284 basesoc_dat_w[4]
.sym 75285 picorv32.irq_state[0]
.sym 75287 $abc$36039$n3300
.sym 75288 $abc$36039$n3281
.sym 75295 $abc$36039$n3297
.sym 75297 basesoc_timer0_reload_storage[1]
.sym 75298 $abc$36039$n3300
.sym 75302 basesoc_timer0_reload_storage[17]
.sym 75304 basesoc_dat_w[1]
.sym 75305 sys_rst
.sym 75306 $abc$36039$n2904
.sym 75307 basesoc_timer0_reload_storage[29]
.sym 75308 basesoc_timer0_reload_storage[21]
.sym 75314 $abc$36039$n3281
.sym 75321 $abc$36039$n3291
.sym 75322 basesoc_dat_w[6]
.sym 75328 basesoc_dat_w[6]
.sym 75342 basesoc_dat_w[1]
.sym 75352 $abc$36039$n3297
.sym 75353 $abc$36039$n3300
.sym 75354 basesoc_timer0_reload_storage[21]
.sym 75355 basesoc_timer0_reload_storage[29]
.sym 75364 $abc$36039$n3297
.sym 75365 sys_rst
.sym 75367 $abc$36039$n3281
.sym 75370 $abc$36039$n3291
.sym 75371 $abc$36039$n3297
.sym 75372 basesoc_timer0_reload_storage[17]
.sym 75373 basesoc_timer0_reload_storage[1]
.sym 75374 $abc$36039$n2904
.sym 75375 clk12_$glb_clk
.sym 75376 sys_rst_$glb_sr
.sym 75389 $abc$36039$n2910
.sym 75391 basesoc_timer0_load_storage[24]
.sym 75395 $abc$36039$n6102
.sym 75403 basesoc_timer0_reload_storage[30]
.sym 75432 basesoc_dat_w[6]
.sym 75444 basesoc_dat_w[4]
.sym 75445 $abc$36039$n2910
.sym 75483 basesoc_dat_w[6]
.sym 75488 basesoc_dat_w[4]
.sym 75497 $abc$36039$n2910
.sym 75498 clk12_$glb_clk
.sym 75499 sys_rst_$glb_sr
.sym 75518 basesoc_timer0_reload_storage[29]
.sym 75520 $abc$36039$n3064
.sym 75532 $abc$36039$n2908
.sym 75543 $abc$36039$n2908
.sym 75566 basesoc_dat_w[4]
.sym 75574 basesoc_dat_w[4]
.sym 75620 $abc$36039$n2908
.sym 75621 clk12_$glb_clk
.sym 75622 sys_rst_$glb_sr
.sym 75635 picorv32.irq_state[1]
.sym 75637 picorv32.irq_state[0]
.sym 75668 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75671 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75680 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75688 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75693 csrbankarray_csrbank0_leds_out0_w[3]
.sym 75695 csrbankarray_csrbank0_leds_out0_w[2]
.sym 75697 $abc$36039$n3048
.sym 75698 $PACKER_VCC_NET
.sym 75714 $abc$36039$n3048
.sym 75720 $PACKER_VCC_NET
.sym 75744 user_btn0
.sym 75841 $abc$36039$n3431
.sym 75848 array_muxed0[14]
.sym 75849 spiflash_mosi
.sym 75850 $abc$36039$n3016
.sym 75852 $abc$36039$n3024
.sym 75884 spiflash_miso
.sym 75894 picorv32.mem_do_wdata
.sym 75940 $abc$36039$n2988
.sym 75944 spiflash_miso1
.sym 75999 basesoc_dat_w[4]
.sym 76041 basesoc_dat_w[4]
.sym 76081 array_muxed0[8]
.sym 76082 $abc$36039$n3053
.sym 76083 $abc$36039$n3062_1
.sym 76084 $abc$36039$n3444_1
.sym 76088 array_muxed2[2]
.sym 76090 array_muxed0[3]
.sym 76093 array_muxed1[11]
.sym 76095 array_muxed1[8]
.sym 76099 basesoc_picorv323[14]
.sym 76101 array_muxed1[22]
.sym 76102 $abc$36039$n2876
.sym 76141 array_muxed1[23]
.sym 76142 array_muxed1[27]
.sym 76143 array_muxed1[30]
.sym 76144 array_muxed1[28]
.sym 76145 array_muxed1[17]
.sym 76146 array_muxed1[24]
.sym 76147 array_muxed1[11]
.sym 76148 array_muxed1[8]
.sym 76181 picorv32.mem_rdata_q[14]
.sym 76188 array_muxed1[29]
.sym 76192 basesoc_dat_w[3]
.sym 76194 basesoc_dat_w[4]
.sym 76200 basesoc_picorv323[4]
.sym 76202 basesoc_dat_w[5]
.sym 76204 basesoc_picorv328[30]
.sym 76205 $PACKER_VCC_NET
.sym 76245 basesoc_uart_rx_fifo_consume[2]
.sym 76246 basesoc_uart_rx_fifo_consume[3]
.sym 76247 $abc$36039$n2876
.sym 76248 basesoc_picorv323[8]
.sym 76249 basesoc_uart_rx_fifo_consume[0]
.sym 76250 basesoc_picorv323[12]
.sym 76284 basesoc_dat_w[1]
.sym 76285 picorv32.mem_rdata_q[13]
.sym 76286 basesoc_picorv323[7]
.sym 76288 basesoc_uart_tx_fifo_consume[0]
.sym 76290 $abc$36039$n3027
.sym 76292 basesoc_picorv323[11]
.sym 76297 basesoc_picorv328[28]
.sym 76298 basesoc_picorv328[27]
.sym 76299 $abc$36039$n2898_1
.sym 76302 $abc$36039$n2897
.sym 76308 $abc$36039$n2898_1
.sym 76345 $abc$36039$n4527
.sym 76346 $abc$36039$n4536_1
.sym 76347 $abc$36039$n4521
.sym 76348 $abc$36039$n2890
.sym 76349 $abc$36039$n4522
.sym 76350 basesoc_uart_rx_fifo_produce[1]
.sym 76351 $abc$36039$n4537_1
.sym 76352 $abc$36039$n4526
.sym 76396 sys_rst
.sym 76399 basesoc_dat_w[1]
.sym 76401 picorv32.mem_wordsize[1]
.sym 76402 basesoc_picorv327[1]
.sym 76403 basesoc_picorv328[25]
.sym 76404 basesoc_picorv323[5]
.sym 76406 basesoc_picorv328[12]
.sym 76407 basesoc_dat_w[4]
.sym 76408 $abc$36039$n2893
.sym 76410 $abc$36039$n4536_1
.sym 76417 basesoc_uart_rx_fifo_do_read
.sym 76419 $PACKER_VCC_NET
.sym 76421 $abc$36039$n6808
.sym 76425 basesoc_uart_rx_fifo_consume[2]
.sym 76426 basesoc_uart_rx_fifo_consume[3]
.sym 76427 $PACKER_VCC_NET
.sym 76429 basesoc_uart_rx_fifo_consume[0]
.sym 76431 basesoc_uart_rx_fifo_consume[1]
.sym 76432 $abc$36039$n6808
.sym 76447 basesoc_uart_phy_source_valid
.sym 76448 $abc$36039$n4337
.sym 76449 $abc$36039$n4520
.sym 76450 $abc$36039$n4516
.sym 76451 $abc$36039$n4428_1
.sym 76452 $abc$36039$n4427_1
.sym 76453 $abc$36039$n4515
.sym 76454 $abc$36039$n4517
.sym 76455 $PACKER_VCC_NET
.sym 76456 $PACKER_VCC_NET
.sym 76457 $PACKER_VCC_NET
.sym 76458 $PACKER_VCC_NET
.sym 76459 $PACKER_VCC_NET
.sym 76460 $PACKER_VCC_NET
.sym 76461 $abc$36039$n6808
.sym 76462 $abc$36039$n6808
.sym 76463 basesoc_uart_rx_fifo_consume[0]
.sym 76464 basesoc_uart_rx_fifo_consume[1]
.sym 76466 basesoc_uart_rx_fifo_consume[2]
.sym 76467 basesoc_uart_rx_fifo_consume[3]
.sym 76474 clk12_$glb_clk
.sym 76475 basesoc_uart_rx_fifo_do_read
.sym 76476 $PACKER_VCC_NET
.sym 76489 basesoc_uart_phy_source_payload_data[4]
.sym 76491 sys_rst
.sym 76493 basesoc_uart_phy_source_payload_data[3]
.sym 76495 $PACKER_VCC_NET
.sym 76498 basesoc_picorv328[24]
.sym 76502 basesoc_picorv328[31]
.sym 76504 basesoc_picorv328[8]
.sym 76505 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 76507 basesoc_picorv323[0]
.sym 76511 $abc$36039$n4526
.sym 76521 basesoc_uart_phy_source_payload_data[2]
.sym 76523 basesoc_uart_phy_source_payload_data[0]
.sym 76524 basesoc_uart_phy_source_payload_data[1]
.sym 76525 basesoc_uart_phy_source_payload_data[5]
.sym 76528 basesoc_uart_rx_fifo_wrport_we
.sym 76529 basesoc_uart_phy_source_payload_data[7]
.sym 76530 basesoc_uart_rx_fifo_produce[1]
.sym 76537 $PACKER_VCC_NET
.sym 76538 basesoc_uart_phy_source_payload_data[3]
.sym 76539 $abc$36039$n6808
.sym 76540 basesoc_uart_rx_fifo_produce[0]
.sym 76543 basesoc_uart_rx_fifo_produce[2]
.sym 76544 basesoc_uart_rx_fifo_produce[3]
.sym 76546 basesoc_uart_phy_source_payload_data[4]
.sym 76547 $abc$36039$n6808
.sym 76548 basesoc_uart_phy_source_payload_data[6]
.sym 76549 picorv32.alu_out_q[8]
.sym 76550 $abc$36039$n4423
.sym 76551 picorv32.alu_out_q[7]
.sym 76552 picorv32.alu_out_q[27]
.sym 76553 picorv32.alu_out_q[25]
.sym 76554 $abc$36039$n4456
.sym 76555 $abc$36039$n4455_1
.sym 76556 picorv32.alu_out_q[12]
.sym 76557 $abc$36039$n6808
.sym 76558 $abc$36039$n6808
.sym 76559 $abc$36039$n6808
.sym 76560 $abc$36039$n6808
.sym 76561 $abc$36039$n6808
.sym 76562 $abc$36039$n6808
.sym 76563 $abc$36039$n6808
.sym 76564 $abc$36039$n6808
.sym 76565 basesoc_uart_rx_fifo_produce[0]
.sym 76566 basesoc_uart_rx_fifo_produce[1]
.sym 76568 basesoc_uart_rx_fifo_produce[2]
.sym 76569 basesoc_uart_rx_fifo_produce[3]
.sym 76576 clk12_$glb_clk
.sym 76577 basesoc_uart_rx_fifo_wrport_we
.sym 76578 basesoc_uart_phy_source_payload_data[0]
.sym 76579 basesoc_uart_phy_source_payload_data[1]
.sym 76580 basesoc_uart_phy_source_payload_data[2]
.sym 76581 basesoc_uart_phy_source_payload_data[3]
.sym 76582 basesoc_uart_phy_source_payload_data[4]
.sym 76583 basesoc_uart_phy_source_payload_data[5]
.sym 76584 basesoc_uart_phy_source_payload_data[6]
.sym 76585 basesoc_uart_phy_source_payload_data[7]
.sym 76586 $PACKER_VCC_NET
.sym 76591 $abc$36039$n2893
.sym 76595 picorv32.alu_out_q[5]
.sym 76596 basesoc_picorv327[11]
.sym 76599 $abc$36039$n4505
.sym 76600 basesoc_picorv328[23]
.sym 76603 basesoc_picorv327[23]
.sym 76604 $abc$36039$n4906
.sym 76605 basesoc_picorv323[4]
.sym 76606 $abc$36039$n4538_1
.sym 76607 basesoc_picorv328[30]
.sym 76610 basesoc_dat_w[5]
.sym 76611 $abc$36039$n2768
.sym 76612 $abc$36039$n4918
.sym 76613 $abc$36039$n4302
.sym 76614 basesoc_picorv323[4]
.sym 76651 $abc$36039$n4460_1
.sym 76652 $abc$36039$n4429
.sym 76653 $abc$36039$n4475_1
.sym 76654 picorv32.alu_out_q[13]
.sym 76655 $abc$36039$n4435
.sym 76656 $abc$36039$n4457_1
.sym 76657 picorv32.alu_out_q[31]
.sym 76658 $abc$36039$n4476_1
.sym 76694 $abc$36039$n4425_1
.sym 76701 $abc$36039$n2809
.sym 76705 $abc$36039$n2897
.sym 76707 $abc$36039$n4518
.sym 76708 basesoc_picorv327[15]
.sym 76709 basesoc_picorv327[12]
.sym 76710 basesoc_picorv328[27]
.sym 76711 $abc$36039$n2898_1
.sym 76712 $abc$36039$n4939
.sym 76713 $abc$36039$n4528_1
.sym 76715 array_muxed0[10]
.sym 76716 $abc$36039$n2897
.sym 76753 picorv32.alu_out_q[29]
.sym 76754 $abc$36039$n4471
.sym 76755 $abc$36039$n4470_1
.sym 76756 $abc$36039$n4317
.sym 76757 $abc$36039$n4544_1
.sym 76758 $abc$36039$n4469_1
.sym 76759 $abc$36039$n4498
.sym 76760 $abc$36039$n4518
.sym 76797 $abc$36039$n2893
.sym 76798 picorv32.alu_out_q[13]
.sym 76799 basesoc_picorv323[4]
.sym 76800 basesoc_picorv323[1]
.sym 76801 $abc$36039$n2893
.sym 76802 $abc$36039$n4459
.sym 76803 basesoc_picorv323[4]
.sym 76805 basesoc_picorv323[1]
.sym 76806 basesoc_picorv323[4]
.sym 76807 $abc$36039$n4510_1
.sym 76808 basesoc_dat_w[4]
.sym 76809 picorv32.mem_wordsize[1]
.sym 76810 basesoc_picorv328[25]
.sym 76811 $abc$36039$n2893
.sym 76812 basesoc_dat_w[1]
.sym 76813 $abc$36039$n3158_1
.sym 76814 $abc$36039$n4963
.sym 76815 sys_rst
.sym 76816 basesoc_picorv327[9]
.sym 76817 basesoc_picorv328[15]
.sym 76855 $abc$36039$n4321
.sym 76856 $abc$36039$n4546_1
.sym 76857 picorv32.reg_pc[29]
.sym 76858 $abc$36039$n4493
.sym 76859 $abc$36039$n4556_1
.sym 76860 $abc$36039$n4545
.sym 76861 $abc$36039$n4510_1
.sym 76862 $abc$36039$n4538_1
.sym 76896 user_btn0
.sym 76900 basesoc_picorv323[3]
.sym 76902 basesoc_picorv323[2]
.sym 76903 basesoc_picorv323[3]
.sym 76904 picorv32.alu_out_q[29]
.sym 76905 $PACKER_VCC_NET
.sym 76906 $abc$36039$n4950
.sym 76907 basesoc_picorv323[2]
.sym 76909 picorv32.instr_sub
.sym 76910 basesoc_picorv328[31]
.sym 76911 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76912 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76913 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 76914 $abc$36039$n4923
.sym 76916 basesoc_uart_phy_rx_busy
.sym 76918 $abc$36039$n5011
.sym 76919 picorv32.instr_sub
.sym 76920 picorv32.irq_state[0]
.sym 76958 $abc$36039$n4533_1
.sym 76959 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 76960 $abc$36039$n4549
.sym 76961 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 76962 $abc$36039$n4401_1
.sym 76963 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 76964 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 76999 basesoc_picorv327[11]
.sym 77000 $abc$36039$n4716
.sym 77001 $abc$36039$n2893
.sym 77004 $abc$36039$n2898_1
.sym 77007 basesoc_picorv327[1]
.sym 77008 basesoc_picorv327[20]
.sym 77009 $abc$36039$n4935
.sym 77010 basesoc_picorv327[6]
.sym 77011 picorv32.reg_pc[29]
.sym 77013 picorv32.irq_state[0]
.sym 77014 basesoc_picorv328[30]
.sym 77016 basesoc_picorv323[4]
.sym 77017 basesoc_picorv327[29]
.sym 77018 basesoc_dat_w[5]
.sym 77019 $abc$36039$n2768
.sym 77020 $abc$36039$n4302
.sym 77021 $abc$36039$n4538_1
.sym 77022 basesoc_picorv323[3]
.sym 77059 $abc$36039$n4454_1
.sym 77060 $abc$36039$n4452_1
.sym 77061 $abc$36039$n4284
.sym 77062 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 77063 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 77064 $abc$36039$n4285
.sym 77065 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 77066 $abc$36039$n4283
.sym 77103 picorv32.alu_out_q[26]
.sym 77105 $abc$36039$n4959
.sym 77111 $abc$36039$n4405
.sym 77112 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 77113 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 77115 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 77116 array_muxed0[10]
.sym 77118 basesoc_picorv327[30]
.sym 77120 $abc$36039$n6281
.sym 77122 $abc$36039$n6267
.sym 77123 $abc$36039$n2898_1
.sym 77124 $abc$36039$n2897
.sym 77161 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 77162 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 77163 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 77164 basesoc_uart_phy_sink_ready
.sym 77165 $abc$36039$n4302
.sym 77166 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 77167 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 77168 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 77203 basesoc_picorv323[1]
.sym 77206 basesoc_picorv323[4]
.sym 77207 $abc$36039$n4360_1
.sym 77208 $abc$36039$n4341
.sym 77210 basesoc_picorv327[17]
.sym 77211 basesoc_picorv323[1]
.sym 77212 basesoc_picorv327[4]
.sym 77213 $abc$36039$n2893
.sym 77215 basesoc_picorv327[2]
.sym 77216 picorv32.mem_wordsize[1]
.sym 77217 $abc$36039$n5835
.sym 77219 sys_rst
.sym 77221 basesoc_dat_w[1]
.sym 77223 $abc$36039$n2893
.sym 77224 waittimer2_count[7]
.sym 77225 basesoc_picorv328[25]
.sym 77226 array_muxed0[2]
.sym 77265 $abc$36039$n5917
.sym 77266 $abc$36039$n5919
.sym 77267 $abc$36039$n5921
.sym 77268 $abc$36039$n5923
.sym 77269 $abc$36039$n5925
.sym 77270 $abc$36039$n5927
.sym 77305 $abc$36039$n4271
.sym 77306 basesoc_picorv323[0]
.sym 77311 basesoc_picorv327[8]
.sym 77312 $abc$36039$n6271
.sym 77315 basesoc_picorv323[0]
.sym 77317 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 77319 basesoc_uart_phy_sink_ready
.sym 77320 picorv32.is_compare
.sym 77321 picorv32.instr_sub
.sym 77322 waittimer2_count[1]
.sym 77323 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 77326 waittimer2_count[6]
.sym 77327 picorv32.instr_sub
.sym 77328 basesoc_uart_phy_rx_busy
.sym 77365 $abc$36039$n5929
.sym 77366 $abc$36039$n5931
.sym 77367 $abc$36039$n5933
.sym 77368 $abc$36039$n5935
.sym 77369 $abc$36039$n5937
.sym 77370 $abc$36039$n5939
.sym 77371 $abc$36039$n5941
.sym 77372 $abc$36039$n5943
.sym 77407 sys_rst
.sym 77408 basesoc_picorv327[19]
.sym 77412 basesoc_picorv327[15]
.sym 77413 basesoc_picorv327[11]
.sym 77416 $abc$36039$n2898_1
.sym 77417 $abc$36039$n2893
.sym 77418 basesoc_picorv327[20]
.sym 77419 $abc$36039$n2768
.sym 77420 picorv32.irq_state[0]
.sym 77422 $PACKER_VCC_NET
.sym 77424 basesoc_picorv327[29]
.sym 77425 sys_rst
.sym 77426 basesoc_dat_w[5]
.sym 77428 $PACKER_VCC_NET
.sym 77429 basesoc_uart_phy_tx_busy
.sym 77467 $abc$36039$n5945
.sym 77468 $abc$36039$n3347
.sym 77469 $abc$36039$n2964
.sym 77470 basesoc_uart_phy_tx_busy
.sym 77471 waittimer2_count[6]
.sym 77472 waittimer2_count[12]
.sym 77473 $abc$36039$n2768
.sym 77474 waittimer2_count[14]
.sym 77508 basesoc_dat_w[1]
.sym 77509 $abc$36039$n4320
.sym 77510 picorv32.mem_rdata_q[14]
.sym 77511 $abc$36039$n2898_1
.sym 77515 $abc$36039$n4320
.sym 77518 basesoc_uart_phy_storage[11]
.sym 77519 basesoc_dat_w[7]
.sym 77520 basesoc_uart_phy_storage[17]
.sym 77524 $abc$36039$n2897
.sym 77525 $abc$36039$n5937
.sym 77526 basesoc_picorv327[30]
.sym 77530 $abc$36039$n2898_1
.sym 77532 array_muxed0[10]
.sym 77569 basesoc_adr[12]
.sym 77573 basesoc_adr[11]
.sym 77612 $abc$36039$n2768
.sym 77615 $abc$36039$n172
.sym 77617 basesoc_picorv327[16]
.sym 77621 basesoc_picorv327[4]
.sym 77623 array_muxed0[2]
.sym 77624 $abc$36039$n3349
.sym 77625 basesoc_dat_w[1]
.sym 77626 $abc$36039$n3282
.sym 77627 sys_rst
.sym 77628 $abc$36039$n2893
.sym 77631 $abc$36039$n2893
.sym 77634 $abc$36039$n2750
.sym 77671 $abc$36039$n3378
.sym 77672 $abc$36039$n3229_1
.sym 77673 $abc$36039$n2884_1
.sym 77675 $abc$36039$n2883
.sym 77676 $abc$36039$n140
.sym 77677 $abc$36039$n3228
.sym 77713 sys_rst
.sym 77714 basesoc_picorv327[12]
.sym 77715 $PACKER_VCC_NET
.sym 77716 basesoc_uart_phy_storage[17]
.sym 77718 basesoc_uart_phy_storage[26]
.sym 77720 basesoc_picorv327[3]
.sym 77722 basesoc_uart_phy_storage[30]
.sym 77723 basesoc_picorv327[5]
.sym 77724 basesoc_picorv327[3]
.sym 77725 $abc$36039$n2752
.sym 77726 $abc$36039$n2883
.sym 77727 $abc$36039$n3323
.sym 77730 picorv32.irq_state[1]
.sym 77731 sys_rst
.sym 77733 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 77734 $abc$36039$n3378
.sym 77735 picorv32.is_compare
.sym 77773 $abc$36039$n3256
.sym 77774 $abc$36039$n3282
.sym 77775 $abc$36039$n3227
.sym 77776 picorv32.is_compare
.sym 77777 $abc$36039$n3360
.sym 77778 $abc$36039$n4914_1
.sym 77779 $abc$36039$n2752
.sym 77780 $abc$36039$n3323
.sym 77815 sys_rst
.sym 77819 $abc$36039$n2977
.sym 77830 basesoc_dat_w[5]
.sym 77831 $abc$36039$n5011
.sym 77832 picorv32.irq_state[0]
.sym 77833 sys_rst
.sym 77834 $abc$36039$n3323
.sym 77836 $abc$36039$n3256
.sym 77875 $abc$36039$n5011
.sym 77877 $abc$36039$n2975
.sym 77878 basesoc_timer0_load_storage[19]
.sym 77879 basesoc_timer0_load_storage[22]
.sym 77881 $abc$36039$n2754
.sym 77918 $abc$36039$n2752
.sym 77921 picorv32.is_lbu_lhu_lw
.sym 77923 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 77925 $abc$36039$n3049
.sym 77926 spiflash_miso
.sym 77928 $abc$36039$n3227
.sym 77929 $abc$36039$n3227
.sym 77931 $abc$36039$n3287
.sym 77932 basesoc_dat_w[4]
.sym 77933 basesoc_adr[0]
.sym 77935 basesoc_adr[1]
.sym 77937 $abc$36039$n2752
.sym 77939 $abc$36039$n3323
.sym 77981 $abc$36039$n3913
.sym 77984 $abc$36039$n3916
.sym 78020 $abc$36039$n2754
.sym 78021 $abc$36039$n2908
.sym 78022 basesoc_timer0_load_storage[19]
.sym 78023 csrbankarray_csrbank3_bitbang_en0_w
.sym 78026 $abc$36039$n5011
.sym 78028 basesoc_timer0_load_storage[9]
.sym 78029 $abc$36039$n3497
.sym 78030 $abc$36039$n2975
.sym 78031 $abc$36039$n2882
.sym 78032 $abc$36039$n4841
.sym 78033 basesoc_timer0_load_storage[19]
.sym 78034 $abc$36039$n3282
.sym 78035 sys_rst
.sym 78037 $abc$36039$n2900
.sym 78039 $abc$36039$n2754
.sym 78041 basesoc_dat_w[1]
.sym 78079 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 78080 $abc$36039$n5493_1
.sym 78081 $abc$36039$n2896
.sym 78082 $abc$36039$n4854_1
.sym 78083 $abc$36039$n5492_1
.sym 78084 $abc$36039$n4871_1
.sym 78085 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 78086 $abc$36039$n2906
.sym 78126 $abc$36039$n3285
.sym 78127 $abc$36039$n2718
.sym 78130 $PACKER_VCC_NET
.sym 78133 picorv32.irq_state[1]
.sym 78134 basesoc_dat_w[4]
.sym 78136 basesoc_timer0_load_storage[9]
.sym 78137 basesoc_timer0_load_storage[23]
.sym 78138 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 78140 $abc$36039$n3281
.sym 78141 basesoc_timer0_value[9]
.sym 78181 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 78182 $abc$36039$n5497_1
.sym 78183 basesoc_timer0_value[9]
.sym 78184 $abc$36039$n4907
.sym 78185 $abc$36039$n4842
.sym 78186 $abc$36039$n4904
.sym 78187 $abc$36039$n4893_1
.sym 78188 basesoc_timer0_value[5]
.sym 78223 $abc$36039$n3283
.sym 78228 $abc$36039$n2906
.sym 78229 basesoc_timer0_value[0]
.sym 78230 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 78231 basesoc_timer0_reload_storage[3]
.sym 78234 $abc$36039$n2896
.sym 78235 picorv32.irq_state[0]
.sym 78236 $abc$36039$n3292
.sym 78238 $abc$36039$n3200
.sym 78239 basesoc_timer0_load_storage[25]
.sym 78241 $abc$36039$n2914
.sym 78244 basesoc_timer0_reload_storage[2]
.sym 78245 basesoc_timer0_load_storage[24]
.sym 78246 basesoc_dat_w[5]
.sym 78283 basesoc_timer0_value_status[1]
.sym 78284 basesoc_timer0_value_status[25]
.sym 78285 $abc$36039$n5062
.sym 78286 basesoc_timer0_value_status[17]
.sym 78287 $abc$36039$n4840
.sym 78288 $abc$36039$n4905_1
.sym 78289 basesoc_timer0_value_status[5]
.sym 78290 $abc$36039$n4839
.sym 78325 $abc$36039$n2914
.sym 78326 $abc$36039$n5054
.sym 78328 $abc$36039$n4843
.sym 78329 $abc$36039$n4908_1
.sym 78330 basesoc_timer0_value[5]
.sym 78333 $abc$36039$n5496_1
.sym 78334 $abc$36039$n4841
.sym 78336 basesoc_timer0_value[9]
.sym 78339 $abc$36039$n6093
.sym 78341 basesoc_timer0_value[25]
.sym 78342 basesoc_timer0_load_storage[29]
.sym 78343 $abc$36039$n3323
.sym 78345 $abc$36039$n3287
.sym 78348 basesoc_timer0_value[1]
.sym 78385 basesoc_timer0_value[25]
.sym 78386 basesoc_timer0_value[17]
.sym 78387 $abc$36039$n5088_1
.sym 78388 basesoc_timer0_value[22]
.sym 78389 $abc$36039$n5094_1
.sym 78390 basesoc_timer0_value[26]
.sym 78391 $abc$36039$n5078
.sym 78427 $abc$36039$n2902
.sym 78428 basesoc_dat_w[4]
.sym 78429 basesoc_timer0_reload_storage[14]
.sym 78431 $abc$36039$n3289
.sym 78435 basesoc_timer0_reload_storage[8]
.sym 78436 basesoc_timer0_value_status[25]
.sym 78437 $abc$36039$n2914
.sym 78440 basesoc_timer0_reload_storage[25]
.sym 78441 basesoc_timer0_value_status[17]
.sym 78443 basesoc_timer0_value_status[0]
.sym 78444 basesoc_timer0_en_storage
.sym 78445 basesoc_dat_w[1]
.sym 78448 sys_rst
.sym 78449 $abc$36039$n4839
.sym 78450 $abc$36039$n3068
.sym 78487 $abc$36039$n5092
.sym 78488 basesoc_timer0_value[24]
.sym 78489 basesoc_timer0_value[29]
.sym 78490 $abc$36039$n5102
.sym 78491 $abc$36039$n2910
.sym 78492 $abc$36039$n5096
.sym 78493 $abc$36039$n5100_1
.sym 78494 basesoc_timer0_value[28]
.sym 78529 basesoc_timer0_load_storage[18]
.sym 78531 basesoc_timer0_value[20]
.sym 78532 basesoc_timer0_value[22]
.sym 78534 basesoc_timer0_reload_storage[30]
.sym 78535 basesoc_timer0_load_storage[31]
.sym 78536 $abc$36039$n6078
.sym 78537 basesoc_timer0_load_storage[21]
.sym 78539 basesoc_timer0_eventmanager_status_w
.sym 78540 $abc$36039$n6084
.sym 78541 basesoc_timer0_load_storage[17]
.sym 78543 basesoc_timer0_reload_storage[24]
.sym 78548 $abc$36039$n3281
.sym 78550 basesoc_dat_w[4]
.sym 78552 picorv32.irq_state[1]
.sym 78589 basesoc_timer0_reload_storage[25]
.sym 78592 basesoc_timer0_reload_storage[26]
.sym 78594 $abc$36039$n3068
.sym 78595 basesoc_timer0_reload_storage[29]
.sym 78596 basesoc_timer0_reload_storage[24]
.sym 78631 basesoc_timer0_load_storage[16]
.sym 78632 $abc$36039$n6096
.sym 78635 $abc$36039$n3300
.sym 78636 basesoc_timer0_value[28]
.sym 78640 $abc$36039$n6105
.sym 78643 picorv32.irq_state[0]
.sym 78650 basesoc_dat_w[5]
.sym 78696 picorv32.irq_state[1]
.sym 78697 picorv32.irq_state[0]
.sym 78736 basesoc_timer0_reload_storage[26]
.sym 78737 $abc$36039$n3062
.sym 78740 basesoc_timer0_en_storage
.sym 78741 $abc$36039$n2908
.sym 78744 basesoc_dat_w[7]
.sym 78832 picorv32.irq_state[0]
.sym 78834 $abc$36039$n2908
.sym 78850 $abc$36039$n3068
.sym 78867 $abc$36039$n232
.sym 78868 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78871 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78881 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78889 $abc$36039$n232
.sym 78891 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78957 spiflash_miso
.sym 79049 user_btn1
.sym 79061 picorv32.mem_do_wdata
.sym 79067 array_muxed0[14]
.sym 79068 $abc$36039$n3435
.sym 79069 spram_datain01[2]
.sym 79070 $abc$36039$n3044_1
.sym 79071 array_muxed0[14]
.sym 79072 $abc$36039$n3425
.sym 79073 por_rst
.sym 79074 $abc$36039$n3440_1
.sym 79221 basesoc_dat_w[4]
.sym 79222 $abc$36039$n3020_1
.sym 79224 array_muxed0[2]
.sym 79225 $abc$36039$n2884
.sym 79226 array_muxed1[22]
.sym 79229 $abc$36039$n3041
.sym 79233 array_muxed0[4]
.sym 79235 sys_rst
.sym 79236 array_muxed1[27]
.sym 79238 array_muxed1[30]
.sym 79251 sys_rst
.sym 79256 spiflash_miso
.sym 79259 spiflash_i
.sym 79262 $abc$36039$n2988
.sym 79302 spiflash_i
.sym 79303 sys_rst
.sym 79328 spiflash_miso
.sym 79330 $abc$36039$n2988
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79343 $abc$36039$n4452_1
.sym 79345 spiflash_i
.sym 79346 array_muxed0[9]
.sym 79348 basesoc_dat_w[3]
.sym 79350 por_rst
.sym 79353 array_muxed0[9]
.sym 79356 basesoc_dat_w[5]
.sym 79360 array_muxed1[31]
.sym 79362 basesoc_picorv328[21]
.sym 79363 basesoc_picorv323[1]
.sym 79364 picorv32.mem_rdata_q[13]
.sym 79368 array_muxed1[28]
.sym 79400 array_muxed1[4]
.sym 79422 array_muxed1[4]
.sym 79454 clk12_$glb_clk
.sym 79455 sys_rst_$glb_sr
.sym 79458 array_muxed1[21]
.sym 79459 array_muxed1[20]
.sym 79461 array_muxed1[18]
.sym 79462 array_muxed1[19]
.sym 79463 array_muxed1[16]
.sym 79471 $abc$36039$n2829
.sym 79474 basesoc_dat_w[4]
.sym 79476 array_muxed0[5]
.sym 79480 basesoc_dat_w[3]
.sym 79481 basesoc_dat_w[4]
.sym 79484 basesoc_picorv323[3]
.sym 79488 basesoc_uart_rx_fifo_wrport_we
.sym 79489 basesoc_picorv328[17]
.sym 79491 basesoc_uart_rx_fifo_do_read
.sym 79497 basesoc_picorv323[11]
.sym 79501 basesoc_picorv323[7]
.sym 79502 basesoc_picorv323[8]
.sym 79504 basesoc_picorv323[12]
.sym 79505 basesoc_picorv328[23]
.sym 79507 basesoc_picorv323[14]
.sym 79508 basesoc_picorv328[24]
.sym 79513 basesoc_picorv328[17]
.sym 79515 $abc$36039$n3027
.sym 79518 basesoc_picorv328[27]
.sym 79521 basesoc_picorv328[30]
.sym 79523 basesoc_picorv323[1]
.sym 79525 basesoc_picorv328[28]
.sym 79526 $abc$36039$n3557
.sym 79530 basesoc_picorv323[7]
.sym 79532 $abc$36039$n3557
.sym 79533 basesoc_picorv328[23]
.sym 79536 basesoc_picorv328[27]
.sym 79537 basesoc_picorv323[11]
.sym 79539 $abc$36039$n3557
.sym 79543 basesoc_picorv328[30]
.sym 79544 $abc$36039$n3557
.sym 79545 basesoc_picorv323[14]
.sym 79548 basesoc_picorv323[12]
.sym 79549 $abc$36039$n3557
.sym 79550 basesoc_picorv328[28]
.sym 79554 $abc$36039$n3557
.sym 79555 basesoc_picorv323[1]
.sym 79556 basesoc_picorv328[17]
.sym 79560 basesoc_picorv323[8]
.sym 79561 $abc$36039$n3557
.sym 79563 basesoc_picorv328[24]
.sym 79566 basesoc_picorv323[11]
.sym 79574 basesoc_picorv323[8]
.sym 79576 $abc$36039$n3027
.sym 79577 clk12_$glb_clk
.sym 79586 array_muxed1[26]
.sym 79591 array_muxed1[23]
.sym 79593 array_muxed1[24]
.sym 79597 basesoc_picorv323[5]
.sym 79598 spiflash_cs_n
.sym 79599 basesoc_picorv323[2]
.sym 79600 basesoc_ctrl_reset_reset_r
.sym 79601 basesoc_picorv328[23]
.sym 79603 basesoc_uart_phy_source_valid
.sym 79606 basesoc_picorv327[27]
.sym 79609 basesoc_uart_phy_source_payload_data[6]
.sym 79610 array_muxed0[13]
.sym 79612 $abc$36039$n4521
.sym 79614 basesoc_picorv323[0]
.sym 79621 basesoc_picorv323[4]
.sym 79622 $abc$36039$n2876
.sym 79626 basesoc_uart_rx_fifo_consume[0]
.sym 79627 basesoc_picorv328[8]
.sym 79628 basesoc_picorv323[0]
.sym 79630 sys_rst
.sym 79631 basesoc_uart_rx_fifo_consume[3]
.sym 79634 $PACKER_VCC_NET
.sym 79639 basesoc_picorv328[12]
.sym 79642 picorv32.mem_wordsize[1]
.sym 79644 basesoc_uart_rx_fifo_consume[1]
.sym 79646 basesoc_uart_rx_fifo_consume[2]
.sym 79651 basesoc_uart_rx_fifo_do_read
.sym 79652 $nextpnr_ICESTORM_LC_13$O
.sym 79655 basesoc_uart_rx_fifo_consume[0]
.sym 79658 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 79661 basesoc_uart_rx_fifo_consume[1]
.sym 79664 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 79666 basesoc_uart_rx_fifo_consume[2]
.sym 79668 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 79672 basesoc_uart_rx_fifo_consume[3]
.sym 79674 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 79677 basesoc_uart_rx_fifo_do_read
.sym 79680 sys_rst
.sym 79683 basesoc_picorv323[0]
.sym 79684 picorv32.mem_wordsize[1]
.sym 79685 basesoc_picorv328[8]
.sym 79690 $PACKER_VCC_NET
.sym 79691 basesoc_uart_rx_fifo_consume[0]
.sym 79695 basesoc_picorv328[12]
.sym 79697 basesoc_picorv323[4]
.sym 79698 picorv32.mem_wordsize[1]
.sym 79699 $abc$36039$n2876
.sym 79700 clk12_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79702 basesoc_uart_phy_source_payload_data[2]
.sym 79703 basesoc_uart_phy_source_payload_data[6]
.sym 79704 basesoc_uart_phy_source_payload_data[7]
.sym 79705 basesoc_uart_phy_source_payload_data[0]
.sym 79706 basesoc_uart_phy_source_payload_data[4]
.sym 79707 basesoc_uart_phy_source_payload_data[3]
.sym 79708 basesoc_uart_phy_source_payload_data[5]
.sym 79709 basesoc_uart_phy_source_payload_data[1]
.sym 79714 basesoc_picorv323[0]
.sym 79718 $abc$36039$n2876
.sym 79723 basesoc_picorv328[8]
.sym 79727 basesoc_dat_w[2]
.sym 79729 $abc$36039$n5832
.sym 79730 basesoc_picorv327[5]
.sym 79732 array_muxed0[1]
.sym 79734 sys_rst
.sym 79735 $abc$36039$n3557
.sym 79736 $abc$36039$n5832
.sym 79745 basesoc_picorv328[24]
.sym 79750 sys_rst
.sym 79751 $abc$36039$n4527
.sym 79752 $abc$36039$n2897
.sym 79753 basesoc_picorv328[24]
.sym 79755 $abc$36039$n4522
.sym 79756 basesoc_picorv328[27]
.sym 79757 $abc$36039$n2898_1
.sym 79758 $abc$36039$n2898_1
.sym 79760 basesoc_uart_rx_fifo_wrport_we
.sym 79761 basesoc_picorv327[24]
.sym 79763 basesoc_picorv327[25]
.sym 79764 basesoc_uart_rx_fifo_produce[1]
.sym 79765 basesoc_uart_rx_fifo_produce[0]
.sym 79766 basesoc_picorv327[27]
.sym 79767 $abc$36039$n2893
.sym 79770 $abc$36039$n2890
.sym 79771 basesoc_picorv327[25]
.sym 79772 basesoc_picorv328[25]
.sym 79773 $abc$36039$n4537_1
.sym 79776 basesoc_picorv327[25]
.sym 79777 $abc$36039$n2893
.sym 79778 basesoc_picorv328[25]
.sym 79779 $abc$36039$n2898_1
.sym 79782 $abc$36039$n4537_1
.sym 79783 basesoc_picorv328[27]
.sym 79784 basesoc_picorv327[27]
.sym 79785 $abc$36039$n2897
.sym 79788 $abc$36039$n2897
.sym 79789 $abc$36039$n4522
.sym 79790 basesoc_picorv327[24]
.sym 79791 basesoc_picorv328[24]
.sym 79794 basesoc_uart_rx_fifo_wrport_we
.sym 79795 basesoc_uart_rx_fifo_produce[0]
.sym 79796 sys_rst
.sym 79800 basesoc_picorv328[24]
.sym 79801 $abc$36039$n2893
.sym 79802 basesoc_picorv327[24]
.sym 79803 $abc$36039$n2898_1
.sym 79808 basesoc_uart_rx_fifo_produce[1]
.sym 79812 $abc$36039$n2898_1
.sym 79813 $abc$36039$n2893
.sym 79814 basesoc_picorv328[27]
.sym 79815 basesoc_picorv327[27]
.sym 79818 basesoc_picorv327[25]
.sym 79819 $abc$36039$n2897
.sym 79820 $abc$36039$n4527
.sym 79821 basesoc_picorv328[25]
.sym 79822 $abc$36039$n2890
.sym 79823 clk12_$glb_clk
.sym 79824 sys_rst_$glb_sr
.sym 79825 $abc$36039$n2791
.sym 79827 $abc$36039$n4397_1
.sym 79828 $abc$36039$n4448_1
.sym 79829 $abc$36039$n4449_1
.sym 79830 picorv32.alu_out_q[5]
.sym 79831 $abc$36039$n4398_1
.sym 79832 $abc$36039$n4505
.sym 79846 basesoc_dat_w[7]
.sym 79850 $abc$36039$n4480
.sym 79851 picorv32.is_alu_reg_imm
.sym 79852 $abc$36039$n4450
.sym 79854 $abc$36039$n4280
.sym 79855 basesoc_dat_w[1]
.sym 79856 picorv32.mem_rdata_q[13]
.sym 79858 basesoc_picorv328[21]
.sym 79859 basesoc_picorv323[1]
.sym 79866 $abc$36039$n4518
.sym 79868 $abc$36039$n2897
.sym 79870 basesoc_picorv327[8]
.sym 79871 $abc$36039$n2893
.sym 79873 $abc$36039$n4517
.sym 79874 $abc$36039$n4480
.sym 79876 basesoc_picorv328[23]
.sym 79877 $abc$36039$n4516
.sym 79878 $abc$36039$n4428_1
.sym 79879 $abc$36039$n2893
.sym 79881 basesoc_picorv327[1]
.sym 79884 basesoc_picorv328[8]
.sym 79885 basesoc_picorv323[1]
.sym 79888 basesoc_picorv323[4]
.sym 79889 $abc$36039$n2897
.sym 79892 basesoc_picorv328[8]
.sym 79893 $abc$36039$n2898_1
.sym 79894 basesoc_picorv327[23]
.sym 79896 $abc$36039$n5832
.sym 79897 $abc$36039$n4424_1
.sym 79900 $abc$36039$n5832
.sym 79905 basesoc_picorv323[1]
.sym 79907 $abc$36039$n2897
.sym 79908 basesoc_picorv327[1]
.sym 79911 basesoc_picorv323[4]
.sym 79913 $abc$36039$n4424_1
.sym 79914 $abc$36039$n4480
.sym 79917 basesoc_picorv327[23]
.sym 79918 $abc$36039$n2897
.sym 79919 basesoc_picorv328[23]
.sym 79923 $abc$36039$n2898_1
.sym 79924 basesoc_picorv328[8]
.sym 79925 basesoc_picorv327[8]
.sym 79926 $abc$36039$n2893
.sym 79929 $abc$36039$n2897
.sym 79930 basesoc_picorv327[8]
.sym 79931 $abc$36039$n4428_1
.sym 79932 basesoc_picorv328[8]
.sym 79935 $abc$36039$n4516
.sym 79937 $abc$36039$n4518
.sym 79938 $abc$36039$n4517
.sym 79941 basesoc_picorv328[23]
.sym 79942 $abc$36039$n2898_1
.sym 79943 basesoc_picorv327[23]
.sym 79944 $abc$36039$n2893
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 $abc$36039$n4412_1
.sym 79949 $abc$36039$n4535_1
.sym 79950 picorv32.alu_out_q[11]
.sym 79951 $abc$36039$n4431_1
.sym 79952 $abc$36039$n4525
.sym 79953 $abc$36039$n4445_1
.sym 79954 picorv32.alu_out_q[19]
.sym 79955 $abc$36039$n4424_1
.sym 79961 $abc$36039$n3019
.sym 79962 $abc$36039$n2897
.sym 79964 sys_rst
.sym 79970 $abc$36039$n4518
.sym 79972 basesoc_dat_w[3]
.sym 79973 basesoc_picorv328[17]
.sym 79974 basesoc_picorv323[3]
.sym 79976 $abc$36039$n4302
.sym 79980 $abc$36039$n4302
.sym 79981 basesoc_dat_w[4]
.sym 79982 picorv32.mem_rdata_q[14]
.sym 79990 $abc$36039$n4429
.sym 79991 $abc$36039$n4302
.sym 79992 basesoc_picorv328[12]
.sym 79993 $abc$36039$n4425_1
.sym 79994 $abc$36039$n4427_1
.sym 79997 $abc$36039$n2893
.sym 79998 $abc$36039$n4423
.sym 79999 $abc$36039$n4536_1
.sym 80000 basesoc_picorv328[12]
.sym 80002 $abc$36039$n4457_1
.sym 80003 $abc$36039$n4526
.sym 80005 $abc$36039$n4412_1
.sym 80007 $abc$36039$n4538_1
.sym 80008 $abc$36039$n4419_1
.sym 80009 $abc$36039$n4528_1
.sym 80010 $abc$36039$n4452_1
.sym 80012 $abc$36039$n4424_1
.sym 80013 basesoc_picorv327[12]
.sym 80014 $abc$36039$n4535_1
.sym 80015 basesoc_picorv323[4]
.sym 80016 $abc$36039$n2898_1
.sym 80017 $abc$36039$n4525
.sym 80018 $abc$36039$n4456
.sym 80019 $abc$36039$n4455_1
.sym 80020 $abc$36039$n2897
.sym 80022 $abc$36039$n4423
.sym 80023 $abc$36039$n4429
.sym 80024 $abc$36039$n4425_1
.sym 80025 $abc$36039$n4427_1
.sym 80028 basesoc_picorv323[4]
.sym 80029 $abc$36039$n4302
.sym 80030 $abc$36039$n4424_1
.sym 80035 $abc$36039$n4419_1
.sym 80036 $abc$36039$n4412_1
.sym 80041 $abc$36039$n4538_1
.sym 80042 $abc$36039$n4536_1
.sym 80043 $abc$36039$n4535_1
.sym 80046 $abc$36039$n4528_1
.sym 80047 $abc$36039$n4526
.sym 80049 $abc$36039$n4525
.sym 80052 $abc$36039$n2893
.sym 80053 $abc$36039$n4457_1
.sym 80054 basesoc_picorv327[12]
.sym 80055 basesoc_picorv328[12]
.sym 80058 $abc$36039$n2897
.sym 80059 basesoc_picorv327[12]
.sym 80060 $abc$36039$n2898_1
.sym 80061 basesoc_picorv328[12]
.sym 80064 $abc$36039$n4455_1
.sym 80065 $abc$36039$n4456
.sym 80066 $abc$36039$n4452_1
.sym 80069 clk12_$glb_clk
.sym 80071 picorv32.alu_out_q[15]
.sym 80072 $abc$36039$n4474
.sym 80073 $abc$36039$n4434_1
.sym 80074 $abc$36039$n4478
.sym 80075 picorv32.alu_out_q[9]
.sym 80076 $abc$36039$n4446_1
.sym 80077 $abc$36039$n4413_1
.sym 80078 $abc$36039$n4461_1
.sym 80084 picorv32.alu_out_q[19]
.sym 80088 basesoc_picorv328[12]
.sym 80094 sys_rst
.sym 80097 basesoc_picorv327[27]
.sym 80098 basesoc_picorv323[0]
.sym 80099 array_muxed0[13]
.sym 80100 $abc$36039$n4413_1
.sym 80102 basesoc_picorv323[0]
.sym 80103 $abc$36039$n4556_1
.sym 80104 $abc$36039$n4480
.sym 80105 basesoc_picorv327[27]
.sym 80106 csrbankarray_csrbank3_bitbang_en0_w
.sym 80112 $abc$36039$n4460_1
.sym 80113 picorv32.instr_sub
.sym 80114 $abc$36039$n4556_1
.sym 80115 $abc$36039$n4480
.sym 80116 picorv32.instr_sub
.sym 80117 $abc$36039$n4906
.sym 80118 $abc$36039$n4302
.sym 80119 $abc$36039$n2893
.sym 80120 $abc$36039$n4459
.sym 80122 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80123 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80124 basesoc_picorv323[4]
.sym 80125 $abc$36039$n4918
.sym 80126 basesoc_picorv328[9]
.sym 80127 $abc$36039$n4476_1
.sym 80128 $abc$36039$n4917
.sym 80129 $abc$36039$n2897
.sym 80130 basesoc_picorv327[15]
.sym 80131 $abc$36039$n4462
.sym 80132 $abc$36039$n2898_1
.sym 80133 $abc$36039$n4436_1
.sym 80135 $abc$36039$n4554_1
.sym 80136 $abc$36039$n4905
.sym 80137 $abc$36039$n4477
.sym 80138 $abc$36039$n3158_1
.sym 80139 $abc$36039$n4478
.sym 80141 basesoc_picorv327[9]
.sym 80142 basesoc_picorv328[15]
.sym 80143 $abc$36039$n4461_1
.sym 80145 $abc$36039$n4461_1
.sym 80146 $abc$36039$n4462
.sym 80147 $abc$36039$n4302
.sym 80148 basesoc_picorv323[4]
.sym 80151 $abc$36039$n4906
.sym 80152 picorv32.instr_sub
.sym 80153 $abc$36039$n4905
.sym 80154 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80157 $abc$36039$n4477
.sym 80158 $abc$36039$n2897
.sym 80159 $abc$36039$n4476_1
.sym 80160 $abc$36039$n3158_1
.sym 80164 $abc$36039$n4460_1
.sym 80165 $abc$36039$n4459
.sym 80169 basesoc_picorv327[9]
.sym 80170 $abc$36039$n4436_1
.sym 80171 $abc$36039$n2898_1
.sym 80172 basesoc_picorv328[9]
.sym 80175 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80176 $abc$36039$n4917
.sym 80177 picorv32.instr_sub
.sym 80178 $abc$36039$n4918
.sym 80181 $abc$36039$n4556_1
.sym 80182 $abc$36039$n4480
.sym 80183 $abc$36039$n4478
.sym 80184 $abc$36039$n4554_1
.sym 80187 $abc$36039$n2893
.sym 80188 basesoc_picorv327[15]
.sym 80189 basesoc_picorv328[15]
.sym 80190 $abc$36039$n2898_1
.sym 80192 clk12_$glb_clk
.sym 80194 $abc$36039$n4316
.sym 80195 $abc$36039$n4415_1
.sym 80196 $abc$36039$n4313
.sym 80197 $abc$36039$n4319
.sym 80198 $abc$36039$n4367_1
.sym 80199 $abc$36039$n4365_1
.sym 80200 $abc$36039$n4366_1
.sym 80201 $abc$36039$n4318
.sym 80205 $abc$36039$n5011
.sym 80207 picorv32.instr_sub
.sym 80210 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80211 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80212 picorv32.instr_sub
.sym 80219 basesoc_picorv327[26]
.sym 80220 basesoc_dat_w[2]
.sym 80221 basesoc_picorv327[7]
.sym 80222 $abc$36039$n4498
.sym 80223 $abc$36039$n4302
.sym 80224 $abc$36039$n4320
.sym 80225 $abc$36039$n5832
.sym 80227 picorv32.reg_pc[29]
.sym 80228 $abc$36039$n5832
.sym 80229 $abc$36039$n4320
.sym 80236 $abc$36039$n4471
.sym 80237 $abc$36039$n4950
.sym 80239 $abc$36039$n4924
.sym 80242 $abc$36039$n2897
.sym 80243 basesoc_picorv323[4]
.sym 80244 $abc$36039$n3157_1
.sym 80245 $abc$36039$n2898_1
.sym 80246 $abc$36039$n4939
.sym 80247 $abc$36039$n4544_1
.sym 80248 $abc$36039$n4545
.sym 80250 $abc$36039$n4461_1
.sym 80251 basesoc_picorv328[14]
.sym 80252 $abc$36039$n4923
.sym 80253 $abc$36039$n4470_1
.sym 80254 basesoc_picorv327[28]
.sym 80255 $abc$36039$n4480
.sym 80256 $abc$36039$n4547
.sym 80257 basesoc_picorv327[27]
.sym 80258 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80259 basesoc_picorv327[14]
.sym 80260 $abc$36039$n2893
.sym 80262 basesoc_picorv323[0]
.sym 80263 picorv32.instr_sub
.sym 80264 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80265 $abc$36039$n4938
.sym 80266 $abc$36039$n4951
.sym 80268 $abc$36039$n4545
.sym 80269 $abc$36039$n4544_1
.sym 80271 $abc$36039$n4547
.sym 80274 $abc$36039$n4923
.sym 80275 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80276 picorv32.instr_sub
.sym 80277 $abc$36039$n4924
.sym 80280 basesoc_picorv328[14]
.sym 80281 $abc$36039$n2898_1
.sym 80282 $abc$36039$n2893
.sym 80283 basesoc_picorv327[14]
.sym 80287 basesoc_picorv327[27]
.sym 80288 basesoc_picorv327[28]
.sym 80289 basesoc_picorv323[0]
.sym 80292 $abc$36039$n4461_1
.sym 80294 $abc$36039$n4480
.sym 80295 basesoc_picorv323[4]
.sym 80298 $abc$36039$n4471
.sym 80299 $abc$36039$n3157_1
.sym 80300 $abc$36039$n2897
.sym 80301 $abc$36039$n4470_1
.sym 80304 $abc$36039$n4939
.sym 80305 $abc$36039$n4938
.sym 80306 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80307 picorv32.instr_sub
.sym 80310 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80311 $abc$36039$n4951
.sym 80312 picorv32.instr_sub
.sym 80313 $abc$36039$n4950
.sym 80315 clk12_$glb_clk
.sym 80317 $abc$36039$n4502
.sym 80318 $abc$36039$n4310
.sym 80319 picorv32.alu_out_q[20]
.sym 80320 $abc$36039$n4467_1
.sym 80321 $abc$36039$n4480
.sym 80322 picorv32.alu_out_q[14]
.sym 80323 $abc$36039$n4312
.sym 80324 $abc$36039$n4501
.sym 80329 basesoc_picorv323[4]
.sym 80334 basesoc_picorv327[23]
.sym 80337 $abc$36039$n4317
.sym 80338 spiflash_i
.sym 80341 $abc$36039$n4454_1
.sym 80342 $abc$36039$n4480
.sym 80343 basesoc_dat_w[1]
.sym 80344 picorv32.mem_rdata_q[13]
.sym 80346 $abc$36039$n4280
.sym 80347 $abc$36039$n4302
.sym 80348 picorv32.is_alu_reg_imm
.sym 80350 basesoc_picorv328[21]
.sym 80351 basesoc_picorv323[1]
.sym 80352 basesoc_picorv327[21]
.sym 80359 $abc$36039$n4546_1
.sym 80360 $abc$36039$n4974
.sym 80362 $abc$36039$n4716
.sym 80363 $abc$36039$n4935
.sym 80365 $abc$36039$n2893
.sym 80369 $abc$36039$n4963
.sym 80370 basesoc_picorv327[30]
.sym 80372 $abc$36039$n2898_1
.sym 80374 $abc$36039$n2897
.sym 80375 basesoc_picorv323[4]
.sym 80376 basesoc_picorv327[29]
.sym 80377 picorv32.instr_sub
.sym 80378 $abc$36039$n4936
.sym 80380 $abc$36039$n4402
.sym 80381 $abc$36039$n4975
.sym 80384 basesoc_picorv327[29]
.sym 80385 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80386 $abc$36039$n4480
.sym 80387 basesoc_picorv323[0]
.sym 80388 $abc$36039$n4962
.sym 80389 basesoc_picorv328[29]
.sym 80391 basesoc_picorv323[0]
.sym 80392 basesoc_picorv327[29]
.sym 80394 basesoc_picorv327[30]
.sym 80397 $abc$36039$n2898_1
.sym 80398 basesoc_picorv328[29]
.sym 80399 $abc$36039$n2893
.sym 80400 basesoc_picorv327[29]
.sym 80405 $abc$36039$n4716
.sym 80409 picorv32.instr_sub
.sym 80410 $abc$36039$n4936
.sym 80411 $abc$36039$n4935
.sym 80412 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80415 $abc$36039$n4974
.sym 80416 picorv32.instr_sub
.sym 80417 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80418 $abc$36039$n4975
.sym 80421 basesoc_picorv327[29]
.sym 80422 $abc$36039$n2897
.sym 80423 $abc$36039$n4546_1
.sym 80424 basesoc_picorv328[29]
.sym 80428 basesoc_picorv323[4]
.sym 80429 $abc$36039$n4402
.sym 80430 $abc$36039$n4480
.sym 80433 $abc$36039$n4962
.sym 80434 $abc$36039$n4963
.sym 80435 picorv32.instr_sub
.sym 80436 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80437 $abc$36039$n3062_$glb_ce
.sym 80438 clk12_$glb_clk
.sym 80439 $abc$36039$n232_$glb_sr
.sym 80440 $abc$36039$n4532_1
.sym 80441 picorv32.alu_out_q[26]
.sym 80442 $abc$36039$n4531_1
.sym 80443 $abc$36039$n4468
.sym 80444 $abc$36039$n4466_1
.sym 80445 picorv32.alu_out_q[18]
.sym 80446 $abc$36039$n4402
.sym 80447 $abc$36039$n4500
.sym 80449 picorv32.alu_out_q[14]
.sym 80451 picorv32.irq_state[0]
.sym 80457 basesoc_picorv327[19]
.sym 80458 basesoc_picorv327[30]
.sym 80461 basesoc_picorv327[7]
.sym 80462 basesoc_picorv327[12]
.sym 80464 basesoc_dat_w[3]
.sym 80465 basesoc_picorv328[17]
.sym 80466 basesoc_picorv323[3]
.sym 80467 picorv32.mem_rdata_q[14]
.sym 80468 basesoc_picorv327[25]
.sym 80469 basesoc_picorv327[22]
.sym 80472 $abc$36039$n4302
.sym 80473 basesoc_picorv323[3]
.sym 80474 basesoc_dat_w[4]
.sym 80475 basesoc_picorv328[29]
.sym 80482 $abc$36039$n4402
.sym 80483 $abc$36039$n4302
.sym 80485 $abc$36039$n4480
.sym 80487 picorv32.instr_sub
.sym 80488 $abc$36039$n4960
.sym 80492 basesoc_uart_phy_rx_busy
.sym 80493 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80494 $abc$36039$n4405
.sym 80496 $abc$36039$n4959
.sym 80503 $abc$36039$n6233
.sym 80505 $abc$36039$n6227
.sym 80507 $abc$36039$n6229
.sym 80508 $abc$36039$n4468
.sym 80509 basesoc_picorv323[4]
.sym 80511 $abc$36039$n6225
.sym 80520 $abc$36039$n4960
.sym 80521 picorv32.instr_sub
.sym 80522 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80523 $abc$36039$n4959
.sym 80527 $abc$36039$n6229
.sym 80528 basesoc_uart_phy_rx_busy
.sym 80532 basesoc_picorv323[4]
.sym 80533 $abc$36039$n4480
.sym 80535 $abc$36039$n4468
.sym 80538 $abc$36039$n6233
.sym 80540 basesoc_uart_phy_rx_busy
.sym 80544 $abc$36039$n4402
.sym 80545 $abc$36039$n4302
.sym 80546 basesoc_picorv323[4]
.sym 80547 $abc$36039$n4405
.sym 80552 basesoc_uart_phy_rx_busy
.sym 80553 $abc$36039$n6227
.sym 80556 $abc$36039$n6225
.sym 80559 basesoc_uart_phy_rx_busy
.sym 80561 clk12_$glb_clk
.sym 80562 sys_rst_$glb_sr
.sym 80563 $abc$36039$n4355_1
.sym 80564 $abc$36039$n4354_1
.sym 80565 $abc$36039$n4280
.sym 80566 $abc$36039$n4380_1
.sym 80567 $abc$36039$n4404_1
.sym 80568 $abc$36039$n4382_1
.sym 80569 $abc$36039$n4403_1
.sym 80570 $abc$36039$n4379_1
.sym 80573 picorv32.mem_do_wdata
.sym 80576 $abc$36039$n4402
.sym 80578 basesoc_picorv327[9]
.sym 80583 basesoc_picorv327[2]
.sym 80584 $abc$36039$n4960
.sym 80587 array_muxed0[13]
.sym 80589 basesoc_picorv327[27]
.sym 80590 $abc$36039$n4549
.sym 80591 $abc$36039$n6273
.sym 80592 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 80593 csrbankarray_csrbank3_bitbang_en0_w
.sym 80594 $abc$36039$n4379_1
.sym 80596 basesoc_picorv323[0]
.sym 80597 $abc$36039$n2896_1
.sym 80598 basesoc_picorv327[28]
.sym 80605 basesoc_picorv327[28]
.sym 80606 basesoc_picorv327[29]
.sym 80607 basesoc_picorv327[27]
.sym 80609 basesoc_picorv323[1]
.sym 80610 basesoc_picorv323[4]
.sym 80611 basesoc_picorv323[3]
.sym 80612 $abc$36039$n4454_1
.sym 80613 basesoc_picorv323[0]
.sym 80614 basesoc_uart_phy_rx_busy
.sym 80616 $abc$36039$n4302
.sym 80617 $abc$36039$n4285
.sym 80622 $abc$36039$n6245
.sym 80623 $abc$36039$n4286
.sym 80626 basesoc_picorv327[26]
.sym 80628 $abc$36039$n6235
.sym 80630 $abc$36039$n4320
.sym 80631 $abc$36039$n4453
.sym 80633 $abc$36039$n4382_1
.sym 80634 $abc$36039$n6241
.sym 80637 $abc$36039$n4382_1
.sym 80638 basesoc_picorv323[3]
.sym 80640 $abc$36039$n4320
.sym 80643 $abc$36039$n4454_1
.sym 80644 basesoc_picorv323[4]
.sym 80645 $abc$36039$n4302
.sym 80646 $abc$36039$n4453
.sym 80649 $abc$36039$n4285
.sym 80650 basesoc_picorv323[1]
.sym 80652 $abc$36039$n4286
.sym 80657 basesoc_uart_phy_rx_busy
.sym 80658 $abc$36039$n6245
.sym 80662 $abc$36039$n6241
.sym 80664 basesoc_uart_phy_rx_busy
.sym 80668 basesoc_picorv327[29]
.sym 80669 basesoc_picorv327[28]
.sym 80670 basesoc_picorv323[0]
.sym 80674 $abc$36039$n6235
.sym 80676 basesoc_uart_phy_rx_busy
.sym 80679 basesoc_picorv327[27]
.sym 80680 basesoc_picorv323[0]
.sym 80682 basesoc_picorv327[26]
.sym 80684 clk12_$glb_clk
.sym 80685 sys_rst_$glb_sr
.sym 80686 $abc$36039$n4281
.sym 80687 $abc$36039$n4381
.sym 80688 $abc$36039$n4272
.sym 80689 $abc$36039$n4453
.sym 80690 $abc$36039$n4271
.sym 80691 $abc$36039$n4352_1
.sym 80692 $abc$36039$n4277
.sym 80693 $abc$36039$n4279_1
.sym 80697 basesoc_dat_w[4]
.sym 80699 basesoc_picorv323[0]
.sym 80700 basesoc_uart_phy_rx_busy
.sym 80710 $abc$36039$n4302
.sym 80711 $abc$36039$n5925
.sym 80712 basesoc_picorv327[26]
.sym 80713 $abc$36039$n5927
.sym 80715 basesoc_we
.sym 80716 $abc$36039$n4320
.sym 80717 basesoc_dat_w[2]
.sym 80718 basesoc_picorv327[26]
.sym 80720 picorv32.reg_pc[29]
.sym 80721 basesoc_picorv327[7]
.sym 80729 $abc$36039$n6261
.sym 80732 $abc$36039$n6267
.sym 80735 $abc$36039$n6271
.sym 80738 $abc$36039$n6281
.sym 80743 $abc$36039$n6251
.sym 80745 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80746 $abc$36039$n5835
.sym 80747 $abc$36039$n2893
.sym 80750 picorv32.is_compare
.sym 80751 $abc$36039$n6273
.sym 80757 $abc$36039$n2896_1
.sym 80758 basesoc_uart_phy_rx_busy
.sym 80761 $abc$36039$n6271
.sym 80762 basesoc_uart_phy_rx_busy
.sym 80767 $abc$36039$n6261
.sym 80769 basesoc_uart_phy_rx_busy
.sym 80772 $abc$36039$n6251
.sym 80774 basesoc_uart_phy_rx_busy
.sym 80778 $abc$36039$n5835
.sym 80784 $abc$36039$n2893
.sym 80785 picorv32.is_compare
.sym 80786 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80787 $abc$36039$n2896_1
.sym 80791 $abc$36039$n6281
.sym 80793 basesoc_uart_phy_rx_busy
.sym 80798 basesoc_uart_phy_rx_busy
.sym 80799 $abc$36039$n6273
.sym 80804 $abc$36039$n6267
.sym 80805 basesoc_uart_phy_rx_busy
.sym 80807 clk12_$glb_clk
.sym 80808 sys_rst_$glb_sr
.sym 80809 $abc$36039$n2835
.sym 80810 $abc$36039$n4492
.sym 80811 $abc$36039$n4491
.sym 80812 basesoc_uart_phy_sink_valid
.sym 80813 $abc$36039$n4298
.sym 80815 $abc$36039$n4278
.sym 80816 $abc$36039$n4282_1
.sym 80822 sys_rst
.sym 80823 $abc$36039$n6261
.sym 80827 basesoc_picorv323[4]
.sym 80834 basesoc_picorv327[1]
.sym 80835 basesoc_dat_w[1]
.sym 80836 basesoc_picorv323[1]
.sym 80837 picorv32.mem_rdata_q[13]
.sym 80838 $abc$36039$n4302
.sym 80839 basesoc_uart_tx_fifo_do_read
.sym 80840 picorv32.is_alu_reg_imm
.sym 80844 basesoc_picorv327[21]
.sym 80853 waittimer2_count[3]
.sym 80861 waittimer2_count[4]
.sym 80863 waittimer2_count[7]
.sym 80866 waittimer2_count[6]
.sym 80869 $PACKER_VCC_NET
.sym 80870 waittimer2_count[2]
.sym 80871 $PACKER_VCC_NET
.sym 80875 waittimer2_count[5]
.sym 80877 waittimer2_count[0]
.sym 80878 waittimer2_count[1]
.sym 80879 $PACKER_VCC_NET
.sym 80882 $nextpnr_ICESTORM_LC_8$O
.sym 80885 waittimer2_count[0]
.sym 80888 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 80890 $PACKER_VCC_NET
.sym 80891 waittimer2_count[1]
.sym 80894 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 80896 $PACKER_VCC_NET
.sym 80897 waittimer2_count[2]
.sym 80898 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 80900 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 80902 $PACKER_VCC_NET
.sym 80903 waittimer2_count[3]
.sym 80904 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 80906 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 80908 $PACKER_VCC_NET
.sym 80909 waittimer2_count[4]
.sym 80910 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 80912 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 80914 waittimer2_count[5]
.sym 80915 $PACKER_VCC_NET
.sym 80916 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 80918 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 80920 $PACKER_VCC_NET
.sym 80921 waittimer2_count[6]
.sym 80922 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 80924 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 80926 waittimer2_count[7]
.sym 80927 $PACKER_VCC_NET
.sym 80928 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 80932 waittimer2_count[11]
.sym 80933 $abc$36039$n3348
.sym 80934 waittimer2_count[9]
.sym 80935 waittimer2_count[0]
.sym 80936 waittimer2_count[2]
.sym 80937 $abc$36039$n5913
.sym 80938 $abc$36039$n4291
.sym 80939 waittimer2_count[8]
.sym 80947 basesoc_uart_phy_sink_valid
.sym 80949 waittimer2_count[3]
.sym 80953 basesoc_picorv328[18]
.sym 80956 basesoc_dat_w[3]
.sym 80958 basesoc_uart_phy_sink_valid
.sym 80959 picorv32.mem_rdata_q[14]
.sym 80960 basesoc_picorv327[25]
.sym 80961 basesoc_picorv327[22]
.sym 80962 basesoc_dat_w[4]
.sym 80964 basesoc_picorv327[24]
.sym 80968 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 80986 waittimer2_count[12]
.sym 80988 waittimer2_count[14]
.sym 80989 waittimer2_count[11]
.sym 80991 $PACKER_VCC_NET
.sym 80995 waittimer2_count[10]
.sym 80996 waittimer2_count[15]
.sym 80997 waittimer2_count[13]
.sym 80999 waittimer2_count[9]
.sym 81003 $PACKER_VCC_NET
.sym 81004 waittimer2_count[8]
.sym 81005 $auto$alumacc.cc:474:replace_alu$5990.C[9]
.sym 81007 $PACKER_VCC_NET
.sym 81008 waittimer2_count[8]
.sym 81009 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 81011 $auto$alumacc.cc:474:replace_alu$5990.C[10]
.sym 81013 $PACKER_VCC_NET
.sym 81014 waittimer2_count[9]
.sym 81015 $auto$alumacc.cc:474:replace_alu$5990.C[9]
.sym 81017 $auto$alumacc.cc:474:replace_alu$5990.C[11]
.sym 81019 $PACKER_VCC_NET
.sym 81020 waittimer2_count[10]
.sym 81021 $auto$alumacc.cc:474:replace_alu$5990.C[10]
.sym 81023 $auto$alumacc.cc:474:replace_alu$5990.C[12]
.sym 81025 waittimer2_count[11]
.sym 81026 $PACKER_VCC_NET
.sym 81027 $auto$alumacc.cc:474:replace_alu$5990.C[11]
.sym 81029 $auto$alumacc.cc:474:replace_alu$5990.C[13]
.sym 81031 $PACKER_VCC_NET
.sym 81032 waittimer2_count[12]
.sym 81033 $auto$alumacc.cc:474:replace_alu$5990.C[12]
.sym 81035 $auto$alumacc.cc:474:replace_alu$5990.C[14]
.sym 81037 $PACKER_VCC_NET
.sym 81038 waittimer2_count[13]
.sym 81039 $auto$alumacc.cc:474:replace_alu$5990.C[13]
.sym 81041 $auto$alumacc.cc:474:replace_alu$5990.C[15]
.sym 81043 $PACKER_VCC_NET
.sym 81044 waittimer2_count[14]
.sym 81045 $auto$alumacc.cc:474:replace_alu$5990.C[14]
.sym 81047 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 81049 $PACKER_VCC_NET
.sym 81050 waittimer2_count[15]
.sym 81051 $auto$alumacc.cc:474:replace_alu$5990.C[15]
.sym 81055 waittimer2_count[16]
.sym 81056 $abc$36039$n184
.sym 81057 $abc$36039$n2965
.sym 81059 $abc$36039$n3350_1
.sym 81068 basesoc_picorv327[2]
.sym 81072 $abc$36039$n2750
.sym 81080 basesoc_picorv327[27]
.sym 81083 waittimer2_count[13]
.sym 81085 csrbankarray_csrbank3_bitbang_en0_w
.sym 81086 $abc$36039$n2750
.sym 81087 array_muxed0[13]
.sym 81088 $abc$36039$n2896_1
.sym 81089 basesoc_picorv323[0]
.sym 81090 $abc$36039$n180
.sym 81091 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 81098 sys_rst
.sym 81099 basesoc_uart_phy_sink_ready
.sym 81102 $abc$36039$n2768
.sym 81103 $abc$36039$n172
.sym 81105 $abc$36039$n3348
.sym 81107 basesoc_uart_phy_tx_busy
.sym 81111 $PACKER_VCC_NET
.sym 81112 eventmanager_status_w[2]
.sym 81114 $abc$36039$n180
.sym 81115 user_btn2
.sym 81116 $abc$36039$n178
.sym 81117 $abc$36039$n3349
.sym 81118 basesoc_uart_phy_sink_valid
.sym 81120 waittimer2_count[16]
.sym 81123 $abc$36039$n2780
.sym 81124 $abc$36039$n3350_1
.sym 81130 waittimer2_count[16]
.sym 81131 $PACKER_VCC_NET
.sym 81132 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 81135 $abc$36039$n3349
.sym 81137 $abc$36039$n3350_1
.sym 81138 $abc$36039$n3348
.sym 81141 sys_rst
.sym 81142 user_btn2
.sym 81143 eventmanager_status_w[2]
.sym 81148 $abc$36039$n2768
.sym 81154 $abc$36039$n172
.sym 81160 $abc$36039$n178
.sym 81165 basesoc_uart_phy_sink_valid
.sym 81167 basesoc_uart_phy_tx_busy
.sym 81168 basesoc_uart_phy_sink_ready
.sym 81174 $abc$36039$n180
.sym 81175 $abc$36039$n2780
.sym 81176 clk12_$glb_clk
.sym 81177 sys_rst_$glb_sr
.sym 81185 $abc$36039$n130
.sym 81188 $abc$36039$n3282
.sym 81189 $abc$36039$n5011
.sym 81191 sys_rst
.sym 81196 waittimer2_count[1]
.sym 81198 basesoc_uart_phy_tx_busy
.sym 81200 sys_rst
.sym 81203 $abc$36039$n2964
.sym 81204 $abc$36039$n11
.sym 81205 basesoc_dat_w[2]
.sym 81207 $abc$36039$n3378
.sym 81208 basesoc_we
.sym 81211 picorv32.is_slti_blt_slt
.sym 81239 array_muxed0[12]
.sym 81245 array_muxed0[11]
.sym 81254 array_muxed0[12]
.sym 81279 array_muxed0[11]
.sym 81299 clk12_$glb_clk
.sym 81300 sys_rst_$glb_sr
.sym 81301 basesoc_adr[10]
.sym 81304 basesoc_adr[13]
.sym 81305 $abc$36039$n2896_1
.sym 81306 basesoc_adr[9]
.sym 81307 csrbankarray_sel_r
.sym 81308 $abc$36039$n11
.sym 81318 $abc$36039$n130
.sym 81320 csrbankarray_csrbank3_bitbang0_w[1]
.sym 81324 sys_rst
.sym 81325 $abc$36039$n2883
.sym 81327 $abc$36039$n711
.sym 81329 basesoc_we
.sym 81332 picorv32.is_alu_reg_imm
.sym 81334 picorv32.mem_rdata_q[13]
.sym 81335 basesoc_we
.sym 81336 array_muxed0[9]
.sym 81342 basesoc_adr[12]
.sym 81351 $abc$36039$n3229_1
.sym 81353 $abc$36039$n2752
.sym 81354 basesoc_adr[11]
.sym 81358 basesoc_adr[10]
.sym 81361 basesoc_adr[13]
.sym 81365 $abc$36039$n11
.sym 81368 $abc$36039$n2884_1
.sym 81371 basesoc_adr[9]
.sym 81375 basesoc_adr[12]
.sym 81377 $abc$36039$n3229_1
.sym 81378 basesoc_adr[11]
.sym 81382 basesoc_adr[10]
.sym 81383 basesoc_adr[13]
.sym 81384 basesoc_adr[9]
.sym 81387 basesoc_adr[12]
.sym 81388 basesoc_adr[11]
.sym 81399 basesoc_adr[10]
.sym 81400 $abc$36039$n2884_1
.sym 81401 basesoc_adr[9]
.sym 81402 basesoc_adr[13]
.sym 81405 $abc$36039$n11
.sym 81411 basesoc_adr[12]
.sym 81414 basesoc_adr[11]
.sym 81421 $abc$36039$n2752
.sym 81422 clk12_$glb_clk
.sym 81428 picorv32.is_slti_blt_slt
.sym 81429 picorv32.is_lbu_lhu_lw
.sym 81436 $abc$36039$n3378
.sym 81438 array_muxed0[10]
.sym 81439 $abc$36039$n2752
.sym 81440 $abc$36039$n2897
.sym 81446 $abc$36039$n2898_1
.sym 81448 $abc$36039$n3360
.sym 81449 $abc$36039$n2904
.sym 81451 picorv32.mem_rdata_q[14]
.sym 81452 $abc$36039$n2896_1
.sym 81453 basesoc_dat_w[3]
.sym 81454 basesoc_dat_w[4]
.sym 81457 $abc$36039$n2975
.sym 81458 $abc$36039$n3282
.sym 81466 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81467 $abc$36039$n2884_1
.sym 81468 basesoc_adr[13]
.sym 81470 sys_rst
.sym 81471 $abc$36039$n3228
.sym 81473 basesoc_adr[10]
.sym 81474 $abc$36039$n3229_1
.sym 81475 spiflash_miso
.sym 81478 basesoc_adr[9]
.sym 81480 basesoc_we
.sym 81483 $abc$36039$n3227
.sym 81487 $abc$36039$n3207
.sym 81490 $abc$36039$n3048
.sym 81491 $abc$36039$n2905
.sym 81495 $abc$36039$n3207
.sym 81498 $abc$36039$n3228
.sym 81499 basesoc_adr[10]
.sym 81500 basesoc_adr[9]
.sym 81501 basesoc_adr[13]
.sym 81504 basesoc_adr[13]
.sym 81505 basesoc_adr[9]
.sym 81506 basesoc_adr[10]
.sym 81507 $abc$36039$n3228
.sym 81510 $abc$36039$n3228
.sym 81512 $abc$36039$n3229_1
.sym 81516 $abc$36039$n2905
.sym 81517 $abc$36039$n3048
.sym 81518 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81522 $abc$36039$n3229_1
.sym 81524 $abc$36039$n2884_1
.sym 81528 spiflash_miso
.sym 81531 $abc$36039$n3207
.sym 81534 basesoc_we
.sym 81535 sys_rst
.sym 81536 $abc$36039$n3227
.sym 81537 $abc$36039$n3207
.sym 81540 basesoc_adr[13]
.sym 81541 basesoc_adr[9]
.sym 81542 basesoc_adr[10]
.sym 81543 $abc$36039$n2884_1
.sym 81545 clk12_$glb_clk
.sym 81546 $abc$36039$n232_$glb_sr
.sym 81547 picorv32.instr_slt
.sym 81548 picorv32.instr_add
.sym 81549 $abc$36039$n2905
.sym 81550 picorv32.instr_bgeu
.sym 81551 picorv32.instr_sltiu
.sym 81553 picorv32.instr_blt
.sym 81554 picorv32.instr_sltu
.sym 81563 $abc$36039$n3282
.sym 81565 $abc$36039$n2893
.sym 81567 csrbankarray_csrbank3_bitbang0_w[1]
.sym 81571 basesoc_timer0_load_storage[22]
.sym 81573 $abc$36039$n3297
.sym 81575 $abc$36039$n2904
.sym 81576 $abc$36039$n3048
.sym 81578 basesoc_dat_w[6]
.sym 81580 basesoc_timer0_reload_storage[10]
.sym 81589 picorv32.irq_state[0]
.sym 81590 sys_rst
.sym 81592 $abc$36039$n3360
.sym 81594 basesoc_dat_w[6]
.sym 81595 sys_rst
.sym 81598 $abc$36039$n3227
.sym 81601 basesoc_we
.sym 81602 picorv32.irq_state[1]
.sym 81606 $abc$36039$n2900
.sym 81607 basesoc_we
.sym 81608 $abc$36039$n2882
.sym 81613 basesoc_dat_w[3]
.sym 81616 $abc$36039$n2882
.sym 81622 picorv32.irq_state[0]
.sym 81624 picorv32.irq_state[1]
.sym 81633 sys_rst
.sym 81634 $abc$36039$n2882
.sym 81635 $abc$36039$n3360
.sym 81636 basesoc_we
.sym 81640 basesoc_dat_w[3]
.sym 81645 basesoc_dat_w[6]
.sym 81657 $abc$36039$n2882
.sym 81658 sys_rst
.sym 81659 basesoc_we
.sym 81660 $abc$36039$n3227
.sym 81667 $abc$36039$n2900
.sym 81668 clk12_$glb_clk
.sym 81669 sys_rst_$glb_sr
.sym 81670 $abc$36039$n2904
.sym 81671 $abc$36039$n5058_1
.sym 81672 $abc$36039$n5064_1
.sym 81673 basesoc_timer0_value[10]
.sym 81675 basesoc_timer0_value[7]
.sym 81676 basesoc_timer0_value[8]
.sym 81683 picorv32.instr_blt
.sym 81686 basesoc_timer0_load_storage[9]
.sym 81689 basesoc_dat_w[4]
.sym 81690 picorv32.irq_state[1]
.sym 81694 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 81695 $abc$36039$n2975
.sym 81697 basesoc_dat_w[2]
.sym 81698 $abc$36039$n3294
.sym 81699 basesoc_timer0_en_storage
.sym 81700 $abc$36039$n3049
.sym 81701 $abc$36039$n11
.sym 81702 basesoc_timer0_value_status[19]
.sym 81704 $abc$36039$n3294
.sym 81713 basesoc_adr[1]
.sym 81719 basesoc_adr[0]
.sym 81769 basesoc_adr[0]
.sym 81789 basesoc_adr[1]
.sym 81791 clk12_$glb_clk
.sym 81793 $abc$36039$n4855_1
.sym 81794 $abc$36039$n4860_1
.sym 81795 basesoc_timer0_load_storage[5]
.sym 81796 $abc$36039$n4861_1
.sym 81797 $abc$36039$n4910
.sym 81798 basesoc_timer0_load_storage[7]
.sym 81799 $abc$36039$n4856_1
.sym 81800 basesoc_timer0_load_storage[2]
.sym 81803 picorv32.irq_state[1]
.sym 81808 basesoc_timer0_load_storage[25]
.sym 81809 basesoc_timer0_reload_storage[2]
.sym 81811 $abc$36039$n2898
.sym 81812 $abc$36039$n2904
.sym 81816 sys_rst
.sym 81819 basesoc_timer0_value[10]
.sym 81820 $abc$36039$n3300
.sym 81821 basesoc_timer0_load_storage[15]
.sym 81824 $abc$36039$n2718
.sym 81825 $abc$36039$n2883
.sym 81828 basesoc_timer0_value_status[18]
.sym 81834 sys_rst
.sym 81835 $abc$36039$n5497_1
.sym 81837 $abc$36039$n3287
.sym 81839 $abc$36039$n3283
.sym 81840 basesoc_timer0_load_storage[19]
.sym 81841 $abc$36039$n3282
.sym 81842 basesoc_timer0_load_storage[3]
.sym 81845 basesoc_timer0_reload_storage[3]
.sym 81847 $abc$36039$n4871_1
.sym 81848 $abc$36039$n4837
.sym 81849 $abc$36039$n3282
.sym 81850 $abc$36039$n4855_1
.sym 81851 $abc$36039$n5493_1
.sym 81852 basesoc_adr[4]
.sym 81853 $abc$36039$n4872_1
.sym 81854 $abc$36039$n5492_1
.sym 81855 basesoc_timer0_reload_storage[2]
.sym 81856 $abc$36039$n3281
.sym 81857 $abc$36039$n3200
.sym 81858 $abc$36039$n4857_1
.sym 81859 $abc$36039$n4860_1
.sym 81861 $abc$36039$n4854_1
.sym 81862 basesoc_timer0_value_status[19]
.sym 81863 $abc$36039$n3292
.sym 81864 $abc$36039$n3294
.sym 81865 $abc$36039$n3291
.sym 81867 $abc$36039$n4860_1
.sym 81868 $abc$36039$n4857_1
.sym 81869 $abc$36039$n4854_1
.sym 81870 $abc$36039$n3282
.sym 81873 $abc$36039$n4837
.sym 81874 $abc$36039$n5492_1
.sym 81875 basesoc_timer0_value_status[19]
.sym 81876 basesoc_adr[4]
.sym 81879 $abc$36039$n3281
.sym 81880 $abc$36039$n3283
.sym 81881 sys_rst
.sym 81885 basesoc_timer0_reload_storage[2]
.sym 81886 $abc$36039$n3291
.sym 81888 $abc$36039$n4855_1
.sym 81891 basesoc_timer0_reload_storage[3]
.sym 81892 basesoc_timer0_load_storage[3]
.sym 81893 $abc$36039$n3292
.sym 81894 $abc$36039$n3200
.sym 81897 $abc$36039$n3287
.sym 81898 basesoc_timer0_load_storage[19]
.sym 81899 $abc$36039$n4872_1
.sym 81903 $abc$36039$n3282
.sym 81904 $abc$36039$n5497_1
.sym 81905 $abc$36039$n4871_1
.sym 81906 $abc$36039$n5493_1
.sym 81910 sys_rst
.sym 81911 $abc$36039$n3294
.sym 81912 $abc$36039$n3281
.sym 81914 clk12_$glb_clk
.sym 81915 sys_rst_$glb_sr
.sym 81916 $abc$36039$n3313
.sym 81917 $abc$36039$n4906_1
.sym 81918 $abc$36039$n4886
.sym 81919 $abc$36039$n4872_1
.sym 81920 $abc$36039$n100
.sym 81921 $abc$36039$n4908_1
.sym 81922 $abc$36039$n4887_1
.sym 81923 $abc$36039$n4909_1
.sym 81927 picorv32.irq_state[0]
.sym 81928 basesoc_timer0_load_storage[3]
.sym 81929 $abc$36039$n3283
.sym 81930 basesoc_timer0_load_storage[27]
.sym 81933 $abc$36039$n4837
.sym 81934 $abc$36039$n2896
.sym 81936 $abc$36039$n4837
.sym 81940 basesoc_timer0_load_storage[5]
.sym 81941 $abc$36039$n2896
.sym 81942 basesoc_timer0_value_status[26]
.sym 81943 basesoc_timer0_reload_storage[18]
.sym 81945 basesoc_timer0_value[7]
.sym 81946 $abc$36039$n5060
.sym 81947 basesoc_timer0_load_storage[31]
.sym 81950 basesoc_timer0_reload_storage[19]
.sym 81951 $abc$36039$n3291
.sym 81957 $abc$36039$n4841
.sym 81958 basesoc_timer0_value_status[13]
.sym 81959 basesoc_timer0_load_storage[5]
.sym 81960 basesoc_timer0_value_status[15]
.sym 81962 $abc$36039$n4904
.sym 81963 $abc$36039$n4843
.sym 81964 $abc$36039$n4908_1
.sym 81965 basesoc_timer0_load_storage[23]
.sym 81967 $abc$36039$n5062
.sym 81968 $abc$36039$n5496_1
.sym 81969 $abc$36039$n5054
.sym 81970 $abc$36039$n4905_1
.sym 81971 basesoc_timer0_value_status[5]
.sym 81972 basesoc_timer0_load_storage[9]
.sym 81975 $abc$36039$n3282
.sym 81976 $abc$36039$n4907
.sym 81977 $abc$36039$n3287
.sym 81978 basesoc_adr[4]
.sym 81979 $abc$36039$n3319
.sym 81980 $abc$36039$n4909_1
.sym 81981 $abc$36039$n4867_1
.sym 81982 $abc$36039$n4906_1
.sym 81983 $abc$36039$n4843
.sym 81984 $abc$36039$n5495_1
.sym 81986 basesoc_timer0_value_status[8]
.sym 81987 basesoc_timer0_eventmanager_pending_w
.sym 81988 basesoc_timer0_en_storage
.sym 81991 $abc$36039$n4904
.sym 81992 $abc$36039$n3282
.sym 81993 $abc$36039$n4909_1
.sym 81996 $abc$36039$n4867_1
.sym 81997 $abc$36039$n5495_1
.sym 81998 basesoc_adr[4]
.sym 81999 $abc$36039$n5496_1
.sym 82002 basesoc_timer0_load_storage[9]
.sym 82004 basesoc_timer0_en_storage
.sym 82005 $abc$36039$n5062
.sym 82008 basesoc_timer0_value_status[15]
.sym 82009 $abc$36039$n4843
.sym 82010 basesoc_timer0_load_storage[23]
.sym 82011 $abc$36039$n3287
.sym 82014 basesoc_timer0_value_status[8]
.sym 82015 $abc$36039$n4843
.sym 82016 $abc$36039$n3319
.sym 82017 basesoc_timer0_eventmanager_pending_w
.sym 82020 $abc$36039$n4908_1
.sym 82021 $abc$36039$n4906_1
.sym 82022 $abc$36039$n4907
.sym 82023 $abc$36039$n4905_1
.sym 82026 $abc$36039$n4843
.sym 82027 basesoc_timer0_value_status[13]
.sym 82028 $abc$36039$n4841
.sym 82029 basesoc_timer0_value_status[5]
.sym 82032 $abc$36039$n5054
.sym 82033 basesoc_timer0_en_storage
.sym 82035 basesoc_timer0_load_storage[5]
.sym 82037 clk12_$glb_clk
.sym 82038 sys_rst_$glb_sr
.sym 82039 $abc$36039$n4867_1
.sym 82040 $abc$36039$n5060
.sym 82041 basesoc_timer0_value_status[21]
.sym 82042 basesoc_timer0_value_status[12]
.sym 82043 basesoc_timer0_value_status[14]
.sym 82044 basesoc_timer0_value_status[11]
.sym 82045 basesoc_timer0_value_status[31]
.sym 82046 basesoc_timer0_value_status[26]
.sym 82051 $abc$36039$n6030
.sym 82052 $abc$36039$n4911_1
.sym 82054 basesoc_timer0_value_status[2]
.sym 82055 $abc$36039$n4841
.sym 82056 basesoc_timer0_value_status[15]
.sym 82057 basesoc_timer0_value[4]
.sym 82058 basesoc_timer0_reload_storage[5]
.sym 82059 basesoc_timer0_reload_storage[23]
.sym 82060 basesoc_timer0_en_storage
.sym 82062 basesoc_timer0_value_status[13]
.sym 82063 $abc$36039$n2904
.sym 82064 $abc$36039$n3297
.sym 82065 $abc$36039$n4836
.sym 82066 basesoc_dat_w[6]
.sym 82067 basesoc_timer0_eventmanager_status_w
.sym 82068 basesoc_timer0_load_storage[22]
.sym 82070 $abc$36039$n5495_1
.sym 82072 basesoc_timer0_value_status[8]
.sym 82080 basesoc_timer0_value[25]
.sym 82082 $abc$36039$n2914
.sym 82084 $abc$36039$n4842
.sym 82086 basesoc_timer0_load_storage[24]
.sym 82087 $abc$36039$n3289
.sym 82088 basesoc_timer0_reload_storage[24]
.sym 82089 basesoc_timer0_value[17]
.sym 82090 $abc$36039$n6045
.sym 82093 basesoc_timer0_load_storage[15]
.sym 82095 basesoc_timer0_value[5]
.sym 82096 basesoc_timer0_value_status[0]
.sym 82098 basesoc_timer0_value[1]
.sym 82103 $abc$36039$n4841
.sym 82104 basesoc_timer0_eventmanager_status_w
.sym 82107 basesoc_timer0_load_storage[31]
.sym 82108 $abc$36039$n4840
.sym 82109 $abc$36039$n3300
.sym 82110 $abc$36039$n3285
.sym 82111 basesoc_timer0_reload_storage[9]
.sym 82113 basesoc_timer0_value[1]
.sym 82120 basesoc_timer0_value[25]
.sym 82126 $abc$36039$n6045
.sym 82127 basesoc_timer0_reload_storage[9]
.sym 82128 basesoc_timer0_eventmanager_status_w
.sym 82134 basesoc_timer0_value[17]
.sym 82137 basesoc_timer0_value_status[0]
.sym 82138 basesoc_timer0_reload_storage[24]
.sym 82139 $abc$36039$n3300
.sym 82140 $abc$36039$n4841
.sym 82143 $abc$36039$n3285
.sym 82144 basesoc_timer0_load_storage[15]
.sym 82145 $abc$36039$n3289
.sym 82146 basesoc_timer0_load_storage[31]
.sym 82151 basesoc_timer0_value[5]
.sym 82155 $abc$36039$n4840
.sym 82156 basesoc_timer0_load_storage[24]
.sym 82157 $abc$36039$n3289
.sym 82158 $abc$36039$n4842
.sym 82159 $abc$36039$n2914
.sym 82160 clk12_$glb_clk
.sym 82161 sys_rst_$glb_sr
.sym 82162 basesoc_timer0_eventmanager_status_w
.sym 82163 basesoc_timer0_value[21]
.sym 82164 $abc$36039$n3309
.sym 82165 basesoc_timer0_value[27]
.sym 82166 basesoc_timer0_value[18]
.sym 82167 $abc$36039$n5086
.sym 82168 $abc$36039$n3307
.sym 82169 $abc$36039$n3308
.sym 82170 basesoc_dat_w[4]
.sym 82174 basesoc_timer0_load_storage[23]
.sym 82175 basesoc_timer0_value[11]
.sym 82176 $abc$36039$n6045
.sym 82181 sys_rst
.sym 82182 $abc$36039$n3281
.sym 82183 basesoc_timer0_value[14]
.sym 82184 basesoc_timer0_reload_storage[24]
.sym 82185 basesoc_timer0_value[9]
.sym 82186 basesoc_timer0_reload_storage[28]
.sym 82187 basesoc_timer0_reload_storage[21]
.sym 82188 $abc$36039$n4888_1
.sym 82190 basesoc_dat_w[2]
.sym 82193 $abc$36039$n5098
.sym 82194 basesoc_timer0_value_status[19]
.sym 82195 basesoc_timer0_eventmanager_status_w
.sym 82196 basesoc_timer0_en_storage
.sym 82197 $abc$36039$n3294
.sym 82205 $abc$36039$n6069
.sym 82207 $abc$36039$n5094_1
.sym 82208 basesoc_timer0_load_storage[25]
.sym 82209 $abc$36039$n6093
.sym 82213 $abc$36039$n5088_1
.sym 82214 basesoc_timer0_load_storage[26]
.sym 82215 $abc$36039$n6084
.sym 82216 $abc$36039$n5096
.sym 82217 $abc$36039$n5078
.sym 82219 basesoc_timer0_eventmanager_status_w
.sym 82223 basesoc_timer0_load_storage[17]
.sym 82224 basesoc_timer0_reload_storage[22]
.sym 82226 basesoc_timer0_reload_storage[17]
.sym 82227 basesoc_timer0_reload_storage[25]
.sym 82228 basesoc_timer0_load_storage[22]
.sym 82231 basesoc_timer0_en_storage
.sym 82237 basesoc_timer0_load_storage[25]
.sym 82238 $abc$36039$n5094_1
.sym 82239 basesoc_timer0_en_storage
.sym 82242 basesoc_timer0_en_storage
.sym 82243 basesoc_timer0_load_storage[17]
.sym 82244 $abc$36039$n5078
.sym 82248 basesoc_timer0_eventmanager_status_w
.sym 82249 basesoc_timer0_reload_storage[22]
.sym 82251 $abc$36039$n6084
.sym 82254 basesoc_timer0_en_storage
.sym 82255 basesoc_timer0_load_storage[22]
.sym 82256 $abc$36039$n5088_1
.sym 82260 basesoc_timer0_eventmanager_status_w
.sym 82261 basesoc_timer0_reload_storage[25]
.sym 82262 $abc$36039$n6093
.sym 82266 basesoc_timer0_en_storage
.sym 82267 basesoc_timer0_load_storage[26]
.sym 82269 $abc$36039$n5096
.sym 82272 basesoc_timer0_eventmanager_status_w
.sym 82274 $abc$36039$n6069
.sym 82275 basesoc_timer0_reload_storage[17]
.sym 82283 clk12_$glb_clk
.sym 82284 sys_rst_$glb_sr
.sym 82285 basesoc_timer0_value_status[29]
.sym 82286 basesoc_timer0_value_status[27]
.sym 82287 basesoc_timer0_value_status[19]
.sym 82288 $abc$36039$n5495_1
.sym 82289 basesoc_timer0_value_status[8]
.sym 82290 $abc$36039$n3311
.sym 82291 $abc$36039$n3310
.sym 82292 $abc$36039$n4888_1
.sym 82299 $abc$36039$n6069
.sym 82300 basesoc_timer0_load_storage[26]
.sym 82301 basesoc_timer0_value[17]
.sym 82304 basesoc_timer0_eventmanager_status_w
.sym 82305 basesoc_timer0_value[22]
.sym 82308 $abc$36039$n5080
.sym 82309 $abc$36039$n2910
.sym 82310 basesoc_timer0_reload_storage[22]
.sym 82312 basesoc_timer0_reload_storage[17]
.sym 82314 basesoc_timer0_reload_storage[25]
.sym 82316 $abc$36039$n2910
.sym 82326 basesoc_timer0_eventmanager_status_w
.sym 82327 basesoc_timer0_en_storage
.sym 82329 basesoc_timer0_reload_storage[26]
.sym 82330 $abc$36039$n6096
.sym 82331 sys_rst
.sym 82332 basesoc_timer0_reload_storage[29]
.sym 82333 $abc$36039$n3300
.sym 82334 $abc$36039$n6090
.sym 82336 $abc$36039$n6105
.sym 82337 $abc$36039$n5102
.sym 82338 basesoc_timer0_load_storage[29]
.sym 82341 basesoc_timer0_reload_storage[24]
.sym 82344 basesoc_timer0_load_storage[24]
.sym 82346 basesoc_timer0_reload_storage[28]
.sym 82348 $abc$36039$n3281
.sym 82350 $abc$36039$n5092
.sym 82354 $abc$36039$n6102
.sym 82355 basesoc_timer0_load_storage[28]
.sym 82356 $abc$36039$n5100_1
.sym 82359 basesoc_timer0_reload_storage[24]
.sym 82360 $abc$36039$n6090
.sym 82361 basesoc_timer0_eventmanager_status_w
.sym 82365 $abc$36039$n5092
.sym 82367 basesoc_timer0_en_storage
.sym 82368 basesoc_timer0_load_storage[24]
.sym 82372 basesoc_timer0_en_storage
.sym 82373 $abc$36039$n5102
.sym 82374 basesoc_timer0_load_storage[29]
.sym 82378 basesoc_timer0_eventmanager_status_w
.sym 82379 $abc$36039$n6105
.sym 82380 basesoc_timer0_reload_storage[29]
.sym 82384 $abc$36039$n3300
.sym 82385 $abc$36039$n3281
.sym 82386 sys_rst
.sym 82390 basesoc_timer0_eventmanager_status_w
.sym 82391 basesoc_timer0_reload_storage[26]
.sym 82392 $abc$36039$n6096
.sym 82395 basesoc_timer0_eventmanager_status_w
.sym 82397 basesoc_timer0_reload_storage[28]
.sym 82398 $abc$36039$n6102
.sym 82401 basesoc_timer0_en_storage
.sym 82402 basesoc_timer0_load_storage[28]
.sym 82403 $abc$36039$n5100_1
.sym 82406 clk12_$glb_clk
.sym 82407 sys_rst_$glb_sr
.sym 82408 basesoc_timer0_reload_storage[27]
.sym 82411 $abc$36039$n5098
.sym 82414 basesoc_timer0_reload_storage[31]
.sym 82422 $abc$36039$n6093
.sym 82423 basesoc_timer0_value[25]
.sym 82424 basesoc_timer0_value[24]
.sym 82425 basesoc_timer0_value[30]
.sym 82426 basesoc_timer0_value[29]
.sym 82429 $abc$36039$n2908
.sym 82430 $abc$36039$n6090
.sym 82436 basesoc_timer0_reload_storage[22]
.sym 82441 basesoc_timer0_load_storage[28]
.sym 82456 $abc$36039$n3062
.sym 82462 basesoc_dat_w[2]
.sym 82464 basesoc_dat_w[1]
.sym 82471 basesoc_dat_w[5]
.sym 82475 basesoc_ctrl_reset_reset_r
.sym 82476 $abc$36039$n2910
.sym 82479 $abc$36039$n3064
.sym 82484 basesoc_dat_w[1]
.sym 82501 basesoc_dat_w[2]
.sym 82512 $abc$36039$n3062
.sym 82514 $abc$36039$n3064
.sym 82520 basesoc_dat_w[5]
.sym 82524 basesoc_ctrl_reset_reset_r
.sym 82528 $abc$36039$n2910
.sym 82529 clk12_$glb_clk
.sym 82530 sys_rst_$glb_sr
.sym 82531 basesoc_timer0_reload_storage[22]
.sym 82532 basesoc_timer0_reload_storage[17]
.sym 82549 basesoc_timer0_en_storage
.sym 82566 basesoc_timer0_reload_storage[17]
.sym 82577 picorv32.irq_state[1]
.sym 82578 picorv32.irq_state[0]
.sym 82596 $abc$36039$n5011
.sym 82599 $abc$36039$n3068
.sym 82635 picorv32.irq_state[1]
.sym 82638 picorv32.irq_state[0]
.sym 82642 $abc$36039$n5011
.sym 82651 $abc$36039$n3068
.sym 82652 clk12_$glb_clk
.sym 82653 $abc$36039$n232_$glb_sr
.sym 82754 spram_maskwren01[0]
.sym 82755 spram_maskwren11[0]
.sym 82756 spram_datain01[14]
.sym 82757 spram_datain11[14]
.sym 82758 spram_datain01[11]
.sym 82759 spram_datain11[11]
.sym 82760 spram_datain01[2]
.sym 82761 spram_datain11[2]
.sym 82769 $abc$36039$n2791
.sym 82775 user_btn1
.sym 82786 array_muxed0[5]
.sym 82787 spram_dataout01[12]
.sym 82788 array_muxed0[13]
.sym 82789 spram_dataout01[13]
.sym 82880 user_btn2
.sym 82882 spram_datain11[1]
.sym 82884 spram_datain01[12]
.sym 82885 spram_datain01[1]
.sym 82888 spram_datain11[12]
.sym 82894 spram_dataout01[7]
.sym 82896 array_muxed1[30]
.sym 82897 $abc$36039$n3028
.sym 82898 spram_dataout01[0]
.sym 82899 spram_datain11[2]
.sym 82901 spram_dataout01[8]
.sym 82902 spram_dataout01[4]
.sym 82903 $abc$36039$n3037
.sym 82904 array_muxed1[27]
.sym 82905 spram_datain01[14]
.sym 82911 spram_datain11[1]
.sym 82917 array_muxed0[11]
.sym 82919 user_btn2
.sym 82936 user_btn2
.sym 82940 user_btn2
.sym 83054 spram_datain11[12]
.sym 83055 spram_datain11[15]
.sym 83056 spram_datain01[1]
.sym 83057 spram_datain11[5]
.sym 83058 array_muxed1[28]
.sym 83061 spram_datain11[6]
.sym 83062 array_muxed1[31]
.sym 83063 spram_datain01[5]
.sym 83064 array_muxed0[14]
.sym 83066 $abc$36039$n3033
.sym 83070 user_btn2
.sym 83072 array_muxed1[17]
.sym 83075 array_muxed1[18]
.sym 83176 array_muxed0[7]
.sym 83181 array_muxed2[3]
.sym 83182 array_muxed0[8]
.sym 83183 array_muxed0[7]
.sym 83190 basesoc_picorv328[20]
.sym 83191 array_muxed1[16]
.sym 83192 array_muxed0[0]
.sym 83193 basesoc_picorv328[16]
.sym 83194 basesoc_picorv328[19]
.sym 83196 user_btn2
.sym 83197 array_muxed1[21]
.sym 83198 basesoc_picorv323[4]
.sym 83199 array_muxed1[20]
.sym 83294 basesoc_uart_tx_fifo_consume[0]
.sym 83298 basesoc_picorv327[9]
.sym 83302 array_muxed0[13]
.sym 83304 array_muxed0[2]
.sym 83306 array_muxed0[10]
.sym 83314 array_muxed1[26]
.sym 83315 array_muxed1[19]
.sym 83329 basesoc_picorv323[5]
.sym 83337 basesoc_picorv328[21]
.sym 83339 basesoc_picorv323[2]
.sym 83340 $abc$36039$n3557
.sym 83350 basesoc_picorv328[20]
.sym 83352 basesoc_picorv328[18]
.sym 83353 basesoc_picorv328[16]
.sym 83354 basesoc_picorv328[19]
.sym 83355 $abc$36039$n3027
.sym 83357 basesoc_picorv323[3]
.sym 83358 basesoc_picorv323[4]
.sym 83359 basesoc_picorv323[0]
.sym 83374 basesoc_picorv323[5]
.sym 83375 basesoc_picorv328[21]
.sym 83376 $abc$36039$n3557
.sym 83379 $abc$36039$n3557
.sym 83381 basesoc_picorv323[4]
.sym 83382 basesoc_picorv328[20]
.sym 83391 basesoc_picorv328[18]
.sym 83393 $abc$36039$n3557
.sym 83394 basesoc_picorv323[2]
.sym 83398 basesoc_picorv328[19]
.sym 83399 basesoc_picorv323[3]
.sym 83400 $abc$36039$n3557
.sym 83403 $abc$36039$n3557
.sym 83404 basesoc_picorv328[16]
.sym 83406 basesoc_picorv323[0]
.sym 83407 $abc$36039$n3027
.sym 83408 clk12_$glb_clk
.sym 83428 $abc$36039$n3557
.sym 83431 array_muxed0[1]
.sym 83434 user_btn2
.sym 83435 basesoc_uart_phy_source_payload_data[5]
.sym 83436 $abc$36039$n2898_1
.sym 83437 basesoc_uart_phy_source_payload_data[1]
.sym 83438 basesoc_picorv328[18]
.sym 83439 basesoc_uart_phy_source_payload_data[2]
.sym 83441 $abc$36039$n2839
.sym 83442 basesoc_dat_w[5]
.sym 83443 basesoc_uart_phy_source_payload_data[7]
.sym 83445 basesoc_uart_phy_source_payload_data[0]
.sym 83462 $abc$36039$n3027
.sym 83464 basesoc_picorv323[10]
.sym 83472 $abc$36039$n3557
.sym 83476 basesoc_picorv328[26]
.sym 83526 $abc$36039$n3557
.sym 83527 basesoc_picorv328[26]
.sym 83529 basesoc_picorv323[10]
.sym 83530 $abc$36039$n3027
.sym 83531 clk12_$glb_clk
.sym 83548 $abc$36039$n3027
.sym 83552 basesoc_picorv323[10]
.sym 83554 array_muxed0[12]
.sym 83557 picorv32.mem_rdata_q[12]
.sym 83558 user_btn2
.sym 83559 basesoc_picorv323[5]
.sym 83561 basesoc_picorv323[5]
.sym 83562 basesoc_picorv328[26]
.sym 83564 picorv32.is_alu_reg_imm
.sym 83566 basesoc_dat_w[3]
.sym 83591 basesoc_uart_phy_rx_reg[0]
.sym 83593 basesoc_uart_phy_rx_reg[3]
.sym 83595 basesoc_uart_phy_rx_reg[2]
.sym 83596 basesoc_uart_phy_rx_reg[6]
.sym 83598 basesoc_uart_phy_rx_reg[1]
.sym 83600 basesoc_uart_phy_rx_reg[4]
.sym 83601 $abc$36039$n2791
.sym 83602 basesoc_uart_phy_rx_reg[7]
.sym 83605 basesoc_uart_phy_rx_reg[5]
.sym 83608 basesoc_uart_phy_rx_reg[2]
.sym 83614 basesoc_uart_phy_rx_reg[6]
.sym 83620 basesoc_uart_phy_rx_reg[7]
.sym 83627 basesoc_uart_phy_rx_reg[0]
.sym 83634 basesoc_uart_phy_rx_reg[4]
.sym 83639 basesoc_uart_phy_rx_reg[3]
.sym 83645 basesoc_uart_phy_rx_reg[5]
.sym 83649 basesoc_uart_phy_rx_reg[1]
.sym 83653 $abc$36039$n2791
.sym 83654 clk12_$glb_clk
.sym 83655 sys_rst_$glb_sr
.sym 83656 basesoc_uart_phy_rx_reg[1]
.sym 83657 basesoc_uart_phy_rx_reg[0]
.sym 83658 basesoc_uart_phy_rx_reg[4]
.sym 83659 basesoc_uart_phy_rx_reg[3]
.sym 83660 basesoc_uart_phy_rx_reg[7]
.sym 83661 basesoc_uart_phy_rx_reg[2]
.sym 83662 basesoc_uart_phy_rx_reg[6]
.sym 83663 basesoc_uart_phy_rx_reg[5]
.sym 83679 array_muxed0[6]
.sym 83680 picorv32.alu_out_q[15]
.sym 83681 user_btn2
.sym 83684 array_muxed0[0]
.sym 83685 basesoc_picorv328[19]
.sym 83686 basesoc_picorv328[20]
.sym 83689 basesoc_picorv323[4]
.sym 83690 basesoc_picorv323[4]
.sym 83691 $abc$36039$n2898_1
.sym 83698 $abc$36039$n2898_1
.sym 83699 $abc$36039$n4397_1
.sym 83700 basesoc_picorv323[4]
.sym 83701 sys_rst
.sym 83705 basesoc_picorv327[5]
.sym 83706 $abc$36039$n4480
.sym 83708 $abc$36039$n2898_1
.sym 83711 $abc$36039$n4398_1
.sym 83712 $abc$36039$n5832
.sym 83714 $abc$36039$n4399
.sym 83715 $abc$36039$n4391_1
.sym 83717 $abc$36039$n4449_1
.sym 83719 basesoc_picorv323[5]
.sym 83721 basesoc_picorv323[5]
.sym 83722 $abc$36039$n4390
.sym 83723 $abc$36039$n2897
.sym 83724 basesoc_picorv327[11]
.sym 83726 $abc$36039$n2893
.sym 83727 basesoc_picorv328[11]
.sym 83730 $abc$36039$n5832
.sym 83732 sys_rst
.sym 83743 basesoc_picorv327[5]
.sym 83744 basesoc_picorv323[5]
.sym 83745 $abc$36039$n2897
.sym 83748 $abc$36039$n2897
.sym 83749 basesoc_picorv327[11]
.sym 83750 basesoc_picorv328[11]
.sym 83751 $abc$36039$n4449_1
.sym 83754 basesoc_picorv327[11]
.sym 83755 $abc$36039$n2898_1
.sym 83756 $abc$36039$n2893
.sym 83757 basesoc_picorv328[11]
.sym 83760 $abc$36039$n4398_1
.sym 83761 $abc$36039$n4390
.sym 83762 $abc$36039$n4399
.sym 83763 $abc$36039$n4397_1
.sym 83766 $abc$36039$n2898_1
.sym 83767 basesoc_picorv323[5]
.sym 83768 $abc$36039$n2893
.sym 83769 basesoc_picorv327[5]
.sym 83773 $abc$36039$n4391_1
.sym 83774 basesoc_picorv323[4]
.sym 83775 $abc$36039$n4480
.sym 83777 clk12_$glb_clk
.sym 83779 $abc$36039$n4495
.sym 83780 $abc$36039$n4390
.sym 83781 $abc$36039$n4391_1
.sym 83782 $abc$36039$n4497_1
.sym 83785 $abc$36039$n4432
.sym 83786 $abc$36039$n4496
.sym 83792 $abc$36039$n4480
.sym 83798 basesoc_uart_phy_rx
.sym 83802 array_muxed0[5]
.sym 83804 $abc$36039$n2893
.sym 83805 basesoc_dat_w[6]
.sym 83806 basesoc_dat_w[2]
.sym 83807 basesoc_dat_w[1]
.sym 83808 $abc$36039$n4447
.sym 83812 $abc$36039$n2893
.sym 83813 basesoc_picorv328[11]
.sym 83814 picorv32.mem_wordsize[1]
.sym 83820 $abc$36039$n4320
.sym 83822 $abc$36039$n4498
.sym 83823 $abc$36039$n4448_1
.sym 83824 $abc$36039$n4447
.sym 83825 $abc$36039$n4446_1
.sym 83827 $abc$36039$n4450
.sym 83829 $abc$36039$n4280
.sym 83833 $abc$36039$n4445_1
.sym 83834 $abc$36039$n4413_1
.sym 83836 $abc$36039$n4495
.sym 83837 $abc$36039$n4302
.sym 83839 basesoc_picorv323[3]
.sym 83841 $abc$36039$n4480
.sym 83843 $abc$36039$n4496
.sym 83845 $abc$36039$n4302
.sym 83847 $abc$36039$n4416_1
.sym 83849 basesoc_picorv323[4]
.sym 83850 $abc$36039$n4432
.sym 83853 $abc$36039$n4416_1
.sym 83854 $abc$36039$n4413_1
.sym 83855 basesoc_picorv323[4]
.sym 83856 $abc$36039$n4302
.sym 83859 $abc$36039$n4446_1
.sym 83860 basesoc_picorv323[4]
.sym 83861 $abc$36039$n4480
.sym 83865 $abc$36039$n4447
.sym 83866 $abc$36039$n4450
.sym 83867 $abc$36039$n4445_1
.sym 83868 $abc$36039$n4448_1
.sym 83871 $abc$36039$n4302
.sym 83872 basesoc_picorv323[4]
.sym 83873 $abc$36039$n4432
.sym 83878 $abc$36039$n4480
.sym 83879 basesoc_picorv323[4]
.sym 83880 $abc$36039$n4432
.sym 83883 $abc$36039$n4446_1
.sym 83884 basesoc_picorv323[4]
.sym 83886 $abc$36039$n4302
.sym 83889 $abc$36039$n4495
.sym 83891 $abc$36039$n4498
.sym 83892 $abc$36039$n4496
.sym 83896 $abc$36039$n4320
.sym 83897 basesoc_picorv323[3]
.sym 83898 $abc$36039$n4280
.sym 83900 clk12_$glb_clk
.sym 83902 $abc$36039$n4305
.sym 83903 $abc$36039$n4392_1
.sym 83904 $abc$36039$n4314
.sym 83905 $abc$36039$n4433_1
.sym 83906 $abc$36039$n4459
.sym 83907 $abc$36039$n4393
.sym 83908 $abc$36039$n4306
.sym 83909 $abc$36039$n4473_1
.sym 83910 sys_rst
.sym 83913 sys_rst
.sym 83914 $abc$36039$n4320
.sym 83916 $abc$36039$n4498
.sym 83919 $abc$36039$n4320
.sym 83920 sys_rst
.sym 83923 array_muxed0[1]
.sym 83925 $abc$36039$n4302
.sym 83926 $abc$36039$n2897
.sym 83927 basesoc_dat_w[5]
.sym 83928 $abc$36039$n2898_1
.sym 83929 basesoc_picorv328[18]
.sym 83930 $abc$36039$n2839
.sym 83931 user_btn2
.sym 83933 $abc$36039$n4416_1
.sym 83934 $abc$36039$n4480
.sym 83935 $abc$36039$n4305
.sym 83936 $abc$36039$n2898_1
.sym 83937 $abc$36039$n2897
.sym 83943 $abc$36039$n4302
.sym 83944 $abc$36039$n4415_1
.sym 83945 $abc$36039$n4434_1
.sym 83946 $abc$36039$n4478
.sym 83949 basesoc_picorv323[3]
.sym 83952 $abc$36039$n4474
.sym 83953 $abc$36039$n4475_1
.sym 83954 $abc$36039$n4431_1
.sym 83955 $abc$36039$n4435
.sym 83956 $abc$36039$n4365_1
.sym 83961 $abc$36039$n2897
.sym 83962 $abc$36039$n4433_1
.sym 83963 basesoc_picorv327[9]
.sym 83964 $abc$36039$n2893
.sym 83965 basesoc_picorv323[4]
.sym 83966 $abc$36039$n4473_1
.sym 83969 $abc$36039$n4320
.sym 83971 basesoc_picorv328[9]
.sym 83972 $abc$36039$n4393
.sym 83973 $abc$36039$n4426
.sym 83974 $abc$36039$n4414
.sym 83976 $abc$36039$n4474
.sym 83977 $abc$36039$n4473_1
.sym 83979 $abc$36039$n4426
.sym 83982 $abc$36039$n4475_1
.sym 83983 $abc$36039$n4302
.sym 83984 $abc$36039$n4478
.sym 83985 basesoc_picorv323[4]
.sym 83988 $abc$36039$n2897
.sym 83989 basesoc_picorv328[9]
.sym 83990 basesoc_picorv327[9]
.sym 83991 $abc$36039$n2893
.sym 83994 $abc$36039$n4415_1
.sym 83995 basesoc_picorv323[3]
.sym 83996 $abc$36039$n4320
.sym 84000 $abc$36039$n4434_1
.sym 84001 $abc$36039$n4433_1
.sym 84002 $abc$36039$n4431_1
.sym 84003 $abc$36039$n4435
.sym 84007 $abc$36039$n4365_1
.sym 84008 $abc$36039$n4320
.sym 84009 basesoc_picorv323[3]
.sym 84012 basesoc_picorv323[3]
.sym 84013 $abc$36039$n4415_1
.sym 84014 $abc$36039$n4414
.sym 84015 $abc$36039$n4320
.sym 84019 $abc$36039$n4393
.sym 84020 $abc$36039$n4320
.sym 84021 basesoc_picorv323[3]
.sym 84023 clk12_$glb_clk
.sym 84025 $abc$36039$n4315
.sym 84026 $abc$36039$n4311
.sym 84027 $abc$36039$n4447
.sym 84028 $abc$36039$n4361_1
.sym 84029 $abc$36039$n4307
.sym 84030 $abc$36039$n4364_1
.sym 84031 $abc$36039$n4362_1
.sym 84032 $abc$36039$n4414
.sym 84037 $abc$36039$n4302
.sym 84044 $abc$36039$n4480
.sym 84047 $PACKER_GND_NET
.sym 84049 picorv32.mem_rdata_q[12]
.sym 84050 user_btn2
.sym 84051 basesoc_picorv323[5]
.sym 84053 $abc$36039$n2898_1
.sym 84054 picorv32.alu_out_q[9]
.sym 84056 picorv32.is_alu_reg_imm
.sym 84057 basesoc_picorv323[5]
.sym 84058 basesoc_dat_w[3]
.sym 84059 $abc$36039$n4426
.sym 84068 basesoc_picorv327[25]
.sym 84069 $abc$36039$n4317
.sym 84072 $abc$36039$n4366_1
.sym 84073 basesoc_picorv323[0]
.sym 84077 $abc$36039$n4319
.sym 84078 $abc$36039$n4367_1
.sym 84079 basesoc_picorv327[24]
.sym 84080 basesoc_picorv327[23]
.sym 84082 basesoc_picorv327[26]
.sym 84085 basesoc_picorv323[2]
.sym 84086 basesoc_picorv327[31]
.sym 84088 basesoc_picorv323[1]
.sym 84090 $abc$36039$n4321
.sym 84092 $abc$36039$n4320
.sym 84099 basesoc_picorv327[25]
.sym 84100 basesoc_picorv323[0]
.sym 84101 basesoc_picorv327[26]
.sym 84106 $abc$36039$n4319
.sym 84107 basesoc_picorv323[2]
.sym 84108 basesoc_picorv323[1]
.sym 84111 basesoc_picorv327[24]
.sym 84112 basesoc_picorv327[23]
.sym 84114 basesoc_picorv323[0]
.sym 84119 basesoc_picorv323[0]
.sym 84120 basesoc_picorv327[31]
.sym 84124 $abc$36039$n4317
.sym 84125 basesoc_picorv323[1]
.sym 84126 $abc$36039$n4321
.sym 84129 $abc$36039$n4367_1
.sym 84130 $abc$36039$n4366_1
.sym 84131 basesoc_picorv323[2]
.sym 84135 basesoc_picorv323[1]
.sym 84136 $abc$36039$n4320
.sym 84137 $abc$36039$n4319
.sym 84141 $abc$36039$n4320
.sym 84142 basesoc_picorv323[1]
.sym 84143 $abc$36039$n4321
.sym 84144 $abc$36039$n4319
.sym 84148 $abc$36039$n4372_1
.sym 84149 $abc$36039$n4374_1
.sym 84150 $abc$36039$n4333
.sym 84151 $abc$36039$n4416_1
.sym 84152 $abc$36039$n4363_1
.sym 84153 $abc$36039$n4308
.sym 84154 $abc$36039$n4335
.sym 84155 $abc$36039$n4418_1
.sym 84159 user_btn1
.sym 84162 basesoc_picorv327[25]
.sym 84167 basesoc_picorv327[24]
.sym 84172 basesoc_picorv327[31]
.sym 84173 user_btn2
.sym 84174 $abc$36039$n4361_1
.sym 84175 basesoc_picorv323[4]
.sym 84176 array_muxed0[0]
.sym 84177 $abc$36039$n2898_1
.sym 84178 basesoc_picorv327[10]
.sym 84179 basesoc_picorv327[18]
.sym 84180 basesoc_picorv328[20]
.sym 84181 basesoc_picorv328[19]
.sym 84182 basesoc_picorv323[4]
.sym 84191 basesoc_picorv323[4]
.sym 84192 $abc$36039$n4468
.sym 84193 $abc$36039$n4466_1
.sym 84195 basesoc_picorv327[19]
.sym 84196 $abc$36039$n4500
.sym 84197 $abc$36039$n4502
.sym 84198 $abc$36039$n2897
.sym 84199 $abc$36039$n4320
.sym 84200 $abc$36039$n2898_1
.sym 84201 basesoc_picorv323[0]
.sym 84204 $abc$36039$n4501
.sym 84206 basesoc_picorv328[20]
.sym 84207 basesoc_picorv327[21]
.sym 84208 $abc$36039$n4467_1
.sym 84209 $abc$36039$n4302
.sym 84210 $abc$36039$n2893
.sym 84212 basesoc_picorv327[20]
.sym 84214 basesoc_picorv327[22]
.sym 84217 $abc$36039$n4302
.sym 84218 $abc$36039$n4469_1
.sym 84219 $abc$36039$n4503
.sym 84220 basesoc_picorv327[20]
.sym 84222 $abc$36039$n2898_1
.sym 84223 basesoc_picorv328[20]
.sym 84224 basesoc_picorv327[20]
.sym 84225 $abc$36039$n2893
.sym 84228 basesoc_picorv327[20]
.sym 84230 basesoc_picorv323[0]
.sym 84231 basesoc_picorv327[19]
.sym 84234 $abc$36039$n4501
.sym 84235 $abc$36039$n4500
.sym 84237 $abc$36039$n4503
.sym 84240 $abc$36039$n4302
.sym 84241 basesoc_picorv323[4]
.sym 84242 $abc$36039$n4468
.sym 84243 $abc$36039$n4469_1
.sym 84246 basesoc_picorv323[4]
.sym 84248 $abc$36039$n4302
.sym 84249 $abc$36039$n4320
.sym 84253 $abc$36039$n4466_1
.sym 84254 $abc$36039$n4467_1
.sym 84258 basesoc_picorv327[21]
.sym 84259 basesoc_picorv323[0]
.sym 84260 basesoc_picorv327[22]
.sym 84264 $abc$36039$n4502
.sym 84265 $abc$36039$n2897
.sym 84266 basesoc_picorv328[20]
.sym 84267 basesoc_picorv327[20]
.sym 84269 clk12_$glb_clk
.sym 84271 $abc$36039$n4309
.sym 84272 $abc$36039$n4530
.sym 84273 $abc$36039$n4336
.sym 84274 $abc$36039$n4332
.sym 84275 $abc$36039$n4490
.sym 84276 $abc$36039$n4328
.sym 84277 $abc$36039$n4368_1
.sym 84278 $abc$36039$n4360_1
.sym 84289 basesoc_picorv323[0]
.sym 84293 basesoc_picorv323[0]
.sym 84295 basesoc_dat_w[1]
.sym 84296 $abc$36039$n2893
.sym 84297 basesoc_dat_w[6]
.sym 84298 $abc$36039$n4407_1
.sym 84299 basesoc_dat_w[2]
.sym 84300 $abc$36039$n4480
.sym 84301 $abc$36039$n2893
.sym 84302 basesoc_picorv327[13]
.sym 84303 $abc$36039$n4438
.sym 84304 basesoc_picorv323[2]
.sym 84305 basesoc_picorv327[14]
.sym 84312 $abc$36039$n2893
.sym 84314 $abc$36039$n4407_1
.sym 84315 $abc$36039$n4380_1
.sym 84316 $abc$36039$n4480
.sym 84318 $abc$36039$n4403_1
.sym 84320 $abc$36039$n4532_1
.sym 84321 $abc$36039$n4533_1
.sym 84322 basesoc_picorv327[26]
.sym 84323 basesoc_picorv327[26]
.sym 84324 $abc$36039$n4404_1
.sym 84326 $abc$36039$n4403_1
.sym 84327 $abc$36039$n4320
.sym 84328 basesoc_picorv323[3]
.sym 84331 basesoc_picorv323[3]
.sym 84332 $abc$36039$n4490
.sym 84334 $abc$36039$n2898_1
.sym 84335 $abc$36039$n4426
.sym 84336 $abc$36039$n4491
.sym 84337 $abc$36039$n4530
.sym 84338 $abc$36039$n4531_1
.sym 84339 $abc$36039$n4493
.sym 84340 basesoc_picorv328[26]
.sym 84342 basesoc_picorv323[4]
.sym 84343 $abc$36039$n2897
.sym 84345 $abc$36039$n2898_1
.sym 84346 basesoc_picorv327[26]
.sym 84347 $abc$36039$n2893
.sym 84348 basesoc_picorv328[26]
.sym 84351 $abc$36039$n4531_1
.sym 84352 $abc$36039$n4530
.sym 84354 $abc$36039$n4533_1
.sym 84357 $abc$36039$n2897
.sym 84358 $abc$36039$n4532_1
.sym 84359 basesoc_picorv327[26]
.sym 84360 basesoc_picorv328[26]
.sym 84363 basesoc_picorv323[3]
.sym 84365 $abc$36039$n4404_1
.sym 84366 $abc$36039$n4320
.sym 84369 basesoc_picorv323[3]
.sym 84370 $abc$36039$n4426
.sym 84371 $abc$36039$n4407_1
.sym 84372 $abc$36039$n4403_1
.sym 84376 $abc$36039$n4493
.sym 84377 $abc$36039$n4491
.sym 84378 $abc$36039$n4490
.sym 84381 $abc$36039$n4403_1
.sym 84382 $abc$36039$n4404_1
.sym 84384 basesoc_picorv323[3]
.sym 84387 basesoc_picorv323[4]
.sym 84389 $abc$36039$n4380_1
.sym 84390 $abc$36039$n4480
.sym 84392 clk12_$glb_clk
.sym 84394 $abc$36039$n4440_1
.sym 84395 $abc$36039$n4353_1
.sym 84396 $abc$36039$n4438
.sym 84397 $abc$36039$n4341
.sym 84398 $abc$36039$n4425_1
.sym 84399 $abc$36039$n4350_1
.sym 84400 $abc$36039$n4349_1
.sym 84401 $abc$36039$n4426
.sym 84407 $abc$36039$n4302
.sym 84410 basesoc_picorv327[26]
.sym 84411 basesoc_picorv327[26]
.sym 84415 $abc$36039$n4320
.sym 84418 $abc$36039$n2839
.sym 84419 basesoc_dat_w[5]
.sym 84420 $abc$36039$n2898_1
.sym 84422 $abc$36039$n4491
.sym 84423 user_btn2
.sym 84425 $abc$36039$n2897
.sym 84427 $abc$36039$n4295
.sym 84429 $abc$36039$n2897
.sym 84436 $abc$36039$n4381
.sym 84437 $abc$36039$n4284
.sym 84438 $abc$36039$n4380_1
.sym 84440 $abc$36039$n4352_1
.sym 84441 basesoc_picorv323[3]
.sym 84443 $abc$36039$n4281
.sym 84448 $abc$36039$n4285
.sym 84449 $abc$36039$n4286
.sym 84450 $abc$36039$n4283
.sym 84452 $abc$36039$n4354_1
.sym 84453 $abc$36039$n4320
.sym 84454 basesoc_picorv323[4]
.sym 84455 $abc$36039$n4302
.sym 84456 $abc$36039$n4382_1
.sym 84459 $abc$36039$n4355_1
.sym 84460 $abc$36039$n4383_1
.sym 84461 $abc$36039$n4320
.sym 84464 basesoc_picorv323[2]
.sym 84465 basesoc_picorv323[1]
.sym 84468 $abc$36039$n4320
.sym 84469 basesoc_picorv323[1]
.sym 84471 $abc$36039$n4286
.sym 84475 $abc$36039$n4285
.sym 84476 basesoc_picorv323[1]
.sym 84477 $abc$36039$n4283
.sym 84480 basesoc_picorv323[2]
.sym 84482 $abc$36039$n4284
.sym 84483 $abc$36039$n4281
.sym 84486 $abc$36039$n4381
.sym 84488 $abc$36039$n4382_1
.sym 84489 basesoc_picorv323[3]
.sym 84492 basesoc_picorv323[2]
.sym 84493 $abc$36039$n4355_1
.sym 84494 $abc$36039$n4320
.sym 84499 basesoc_picorv323[2]
.sym 84500 $abc$36039$n4320
.sym 84501 $abc$36039$n4284
.sym 84504 basesoc_picorv323[2]
.sym 84505 $abc$36039$n4354_1
.sym 84507 $abc$36039$n4352_1
.sym 84510 basesoc_picorv323[4]
.sym 84511 $abc$36039$n4383_1
.sym 84512 $abc$36039$n4380_1
.sym 84513 $abc$36039$n4302
.sym 84517 $abc$36039$n4276_1
.sym 84518 $abc$36039$n4383_1
.sym 84519 $abc$36039$n4385_1
.sym 84520 $abc$36039$n4287
.sym 84521 $abc$36039$n4274
.sym 84522 $abc$36039$n4273_1
.sym 84523 $abc$36039$n4275
.sym 84524 $abc$36039$n4351_1
.sym 84535 $abc$36039$n4302
.sym 84537 $abc$36039$n4286
.sym 84540 $abc$36039$n4302
.sym 84541 picorv32.mem_rdata_q[12]
.sym 84543 user_btn2
.sym 84545 $abc$36039$n2898_1
.sym 84548 picorv32.is_alu_reg_imm
.sym 84550 basesoc_dat_w[3]
.sym 84551 $abc$36039$n4426
.sym 84559 basesoc_picorv323[4]
.sym 84560 $abc$36039$n4272
.sym 84562 $abc$36039$n4302
.sym 84564 $abc$36039$n4278
.sym 84565 $abc$36039$n4282_1
.sym 84566 basesoc_picorv323[3]
.sym 84568 $abc$36039$n4280
.sym 84570 basesoc_picorv327[22]
.sym 84571 basesoc_picorv323[0]
.sym 84573 $abc$36039$n4279_1
.sym 84574 basesoc_picorv323[2]
.sym 84576 $abc$36039$n4385_1
.sym 84577 $abc$36039$n4287
.sym 84581 basesoc_picorv323[1]
.sym 84582 $abc$36039$n4281
.sym 84583 $abc$36039$n4381
.sym 84585 basesoc_picorv327[23]
.sym 84587 $abc$36039$n4273_1
.sym 84588 $abc$36039$n4277
.sym 84589 $abc$36039$n4283
.sym 84592 basesoc_picorv323[1]
.sym 84593 $abc$36039$n4283
.sym 84594 $abc$36039$n4282_1
.sym 84597 $abc$36039$n4281
.sym 84599 $abc$36039$n4277
.sym 84600 basesoc_picorv323[2]
.sym 84603 $abc$36039$n4273_1
.sym 84604 $abc$36039$n4280
.sym 84606 basesoc_picorv323[3]
.sym 84609 basesoc_picorv323[3]
.sym 84610 $abc$36039$n4385_1
.sym 84612 $abc$36039$n4381
.sym 84615 $abc$36039$n4302
.sym 84616 basesoc_picorv323[4]
.sym 84617 $abc$36039$n4272
.sym 84618 $abc$36039$n4287
.sym 84621 basesoc_picorv323[1]
.sym 84623 $abc$36039$n4282_1
.sym 84624 $abc$36039$n4279_1
.sym 84627 $abc$36039$n4278
.sym 84629 $abc$36039$n4279_1
.sym 84630 basesoc_picorv323[1]
.sym 84633 basesoc_picorv327[22]
.sym 84634 basesoc_picorv323[0]
.sym 84636 basesoc_picorv327[23]
.sym 84640 $abc$36039$n4299
.sym 84641 $abc$36039$n4296
.sym 84642 $abc$36039$n4288
.sym 84643 $abc$36039$n4301
.sym 84644 $abc$36039$n4295
.sym 84645 $abc$36039$n4347
.sym 84646 $abc$36039$n4384
.sym 84647 $abc$36039$n4300
.sym 84651 basesoc_timer0_eventmanager_status_w
.sym 84653 basesoc_dat_w[3]
.sym 84655 $PACKER_VCC_NET
.sym 84658 basesoc_picorv327[22]
.sym 84661 basesoc_picorv327[17]
.sym 84664 basesoc_picorv327[8]
.sym 84665 user_btn2
.sym 84666 user_btn2
.sym 84667 array_muxed0[0]
.sym 84668 basesoc_dat_w[7]
.sym 84669 $abc$36039$n2898_1
.sym 84670 basesoc_picorv327[18]
.sym 84671 basesoc_picorv327[23]
.sym 84672 $abc$36039$n2835
.sym 84673 user_btn2
.sym 84674 basesoc_picorv327[10]
.sym 84675 picorv32.instr_bgeu
.sym 84681 basesoc_picorv323[0]
.sym 84683 $abc$36039$n2835
.sym 84690 $abc$36039$n2839
.sym 84691 basesoc_picorv328[18]
.sym 84692 $abc$36039$n2898_1
.sym 84696 basesoc_picorv327[18]
.sym 84698 basesoc_picorv327[20]
.sym 84700 basesoc_picorv327[10]
.sym 84701 basesoc_picorv327[11]
.sym 84702 $abc$36039$n2893
.sym 84704 $abc$36039$n2897
.sym 84705 basesoc_picorv327[25]
.sym 84706 $abc$36039$n4492
.sym 84707 basesoc_picorv327[21]
.sym 84708 basesoc_uart_phy_sink_ready
.sym 84709 basesoc_picorv327[24]
.sym 84712 basesoc_uart_tx_fifo_do_read
.sym 84714 basesoc_uart_phy_sink_ready
.sym 84716 $abc$36039$n2839
.sym 84720 $abc$36039$n2893
.sym 84721 $abc$36039$n2898_1
.sym 84722 basesoc_picorv328[18]
.sym 84723 basesoc_picorv327[18]
.sym 84726 basesoc_picorv327[18]
.sym 84727 basesoc_picorv328[18]
.sym 84728 $abc$36039$n4492
.sym 84729 $abc$36039$n2897
.sym 84733 basesoc_uart_tx_fifo_do_read
.sym 84738 basesoc_picorv327[11]
.sym 84740 basesoc_picorv323[0]
.sym 84741 basesoc_picorv327[10]
.sym 84750 basesoc_picorv323[0]
.sym 84751 basesoc_picorv327[20]
.sym 84753 basesoc_picorv327[21]
.sym 84756 basesoc_picorv327[24]
.sym 84757 basesoc_picorv323[0]
.sym 84758 basesoc_picorv327[25]
.sym 84760 $abc$36039$n2835
.sym 84761 clk12_$glb_clk
.sym 84762 sys_rst_$glb_sr
.sym 84763 $abc$36039$n4290
.sym 84764 $abc$36039$n4289
.sym 84765 $abc$36039$n4345
.sym 84766 $abc$36039$n4293
.sym 84767 $abc$36039$n4297
.sym 84768 basesoc_uart_phy_storage[11]
.sym 84769 $abc$36039$n4292
.sym 84770 $abc$36039$n4294
.sym 84779 basesoc_picorv323[0]
.sym 84787 basesoc_dat_w[1]
.sym 84788 $abc$36039$n2893
.sym 84789 basesoc_dat_w[6]
.sym 84790 basesoc_uart_phy_storage[11]
.sym 84791 basesoc_dat_w[2]
.sym 84792 $abc$36039$n2893
.sym 84794 basesoc_picorv327[13]
.sym 84795 picorv32.is_slti_blt_slt
.sym 84796 basesoc_picorv323[2]
.sym 84797 basesoc_picorv327[14]
.sym 84805 $abc$36039$n5931
.sym 84807 $abc$36039$n5935
.sym 84811 $PACKER_VCC_NET
.sym 84812 $abc$36039$n5929
.sym 84814 waittimer2_count[9]
.sym 84817 basesoc_picorv327[1]
.sym 84820 waittimer2_count[11]
.sym 84822 $abc$36039$n2964
.sym 84823 waittimer2_count[0]
.sym 84825 user_btn2
.sym 84826 basesoc_picorv323[0]
.sym 84827 basesoc_picorv327[0]
.sym 84828 waittimer2_count[13]
.sym 84830 $abc$36039$n5917
.sym 84833 $abc$36039$n5913
.sym 84838 $abc$36039$n5935
.sym 84840 user_btn2
.sym 84843 waittimer2_count[9]
.sym 84845 waittimer2_count[13]
.sym 84846 waittimer2_count[11]
.sym 84850 $abc$36039$n5931
.sym 84852 user_btn2
.sym 84855 user_btn2
.sym 84856 $abc$36039$n5913
.sym 84862 user_btn2
.sym 84864 $abc$36039$n5917
.sym 84867 $PACKER_VCC_NET
.sym 84869 waittimer2_count[0]
.sym 84873 basesoc_picorv327[1]
.sym 84875 basesoc_picorv323[0]
.sym 84876 basesoc_picorv327[0]
.sym 84879 user_btn2
.sym 84881 $abc$36039$n5929
.sym 84883 $abc$36039$n2964
.sym 84884 clk12_$glb_clk
.sym 84885 sys_rst_$glb_sr
.sym 84892 waittimer2_count[1]
.sym 84897 basesoc_timer0_value[8]
.sym 84898 basesoc_dat_w[2]
.sym 84904 basesoc_picorv327[7]
.sym 84907 $PACKER_VCC_NET
.sym 84910 basesoc_picorv327[6]
.sym 84911 $abc$36039$n2898_1
.sym 84913 basesoc_picorv327[0]
.sym 84919 basesoc_dat_w[5]
.sym 84920 basesoc_picorv327[9]
.sym 84921 $abc$36039$n2897
.sym 84929 $abc$36039$n2964
.sym 84930 waittimer2_count[0]
.sym 84931 waittimer2_count[2]
.sym 84932 sys_rst
.sym 84935 $abc$36039$n5945
.sym 84938 waittimer2_count[0]
.sym 84943 user_btn2
.sym 84948 eventmanager_status_w[2]
.sym 84952 $abc$36039$n184
.sym 84957 waittimer2_count[1]
.sym 84962 $abc$36039$n184
.sym 84966 sys_rst
.sym 84967 user_btn2
.sym 84968 $abc$36039$n5945
.sym 84972 waittimer2_count[0]
.sym 84973 sys_rst
.sym 84974 user_btn2
.sym 84975 eventmanager_status_w[2]
.sym 84984 waittimer2_count[2]
.sym 84985 waittimer2_count[1]
.sym 84986 $abc$36039$n184
.sym 84987 waittimer2_count[0]
.sym 85006 $abc$36039$n2964
.sym 85007 clk12_$glb_clk
.sym 85012 basesoc_uart_phy_storage[26]
.sym 85014 basesoc_uart_phy_storage[30]
.sym 85023 array_muxed0[9]
.sym 85032 basesoc_dat_w[1]
.sym 85036 basesoc_uart_phy_storage[30]
.sym 85037 $abc$36039$n2898_1
.sym 85038 picorv32.mem_rdata_q[12]
.sym 85040 picorv32.is_alu_reg_imm
.sym 85043 basesoc_dat_w[3]
.sym 85057 $abc$36039$n11
.sym 85061 $abc$36039$n2750
.sym 85125 $abc$36039$n11
.sym 85129 $abc$36039$n2750
.sym 85130 clk12_$glb_clk
.sym 85132 $abc$36039$n2898_1
.sym 85133 picorv32.instr_xor
.sym 85134 picorv32.instr_xori
.sym 85136 picorv32.instr_or
.sym 85137 $abc$36039$n2897
.sym 85139 picorv32.instr_ori
.sym 85148 $abc$36039$n2975
.sym 85150 $PACKER_GND_NET
.sym 85158 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85160 basesoc_dat_w[7]
.sym 85162 picorv32.instr_bgeu
.sym 85165 $abc$36039$n2898_1
.sym 85180 array_muxed0[10]
.sym 85181 basesoc_adr[10]
.sym 85182 array_muxed0[13]
.sym 85186 basesoc_adr[9]
.sym 85187 $abc$36039$n3228
.sym 85189 basesoc_dat_w[5]
.sym 85192 sys_rst
.sym 85194 $abc$36039$n2897
.sym 85197 $abc$36039$n2898_1
.sym 85199 array_muxed0[9]
.sym 85200 basesoc_adr[13]
.sym 85207 array_muxed0[10]
.sym 85227 array_muxed0[13]
.sym 85231 $abc$36039$n2897
.sym 85233 $abc$36039$n2898_1
.sym 85238 array_muxed0[9]
.sym 85242 basesoc_adr[13]
.sym 85243 $abc$36039$n3228
.sym 85244 basesoc_adr[9]
.sym 85245 basesoc_adr[10]
.sym 85249 basesoc_dat_w[5]
.sym 85250 sys_rst
.sym 85253 clk12_$glb_clk
.sym 85254 sys_rst_$glb_sr
.sym 85255 picorv32.instr_slti
.sym 85256 picorv32.instr_andi
.sym 85258 picorv32.instr_and
.sym 85261 $abc$36039$n2893
.sym 85271 csrbankarray_csrbank3_bitbang_en0_w
.sym 85279 picorv32.is_slti_blt_slt
.sym 85284 $abc$36039$n2893
.sym 85287 basesoc_dat_w[1]
.sym 85288 basesoc_dat_w[2]
.sym 85289 basesoc_dat_w[6]
.sym 85302 picorv32.instr_blt
.sym 85304 picorv32.instr_slt
.sym 85310 $abc$36039$n711
.sym 85320 picorv32.instr_slti
.sym 85354 picorv32.instr_slt
.sym 85355 picorv32.instr_blt
.sym 85356 picorv32.instr_slti
.sym 85359 $abc$36039$n711
.sym 85376 clk12_$glb_clk
.sym 85378 basesoc_timer0_load_storage[14]
.sym 85381 basesoc_timer0_load_storage[15]
.sym 85383 basesoc_timer0_load_storage[9]
.sym 85384 basesoc_timer0_load_storage[12]
.sym 85385 basesoc_timer0_load_storage[8]
.sym 85400 basesoc_dat_w[2]
.sym 85402 basesoc_ctrl_reset_reset_r
.sym 85407 basesoc_timer0_load_storage[12]
.sym 85409 basesoc_timer0_load_storage[8]
.sym 85411 basesoc_timer0_load_storage[14]
.sym 85412 basesoc_dat_w[5]
.sym 85419 picorv32.instr_slti
.sym 85420 picorv32.mem_rdata_q[12]
.sym 85425 picorv32.is_alu_reg_imm
.sym 85427 picorv32.mem_rdata_q[13]
.sym 85430 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85431 picorv32.instr_sltiu
.sym 85434 picorv32.mem_rdata_q[14]
.sym 85435 $abc$36039$n3497
.sym 85437 $abc$36039$n3049
.sym 85443 picorv32.instr_slt
.sym 85450 picorv32.instr_sltu
.sym 85452 $abc$36039$n3497
.sym 85453 picorv32.mem_rdata_q[12]
.sym 85454 picorv32.mem_rdata_q[14]
.sym 85455 picorv32.mem_rdata_q[13]
.sym 85458 picorv32.mem_rdata_q[13]
.sym 85459 $abc$36039$n3497
.sym 85460 picorv32.mem_rdata_q[12]
.sym 85461 picorv32.mem_rdata_q[14]
.sym 85464 picorv32.instr_sltu
.sym 85465 picorv32.instr_slt
.sym 85466 picorv32.instr_slti
.sym 85467 picorv32.instr_sltiu
.sym 85470 picorv32.mem_rdata_q[12]
.sym 85471 picorv32.mem_rdata_q[14]
.sym 85472 picorv32.mem_rdata_q[13]
.sym 85473 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85476 picorv32.mem_rdata_q[14]
.sym 85477 picorv32.mem_rdata_q[12]
.sym 85478 picorv32.is_alu_reg_imm
.sym 85479 picorv32.mem_rdata_q[13]
.sym 85488 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85489 picorv32.mem_rdata_q[12]
.sym 85490 picorv32.mem_rdata_q[14]
.sym 85491 picorv32.mem_rdata_q[13]
.sym 85494 picorv32.mem_rdata_q[13]
.sym 85495 $abc$36039$n3497
.sym 85496 picorv32.mem_rdata_q[12]
.sym 85497 picorv32.mem_rdata_q[14]
.sym 85498 $abc$36039$n3049
.sym 85499 clk12_$glb_clk
.sym 85500 $abc$36039$n232_$glb_sr
.sym 85501 basesoc_timer0_reload_storage[7]
.sym 85502 basesoc_timer0_reload_storage[3]
.sym 85505 $abc$36039$n5048
.sym 85506 basesoc_timer0_reload_storage[2]
.sym 85507 $abc$36039$n2898
.sym 85516 basesoc_timer0_load_storage[15]
.sym 85517 picorv32.instr_add
.sym 85519 $abc$36039$n2905
.sym 85525 basesoc_timer0_value[19]
.sym 85527 basesoc_timer0_value[7]
.sym 85528 basesoc_dat_w[3]
.sym 85530 $abc$36039$n6024
.sym 85534 basesoc_timer0_reload_storage[7]
.sym 85543 $abc$36039$n3281
.sym 85547 basesoc_timer0_reload_storage[10]
.sym 85549 $abc$36039$n5060
.sym 85551 basesoc_timer0_load_storage[10]
.sym 85554 sys_rst
.sym 85555 basesoc_timer0_load_storage[7]
.sym 85557 basesoc_timer0_load_storage[8]
.sym 85558 basesoc_timer0_reload_storage[7]
.sym 85559 $abc$36039$n5058_1
.sym 85564 $abc$36039$n6039
.sym 85566 basesoc_timer0_eventmanager_status_w
.sym 85567 $abc$36039$n6048
.sym 85568 $abc$36039$n5064_1
.sym 85570 basesoc_timer0_en_storage
.sym 85573 $abc$36039$n3291
.sym 85575 $abc$36039$n3291
.sym 85576 $abc$36039$n3281
.sym 85578 sys_rst
.sym 85582 $abc$36039$n6039
.sym 85583 basesoc_timer0_eventmanager_status_w
.sym 85584 basesoc_timer0_reload_storage[7]
.sym 85587 $abc$36039$n6048
.sym 85588 basesoc_timer0_reload_storage[10]
.sym 85590 basesoc_timer0_eventmanager_status_w
.sym 85593 $abc$36039$n5064_1
.sym 85595 basesoc_timer0_en_storage
.sym 85596 basesoc_timer0_load_storage[10]
.sym 85605 $abc$36039$n5058_1
.sym 85606 basesoc_timer0_load_storage[7]
.sym 85607 basesoc_timer0_en_storage
.sym 85611 basesoc_timer0_load_storage[8]
.sym 85612 basesoc_timer0_en_storage
.sym 85614 $abc$36039$n5060
.sym 85622 clk12_$glb_clk
.sym 85623 sys_rst_$glb_sr
.sym 85624 $abc$36039$n5068
.sym 85625 basesoc_timer0_value[12]
.sym 85626 $abc$36039$n3316
.sym 85627 $abc$36039$n3312
.sym 85628 basesoc_timer0_value[2]
.sym 85629 $abc$36039$n3314
.sym 85630 basesoc_timer0_value[19]
.sym 85631 $abc$36039$n3315
.sym 85635 basesoc_timer0_reload_storage[31]
.sym 85637 $abc$36039$n3281
.sym 85638 basesoc_timer0_value[7]
.sym 85644 $abc$36039$n2904
.sym 85645 $abc$36039$n5060
.sym 85647 basesoc_timer0_load_storage[10]
.sym 85650 $abc$36039$n6039
.sym 85651 basesoc_timer0_value[10]
.sym 85652 basesoc_dat_w[7]
.sym 85653 $abc$36039$n6048
.sym 85656 $abc$36039$n2898
.sym 85657 basesoc_timer0_value[8]
.sym 85658 basesoc_timer0_value[31]
.sym 85659 basesoc_timer0_value[12]
.sym 85665 $abc$36039$n3294
.sym 85666 basesoc_timer0_reload_storage[15]
.sym 85667 $abc$36039$n2896
.sym 85668 basesoc_timer0_reload_storage[10]
.sym 85669 $abc$36039$n3283
.sym 85670 basesoc_dat_w[7]
.sym 85671 $abc$36039$n3285
.sym 85673 $abc$36039$n3294
.sym 85675 $abc$36039$n4836
.sym 85676 $abc$36039$n3297
.sym 85678 basesoc_timer0_load_storage[10]
.sym 85679 $abc$36039$n4837
.sym 85680 basesoc_dat_w[2]
.sym 85684 basesoc_dat_w[5]
.sym 85686 basesoc_timer0_load_storage[7]
.sym 85687 $abc$36039$n4856_1
.sym 85688 basesoc_timer0_reload_storage[18]
.sym 85691 basesoc_timer0_value_status[18]
.sym 85692 $abc$36039$n4861_1
.sym 85695 basesoc_timer0_value_status[26]
.sym 85696 basesoc_timer0_load_storage[2]
.sym 85698 $abc$36039$n4856_1
.sym 85699 basesoc_timer0_reload_storage[18]
.sym 85700 $abc$36039$n3297
.sym 85704 basesoc_timer0_value_status[18]
.sym 85706 $abc$36039$n4837
.sym 85707 $abc$36039$n4861_1
.sym 85713 basesoc_dat_w[5]
.sym 85716 basesoc_timer0_reload_storage[10]
.sym 85717 $abc$36039$n3283
.sym 85718 $abc$36039$n3294
.sym 85719 basesoc_timer0_load_storage[2]
.sym 85722 $abc$36039$n3283
.sym 85723 basesoc_timer0_reload_storage[15]
.sym 85724 $abc$36039$n3294
.sym 85725 basesoc_timer0_load_storage[7]
.sym 85728 basesoc_dat_w[7]
.sym 85734 basesoc_timer0_load_storage[10]
.sym 85735 basesoc_timer0_value_status[26]
.sym 85736 $abc$36039$n3285
.sym 85737 $abc$36039$n4836
.sym 85743 basesoc_dat_w[2]
.sym 85744 $abc$36039$n2896
.sym 85745 clk12_$glb_clk
.sym 85746 sys_rst_$glb_sr
.sym 85749 $abc$36039$n6024
.sym 85750 $abc$36039$n6027
.sym 85751 $abc$36039$n6030
.sym 85752 $abc$36039$n6033
.sym 85753 $abc$36039$n6036
.sym 85754 $abc$36039$n6039
.sym 85759 basesoc_timer0_value[1]
.sym 85760 basesoc_timer0_reload_storage[15]
.sym 85761 $abc$36039$n4836
.sym 85764 basesoc_timer0_reload_storage[10]
.sym 85766 basesoc_timer0_load_storage[10]
.sym 85767 $abc$36039$n3285
.sym 85768 basesoc_timer0_reload_storage[12]
.sym 85769 basesoc_timer0_load_storage[11]
.sym 85771 basesoc_timer0_eventmanager_status_w
.sym 85772 basesoc_dat_w[1]
.sym 85773 $abc$36039$n3312
.sym 85774 basesoc_dat_w[6]
.sym 85779 basesoc_timer0_value[19]
.sym 85781 basesoc_timer0_load_storage[27]
.sym 85788 basesoc_timer0_reload_storage[5]
.sym 85789 basesoc_timer0_value[4]
.sym 85790 basesoc_timer0_value_status[3]
.sym 85791 basesoc_timer0_reload_storage[23]
.sym 85792 $abc$36039$n4910
.sym 85793 basesoc_timer0_value_status[11]
.sym 85794 $abc$36039$n11
.sym 85795 basesoc_timer0_value[5]
.sym 85796 $abc$36039$n4888_1
.sym 85797 basesoc_timer0_value[6]
.sym 85798 basesoc_timer0_value_status[21]
.sym 85799 $abc$36039$n2718
.sym 85800 $abc$36039$n4911_1
.sym 85802 basesoc_timer0_value_status[31]
.sym 85803 $abc$36039$n3300
.sym 85804 basesoc_timer0_reload_storage[7]
.sym 85806 $abc$36039$n3291
.sym 85807 $abc$36039$n4843
.sym 85808 basesoc_timer0_value[7]
.sym 85809 $abc$36039$n3297
.sym 85810 $abc$36039$n4836
.sym 85811 $abc$36039$n4837
.sym 85813 basesoc_timer0_load_storage[5]
.sym 85814 $abc$36039$n3291
.sym 85816 basesoc_timer0_reload_storage[31]
.sym 85817 $abc$36039$n3283
.sym 85818 $abc$36039$n4887_1
.sym 85819 $abc$36039$n4841
.sym 85821 basesoc_timer0_value[7]
.sym 85822 basesoc_timer0_value[4]
.sym 85823 basesoc_timer0_value[6]
.sym 85824 basesoc_timer0_value[5]
.sym 85827 $abc$36039$n3297
.sym 85829 basesoc_timer0_reload_storage[23]
.sym 85833 $abc$36039$n3283
.sym 85834 $abc$36039$n4888_1
.sym 85835 basesoc_timer0_load_storage[5]
.sym 85836 $abc$36039$n4887_1
.sym 85839 basesoc_timer0_value_status[11]
.sym 85840 $abc$36039$n4841
.sym 85841 $abc$36039$n4843
.sym 85842 basesoc_timer0_value_status[3]
.sym 85845 $abc$36039$n11
.sym 85851 $abc$36039$n3291
.sym 85852 $abc$36039$n4836
.sym 85853 basesoc_timer0_value_status[31]
.sym 85854 basesoc_timer0_reload_storage[7]
.sym 85857 basesoc_timer0_reload_storage[5]
.sym 85858 $abc$36039$n4837
.sym 85859 $abc$36039$n3291
.sym 85860 basesoc_timer0_value_status[21]
.sym 85863 $abc$36039$n4911_1
.sym 85864 $abc$36039$n4910
.sym 85865 basesoc_timer0_reload_storage[31]
.sym 85866 $abc$36039$n3300
.sym 85867 $abc$36039$n2718
.sym 85868 clk12_$glb_clk
.sym 85870 $abc$36039$n6042
.sym 85871 $abc$36039$n6045
.sym 85872 $abc$36039$n6048
.sym 85873 $abc$36039$n6051
.sym 85874 $abc$36039$n6054
.sym 85875 $abc$36039$n6057
.sym 85876 $abc$36039$n6060
.sym 85877 $abc$36039$n6063
.sym 85883 $abc$36039$n6036
.sym 85884 basesoc_timer0_value_status[3]
.sym 85888 $PACKER_VCC_NET
.sym 85890 basesoc_timer0_reload_storage[21]
.sym 85891 basesoc_timer0_eventmanager_pending_w
.sym 85892 $abc$36039$n4888_1
.sym 85893 basesoc_timer0_value[6]
.sym 85899 basesoc_timer0_eventmanager_status_w
.sym 85904 basesoc_timer0_reload_storage[11]
.sym 85911 basesoc_timer0_reload_storage[11]
.sym 85912 basesoc_timer0_value[21]
.sym 85919 basesoc_timer0_eventmanager_status_w
.sym 85921 basesoc_timer0_value[14]
.sym 85923 basesoc_timer0_value[11]
.sym 85925 basesoc_timer0_reload_storage[19]
.sym 85927 $abc$36039$n3297
.sym 85929 basesoc_timer0_value[12]
.sym 85930 basesoc_timer0_value[31]
.sym 85932 basesoc_timer0_value[26]
.sym 85933 basesoc_timer0_reload_storage[8]
.sym 85934 $abc$36039$n3294
.sym 85935 $abc$36039$n6042
.sym 85938 $abc$36039$n2914
.sym 85944 basesoc_timer0_reload_storage[11]
.sym 85945 $abc$36039$n3294
.sym 85946 $abc$36039$n3297
.sym 85947 basesoc_timer0_reload_storage[19]
.sym 85950 basesoc_timer0_eventmanager_status_w
.sym 85952 $abc$36039$n6042
.sym 85953 basesoc_timer0_reload_storage[8]
.sym 85957 basesoc_timer0_value[21]
.sym 85965 basesoc_timer0_value[12]
.sym 85971 basesoc_timer0_value[14]
.sym 85976 basesoc_timer0_value[11]
.sym 85981 basesoc_timer0_value[31]
.sym 85988 basesoc_timer0_value[26]
.sym 85990 $abc$36039$n2914
.sym 85991 clk12_$glb_clk
.sym 85992 sys_rst_$glb_sr
.sym 85993 $abc$36039$n6066
.sym 85994 $abc$36039$n6069
.sym 85995 $abc$36039$n6072
.sym 85996 $abc$36039$n6075
.sym 85997 $abc$36039$n6078
.sym 85998 $abc$36039$n6081
.sym 85999 $abc$36039$n6084
.sym 86000 $abc$36039$n6087
.sym 86007 basesoc_timer0_value_status[18]
.sym 86017 basesoc_timer0_value[19]
.sym 86024 $abc$36039$n2914
.sym 86025 basesoc_timer0_eventmanager_status_w
.sym 86028 basesoc_dat_w[3]
.sym 86034 basesoc_timer0_value[16]
.sym 86035 basesoc_timer0_value[21]
.sym 86036 basesoc_timer0_value[23]
.sym 86037 basesoc_timer0_value[22]
.sym 86038 $abc$36039$n5080
.sym 86040 $abc$36039$n3307
.sym 86042 basesoc_timer0_eventmanager_status_w
.sym 86043 basesoc_timer0_value[17]
.sym 86044 $abc$36039$n3309
.sym 86045 $abc$36039$n3312
.sym 86047 $abc$36039$n3311
.sym 86048 $abc$36039$n3310
.sym 86049 $abc$36039$n3308
.sym 86050 basesoc_timer0_reload_storage[21]
.sym 86051 basesoc_timer0_value[19]
.sym 86052 basesoc_timer0_value[20]
.sym 86053 basesoc_timer0_load_storage[27]
.sym 86055 $abc$36039$n6081
.sym 86056 $abc$36039$n5098
.sym 86058 basesoc_timer0_load_storage[18]
.sym 86061 basesoc_timer0_en_storage
.sym 86062 basesoc_timer0_value[18]
.sym 86063 $abc$36039$n5086
.sym 86064 basesoc_timer0_load_storage[21]
.sym 86067 $abc$36039$n3312
.sym 86069 $abc$36039$n3307
.sym 86074 $abc$36039$n5086
.sym 86075 basesoc_timer0_load_storage[21]
.sym 86076 basesoc_timer0_en_storage
.sym 86079 basesoc_timer0_value[17]
.sym 86080 basesoc_timer0_value[18]
.sym 86081 basesoc_timer0_value[16]
.sym 86082 basesoc_timer0_value[19]
.sym 86086 $abc$36039$n5098
.sym 86087 basesoc_timer0_load_storage[27]
.sym 86088 basesoc_timer0_en_storage
.sym 86091 $abc$36039$n5080
.sym 86092 basesoc_timer0_load_storage[18]
.sym 86093 basesoc_timer0_en_storage
.sym 86097 basesoc_timer0_eventmanager_status_w
.sym 86098 basesoc_timer0_reload_storage[21]
.sym 86099 $abc$36039$n6081
.sym 86103 $abc$36039$n3308
.sym 86104 $abc$36039$n3310
.sym 86105 $abc$36039$n3311
.sym 86106 $abc$36039$n3309
.sym 86109 basesoc_timer0_value[21]
.sym 86110 basesoc_timer0_value[23]
.sym 86111 basesoc_timer0_value[22]
.sym 86112 basesoc_timer0_value[20]
.sym 86114 clk12_$glb_clk
.sym 86115 sys_rst_$glb_sr
.sym 86116 $abc$36039$n6090
.sym 86117 $abc$36039$n6093
.sym 86118 $abc$36039$n6096
.sym 86119 $abc$36039$n6099
.sym 86120 $abc$36039$n6102
.sym 86121 $abc$36039$n6105
.sym 86122 $abc$36039$n6108
.sym 86123 $abc$36039$n6111
.sym 86128 basesoc_timer0_value[16]
.sym 86131 basesoc_timer0_reload_storage[19]
.sym 86132 basesoc_timer0_value[23]
.sym 86139 basesoc_timer0_reload_storage[18]
.sym 86142 basesoc_timer0_value[31]
.sym 86145 basesoc_timer0_value[18]
.sym 86157 basesoc_timer0_reload_storage[27]
.sym 86158 basesoc_timer0_value[24]
.sym 86159 basesoc_timer0_value[29]
.sym 86160 $abc$36039$n4836
.sym 86164 basesoc_timer0_value[28]
.sym 86168 basesoc_timer0_value[27]
.sym 86171 basesoc_timer0_value[30]
.sym 86173 basesoc_timer0_value_status[29]
.sym 86176 basesoc_timer0_value[8]
.sym 86177 basesoc_timer0_value[19]
.sym 86181 basesoc_timer0_value[25]
.sym 86182 basesoc_timer0_value_status[27]
.sym 86183 $abc$36039$n3300
.sym 86184 $abc$36039$n2914
.sym 86186 basesoc_timer0_value[26]
.sym 86188 basesoc_timer0_value[31]
.sym 86190 basesoc_timer0_value[29]
.sym 86199 basesoc_timer0_value[27]
.sym 86204 basesoc_timer0_value[19]
.sym 86208 $abc$36039$n3300
.sym 86209 basesoc_timer0_reload_storage[27]
.sym 86210 $abc$36039$n4836
.sym 86211 basesoc_timer0_value_status[27]
.sym 86217 basesoc_timer0_value[8]
.sym 86220 basesoc_timer0_value[25]
.sym 86221 basesoc_timer0_value[27]
.sym 86222 basesoc_timer0_value[24]
.sym 86223 basesoc_timer0_value[26]
.sym 86226 basesoc_timer0_value[31]
.sym 86227 basesoc_timer0_value[28]
.sym 86228 basesoc_timer0_value[29]
.sym 86229 basesoc_timer0_value[30]
.sym 86232 $abc$36039$n4836
.sym 86235 basesoc_timer0_value_status[29]
.sym 86236 $abc$36039$n2914
.sym 86237 clk12_$glb_clk
.sym 86238 sys_rst_$glb_sr
.sym 86241 $abc$36039$n5106_1
.sym 86246 basesoc_timer0_value[31]
.sym 86255 basesoc_dat_w[6]
.sym 86261 basesoc_timer0_reload_storage[21]
.sym 86264 basesoc_dat_w[1]
.sym 86267 basesoc_dat_w[6]
.sym 86269 basesoc_timer0_value[26]
.sym 86280 basesoc_timer0_eventmanager_status_w
.sym 86283 $abc$36039$n6099
.sym 86291 $abc$36039$n2910
.sym 86298 basesoc_dat_w[3]
.sym 86304 basesoc_timer0_reload_storage[27]
.sym 86305 basesoc_dat_w[7]
.sym 86313 basesoc_dat_w[3]
.sym 86331 $abc$36039$n6099
.sym 86332 basesoc_timer0_eventmanager_status_w
.sym 86333 basesoc_timer0_reload_storage[27]
.sym 86351 basesoc_dat_w[7]
.sym 86359 $abc$36039$n2910
.sym 86360 clk12_$glb_clk
.sym 86361 sys_rst_$glb_sr
.sym 86381 csrbankarray_csrbank2_ctrl0_w[1]
.sym 86382 basesoc_timer0_reload_storage[16]
.sym 86383 basesoc_ctrl_reset_reset_r
.sym 86424 basesoc_dat_w[1]
.sym 86427 basesoc_dat_w[6]
.sym 86430 $abc$36039$n2908
.sym 86439 basesoc_dat_w[6]
.sym 86444 basesoc_dat_w[1]
.sym 86482 $abc$36039$n2908
.sym 86483 clk12_$glb_clk
.sym 86484 sys_rst_$glb_sr
.sym 86494 $abc$36039$n2910
.sym 86585 $abc$36039$n3053
.sym 86586 $abc$36039$n3062_1
.sym 86587 $abc$36039$n3057
.sym 86588 $abc$36039$n3435
.sym 86589 $abc$36039$n3044_1
.sym 86590 $abc$36039$n3425
.sym 86591 $abc$36039$n3440_1
.sym 86592 $abc$36039$n3444_1
.sym 86597 user_btn2
.sym 86617 array_muxed0[10]
.sym 86618 spram_dataout01[10]
.sym 86619 spram_datain11[1]
.sym 86620 array_muxed0[11]
.sym 86630 array_muxed1[18]
.sym 86632 array_muxed2[2]
.sym 86634 array_muxed1[30]
.sym 86640 array_muxed1[27]
.sym 86645 array_muxed0[14]
.sym 86657 array_muxed0[14]
.sym 86661 array_muxed2[2]
.sym 86663 array_muxed0[14]
.sym 86666 array_muxed2[2]
.sym 86668 array_muxed0[14]
.sym 86672 array_muxed0[14]
.sym 86673 array_muxed1[30]
.sym 86678 array_muxed0[14]
.sym 86680 array_muxed1[30]
.sym 86684 array_muxed1[27]
.sym 86686 array_muxed0[14]
.sym 86692 array_muxed0[14]
.sym 86693 array_muxed1[27]
.sym 86697 array_muxed1[18]
.sym 86699 array_muxed0[14]
.sym 86702 array_muxed1[18]
.sym 86705 array_muxed0[14]
.sym 86711 spiflash_miso
.sym 86713 spram_datain01[5]
.sym 86714 spram_datain11[15]
.sym 86715 spram_datain01[6]
.sym 86716 spram_datain11[13]
.sym 86717 spram_datain01[15]
.sym 86718 spram_datain11[5]
.sym 86719 spram_datain01[13]
.sym 86720 spram_datain11[6]
.sym 86725 $abc$36039$n3033
.sym 86726 spram_dataout11[2]
.sym 86727 spram_datain11[11]
.sym 86728 array_muxed1[18]
.sym 86730 spram_dataout11[3]
.sym 86731 slave_sel_r[2]
.sym 86733 spram_datain11[14]
.sym 86735 slave_sel_r[2]
.sym 86740 array_muxed0[14]
.sym 86751 spram_dataout11[8]
.sym 86755 spram_datain01[11]
.sym 86758 spram_dataout01[6]
.sym 86759 array_muxed2[2]
.sym 86761 $abc$36039$n3444_1
.sym 86763 $abc$36039$n3053
.sym 86764 spram_maskwren01[0]
.sym 86765 $abc$36039$n3062_1
.sym 86766 spram_maskwren11[0]
.sym 86776 array_muxed1[29]
.sym 86781 spiflash_mosi
.sym 86802 array_muxed0[14]
.sym 86804 array_muxed1[28]
.sym 86817 array_muxed1[17]
.sym 86825 array_muxed1[17]
.sym 86826 array_muxed0[14]
.sym 86836 array_muxed0[14]
.sym 86838 array_muxed1[28]
.sym 86842 array_muxed1[17]
.sym 86843 array_muxed0[14]
.sym 86860 array_muxed0[14]
.sym 86862 array_muxed1[28]
.sym 86885 spram_datain01[13]
.sym 86886 array_muxed1[25]
.sym 86889 array_muxed1[20]
.sym 86890 spram_datain01[12]
.sym 86891 array_muxed0[0]
.sym 86892 array_muxed0[0]
.sym 86893 array_muxed1[16]
.sym 86894 array_muxed1[21]
.sym 86895 array_muxed0[11]
.sym 87009 array_muxed1[19]
.sym 87014 spram_wren0
.sym 87016 array_muxed1[26]
.sym 87017 array_muxed0[4]
.sym 87018 spram_wren0
.sym 87022 $PACKER_VCC_NET
.sym 87174 basesoc_uart_tx_fifo_consume[0]
.sym 87182 $PACKER_VCC_NET
.sym 87186 $abc$36039$n2839
.sym 87236 $PACKER_VCC_NET
.sym 87237 basesoc_uart_tx_fifo_consume[0]
.sym 87238 $abc$36039$n2839
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87266 basesoc_dat_w[3]
.sym 87389 picorv32.mem_rdata_q[13]
.sym 87395 $abc$36039$n2809
.sym 87488 $abc$36039$n3020
.sym 87489 $abc$36039$n3019
.sym 87490 reset_delay[0]
.sym 87491 reset_delay[1]
.sym 87492 reset_delay[6]
.sym 87494 $abc$36039$n204
.sym 87498 user_btn2
.sym 87511 sys_rst
.sym 87514 basesoc_picorv323[4]
.sym 87521 $PACKER_VCC_NET
.sym 87532 basesoc_uart_phy_rx_reg[7]
.sym 87535 basesoc_uart_phy_rx_reg[5]
.sym 87536 basesoc_uart_phy_rx
.sym 87538 basesoc_uart_phy_rx_reg[4]
.sym 87539 basesoc_uart_phy_rx_reg[3]
.sym 87541 basesoc_uart_phy_rx_reg[2]
.sym 87552 basesoc_uart_phy_rx_reg[1]
.sym 87555 $abc$36039$n2809
.sym 87558 basesoc_uart_phy_rx_reg[6]
.sym 87561 basesoc_uart_phy_rx_reg[2]
.sym 87569 basesoc_uart_phy_rx_reg[1]
.sym 87574 basesoc_uart_phy_rx_reg[5]
.sym 87581 basesoc_uart_phy_rx_reg[4]
.sym 87588 basesoc_uart_phy_rx
.sym 87592 basesoc_uart_phy_rx_reg[3]
.sym 87597 basesoc_uart_phy_rx_reg[7]
.sym 87603 basesoc_uart_phy_rx_reg[6]
.sym 87607 $abc$36039$n2809
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87610 $abc$36039$n6433
.sym 87611 $abc$36039$n206
.sym 87612 reset_delay[2]
.sym 87613 reset_delay[3]
.sym 87614 $abc$36039$n208
.sym 87615 $abc$36039$n202
.sym 87616 sys_rst
.sym 87617 $abc$36039$n2811
.sym 87621 $abc$36039$n2898_1
.sym 87631 $abc$36039$n3020
.sym 87635 $PACKER_VCC_NET
.sym 87638 basesoc_picorv323[3]
.sym 87639 sys_rst
.sym 87640 $abc$36039$n4361_1
.sym 87642 basesoc_picorv323[2]
.sym 87643 basesoc_picorv323[2]
.sym 87644 basesoc_picorv323[3]
.sym 87645 $abc$36039$n4426
.sym 87652 basesoc_picorv328[19]
.sym 87653 $abc$36039$n4314
.sym 87656 $abc$36039$n4393
.sym 87657 basesoc_picorv323[4]
.sym 87660 $abc$36039$n4392_1
.sym 87663 $abc$36039$n4302
.sym 87665 $abc$36039$n4320
.sym 87666 $abc$36039$n4361_1
.sym 87667 $abc$36039$n2893
.sym 87669 $abc$36039$n4391_1
.sym 87670 basesoc_picorv323[3]
.sym 87671 $abc$36039$n4480
.sym 87673 basesoc_picorv327[19]
.sym 87674 basesoc_picorv323[4]
.sym 87677 basesoc_picorv327[19]
.sym 87678 $abc$36039$n4497_1
.sym 87679 $abc$36039$n2897
.sym 87681 $abc$36039$n4394_1
.sym 87682 $abc$36039$n2898_1
.sym 87684 $abc$36039$n4361_1
.sym 87685 basesoc_picorv323[4]
.sym 87686 $abc$36039$n4480
.sym 87690 $abc$36039$n4394_1
.sym 87691 basesoc_picorv323[4]
.sym 87692 $abc$36039$n4302
.sym 87693 $abc$36039$n4391_1
.sym 87697 $abc$36039$n4393
.sym 87698 $abc$36039$n4392_1
.sym 87699 basesoc_picorv323[3]
.sym 87702 basesoc_picorv327[19]
.sym 87703 $abc$36039$n2898_1
.sym 87704 basesoc_picorv328[19]
.sym 87705 $abc$36039$n2893
.sym 87720 $abc$36039$n4314
.sym 87721 $abc$36039$n4320
.sym 87723 basesoc_picorv323[3]
.sym 87726 $abc$36039$n2897
.sym 87727 $abc$36039$n4497_1
.sym 87728 basesoc_picorv328[19]
.sym 87729 basesoc_picorv327[19]
.sym 87733 $abc$36039$n222
.sym 87735 reset_delay[10]
.sym 87737 $abc$36039$n2809_1
.sym 87738 $abc$36039$n218
.sym 87739 $abc$36039$n4394_1
.sym 87740 reset_delay[8]
.sym 87744 picorv32.mem_wordsize[1]
.sym 87746 sys_rst
.sym 87758 $abc$36039$n2893
.sym 87759 basesoc_picorv327[19]
.sym 87763 basesoc_picorv327[19]
.sym 87764 csrbankarray_csrbank3_bitbang_en0_w
.sym 87765 sys_rst
.sym 87766 basesoc_dat_w[3]
.sym 87768 $abc$36039$n3019
.sym 87774 $abc$36039$n4315
.sym 87775 $abc$36039$n4311
.sym 87779 $abc$36039$n4302
.sym 87780 $abc$36039$n4306
.sym 87783 $abc$36039$n4392_1
.sym 87786 $abc$36039$n4307
.sym 87789 $abc$36039$n4414
.sym 87792 $abc$36039$n4314
.sym 87794 basesoc_picorv323[4]
.sym 87795 $abc$36039$n4396
.sym 87796 $abc$36039$n4426
.sym 87797 $abc$36039$n4418_1
.sym 87798 basesoc_picorv323[3]
.sym 87799 $abc$36039$n4330
.sym 87800 $abc$36039$n4322
.sym 87801 $abc$36039$n4320
.sym 87802 basesoc_picorv323[2]
.sym 87803 basesoc_picorv323[2]
.sym 87805 $abc$36039$n4318
.sym 87807 $abc$36039$n4306
.sym 87808 $abc$36039$n4322
.sym 87809 basesoc_picorv323[4]
.sym 87810 $abc$36039$n4302
.sym 87813 $abc$36039$n4311
.sym 87814 $abc$36039$n4315
.sym 87816 basesoc_picorv323[2]
.sym 87819 $abc$36039$n4318
.sym 87820 basesoc_picorv323[2]
.sym 87821 $abc$36039$n4315
.sym 87825 basesoc_picorv323[3]
.sym 87826 $abc$36039$n4426
.sym 87827 $abc$36039$n4307
.sym 87828 $abc$36039$n4330
.sym 87831 $abc$36039$n4426
.sym 87832 basesoc_picorv323[3]
.sym 87833 $abc$36039$n4392_1
.sym 87834 $abc$36039$n4396
.sym 87838 $abc$36039$n4318
.sym 87839 basesoc_picorv323[2]
.sym 87840 $abc$36039$n4320
.sym 87843 $abc$36039$n4314
.sym 87844 basesoc_picorv323[3]
.sym 87846 $abc$36039$n4307
.sym 87849 basesoc_picorv323[3]
.sym 87850 $abc$36039$n4414
.sym 87851 $abc$36039$n4418_1
.sym 87856 $abc$36039$n4395_1
.sym 87857 $abc$36039$n4330
.sym 87858 $abc$36039$n4322
.sym 87860 spiflash_clk
.sym 87861 $abc$36039$n4396
.sym 87862 spiflash_clk1
.sym 87881 picorv32.mem_rdata_q[13]
.sym 87883 $abc$36039$n4418_1
.sym 87886 $abc$36039$n4425_1
.sym 87887 $abc$36039$n4320
.sym 87897 $abc$36039$n4316
.sym 87901 $abc$36039$n4367_1
.sym 87902 $abc$36039$n4365_1
.sym 87903 $abc$36039$n4362_1
.sym 87905 $abc$36039$n4372_1
.sym 87906 $abc$36039$n4311
.sym 87907 $abc$36039$n4313
.sym 87909 $abc$36039$n4363_1
.sym 87910 $abc$36039$n4308
.sym 87914 basesoc_picorv323[3]
.sym 87915 $abc$36039$n4426
.sym 87917 basesoc_picorv323[1]
.sym 87918 basesoc_picorv323[2]
.sym 87919 $abc$36039$n4312
.sym 87922 basesoc_picorv323[3]
.sym 87926 $abc$36039$n4364_1
.sym 87927 $abc$36039$n4317
.sym 87930 $abc$36039$n4316
.sym 87932 basesoc_picorv323[1]
.sym 87933 $abc$36039$n4317
.sym 87936 $abc$36039$n4313
.sym 87937 basesoc_picorv323[1]
.sym 87939 $abc$36039$n4312
.sym 87942 $abc$36039$n4362_1
.sym 87943 basesoc_picorv323[3]
.sym 87944 $abc$36039$n4426
.sym 87945 $abc$36039$n4372_1
.sym 87949 basesoc_picorv323[3]
.sym 87950 $abc$36039$n4365_1
.sym 87951 $abc$36039$n4362_1
.sym 87954 $abc$36039$n4308
.sym 87955 basesoc_picorv323[2]
.sym 87956 $abc$36039$n4311
.sym 87960 $abc$36039$n4313
.sym 87961 $abc$36039$n4316
.sym 87963 basesoc_picorv323[1]
.sym 87967 $abc$36039$n4363_1
.sym 87968 $abc$36039$n4364_1
.sym 87969 basesoc_picorv323[2]
.sym 87973 $abc$36039$n4364_1
.sym 87974 basesoc_picorv323[2]
.sym 87975 $abc$36039$n4367_1
.sym 87981 $abc$36039$n4331
.sym 87983 $abc$36039$n4417
.sym 87984 $abc$36039$n4334
.sym 87985 $abc$36039$n4373_1
.sym 87986 $abc$36039$n4323
.sym 87989 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 88003 basesoc_picorv323[1]
.sym 88004 basesoc_picorv327[16]
.sym 88005 basesoc_picorv323[1]
.sym 88006 $abc$36039$n4360_1
.sym 88007 basesoc_picorv327[17]
.sym 88008 $abc$36039$n2893
.sym 88009 basesoc_picorv327[4]
.sym 88010 basesoc_picorv327[15]
.sym 88011 basesoc_picorv323[4]
.sym 88013 basesoc_picorv323[4]
.sym 88020 $abc$36039$n4309
.sym 88021 $abc$36039$n4310
.sym 88025 basesoc_picorv323[0]
.sym 88029 basesoc_picorv323[0]
.sym 88030 $abc$36039$n4336
.sym 88031 basesoc_picorv323[1]
.sym 88032 $abc$36039$n4363_1
.sym 88034 $abc$36039$n4312
.sym 88039 basesoc_picorv327[13]
.sym 88040 $abc$36039$n4417
.sym 88041 basesoc_picorv327[11]
.sym 88042 basesoc_picorv327[14]
.sym 88043 $abc$36039$n4418_1
.sym 88044 basesoc_picorv327[12]
.sym 88045 $abc$36039$n4374_1
.sym 88048 basesoc_picorv323[3]
.sym 88049 basesoc_picorv323[2]
.sym 88050 $abc$36039$n4373_1
.sym 88053 $abc$36039$n4374_1
.sym 88054 $abc$36039$n4373_1
.sym 88055 basesoc_picorv323[2]
.sym 88060 $abc$36039$n4309
.sym 88061 $abc$36039$n4336
.sym 88062 basesoc_picorv323[1]
.sym 88066 basesoc_picorv327[12]
.sym 88067 basesoc_picorv323[0]
.sym 88068 basesoc_picorv327[11]
.sym 88071 $abc$36039$n4418_1
.sym 88073 basesoc_picorv323[3]
.sym 88074 $abc$36039$n4417
.sym 88077 basesoc_picorv323[1]
.sym 88078 $abc$36039$n4310
.sym 88080 $abc$36039$n4312
.sym 88083 $abc$36039$n4310
.sym 88084 $abc$36039$n4309
.sym 88086 basesoc_picorv323[1]
.sym 88089 basesoc_picorv327[14]
.sym 88090 basesoc_picorv327[13]
.sym 88092 basesoc_picorv323[0]
.sym 88095 $abc$36039$n4363_1
.sym 88096 $abc$36039$n4374_1
.sym 88098 basesoc_picorv323[2]
.sym 88102 $abc$36039$n4369_1
.sym 88103 $abc$36039$n4371_1
.sym 88104 $abc$36039$n4370_1
.sym 88105 $abc$36039$n4326
.sym 88106 $abc$36039$n4329
.sym 88107 $abc$36039$n4325
.sym 88108 $abc$36039$n4324
.sym 88109 $abc$36039$n4327
.sym 88126 basesoc_picorv327[3]
.sym 88127 sys_rst
.sym 88129 $abc$36039$n4426
.sym 88131 basesoc_picorv327[8]
.sym 88132 basesoc_picorv323[0]
.sym 88134 basesoc_picorv323[3]
.sym 88135 basesoc_picorv323[2]
.sym 88136 basesoc_picorv323[3]
.sym 88137 basesoc_picorv327[5]
.sym 88143 $abc$36039$n4372_1
.sym 88145 basesoc_picorv327[10]
.sym 88147 $abc$36039$n4302
.sym 88149 $abc$36039$n4349_1
.sym 88150 basesoc_picorv323[0]
.sym 88151 $abc$36039$n4440_1
.sym 88152 basesoc_picorv327[3]
.sym 88154 basesoc_picorv327[18]
.sym 88157 $abc$36039$n4361_1
.sym 88158 basesoc_picorv323[4]
.sym 88159 $abc$36039$n4369_1
.sym 88160 basesoc_picorv323[3]
.sym 88162 basesoc_picorv327[9]
.sym 88163 $abc$36039$n4480
.sym 88164 basesoc_picorv327[16]
.sym 88167 basesoc_picorv327[17]
.sym 88169 basesoc_picorv327[4]
.sym 88170 basesoc_picorv327[15]
.sym 88171 basesoc_picorv323[4]
.sym 88173 $abc$36039$n4368_1
.sym 88177 basesoc_picorv323[0]
.sym 88178 basesoc_picorv327[18]
.sym 88179 basesoc_picorv327[17]
.sym 88182 basesoc_picorv323[4]
.sym 88183 $abc$36039$n4480
.sym 88184 $abc$36039$n4440_1
.sym 88189 basesoc_picorv327[16]
.sym 88190 basesoc_picorv327[15]
.sym 88191 basesoc_picorv323[0]
.sym 88194 basesoc_picorv323[0]
.sym 88196 basesoc_picorv327[9]
.sym 88197 basesoc_picorv327[10]
.sym 88200 $abc$36039$n4349_1
.sym 88202 $abc$36039$n4480
.sym 88203 basesoc_picorv323[4]
.sym 88206 basesoc_picorv327[4]
.sym 88207 basesoc_picorv327[3]
.sym 88208 basesoc_picorv323[0]
.sym 88212 $abc$36039$n4369_1
.sym 88213 basesoc_picorv323[4]
.sym 88214 $abc$36039$n4372_1
.sym 88215 basesoc_picorv323[3]
.sym 88218 $abc$36039$n4368_1
.sym 88219 $abc$36039$n4302
.sym 88220 $abc$36039$n4361_1
.sym 88221 basesoc_picorv323[4]
.sym 88232 $abc$36039$n4439_1
.sym 88249 basesoc_picorv327[19]
.sym 88250 sys_rst
.sym 88252 basesoc_picorv327[6]
.sym 88254 $abc$36039$n2893
.sym 88255 basesoc_picorv327[19]
.sym 88257 $abc$36039$n2898_1
.sym 88258 basesoc_dat_w[3]
.sym 88259 basesoc_picorv327[1]
.sym 88260 csrbankarray_csrbank3_bitbang_en0_w
.sym 88266 $abc$36039$n4440_1
.sym 88267 $abc$36039$n4354_1
.sym 88271 $abc$36039$n4350_1
.sym 88273 $abc$36039$n4426
.sym 88274 $abc$36039$n4355_1
.sym 88275 $abc$36039$n4302
.sym 88278 $abc$36039$n4302
.sym 88279 $abc$36039$n4273_1
.sym 88280 $abc$36039$n4349_1
.sym 88281 $abc$36039$n4351_1
.sym 88282 $abc$36039$n4295
.sym 88285 basesoc_picorv323[4]
.sym 88287 $abc$36039$n4352_1
.sym 88288 basesoc_picorv323[4]
.sym 88289 $abc$36039$n4342
.sym 88291 $abc$36039$n4353_1
.sym 88293 $abc$36039$n4320
.sym 88294 basesoc_picorv323[3]
.sym 88295 basesoc_picorv323[2]
.sym 88296 basesoc_picorv323[3]
.sym 88297 $abc$36039$n4439_1
.sym 88299 $abc$36039$n4320
.sym 88300 basesoc_picorv323[3]
.sym 88301 $abc$36039$n4353_1
.sym 88305 $abc$36039$n4355_1
.sym 88307 $abc$36039$n4354_1
.sym 88308 basesoc_picorv323[2]
.sym 88311 $abc$36039$n4439_1
.sym 88312 $abc$36039$n4302
.sym 88313 $abc$36039$n4440_1
.sym 88314 basesoc_picorv323[4]
.sym 88317 $abc$36039$n4349_1
.sym 88318 basesoc_picorv323[4]
.sym 88319 $abc$36039$n4342
.sym 88320 $abc$36039$n4302
.sym 88323 $abc$36039$n4273_1
.sym 88324 $abc$36039$n4426
.sym 88325 $abc$36039$n4295
.sym 88326 basesoc_picorv323[3]
.sym 88329 $abc$36039$n4352_1
.sym 88330 $abc$36039$n4351_1
.sym 88332 basesoc_picorv323[2]
.sym 88335 $abc$36039$n4353_1
.sym 88336 $abc$36039$n4350_1
.sym 88338 basesoc_picorv323[3]
.sym 88341 basesoc_picorv323[4]
.sym 88342 $abc$36039$n4302
.sym 88348 $abc$36039$n4405
.sym 88349 $abc$36039$n4348
.sym 88350 $abc$36039$n4407_1
.sym 88353 $abc$36039$n4346
.sym 88355 $abc$36039$n4342
.sym 88373 picorv32.mem_rdata_q[13]
.sym 88377 $abc$36039$n4425_1
.sym 88379 $abc$36039$n4320
.sym 88381 $abc$36039$n4405
.sym 88383 $abc$36039$n4320
.sym 88389 $abc$36039$n4299
.sym 88391 $abc$36039$n4288
.sym 88393 $abc$36039$n4295
.sym 88395 $abc$36039$n4277
.sym 88399 basesoc_picorv327[17]
.sym 88401 $abc$36039$n4274
.sym 88403 $abc$36039$n4384
.sym 88405 basesoc_picorv323[2]
.sym 88407 $abc$36039$n4385_1
.sym 88408 basesoc_picorv323[3]
.sym 88409 basesoc_picorv327[19]
.sym 88410 basesoc_picorv323[0]
.sym 88411 $abc$36039$n4278
.sym 88413 $abc$36039$n4276_1
.sym 88414 basesoc_picorv327[16]
.sym 88415 basesoc_picorv327[18]
.sym 88416 basesoc_picorv323[1]
.sym 88417 basesoc_picorv323[1]
.sym 88419 $abc$36039$n4275
.sym 88422 basesoc_picorv327[19]
.sym 88423 basesoc_picorv323[0]
.sym 88425 basesoc_picorv327[18]
.sym 88428 $abc$36039$n4384
.sym 88430 basesoc_picorv323[3]
.sym 88431 $abc$36039$n4385_1
.sym 88434 basesoc_picorv323[2]
.sym 88436 $abc$36039$n4299
.sym 88437 $abc$36039$n4274
.sym 88441 $abc$36039$n4295
.sym 88442 basesoc_picorv323[3]
.sym 88443 $abc$36039$n4288
.sym 88447 $abc$36039$n4276_1
.sym 88448 basesoc_picorv323[1]
.sym 88449 $abc$36039$n4275
.sym 88453 $abc$36039$n4277
.sym 88454 $abc$36039$n4274
.sym 88455 basesoc_picorv323[2]
.sym 88458 basesoc_picorv327[16]
.sym 88459 basesoc_picorv323[0]
.sym 88461 basesoc_picorv327[17]
.sym 88464 $abc$36039$n4276_1
.sym 88466 basesoc_picorv323[1]
.sym 88467 $abc$36039$n4278
.sym 88472 $abc$36039$n4406_1
.sym 88473 $abc$36039$n4343
.sym 88494 $abc$36039$n4407_1
.sym 88495 basesoc_picorv323[1]
.sym 88498 basesoc_picorv327[4]
.sym 88499 basesoc_picorv323[1]
.sym 88500 basesoc_picorv327[16]
.sym 88502 basesoc_picorv323[1]
.sym 88503 basesoc_picorv323[1]
.sym 88504 $abc$36039$n2893
.sym 88512 $abc$36039$n4299
.sym 88513 $abc$36039$n4296
.sym 88516 $abc$36039$n4297
.sym 88518 $abc$36039$n4292
.sym 88519 basesoc_picorv323[0]
.sym 88521 $abc$36039$n4289
.sym 88523 $abc$36039$n4301
.sym 88524 $abc$36039$n4298
.sym 88525 basesoc_picorv323[1]
.sym 88527 $abc$36039$n4300
.sym 88529 basesoc_picorv323[1]
.sym 88532 basesoc_picorv327[12]
.sym 88533 basesoc_picorv323[2]
.sym 88534 basesoc_picorv327[15]
.sym 88539 basesoc_picorv327[13]
.sym 88542 basesoc_picorv327[14]
.sym 88545 $abc$36039$n4300
.sym 88547 $abc$36039$n4301
.sym 88548 basesoc_picorv323[1]
.sym 88552 $abc$36039$n4297
.sym 88553 $abc$36039$n4298
.sym 88554 basesoc_picorv323[1]
.sym 88557 $abc$36039$n4289
.sym 88559 $abc$36039$n4292
.sym 88560 basesoc_picorv323[2]
.sym 88563 basesoc_picorv323[0]
.sym 88565 basesoc_picorv327[14]
.sym 88566 basesoc_picorv327[15]
.sym 88570 $abc$36039$n4296
.sym 88571 $abc$36039$n4299
.sym 88572 basesoc_picorv323[2]
.sym 88576 basesoc_picorv323[1]
.sym 88577 $abc$36039$n4298
.sym 88578 $abc$36039$n4300
.sym 88581 $abc$36039$n4292
.sym 88582 $abc$36039$n4296
.sym 88584 basesoc_picorv323[2]
.sym 88588 basesoc_picorv327[13]
.sym 88589 basesoc_picorv323[0]
.sym 88590 basesoc_picorv327[12]
.sym 88599 $abc$36039$n4344
.sym 88611 $abc$36039$n2897
.sym 88618 basesoc_picorv327[12]
.sym 88619 sys_rst
.sym 88621 basesoc_picorv327[5]
.sym 88622 basesoc_picorv327[3]
.sym 88623 basesoc_picorv323[2]
.sym 88625 basesoc_picorv323[0]
.sym 88626 basesoc_picorv327[3]
.sym 88628 basesoc_uart_phy_storage[17]
.sym 88635 basesoc_dat_w[3]
.sym 88636 basesoc_picorv327[7]
.sym 88637 basesoc_picorv327[5]
.sym 88638 $abc$36039$n4293
.sym 88639 basesoc_picorv327[8]
.sym 88641 $abc$36039$n4291
.sym 88643 $abc$36039$n4290
.sym 88647 $abc$36039$n4297
.sym 88649 basesoc_picorv323[0]
.sym 88652 basesoc_picorv327[3]
.sym 88655 basesoc_picorv327[6]
.sym 88657 basesoc_picorv327[9]
.sym 88658 basesoc_picorv327[4]
.sym 88660 basesoc_picorv327[2]
.sym 88662 $abc$36039$n2750
.sym 88663 basesoc_picorv323[1]
.sym 88666 $abc$36039$n4294
.sym 88668 basesoc_picorv327[2]
.sym 88669 basesoc_picorv323[0]
.sym 88671 basesoc_picorv327[3]
.sym 88674 $abc$36039$n4290
.sym 88675 $abc$36039$n4291
.sym 88676 basesoc_picorv323[1]
.sym 88681 $abc$36039$n4297
.sym 88682 $abc$36039$n4294
.sym 88683 basesoc_picorv323[1]
.sym 88686 basesoc_picorv323[0]
.sym 88687 basesoc_picorv327[5]
.sym 88688 basesoc_picorv327[4]
.sym 88692 basesoc_picorv327[9]
.sym 88694 basesoc_picorv327[8]
.sym 88695 basesoc_picorv323[0]
.sym 88699 basesoc_dat_w[3]
.sym 88705 $abc$36039$n4293
.sym 88706 $abc$36039$n4294
.sym 88707 basesoc_picorv323[1]
.sym 88710 basesoc_picorv323[0]
.sym 88711 basesoc_picorv327[6]
.sym 88712 basesoc_picorv327[7]
.sym 88714 $abc$36039$n2750
.sym 88715 clk12_$glb_clk
.sym 88716 sys_rst_$glb_sr
.sym 88720 basesoc_uart_phy_storage[17]
.sym 88741 $abc$36039$n2898_1
.sym 88742 sys_rst
.sym 88746 $abc$36039$n2893
.sym 88750 $abc$36039$n2893
.sym 88751 basesoc_dat_w[3]
.sym 88752 csrbankarray_csrbank3_bitbang_en0_w
.sym 88760 $abc$36039$n2965
.sym 88772 waittimer2_count[1]
.sym 88785 user_btn2
.sym 88827 user_btn2
.sym 88828 waittimer2_count[1]
.sym 88837 $abc$36039$n2965
.sym 88838 clk12_$glb_clk
.sym 88839 sys_rst_$glb_sr
.sym 88844 csrbankarray_csrbank3_bitbang0_w[1]
.sym 88864 picorv32.mem_rdata_q[14]
.sym 88865 picorv32.mem_rdata_q[13]
.sym 88866 basesoc_uart_phy_storage[17]
.sym 88867 spiflash_miso
.sym 88869 $abc$36039$n2898_1
.sym 88870 $abc$36039$n2752
.sym 88871 $abc$36039$n3049
.sym 88873 basesoc_dat_w[7]
.sym 88884 basesoc_dat_w[6]
.sym 88894 basesoc_dat_w[2]
.sym 88908 $abc$36039$n2754
.sym 88935 basesoc_dat_w[2]
.sym 88946 basesoc_dat_w[6]
.sym 88960 $abc$36039$n2754
.sym 88961 clk12_$glb_clk
.sym 88962 sys_rst_$glb_sr
.sym 88968 csrbankarray_csrbank3_bitbang_en0_w
.sym 88977 basesoc_uart_phy_storage[30]
.sym 88984 basesoc_dat_w[1]
.sym 88988 $abc$36039$n2893
.sym 88990 csrbankarray_csrbank3_bitbang_en0_w
.sym 88994 $abc$36039$n2754
.sym 88996 $abc$36039$n3497
.sym 89005 picorv32.mem_rdata_q[12]
.sym 89007 $abc$36039$n3497
.sym 89011 picorv32.instr_ori
.sym 89013 picorv32.mem_rdata_q[12]
.sym 89014 picorv32.instr_xori
.sym 89015 picorv32.is_alu_reg_imm
.sym 89016 picorv32.instr_or
.sym 89024 picorv32.mem_rdata_q[14]
.sym 89025 picorv32.mem_rdata_q[13]
.sym 89029 picorv32.instr_xor
.sym 89031 $abc$36039$n3049
.sym 89038 picorv32.instr_or
.sym 89040 picorv32.instr_ori
.sym 89043 picorv32.mem_rdata_q[13]
.sym 89044 picorv32.mem_rdata_q[12]
.sym 89045 $abc$36039$n3497
.sym 89046 picorv32.mem_rdata_q[14]
.sym 89049 picorv32.is_alu_reg_imm
.sym 89050 picorv32.mem_rdata_q[12]
.sym 89051 picorv32.mem_rdata_q[14]
.sym 89052 picorv32.mem_rdata_q[13]
.sym 89061 picorv32.mem_rdata_q[12]
.sym 89062 picorv32.mem_rdata_q[13]
.sym 89063 picorv32.mem_rdata_q[14]
.sym 89064 $abc$36039$n3497
.sym 89067 picorv32.instr_xori
.sym 89068 picorv32.instr_xor
.sym 89079 picorv32.mem_rdata_q[12]
.sym 89080 picorv32.is_alu_reg_imm
.sym 89081 picorv32.mem_rdata_q[13]
.sym 89082 picorv32.mem_rdata_q[14]
.sym 89083 $abc$36039$n3049
.sym 89084 clk12_$glb_clk
.sym 89085 $abc$36039$n232_$glb_sr
.sym 89088 basesoc_ctrl_storage[2]
.sym 89099 basesoc_ctrl_reset_reset_r
.sym 89112 $PACKER_VCC_NET
.sym 89121 $abc$36039$n2718
.sym 89129 $abc$36039$n3049
.sym 89131 picorv32.mem_rdata_q[12]
.sym 89133 picorv32.is_alu_reg_imm
.sym 89135 picorv32.mem_rdata_q[13]
.sym 89136 picorv32.mem_rdata_q[14]
.sym 89139 picorv32.mem_rdata_q[12]
.sym 89141 picorv32.is_alu_reg_imm
.sym 89144 picorv32.instr_andi
.sym 89154 picorv32.instr_and
.sym 89156 $abc$36039$n3497
.sym 89160 picorv32.mem_rdata_q[12]
.sym 89161 picorv32.is_alu_reg_imm
.sym 89162 picorv32.mem_rdata_q[14]
.sym 89163 picorv32.mem_rdata_q[13]
.sym 89166 picorv32.mem_rdata_q[12]
.sym 89167 picorv32.mem_rdata_q[14]
.sym 89168 picorv32.mem_rdata_q[13]
.sym 89169 picorv32.is_alu_reg_imm
.sym 89178 picorv32.mem_rdata_q[12]
.sym 89179 picorv32.mem_rdata_q[14]
.sym 89180 picorv32.mem_rdata_q[13]
.sym 89181 $abc$36039$n3497
.sym 89197 picorv32.instr_andi
.sym 89198 picorv32.instr_and
.sym 89206 $abc$36039$n3049
.sym 89207 clk12_$glb_clk
.sym 89208 $abc$36039$n232_$glb_sr
.sym 89216 basesoc_timer0_load_storage[3]
.sym 89232 basesoc_ctrl_storage[2]
.sym 89234 sys_rst
.sym 89235 $abc$36039$n2896
.sym 89236 basesoc_dat_w[3]
.sym 89237 basesoc_timer0_load_storage[12]
.sym 89240 basesoc_timer0_reload_storage[3]
.sym 89241 basesoc_timer0_load_storage[14]
.sym 89242 $abc$36039$n2893
.sym 89252 $abc$36039$n2898
.sym 89262 basesoc_dat_w[1]
.sym 89263 basesoc_dat_w[7]
.sym 89264 basesoc_dat_w[6]
.sym 89271 basesoc_dat_w[4]
.sym 89275 basesoc_ctrl_reset_reset_r
.sym 89284 basesoc_dat_w[6]
.sym 89302 basesoc_dat_w[7]
.sym 89315 basesoc_dat_w[1]
.sym 89320 basesoc_dat_w[4]
.sym 89328 basesoc_ctrl_reset_reset_r
.sym 89329 $abc$36039$n2898
.sym 89330 clk12_$glb_clk
.sym 89331 sys_rst_$glb_sr
.sym 89334 basesoc_timer0_load_storage[30]
.sym 89335 basesoc_timer0_load_storage[27]
.sym 89339 basesoc_timer0_load_storage[25]
.sym 89348 $abc$36039$n2898
.sym 89358 basesoc_timer0_value[9]
.sym 89359 basesoc_timer0_load_storage[15]
.sym 89361 basesoc_dat_w[7]
.sym 89362 basesoc_timer0_en_storage
.sym 89364 $abc$36039$n6057
.sym 89365 $abc$36039$n5054
.sym 89366 basesoc_timer0_load_storage[3]
.sym 89373 basesoc_dat_w[3]
.sym 89377 basesoc_dat_w[7]
.sym 89378 basesoc_timer0_reload_storage[2]
.sym 89381 basesoc_dat_w[2]
.sym 89382 basesoc_timer0_eventmanager_status_w
.sym 89384 $abc$36039$n2904
.sym 89385 $abc$36039$n3281
.sym 89393 $abc$36039$n6024
.sym 89394 sys_rst
.sym 89395 $abc$36039$n3285
.sym 89406 basesoc_dat_w[7]
.sym 89413 basesoc_dat_w[3]
.sym 89430 $abc$36039$n6024
.sym 89431 basesoc_timer0_reload_storage[2]
.sym 89432 basesoc_timer0_eventmanager_status_w
.sym 89438 basesoc_dat_w[2]
.sym 89443 $abc$36039$n3281
.sym 89444 $abc$36039$n3285
.sym 89445 sys_rst
.sym 89452 $abc$36039$n2904
.sym 89453 clk12_$glb_clk
.sym 89454 sys_rst_$glb_sr
.sym 89455 basesoc_timer0_value[3]
.sym 89456 basesoc_timer0_value[15]
.sym 89457 $abc$36039$n5050
.sym 89458 $abc$36039$n5074
.sym 89459 basesoc_timer0_value[11]
.sym 89460 basesoc_timer0_value[13]
.sym 89461 $abc$36039$n5070_1
.sym 89462 basesoc_timer0_value[14]
.sym 89468 basesoc_timer0_eventmanager_status_w
.sym 89470 basesoc_timer0_load_storage[27]
.sym 89471 basesoc_timer0_load_storage[13]
.sym 89472 basesoc_timer0_load_storage[25]
.sym 89474 basesoc_dat_w[6]
.sym 89478 basesoc_timer0_load_storage[30]
.sym 89480 $abc$36039$n5082_1
.sym 89486 $abc$36039$n2902
.sym 89487 $abc$36039$n6054
.sym 89488 $abc$36039$n5066
.sym 89489 basesoc_timer0_load_storage[19]
.sym 89490 basesoc_timer0_value[15]
.sym 89496 $abc$36039$n5082_1
.sym 89497 basesoc_timer0_value[12]
.sym 89498 $abc$36039$n6054
.sym 89500 basesoc_timer0_value[2]
.sym 89501 basesoc_timer0_value[1]
.sym 89504 $abc$36039$n5068
.sym 89506 basesoc_timer0_reload_storage[12]
.sym 89508 $abc$36039$n5048
.sym 89509 basesoc_timer0_load_storage[12]
.sym 89511 basesoc_timer0_load_storage[2]
.sym 89512 basesoc_timer0_value[3]
.sym 89513 basesoc_timer0_value[0]
.sym 89514 $abc$36039$n3316
.sym 89515 basesoc_timer0_load_storage[19]
.sym 89516 basesoc_timer0_eventmanager_status_w
.sym 89517 $abc$36039$n3314
.sym 89518 basesoc_timer0_value[9]
.sym 89519 basesoc_timer0_value[14]
.sym 89520 $abc$36039$n3313
.sym 89521 basesoc_timer0_value[15]
.sym 89522 basesoc_timer0_en_storage
.sym 89523 basesoc_timer0_value[10]
.sym 89524 basesoc_timer0_value[11]
.sym 89525 basesoc_timer0_value[13]
.sym 89526 basesoc_timer0_value[8]
.sym 89527 $abc$36039$n3315
.sym 89529 basesoc_timer0_eventmanager_status_w
.sym 89531 $abc$36039$n6054
.sym 89532 basesoc_timer0_reload_storage[12]
.sym 89535 basesoc_timer0_en_storage
.sym 89537 $abc$36039$n5068
.sym 89538 basesoc_timer0_load_storage[12]
.sym 89541 basesoc_timer0_value[9]
.sym 89542 basesoc_timer0_value[8]
.sym 89543 basesoc_timer0_value[10]
.sym 89544 basesoc_timer0_value[11]
.sym 89547 $abc$36039$n3313
.sym 89548 $abc$36039$n3315
.sym 89549 $abc$36039$n3314
.sym 89550 $abc$36039$n3316
.sym 89554 basesoc_timer0_en_storage
.sym 89555 basesoc_timer0_load_storage[2]
.sym 89556 $abc$36039$n5048
.sym 89559 basesoc_timer0_value[1]
.sym 89560 basesoc_timer0_value[2]
.sym 89561 basesoc_timer0_value[0]
.sym 89562 basesoc_timer0_value[3]
.sym 89565 $abc$36039$n5082_1
.sym 89566 basesoc_timer0_en_storage
.sym 89568 basesoc_timer0_load_storage[19]
.sym 89571 basesoc_timer0_value[14]
.sym 89572 basesoc_timer0_value[15]
.sym 89573 basesoc_timer0_value[12]
.sym 89574 basesoc_timer0_value[13]
.sym 89576 clk12_$glb_clk
.sym 89577 sys_rst_$glb_sr
.sym 89578 basesoc_timer0_value_status[7]
.sym 89579 basesoc_timer0_value_status[3]
.sym 89580 $abc$36039$n4911_1
.sym 89581 basesoc_timer0_value_status[15]
.sym 89582 $abc$36039$n5054
.sym 89583 $abc$36039$n3318
.sym 89584 basesoc_timer0_value_status[13]
.sym 89585 basesoc_timer0_value_status[2]
.sym 89590 basesoc_timer0_reload_storage[13]
.sym 89601 basesoc_timer0_eventmanager_status_w
.sym 89603 $PACKER_VCC_NET
.sym 89604 $PACKER_VCC_NET
.sym 89605 $abc$36039$n6063
.sym 89606 basesoc_timer0_value[11]
.sym 89607 basesoc_timer0_load_storage[30]
.sym 89608 basesoc_timer0_value[13]
.sym 89609 $PACKER_VCC_NET
.sym 89612 basesoc_timer0_value[14]
.sym 89620 $PACKER_VCC_NET
.sym 89623 basesoc_timer0_value[6]
.sym 89627 basesoc_timer0_value[3]
.sym 89628 $PACKER_VCC_NET
.sym 89630 basesoc_timer0_value[7]
.sym 89631 basesoc_timer0_value[2]
.sym 89634 basesoc_timer0_value[1]
.sym 89639 basesoc_timer0_value[4]
.sym 89647 basesoc_timer0_value[0]
.sym 89649 basesoc_timer0_value[5]
.sym 89651 $nextpnr_ICESTORM_LC_5$O
.sym 89653 basesoc_timer0_value[0]
.sym 89657 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 89659 basesoc_timer0_value[1]
.sym 89660 $PACKER_VCC_NET
.sym 89663 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 89665 basesoc_timer0_value[2]
.sym 89666 $PACKER_VCC_NET
.sym 89667 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 89669 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 89671 $PACKER_VCC_NET
.sym 89672 basesoc_timer0_value[3]
.sym 89673 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 89675 $auto$alumacc.cc:474:replace_alu$5981.C[5]
.sym 89677 $PACKER_VCC_NET
.sym 89678 basesoc_timer0_value[4]
.sym 89679 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 89681 $auto$alumacc.cc:474:replace_alu$5981.C[6]
.sym 89683 $PACKER_VCC_NET
.sym 89684 basesoc_timer0_value[5]
.sym 89685 $auto$alumacc.cc:474:replace_alu$5981.C[5]
.sym 89687 $auto$alumacc.cc:474:replace_alu$5981.C[7]
.sym 89689 $PACKER_VCC_NET
.sym 89690 basesoc_timer0_value[6]
.sym 89691 $auto$alumacc.cc:474:replace_alu$5981.C[6]
.sym 89693 $auto$alumacc.cc:474:replace_alu$5981.C[8]
.sym 89695 basesoc_timer0_value[7]
.sym 89696 $PACKER_VCC_NET
.sym 89697 $auto$alumacc.cc:474:replace_alu$5981.C[7]
.sym 89701 $abc$36039$n5082_1
.sym 89702 basesoc_timer0_value_status[18]
.sym 89705 $abc$36039$n5066
.sym 89706 $abc$36039$n5072
.sym 89708 basesoc_timer0_value_status[23]
.sym 89716 $abc$36039$n4837
.sym 89718 basesoc_timer0_value[7]
.sym 89721 $abc$36039$n3319
.sym 89722 basesoc_timer0_value[1]
.sym 89724 basesoc_timer0_eventmanager_status_w
.sym 89726 basesoc_timer0_load_storage[16]
.sym 89727 $abc$36039$n2906
.sym 89728 basesoc_dat_w[3]
.sym 89732 basesoc_timer0_reload_storage[11]
.sym 89733 basesoc_timer0_value[0]
.sym 89737 $auto$alumacc.cc:474:replace_alu$5981.C[8]
.sym 89744 basesoc_timer0_value[10]
.sym 89750 basesoc_timer0_value[8]
.sym 89752 basesoc_timer0_value[12]
.sym 89760 basesoc_timer0_value[15]
.sym 89763 $PACKER_VCC_NET
.sym 89764 $PACKER_VCC_NET
.sym 89766 basesoc_timer0_value[11]
.sym 89767 basesoc_timer0_value[9]
.sym 89768 basesoc_timer0_value[13]
.sym 89772 basesoc_timer0_value[14]
.sym 89774 $auto$alumacc.cc:474:replace_alu$5981.C[9]
.sym 89776 basesoc_timer0_value[8]
.sym 89777 $PACKER_VCC_NET
.sym 89778 $auto$alumacc.cc:474:replace_alu$5981.C[8]
.sym 89780 $auto$alumacc.cc:474:replace_alu$5981.C[10]
.sym 89782 basesoc_timer0_value[9]
.sym 89783 $PACKER_VCC_NET
.sym 89784 $auto$alumacc.cc:474:replace_alu$5981.C[9]
.sym 89786 $auto$alumacc.cc:474:replace_alu$5981.C[11]
.sym 89788 $PACKER_VCC_NET
.sym 89789 basesoc_timer0_value[10]
.sym 89790 $auto$alumacc.cc:474:replace_alu$5981.C[10]
.sym 89792 $auto$alumacc.cc:474:replace_alu$5981.C[12]
.sym 89794 $PACKER_VCC_NET
.sym 89795 basesoc_timer0_value[11]
.sym 89796 $auto$alumacc.cc:474:replace_alu$5981.C[11]
.sym 89798 $auto$alumacc.cc:474:replace_alu$5981.C[13]
.sym 89800 basesoc_timer0_value[12]
.sym 89801 $PACKER_VCC_NET
.sym 89802 $auto$alumacc.cc:474:replace_alu$5981.C[12]
.sym 89804 $auto$alumacc.cc:474:replace_alu$5981.C[14]
.sym 89806 $PACKER_VCC_NET
.sym 89807 basesoc_timer0_value[13]
.sym 89808 $auto$alumacc.cc:474:replace_alu$5981.C[13]
.sym 89810 $auto$alumacc.cc:474:replace_alu$5981.C[15]
.sym 89812 basesoc_timer0_value[14]
.sym 89813 $PACKER_VCC_NET
.sym 89814 $auto$alumacc.cc:474:replace_alu$5981.C[14]
.sym 89816 $auto$alumacc.cc:474:replace_alu$5981.C[16]
.sym 89818 basesoc_timer0_value[15]
.sym 89819 $PACKER_VCC_NET
.sym 89820 $auto$alumacc.cc:474:replace_alu$5981.C[15]
.sym 89824 $abc$36039$n5090
.sym 89825 $abc$36039$n5104
.sym 89827 basesoc_timer0_value[30]
.sym 89828 basesoc_timer0_value[16]
.sym 89829 basesoc_timer0_value[23]
.sym 89830 $abc$36039$n5080
.sym 89831 $abc$36039$n5076_1
.sym 89842 basesoc_timer0_value[18]
.sym 89848 basesoc_timer0_reload_storage[14]
.sym 89855 $abc$36039$n6057
.sym 89858 basesoc_timer0_en_storage
.sym 89860 $auto$alumacc.cc:474:replace_alu$5981.C[16]
.sym 89866 basesoc_timer0_value[19]
.sym 89869 basesoc_timer0_value[18]
.sym 89874 basesoc_timer0_value[21]
.sym 89876 $PACKER_VCC_NET
.sym 89879 $PACKER_VCC_NET
.sym 89883 basesoc_timer0_value[17]
.sym 89886 basesoc_timer0_value[23]
.sym 89887 basesoc_timer0_value[22]
.sym 89888 basesoc_timer0_value[20]
.sym 89893 basesoc_timer0_value[16]
.sym 89897 $auto$alumacc.cc:474:replace_alu$5981.C[17]
.sym 89899 basesoc_timer0_value[16]
.sym 89900 $PACKER_VCC_NET
.sym 89901 $auto$alumacc.cc:474:replace_alu$5981.C[16]
.sym 89903 $auto$alumacc.cc:474:replace_alu$5981.C[18]
.sym 89905 basesoc_timer0_value[17]
.sym 89906 $PACKER_VCC_NET
.sym 89907 $auto$alumacc.cc:474:replace_alu$5981.C[17]
.sym 89909 $auto$alumacc.cc:474:replace_alu$5981.C[19]
.sym 89911 $PACKER_VCC_NET
.sym 89912 basesoc_timer0_value[18]
.sym 89913 $auto$alumacc.cc:474:replace_alu$5981.C[18]
.sym 89915 $auto$alumacc.cc:474:replace_alu$5981.C[20]
.sym 89917 $PACKER_VCC_NET
.sym 89918 basesoc_timer0_value[19]
.sym 89919 $auto$alumacc.cc:474:replace_alu$5981.C[19]
.sym 89921 $auto$alumacc.cc:474:replace_alu$5981.C[21]
.sym 89923 basesoc_timer0_value[20]
.sym 89924 $PACKER_VCC_NET
.sym 89925 $auto$alumacc.cc:474:replace_alu$5981.C[20]
.sym 89927 $auto$alumacc.cc:474:replace_alu$5981.C[22]
.sym 89929 basesoc_timer0_value[21]
.sym 89930 $PACKER_VCC_NET
.sym 89931 $auto$alumacc.cc:474:replace_alu$5981.C[21]
.sym 89933 $auto$alumacc.cc:474:replace_alu$5981.C[23]
.sym 89935 $PACKER_VCC_NET
.sym 89936 basesoc_timer0_value[22]
.sym 89937 $auto$alumacc.cc:474:replace_alu$5981.C[22]
.sym 89939 $auto$alumacc.cc:474:replace_alu$5981.C[24]
.sym 89941 $PACKER_VCC_NET
.sym 89942 basesoc_timer0_value[23]
.sym 89943 $auto$alumacc.cc:474:replace_alu$5981.C[23]
.sym 89950 basesoc_timer0_reload_storage[11]
.sym 89951 basesoc_timer0_reload_storage[8]
.sym 89953 basesoc_timer0_reload_storage[14]
.sym 89962 basesoc_timer0_value[30]
.sym 89972 basesoc_timer0_reload_storage[8]
.sym 89976 basesoc_timer0_reload_storage[14]
.sym 89983 $auto$alumacc.cc:474:replace_alu$5981.C[24]
.sym 89991 basesoc_timer0_value[30]
.sym 89993 $PACKER_VCC_NET
.sym 90001 $PACKER_VCC_NET
.sym 90003 basesoc_timer0_value[31]
.sym 90006 basesoc_timer0_value[24]
.sym 90007 basesoc_timer0_value[27]
.sym 90014 basesoc_timer0_value[26]
.sym 90015 basesoc_timer0_value[25]
.sym 90016 basesoc_timer0_value[29]
.sym 90018 basesoc_timer0_value[28]
.sym 90020 $auto$alumacc.cc:474:replace_alu$5981.C[25]
.sym 90022 $PACKER_VCC_NET
.sym 90023 basesoc_timer0_value[24]
.sym 90024 $auto$alumacc.cc:474:replace_alu$5981.C[24]
.sym 90026 $auto$alumacc.cc:474:replace_alu$5981.C[26]
.sym 90028 basesoc_timer0_value[25]
.sym 90029 $PACKER_VCC_NET
.sym 90030 $auto$alumacc.cc:474:replace_alu$5981.C[25]
.sym 90032 $auto$alumacc.cc:474:replace_alu$5981.C[27]
.sym 90034 basesoc_timer0_value[26]
.sym 90035 $PACKER_VCC_NET
.sym 90036 $auto$alumacc.cc:474:replace_alu$5981.C[26]
.sym 90038 $auto$alumacc.cc:474:replace_alu$5981.C[28]
.sym 90040 $PACKER_VCC_NET
.sym 90041 basesoc_timer0_value[27]
.sym 90042 $auto$alumacc.cc:474:replace_alu$5981.C[27]
.sym 90044 $auto$alumacc.cc:474:replace_alu$5981.C[29]
.sym 90046 basesoc_timer0_value[28]
.sym 90047 $PACKER_VCC_NET
.sym 90048 $auto$alumacc.cc:474:replace_alu$5981.C[28]
.sym 90050 $auto$alumacc.cc:474:replace_alu$5981.C[30]
.sym 90052 $PACKER_VCC_NET
.sym 90053 basesoc_timer0_value[29]
.sym 90054 $auto$alumacc.cc:474:replace_alu$5981.C[29]
.sym 90056 $auto$alumacc.cc:474:replace_alu$5981.C[31]
.sym 90058 basesoc_timer0_value[30]
.sym 90059 $PACKER_VCC_NET
.sym 90060 $auto$alumacc.cc:474:replace_alu$5981.C[30]
.sym 90064 basesoc_timer0_value[31]
.sym 90065 $PACKER_VCC_NET
.sym 90066 $auto$alumacc.cc:474:replace_alu$5981.C[31]
.sym 90077 basesoc_timer0_reload_storage[16]
.sym 90085 basesoc_timer0_reload_storage[11]
.sym 90092 $abc$36039$n6102
.sym 90102 basesoc_timer0_load_storage[31]
.sym 90112 basesoc_timer0_eventmanager_status_w
.sym 90117 basesoc_timer0_reload_storage[31]
.sym 90118 $abc$36039$n6111
.sym 90121 $abc$36039$n5106_1
.sym 90128 basesoc_timer0_load_storage[31]
.sym 90131 basesoc_timer0_en_storage
.sym 90156 basesoc_timer0_reload_storage[31]
.sym 90157 basesoc_timer0_eventmanager_status_w
.sym 90159 $abc$36039$n6111
.sym 90186 basesoc_timer0_load_storage[31]
.sym 90187 basesoc_timer0_en_storage
.sym 90188 $abc$36039$n5106_1
.sym 90191 clk12_$glb_clk
.sym 90192 sys_rst_$glb_sr
.sym 90391 spiflash_mosi
.sym 90406 spiflash_mosi
.sym 90416 $abc$36039$n3041
.sym 90417 $abc$36039$n3020_1
.sym 90418 $abc$36039$n3431
.sym 90419 $abc$36039$n3016
.sym 90420 $abc$36039$n3033
.sym 90421 $abc$36039$n3037
.sym 90422 $abc$36039$n3024
.sym 90423 $abc$36039$n3028
.sym 90437 spiflash_miso
.sym 90442 $abc$36039$n3057
.sym 90448 spram_datain01[11]
.sym 90449 spram_dataout11[12]
.sym 90450 array_muxed0[2]
.sym 90451 spram_dataout11[13]
.sym 90458 spram_dataout11[0]
.sym 90459 slave_sel_r[2]
.sym 90461 array_muxed0[14]
.sym 90462 spram_dataout11[6]
.sym 90463 spram_dataout11[8]
.sym 90464 spram_dataout11[3]
.sym 90465 spram_dataout01[1]
.sym 90466 spram_dataout11[4]
.sym 90468 spram_dataout11[1]
.sym 90469 array_muxed0[14]
.sym 90470 spram_dataout11[2]
.sym 90471 slave_sel_r[2]
.sym 90472 spram_dataout11[7]
.sym 90475 spram_dataout01[2]
.sym 90477 spram_dataout01[3]
.sym 90479 spram_dataout01[8]
.sym 90482 spram_dataout01[7]
.sym 90484 spram_dataout01[0]
.sym 90486 spram_dataout01[6]
.sym 90488 spram_dataout01[4]
.sym 90491 array_muxed0[14]
.sym 90492 spram_dataout01[1]
.sym 90493 slave_sel_r[2]
.sym 90494 spram_dataout11[1]
.sym 90497 array_muxed0[14]
.sym 90498 slave_sel_r[2]
.sym 90499 spram_dataout01[3]
.sym 90500 spram_dataout11[3]
.sym 90503 array_muxed0[14]
.sym 90504 spram_dataout11[2]
.sym 90505 slave_sel_r[2]
.sym 90506 spram_dataout01[2]
.sym 90509 spram_dataout01[4]
.sym 90510 slave_sel_r[2]
.sym 90511 spram_dataout11[4]
.sym 90512 array_muxed0[14]
.sym 90515 array_muxed0[14]
.sym 90516 slave_sel_r[2]
.sym 90517 spram_dataout11[0]
.sym 90518 spram_dataout01[0]
.sym 90521 spram_dataout01[8]
.sym 90522 slave_sel_r[2]
.sym 90523 spram_dataout11[8]
.sym 90524 array_muxed0[14]
.sym 90527 slave_sel_r[2]
.sym 90528 spram_dataout01[7]
.sym 90529 array_muxed0[14]
.sym 90530 spram_dataout11[7]
.sym 90533 spram_dataout01[6]
.sym 90534 array_muxed0[14]
.sym 90535 slave_sel_r[2]
.sym 90536 spram_dataout11[6]
.sym 90544 spram_datain01[4]
.sym 90545 spram_datain01[0]
.sym 90546 spram_datain01[9]
.sym 90547 spram_datain11[9]
.sym 90548 spram_datain11[0]
.sym 90549 spram_datain11[7]
.sym 90550 spram_datain11[4]
.sym 90551 spram_datain01[7]
.sym 90556 spram_dataout11[4]
.sym 90557 $abc$36039$n3024
.sym 90558 spram_dataout11[1]
.sym 90559 $abc$36039$n3016
.sym 90560 spram_dataout11[5]
.sym 90562 spram_dataout11[6]
.sym 90563 array_muxed0[14]
.sym 90564 spram_dataout11[7]
.sym 90566 spram_dataout11[0]
.sym 90567 $abc$36039$n3431
.sym 90569 spiflash_cs_n
.sym 90573 spram_dataout11[9]
.sym 90574 spram_dataout11[15]
.sym 90576 $abc$36039$n3041
.sym 90578 $abc$36039$n3020_1
.sym 90579 spram_dataout11[14]
.sym 90581 spram_datain01[15]
.sym 90586 array_muxed0[9]
.sym 90590 spiflash_clk
.sym 90593 spram_dataout01[1]
.sym 90595 spram_dataout01[2]
.sym 90597 spram_dataout01[3]
.sym 90605 spram_dataout01[9]
.sym 90606 array_muxed0[5]
.sym 90609 spram_dataout01[11]
.sym 90626 array_muxed1[21]
.sym 90638 array_muxed0[14]
.sym 90644 array_muxed1[31]
.sym 90646 array_muxed1[29]
.sym 90652 array_muxed1[22]
.sym 90655 array_muxed1[21]
.sym 90657 array_muxed0[14]
.sym 90660 array_muxed0[14]
.sym 90662 array_muxed1[31]
.sym 90666 array_muxed1[22]
.sym 90669 array_muxed0[14]
.sym 90672 array_muxed0[14]
.sym 90673 array_muxed1[29]
.sym 90679 array_muxed0[14]
.sym 90681 array_muxed1[31]
.sym 90684 array_muxed1[21]
.sym 90686 array_muxed0[14]
.sym 90690 array_muxed1[29]
.sym 90691 array_muxed0[14]
.sym 90697 array_muxed1[22]
.sym 90698 array_muxed0[14]
.sym 90703 spram_datain11[3]
.sym 90704 spram_datain11[8]
.sym 90705 spram_maskwren01[2]
.sym 90706 spram_datain11[10]
.sym 90707 spram_datain01[8]
.sym 90708 spram_maskwren11[2]
.sym 90709 spram_datain01[3]
.sym 90710 spram_datain01[10]
.sym 90725 spram_dataout11[8]
.sym 90728 spram_datain01[6]
.sym 90730 spram_datain11[13]
.sym 90731 spiflash_cs_n
.sym 90732 array_muxed1[24]
.sym 90734 array_muxed1[23]
.sym 90736 por_rst
.sym 90737 array_muxed0[14]
.sym 90738 spram_datain11[8]
.sym 90837 sys_rst
.sym 90838 array_muxed0[8]
.sym 90840 array_muxed0[3]
.sym 90841 spram_maskwren11[0]
.sym 90844 spram_dataout01[6]
.sym 90849 spram_maskwren01[0]
.sym 90976 basesoc_dat_w[5]
.sym 90977 spiflash_clk
.sym 90978 basesoc_dat_w[3]
.sym 90982 por_rst
.sym 91104 basesoc_dat_w[4]
.sym 91225 basesoc_ctrl_reset_reset_r
.sym 91228 por_rst
.sym 91229 por_rst
.sym 91318 $abc$36039$n2810_1
.sym 91319 reset_delay[5]
.sym 91320 reset_delay[4]
.sym 91321 $abc$36039$n214
.sym 91322 reset_delay[7]
.sym 91323 $abc$36039$n216
.sym 91324 $abc$36039$n212
.sym 91325 $abc$36039$n210
.sym 91328 $PACKER_VCC_NET
.sym 91343 sys_rst
.sym 91361 $abc$36039$n3020
.sym 91365 sys_rst
.sym 91372 $abc$36039$n202
.sym 91378 $abc$36039$n214
.sym 91389 por_rst
.sym 91390 $abc$36039$n204
.sym 91398 por_rst
.sym 91399 sys_rst
.sym 91401 $abc$36039$n202
.sym 91405 por_rst
.sym 91406 sys_rst
.sym 91413 $abc$36039$n202
.sym 91418 $abc$36039$n204
.sym 91422 $abc$36039$n214
.sym 91434 por_rst
.sym 91437 $abc$36039$n204
.sym 91438 $abc$36039$n3020
.sym 91439 clk12_$glb_clk
.sym 91443 $abc$36039$n6434
.sym 91444 $abc$36039$n6435
.sym 91445 $abc$36039$n6436
.sym 91446 $abc$36039$n6437
.sym 91447 $abc$36039$n6438
.sym 91448 $abc$36039$n6439
.sym 91452 basesoc_picorv327[15]
.sym 91459 $abc$36039$n3019
.sym 91467 csrbankarray_csrbank3_bitbang0_w[1]
.sym 91468 basesoc_dat_w[5]
.sym 91469 sys_rst
.sym 91470 basesoc_dat_w[3]
.sym 91471 basesoc_dat_w[7]
.sym 91473 spiflash_clk
.sym 91474 por_rst
.sym 91482 $abc$36039$n2810_1
.sym 91484 $abc$36039$n3019
.sym 91485 reset_delay[0]
.sym 91489 $abc$36039$n204
.sym 91490 $abc$36039$n6433
.sym 91494 $abc$36039$n2809_1
.sym 91497 $abc$36039$n2811
.sym 91499 $abc$36039$n206
.sym 91500 $abc$36039$n6434
.sym 91501 por_rst
.sym 91502 $abc$36039$n208
.sym 91506 $PACKER_VCC_NET
.sym 91509 $abc$36039$n6435
.sym 91511 $abc$36039$n202
.sym 91516 $PACKER_VCC_NET
.sym 91518 reset_delay[0]
.sym 91521 por_rst
.sym 91524 $abc$36039$n6434
.sym 91530 $abc$36039$n206
.sym 91536 $abc$36039$n208
.sym 91540 por_rst
.sym 91541 $abc$36039$n6435
.sym 91545 $abc$36039$n6433
.sym 91547 por_rst
.sym 91551 $abc$36039$n2811
.sym 91552 $abc$36039$n2809_1
.sym 91553 $abc$36039$n2810_1
.sym 91557 $abc$36039$n206
.sym 91558 $abc$36039$n202
.sym 91559 $abc$36039$n204
.sym 91560 $abc$36039$n208
.sym 91561 $abc$36039$n3019
.sym 91562 clk12_$glb_clk
.sym 91564 $abc$36039$n6440
.sym 91565 $abc$36039$n6441
.sym 91566 $abc$36039$n6442
.sym 91567 $abc$36039$n6443
.sym 91568 $abc$36039$n224
.sym 91569 $abc$36039$n220
.sym 91570 reset_delay[11]
.sym 91571 reset_delay[9]
.sym 91589 basesoc_dat_w[4]
.sym 91590 $abc$36039$n3019
.sym 91597 sys_rst
.sym 91605 $abc$36039$n4395_1
.sym 91610 $abc$36039$n4396
.sym 91613 $abc$36039$n222
.sym 91618 $abc$36039$n218
.sym 91619 basesoc_picorv323[3]
.sym 91621 $abc$36039$n6440
.sym 91623 $abc$36039$n3019
.sym 91625 $abc$36039$n224
.sym 91626 $abc$36039$n220
.sym 91631 $abc$36039$n6442
.sym 91634 por_rst
.sym 91640 por_rst
.sym 91641 $abc$36039$n6442
.sym 91653 $abc$36039$n222
.sym 91662 $abc$36039$n224
.sym 91663 $abc$36039$n222
.sym 91664 $abc$36039$n218
.sym 91665 $abc$36039$n220
.sym 91669 $abc$36039$n6440
.sym 91671 por_rst
.sym 91674 $abc$36039$n4395_1
.sym 91675 $abc$36039$n4396
.sym 91677 basesoc_picorv323[3]
.sym 91683 $abc$36039$n218
.sym 91684 $abc$36039$n3019
.sym 91685 clk12_$glb_clk
.sym 91721 por_rst
.sym 91722 basesoc_ctrl_reset_reset_r
.sym 91731 csrbankarray_csrbank3_bitbang_en0_w
.sym 91732 basesoc_picorv323[2]
.sym 91734 basesoc_picorv323[2]
.sym 91735 $abc$36039$n4323
.sym 91738 $abc$36039$n4331
.sym 91739 csrbankarray_csrbank3_bitbang0_w[1]
.sym 91741 $abc$36039$n4334
.sym 91742 basesoc_picorv323[2]
.sym 91743 basesoc_picorv323[3]
.sym 91749 $abc$36039$n4324
.sym 91753 $abc$36039$n4330
.sym 91754 spiflash_i
.sym 91757 $abc$36039$n4308
.sym 91758 spiflash_clk1
.sym 91762 $abc$36039$n4324
.sym 91763 basesoc_picorv323[2]
.sym 91764 $abc$36039$n4331
.sym 91767 $abc$36039$n4331
.sym 91768 basesoc_picorv323[2]
.sym 91770 $abc$36039$n4334
.sym 91773 basesoc_picorv323[3]
.sym 91774 $abc$36039$n4323
.sym 91775 $abc$36039$n4330
.sym 91786 csrbankarray_csrbank3_bitbang_en0_w
.sym 91787 csrbankarray_csrbank3_bitbang0_w[1]
.sym 91788 spiflash_clk1
.sym 91791 basesoc_picorv323[2]
.sym 91792 $abc$36039$n4334
.sym 91794 $abc$36039$n4308
.sym 91800 spiflash_i
.sym 91808 clk12_$glb_clk
.sym 91809 sys_rst_$glb_sr
.sym 91821 spiflash_miso
.sym 91828 basesoc_picorv323[2]
.sym 91830 basesoc_picorv323[2]
.sym 91831 basesoc_picorv323[3]
.sym 91834 basesoc_picorv323[0]
.sym 91835 $abc$36039$n4324
.sym 91843 sys_rst
.sym 91852 $abc$36039$n4371_1
.sym 91857 $abc$36039$n4335
.sym 91861 $abc$36039$n4333
.sym 91865 $abc$36039$n4324
.sym 91866 $abc$36039$n4327
.sym 91873 $abc$36039$n4373_1
.sym 91876 basesoc_picorv323[1]
.sym 91877 $abc$36039$n4336
.sym 91878 $abc$36039$n4332
.sym 91880 basesoc_picorv323[2]
.sym 91896 $abc$36039$n4332
.sym 91898 basesoc_picorv323[1]
.sym 91899 $abc$36039$n4333
.sym 91908 basesoc_picorv323[2]
.sym 91909 $abc$36039$n4371_1
.sym 91910 $abc$36039$n4373_1
.sym 91915 basesoc_picorv323[1]
.sym 91916 $abc$36039$n4336
.sym 91917 $abc$36039$n4335
.sym 91920 $abc$36039$n4335
.sym 91922 basesoc_picorv323[1]
.sym 91923 $abc$36039$n4333
.sym 91926 $abc$36039$n4324
.sym 91927 $abc$36039$n4327
.sym 91929 basesoc_picorv323[2]
.sym 91958 csrbankarray_csrbank3_bitbang0_w[1]
.sym 91959 basesoc_dat_w[7]
.sym 91961 basesoc_dat_w[5]
.sym 91962 basesoc_dat_w[3]
.sym 91966 sys_rst
.sym 91976 $abc$36039$n4370_1
.sym 91977 $abc$36039$n4326
.sym 91978 basesoc_picorv323[1]
.sym 91985 $abc$36039$n4332
.sym 91986 $abc$36039$n4329
.sym 91987 $abc$36039$n4328
.sym 91992 basesoc_picorv327[5]
.sym 91994 basesoc_picorv323[0]
.sym 91995 $abc$36039$n4325
.sym 91997 basesoc_picorv327[6]
.sym 91998 basesoc_picorv323[2]
.sym 91999 $abc$36039$n4371_1
.sym 92000 basesoc_picorv327[7]
.sym 92001 basesoc_picorv327[2]
.sym 92002 basesoc_picorv327[8]
.sym 92004 basesoc_picorv327[1]
.sym 92007 $abc$36039$n4371_1
.sym 92009 $abc$36039$n4370_1
.sym 92010 basesoc_picorv323[2]
.sym 92013 $abc$36039$n4326
.sym 92014 $abc$36039$n4332
.sym 92016 basesoc_picorv323[1]
.sym 92019 $abc$36039$n4328
.sym 92021 basesoc_picorv323[1]
.sym 92022 $abc$36039$n4325
.sym 92025 basesoc_picorv327[7]
.sym 92027 basesoc_picorv327[8]
.sym 92028 basesoc_picorv323[0]
.sym 92031 basesoc_picorv327[2]
.sym 92033 basesoc_picorv323[0]
.sym 92034 basesoc_picorv327[1]
.sym 92037 basesoc_picorv327[6]
.sym 92038 basesoc_picorv327[5]
.sym 92040 basesoc_picorv323[0]
.sym 92043 basesoc_picorv323[1]
.sym 92044 $abc$36039$n4326
.sym 92046 $abc$36039$n4325
.sym 92050 $abc$36039$n4328
.sym 92051 $abc$36039$n4329
.sym 92052 basesoc_picorv323[1]
.sym 92086 basesoc_picorv327[7]
.sym 92089 basesoc_dat_w[4]
.sym 92101 basesoc_picorv323[3]
.sym 92102 $abc$36039$n4350_1
.sym 92110 $abc$36039$n4346
.sym 92172 $abc$36039$n4350_1
.sym 92173 $abc$36039$n4346
.sym 92175 basesoc_picorv323[3]
.sym 92210 basesoc_ctrl_reset_reset_r
.sym 92220 basesoc_picorv323[2]
.sym 92221 $abc$36039$n4348
.sym 92223 basesoc_picorv323[3]
.sym 92225 $abc$36039$n4346
.sym 92226 $abc$36039$n4275
.sym 92228 basesoc_picorv323[2]
.sym 92229 $abc$36039$n4406_1
.sym 92230 $abc$36039$n4343
.sym 92231 basesoc_picorv323[3]
.sym 92235 $abc$36039$n4351_1
.sym 92239 $abc$36039$n4301
.sym 92240 basesoc_picorv323[1]
.sym 92246 $abc$36039$n4407_1
.sym 92249 $abc$36039$n4347
.sym 92253 $abc$36039$n4406_1
.sym 92254 basesoc_picorv323[3]
.sym 92256 $abc$36039$n4407_1
.sym 92260 basesoc_picorv323[1]
.sym 92261 $abc$36039$n4301
.sym 92262 $abc$36039$n4275
.sym 92265 basesoc_picorv323[2]
.sym 92266 $abc$36039$n4348
.sym 92267 $abc$36039$n4351_1
.sym 92283 $abc$36039$n4348
.sym 92284 $abc$36039$n4347
.sym 92285 basesoc_picorv323[2]
.sym 92295 $abc$36039$n4343
.sym 92296 basesoc_picorv323[3]
.sym 92297 $abc$36039$n4346
.sym 92313 sys_rst
.sym 92335 sys_rst
.sym 92348 $abc$36039$n4347
.sym 92356 $abc$36039$n4344
.sym 92368 basesoc_picorv323[2]
.sym 92369 $abc$36039$n4345
.sym 92382 $abc$36039$n4347
.sym 92383 basesoc_picorv323[2]
.sym 92384 $abc$36039$n4345
.sym 92388 basesoc_picorv323[2]
.sym 92389 $abc$36039$n4345
.sym 92390 $abc$36039$n4344
.sym 92450 basesoc_dat_w[3]
.sym 92454 sys_rst
.sym 92457 csrbankarray_csrbank3_bitbang0_w[1]
.sym 92458 basesoc_dat_w[5]
.sym 92459 basesoc_dat_w[7]
.sym 92470 basesoc_picorv323[1]
.sym 92474 $abc$36039$n4290
.sym 92477 $abc$36039$n4293
.sym 92530 $abc$36039$n4293
.sym 92531 $abc$36039$n4290
.sym 92532 basesoc_picorv323[1]
.sym 92577 basesoc_dat_w[4]
.sym 92606 basesoc_dat_w[1]
.sym 92607 $abc$36039$n2752
.sym 92642 basesoc_dat_w[1]
.sym 92668 $abc$36039$n2752
.sym 92669 clk12_$glb_clk
.sym 92670 sys_rst_$glb_sr
.sym 92695 csrbankarray_csrbank3_bitbang0_w[1]
.sym 92703 basesoc_ctrl_reset_reset_r
.sym 92722 basesoc_dat_w[1]
.sym 92730 $abc$36039$n2975
.sym 92772 basesoc_dat_w[1]
.sym 92791 $abc$36039$n2975
.sym 92792 clk12_$glb_clk
.sym 92793 sys_rst_$glb_sr
.sym 92823 sys_rst
.sym 92837 $abc$36039$n2977
.sym 92839 basesoc_ctrl_reset_reset_r
.sym 92899 basesoc_ctrl_reset_reset_r
.sym 92914 $abc$36039$n2977
.sym 92915 clk12_$glb_clk
.sym 92916 sys_rst_$glb_sr
.sym 92921 picorv32.decoded_rd[5]
.sym 92933 $abc$36039$n2977
.sym 92943 basesoc_dat_w[3]
.sym 92946 sys_rst
.sym 92947 basesoc_dat_w[7]
.sym 92950 basesoc_dat_w[5]
.sym 92952 $abc$36039$n2898
.sym 92976 $abc$36039$n2718
.sym 92982 basesoc_dat_w[2]
.sym 93004 basesoc_dat_w[2]
.sym 93037 $abc$36039$n2718
.sym 93038 clk12_$glb_clk
.sym 93039 sys_rst_$glb_sr
.sym 93045 basesoc_timer0_reload_storage[21]
.sym 93069 basesoc_dat_w[4]
.sym 93070 basesoc_timer0_load_storage[3]
.sym 93075 basesoc_timer0_load_storage[27]
.sym 93103 basesoc_dat_w[3]
.sym 93108 $abc$36039$n2896
.sym 93157 basesoc_dat_w[3]
.sym 93160 $abc$36039$n2896
.sym 93161 clk12_$glb_clk
.sym 93162 sys_rst_$glb_sr
.sym 93165 basesoc_timer0_load_storage[11]
.sym 93168 basesoc_timer0_load_storage[13]
.sym 93169 basesoc_timer0_load_storage[10]
.sym 93176 $abc$36039$n2754
.sym 93183 $abc$36039$n2908
.sym 93187 basesoc_timer0_en_storage
.sym 93188 basesoc_ctrl_reset_reset_r
.sym 93204 basesoc_dat_w[6]
.sym 93207 basesoc_dat_w[3]
.sym 93208 basesoc_dat_w[1]
.sym 93231 $abc$36039$n2902
.sym 93251 basesoc_dat_w[6]
.sym 93257 basesoc_dat_w[3]
.sym 93282 basesoc_dat_w[1]
.sym 93283 $abc$36039$n2902
.sym 93284 clk12_$glb_clk
.sym 93285 sys_rst_$glb_sr
.sym 93288 basesoc_timer0_reload_storage[15]
.sym 93289 basesoc_timer0_reload_storage[10]
.sym 93290 basesoc_timer0_reload_storage[13]
.sym 93291 basesoc_timer0_reload_storage[12]
.sym 93304 basesoc_timer0_load_storage[30]
.sym 93310 basesoc_timer0_value[11]
.sym 93311 sys_rst
.sym 93315 basesoc_dat_w[5]
.sym 93316 basesoc_timer0_value[14]
.sym 93317 $abc$36039$n3281
.sym 93320 $abc$36039$n5072
.sym 93327 $abc$36039$n5072
.sym 93328 basesoc_timer0_load_storage[14]
.sym 93329 $abc$36039$n5050
.sym 93330 $abc$36039$n5074
.sym 93331 basesoc_timer0_eventmanager_status_w
.sym 93337 basesoc_timer0_load_storage[11]
.sym 93339 $abc$36039$n6057
.sym 93340 basesoc_timer0_load_storage[13]
.sym 93341 basesoc_timer0_load_storage[3]
.sym 93342 basesoc_timer0_load_storage[15]
.sym 93343 $abc$36039$n5066
.sym 93346 $abc$36039$n6027
.sym 93347 basesoc_timer0_en_storage
.sym 93352 basesoc_timer0_reload_storage[3]
.sym 93353 basesoc_timer0_reload_storage[15]
.sym 93355 basesoc_timer0_reload_storage[13]
.sym 93357 $abc$36039$n5070_1
.sym 93358 $abc$36039$n6063
.sym 93360 basesoc_timer0_en_storage
.sym 93362 $abc$36039$n5050
.sym 93363 basesoc_timer0_load_storage[3]
.sym 93367 basesoc_timer0_load_storage[15]
.sym 93368 $abc$36039$n5074
.sym 93369 basesoc_timer0_en_storage
.sym 93372 basesoc_timer0_reload_storage[3]
.sym 93374 basesoc_timer0_eventmanager_status_w
.sym 93375 $abc$36039$n6027
.sym 93378 basesoc_timer0_reload_storage[15]
.sym 93379 basesoc_timer0_eventmanager_status_w
.sym 93381 $abc$36039$n6063
.sym 93384 basesoc_timer0_en_storage
.sym 93385 basesoc_timer0_load_storage[11]
.sym 93386 $abc$36039$n5066
.sym 93390 $abc$36039$n5070_1
.sym 93391 basesoc_timer0_en_storage
.sym 93393 basesoc_timer0_load_storage[13]
.sym 93397 basesoc_timer0_reload_storage[13]
.sym 93398 basesoc_timer0_eventmanager_status_w
.sym 93399 $abc$36039$n6057
.sym 93402 basesoc_timer0_load_storage[14]
.sym 93403 $abc$36039$n5072
.sym 93405 basesoc_timer0_en_storage
.sym 93407 clk12_$glb_clk
.sym 93408 sys_rst_$glb_sr
.sym 93409 $abc$36039$n2918
.sym 93414 basesoc_timer0_eventmanager_pending_w
.sym 93429 $abc$36039$n2906
.sym 93443 basesoc_timer0_eventmanager_status_w
.sym 93444 basesoc_dat_w[7]
.sym 93450 basesoc_timer0_value[3]
.sym 93451 basesoc_timer0_value[15]
.sym 93453 $abc$36039$n3319
.sym 93455 basesoc_timer0_value[13]
.sym 93456 basesoc_timer0_value[7]
.sym 93457 basesoc_timer0_value_status[23]
.sym 93458 basesoc_ctrl_reset_reset_r
.sym 93461 $abc$36039$n2914
.sym 93462 basesoc_timer0_eventmanager_status_w
.sym 93463 $abc$36039$n6033
.sym 93464 $abc$36039$n4837
.sym 93466 basesoc_timer0_value_status[7]
.sym 93470 sys_rst
.sym 93474 basesoc_timer0_reload_storage[5]
.sym 93477 $abc$36039$n3281
.sym 93478 basesoc_timer0_value[2]
.sym 93481 $abc$36039$n4841
.sym 93483 basesoc_timer0_value[7]
.sym 93490 basesoc_timer0_value[3]
.sym 93495 $abc$36039$n4841
.sym 93496 $abc$36039$n4837
.sym 93497 basesoc_timer0_value_status[7]
.sym 93498 basesoc_timer0_value_status[23]
.sym 93503 basesoc_timer0_value[15]
.sym 93508 basesoc_timer0_eventmanager_status_w
.sym 93509 $abc$36039$n6033
.sym 93510 basesoc_timer0_reload_storage[5]
.sym 93513 $abc$36039$n3319
.sym 93514 $abc$36039$n3281
.sym 93515 basesoc_ctrl_reset_reset_r
.sym 93516 sys_rst
.sym 93522 basesoc_timer0_value[13]
.sym 93525 basesoc_timer0_value[2]
.sym 93529 $abc$36039$n2914
.sym 93530 clk12_$glb_clk
.sym 93531 sys_rst_$glb_sr
.sym 93537 $abc$36039$n2917
.sym 93538 basesoc_timer0_zero_old_trigger
.sym 93549 $abc$36039$n2914
.sym 93562 $abc$36039$n2908
.sym 93567 basesoc_timer0_value[30]
.sym 93576 $abc$36039$n6051
.sym 93582 basesoc_timer0_value[18]
.sym 93584 $abc$36039$n2914
.sym 93586 basesoc_timer0_value[23]
.sym 93587 $abc$36039$n6060
.sym 93593 basesoc_timer0_reload_storage[14]
.sym 93595 basesoc_timer0_reload_storage[11]
.sym 93600 $abc$36039$n6075
.sym 93603 basesoc_timer0_eventmanager_status_w
.sym 93604 basesoc_timer0_reload_storage[19]
.sym 93606 $abc$36039$n6075
.sym 93608 basesoc_timer0_reload_storage[19]
.sym 93609 basesoc_timer0_eventmanager_status_w
.sym 93615 basesoc_timer0_value[18]
.sym 93630 basesoc_timer0_reload_storage[11]
.sym 93631 basesoc_timer0_eventmanager_status_w
.sym 93633 $abc$36039$n6051
.sym 93636 $abc$36039$n6060
.sym 93637 basesoc_timer0_reload_storage[14]
.sym 93638 basesoc_timer0_eventmanager_status_w
.sym 93651 basesoc_timer0_value[23]
.sym 93652 $abc$36039$n2914
.sym 93653 clk12_$glb_clk
.sym 93654 sys_rst_$glb_sr
.sym 93659 basesoc_timer0_reload_storage[23]
.sym 93661 basesoc_timer0_reload_storage[18]
.sym 93662 basesoc_timer0_reload_storage[19]
.sym 93670 $abc$36039$n2914
.sym 93680 basesoc_timer0_reload_storage[23]
.sym 93696 $abc$36039$n6066
.sym 93697 $abc$36039$n5104
.sym 93700 basesoc_timer0_load_storage[30]
.sym 93702 basesoc_timer0_reload_storage[30]
.sym 93703 $abc$36039$n5076_1
.sym 93704 $abc$36039$n5090
.sym 93706 $abc$36039$n6072
.sym 93709 basesoc_timer0_load_storage[16]
.sym 93711 $abc$36039$n6087
.sym 93717 basesoc_timer0_load_storage[23]
.sym 93718 basesoc_timer0_reload_storage[18]
.sym 93719 basesoc_timer0_reload_storage[16]
.sym 93720 basesoc_timer0_eventmanager_status_w
.sym 93723 basesoc_timer0_en_storage
.sym 93724 basesoc_timer0_reload_storage[23]
.sym 93726 $abc$36039$n6108
.sym 93729 $abc$36039$n6087
.sym 93730 basesoc_timer0_eventmanager_status_w
.sym 93732 basesoc_timer0_reload_storage[23]
.sym 93735 basesoc_timer0_eventmanager_status_w
.sym 93737 $abc$36039$n6108
.sym 93738 basesoc_timer0_reload_storage[30]
.sym 93748 basesoc_timer0_load_storage[30]
.sym 93749 $abc$36039$n5104
.sym 93750 basesoc_timer0_en_storage
.sym 93753 basesoc_timer0_en_storage
.sym 93755 basesoc_timer0_load_storage[16]
.sym 93756 $abc$36039$n5076_1
.sym 93759 $abc$36039$n5090
.sym 93761 basesoc_timer0_load_storage[23]
.sym 93762 basesoc_timer0_en_storage
.sym 93766 $abc$36039$n6072
.sym 93767 basesoc_timer0_reload_storage[18]
.sym 93768 basesoc_timer0_eventmanager_status_w
.sym 93771 basesoc_timer0_eventmanager_status_w
.sym 93772 $abc$36039$n6066
.sym 93773 basesoc_timer0_reload_storage[16]
.sym 93776 clk12_$glb_clk
.sym 93777 sys_rst_$glb_sr
.sym 93798 basesoc_timer0_reload_storage[30]
.sym 93803 basesoc_timer0_load_storage[23]
.sym 93805 basesoc_timer0_reload_storage[16]
.sym 93829 basesoc_dat_w[3]
.sym 93830 $abc$36039$n2906
.sym 93832 basesoc_ctrl_reset_reset_r
.sym 93837 basesoc_dat_w[6]
.sym 93872 basesoc_dat_w[3]
.sym 93878 basesoc_ctrl_reset_reset_r
.sym 93888 basesoc_dat_w[6]
.sym 93898 $abc$36039$n2906
.sym 93899 clk12_$glb_clk
.sym 93900 sys_rst_$glb_sr
.sym 93944 $abc$36039$n2908
.sym 93965 basesoc_ctrl_reset_reset_r
.sym 94019 basesoc_ctrl_reset_reset_r
.sym 94021 $abc$36039$n2908
.sym 94022 clk12_$glb_clk
.sym 94023 sys_rst_$glb_sr
.sym 94040 $abc$36039$n2908
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94232 spiflash_cs_n
.sym 94244 spiflash_clk
.sym 94271 array_muxed0[9]
.sym 94272 spram_dataout11[10]
.sym 94273 spram_dataout01[5]
.sym 94274 array_muxed0[5]
.sym 94283 spram_dataout11[10]
.sym 94287 spram_dataout11[15]
.sym 94288 spram_dataout11[5]
.sym 94289 array_muxed0[14]
.sym 94292 spram_dataout11[14]
.sym 94294 spram_dataout11[9]
.sym 94297 slave_sel_r[2]
.sym 94298 spram_dataout01[14]
.sym 94299 spram_dataout01[5]
.sym 94300 spram_dataout01[15]
.sym 94302 spram_dataout11[12]
.sym 94303 spram_dataout01[11]
.sym 94304 spram_dataout11[13]
.sym 94305 slave_sel_r[2]
.sym 94306 spram_dataout01[10]
.sym 94307 spram_dataout01[9]
.sym 94308 spram_dataout11[11]
.sym 94310 spram_dataout01[12]
.sym 94312 spram_dataout01[13]
.sym 94314 spram_dataout01[10]
.sym 94315 slave_sel_r[2]
.sym 94316 spram_dataout11[10]
.sym 94317 array_muxed0[14]
.sym 94320 array_muxed0[14]
.sym 94321 spram_dataout11[15]
.sym 94322 spram_dataout01[15]
.sym 94323 slave_sel_r[2]
.sym 94326 slave_sel_r[2]
.sym 94327 array_muxed0[14]
.sym 94328 spram_dataout01[5]
.sym 94329 spram_dataout11[5]
.sym 94332 array_muxed0[14]
.sym 94333 slave_sel_r[2]
.sym 94334 spram_dataout01[9]
.sym 94335 spram_dataout11[9]
.sym 94338 spram_dataout11[11]
.sym 94339 array_muxed0[14]
.sym 94340 spram_dataout01[11]
.sym 94341 slave_sel_r[2]
.sym 94344 spram_dataout11[12]
.sym 94345 slave_sel_r[2]
.sym 94346 array_muxed0[14]
.sym 94347 spram_dataout01[12]
.sym 94350 slave_sel_r[2]
.sym 94351 array_muxed0[14]
.sym 94352 spram_dataout01[13]
.sym 94353 spram_dataout11[13]
.sym 94356 array_muxed0[14]
.sym 94357 slave_sel_r[2]
.sym 94358 spram_dataout01[14]
.sym 94359 spram_dataout11[14]
.sym 94396 spram_datain11[8]
.sym 94397 spram_datain01[2]
.sym 94398 spram_datain01[6]
.sym 94400 spram_datain11[13]
.sym 94406 spram_dataout01[15]
.sym 94408 spram_datain11[6]
.sym 94409 spram_datain01[0]
.sym 94410 spram_datain01[5]
.sym 94411 spram_datain01[1]
.sym 94412 spram_datain01[3]
.sym 94413 spram_datain11[12]
.sym 94414 spram_dataout11[11]
.sym 94416 spram_datain11[0]
.sym 94417 spram_datain11[5]
.sym 94419 spram_datain11[15]
.sym 94420 spram_datain11[4]
.sym 94421 spram_datain11[3]
.sym 94422 spram_datain01[7]
.sym 94423 array_muxed0[6]
.sym 94424 array_muxed0[8]
.sym 94427 array_muxed0[7]
.sym 94428 spram_datain11[10]
.sym 94434 spram_dataout01[14]
.sym 94459 array_muxed1[20]
.sym 94463 array_muxed1[16]
.sym 94466 array_muxed1[25]
.sym 94467 array_muxed1[23]
.sym 94470 array_muxed0[14]
.sym 94474 array_muxed0[14]
.sym 94476 array_muxed1[20]
.sym 94479 array_muxed1[16]
.sym 94481 array_muxed0[14]
.sym 94486 array_muxed0[14]
.sym 94488 array_muxed1[25]
.sym 94491 array_muxed1[25]
.sym 94493 array_muxed0[14]
.sym 94498 array_muxed0[14]
.sym 94500 array_muxed1[16]
.sym 94504 array_muxed1[23]
.sym 94505 array_muxed0[14]
.sym 94510 array_muxed0[14]
.sym 94512 array_muxed1[20]
.sym 94517 array_muxed0[14]
.sym 94518 array_muxed1[23]
.sym 94551 spram_dataout11[14]
.sym 94552 array_muxed0[2]
.sym 94555 spram_dataout11[15]
.sym 94557 array_muxed0[4]
.sym 94559 spram_dataout11[9]
.sym 94561 spram_datain01[15]
.sym 94562 spram_dataout01[14]
.sym 94563 spram_dataout01[4]
.sym 94564 spram_dataout01[15]
.sym 94565 spram_datain01[14]
.sym 94566 spram_dataout01[8]
.sym 94568 array_muxed0[1]
.sym 94569 spram_dataout01[7]
.sym 94571 spram_dataout01[0]
.sym 94573 array_muxed0[1]
.sym 94597 array_muxed1[19]
.sym 94598 array_muxed0[14]
.sym 94599 array_muxed1[24]
.sym 94609 array_muxed2[3]
.sym 94610 array_muxed1[26]
.sym 94612 array_muxed1[19]
.sym 94615 array_muxed0[14]
.sym 94619 array_muxed1[24]
.sym 94620 array_muxed0[14]
.sym 94625 array_muxed0[14]
.sym 94627 array_muxed2[3]
.sym 94632 array_muxed0[14]
.sym 94633 array_muxed1[26]
.sym 94636 array_muxed1[24]
.sym 94637 array_muxed0[14]
.sym 94642 array_muxed0[14]
.sym 94644 array_muxed2[3]
.sym 94648 array_muxed1[19]
.sym 94649 array_muxed0[14]
.sym 94654 array_muxed0[14]
.sym 94655 array_muxed1[26]
.sym 94692 spram_dataout01[3]
.sym 94693 array_muxed0[9]
.sym 94698 spram_dataout01[1]
.sym 94700 spram_dataout01[2]
.sym 94706 spram_datain01[8]
.sym 94707 array_muxed0[12]
.sym 94710 spram_datain01[3]
.sym 94711 $PACKER_GND_NET
.sym 94712 spram_datain01[10]
.sym 94831 spram_dataout01[11]
.sym 94837 spram_dataout01[9]
.sym 94842 array_muxed0[6]
.sym 94845 $PACKER_VCC_NET
.sym 94849 $PACKER_VCC_NET
.sym 94987 array_muxed0[5]
.sym 95124 array_muxed0[1]
.sym 95266 $PACKER_GND_NET
.sym 95276 $abc$36039$n3019
.sym 95279 $abc$36039$n6437
.sym 95280 $abc$36039$n6438
.sym 95281 $abc$36039$n6439
.sym 95286 $abc$36039$n6436
.sym 95287 por_rst
.sym 95288 $abc$36039$n212
.sym 95293 $abc$36039$n214
.sym 95303 $abc$36039$n216
.sym 95305 $abc$36039$n210
.sym 95307 $abc$36039$n216
.sym 95308 $abc$36039$n214
.sym 95309 $abc$36039$n210
.sym 95310 $abc$36039$n212
.sym 95313 $abc$36039$n212
.sym 95321 $abc$36039$n210
.sym 95326 $abc$36039$n6438
.sym 95328 por_rst
.sym 95333 $abc$36039$n216
.sym 95337 $abc$36039$n6439
.sym 95340 por_rst
.sym 95345 por_rst
.sym 95346 $abc$36039$n6437
.sym 95349 $abc$36039$n6436
.sym 95350 por_rst
.sym 95353 $abc$36039$n3019
.sym 95354 clk12_$glb_clk
.sym 95395 $abc$36039$n3019
.sym 95396 $PACKER_VCC_NET
.sym 95400 $PACKER_VCC_NET
.sym 95414 reset_delay[5]
.sym 95415 reset_delay[2]
.sym 95417 reset_delay[7]
.sym 95418 $PACKER_VCC_NET
.sym 95423 reset_delay[4]
.sym 95424 reset_delay[3]
.sym 95426 $PACKER_VCC_NET
.sym 95434 reset_delay[6]
.sym 95440 reset_delay[0]
.sym 95441 reset_delay[1]
.sym 95445 $nextpnr_ICESTORM_LC_2$O
.sym 95448 reset_delay[0]
.sym 95451 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 95453 $PACKER_VCC_NET
.sym 95454 reset_delay[1]
.sym 95457 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 95459 $PACKER_VCC_NET
.sym 95460 reset_delay[2]
.sym 95461 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 95463 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 95465 reset_delay[3]
.sym 95466 $PACKER_VCC_NET
.sym 95467 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 95469 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 95471 reset_delay[4]
.sym 95472 $PACKER_VCC_NET
.sym 95473 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 95475 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 95477 $PACKER_VCC_NET
.sym 95478 reset_delay[5]
.sym 95479 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 95481 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 95483 reset_delay[6]
.sym 95484 $PACKER_VCC_NET
.sym 95485 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 95487 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 95489 reset_delay[7]
.sym 95490 $PACKER_VCC_NET
.sym 95491 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 95547 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 95554 reset_delay[10]
.sym 95557 $abc$36039$n220
.sym 95559 reset_delay[8]
.sym 95561 $abc$36039$n6441
.sym 95566 reset_delay[11]
.sym 95571 $abc$36039$n6443
.sym 95572 $PACKER_VCC_NET
.sym 95574 por_rst
.sym 95575 reset_delay[9]
.sym 95576 $PACKER_VCC_NET
.sym 95579 $abc$36039$n3019
.sym 95580 $abc$36039$n224
.sym 95584 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 95586 reset_delay[8]
.sym 95587 $PACKER_VCC_NET
.sym 95588 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 95590 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 95592 $PACKER_VCC_NET
.sym 95593 reset_delay[9]
.sym 95594 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 95596 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 95598 $PACKER_VCC_NET
.sym 95599 reset_delay[10]
.sym 95600 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 95604 $PACKER_VCC_NET
.sym 95605 reset_delay[11]
.sym 95606 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 95610 $abc$36039$n6443
.sym 95611 por_rst
.sym 95616 por_rst
.sym 95618 $abc$36039$n6441
.sym 95622 $abc$36039$n224
.sym 95627 $abc$36039$n220
.sym 95631 $abc$36039$n3019
.sym 95632 clk12_$glb_clk
.sym 95956 $PACKER_VCC_NET
.sym 96508 basesoc_dat_w[3]
.sym 96790 basesoc_dat_w[2]
.sym 97064 basesoc_dat_w[3]
.sym 97069 $PACKER_GND_NET
.sym 97093 $PACKER_GND_NET
.sym 97139 $PACKER_GND_NET
.sym 97160 $abc$36039$n3046_$glb_ce
.sym 97161 clk12_$glb_clk
.sym 97204 basesoc_timer0_load_storage[10]
.sym 97205 basesoc_timer0_reload_storage[21]
.sym 97212 basesoc_timer0_load_storage[11]
.sym 97225 basesoc_dat_w[5]
.sym 97231 $abc$36039$n2908
.sym 97285 basesoc_dat_w[5]
.sym 97299 $abc$36039$n2908
.sym 97300 clk12_$glb_clk
.sym 97301 sys_rst_$glb_sr
.sym 97332 basesoc_dat_w[5]
.sym 97349 basesoc_timer0_reload_storage[21]
.sym 97351 basesoc_dat_w[2]
.sym 97361 $abc$36039$n2898
.sym 97362 basesoc_dat_w[2]
.sym 97367 basesoc_dat_w[5]
.sym 97371 basesoc_dat_w[3]
.sym 97407 basesoc_dat_w[3]
.sym 97422 basesoc_dat_w[5]
.sym 97429 basesoc_dat_w[2]
.sym 97438 $abc$36039$n2898
.sym 97439 clk12_$glb_clk
.sym 97440 sys_rst_$glb_sr
.sym 97509 $abc$36039$n2906
.sym 97510 basesoc_dat_w[4]
.sym 97521 basesoc_dat_w[7]
.sym 97526 basesoc_dat_w[5]
.sym 97527 basesoc_dat_w[2]
.sym 97546 basesoc_dat_w[7]
.sym 97552 basesoc_dat_w[2]
.sym 97558 basesoc_dat_w[5]
.sym 97561 basesoc_dat_w[4]
.sym 97577 $abc$36039$n2906
.sym 97578 clk12_$glb_clk
.sym 97579 sys_rst_$glb_sr
.sym 97625 basesoc_dat_w[3]
.sym 97628 $abc$36039$n2918
.sym 97639 $abc$36039$n2918
.sym 97642 $abc$36039$n2917
.sym 97650 $abc$36039$n3318
.sym 97671 $abc$36039$n2917
.sym 97672 $abc$36039$n3318
.sym 97700 $abc$36039$n2917
.sym 97716 $abc$36039$n2918
.sym 97717 clk12_$glb_clk
.sym 97718 sys_rst_$glb_sr
.sym 97761 basesoc_timer0_reload_storage[21]
.sym 97782 basesoc_timer0_eventmanager_status_w
.sym 97798 basesoc_timer0_zero_old_trigger
.sym 97840 basesoc_timer0_zero_old_trigger
.sym 97842 basesoc_timer0_eventmanager_status_w
.sym 97847 basesoc_timer0_eventmanager_status_w
.sym 97856 clk12_$glb_clk
.sym 97857 sys_rst_$glb_sr
.sym 97908 basesoc_dat_w[2]
.sym 97915 basesoc_dat_w[2]
.sym 97917 $abc$36039$n2908
.sym 97925 basesoc_dat_w[7]
.sym 97927 basesoc_dat_w[3]
.sym 97973 basesoc_dat_w[7]
.sym 97984 basesoc_dat_w[2]
.sym 97992 basesoc_dat_w[3]
.sym 97994 $abc$36039$n2908
.sym 97995 clk12_$glb_clk
.sym 97996 sys_rst_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain01[6]
.sym 98498 spram_datain01[3]
.sym 98499 spram_datain11[13]
.sym 98500 spram_datain11[2]
.sym 98502 spram_datain11[6]
.sym 98503 spram_datain01[0]
.sym 98504 spram_datain01[5]
.sym 98505 spram_datain01[1]
.sym 98506 spram_datain01[2]
.sym 98507 spram_datain11[12]
.sym 98509 spram_datain11[0]
.sym 98510 spram_datain11[5]
.sym 98511 spram_datain11[8]
.sym 98512 spram_datain11[15]
.sym 98513 spram_datain01[4]
.sym 98515 spram_datain11[1]
.sym 98516 spram_datain11[14]
.sym 98520 spram_datain11[10]
.sym 98521 spram_datain11[4]
.sym 98522 spram_datain11[3]
.sym 98523 spram_datain01[7]
.sym 98524 spram_datain11[9]
.sym 98526 spram_datain11[7]
.sym 98528 spram_datain11[11]
.sym 98529 spram_datain01[0]
.sym 98530 spram_datain11[8]
.sym 98531 spram_datain11[0]
.sym 98532 spram_datain01[1]
.sym 98533 spram_datain11[9]
.sym 98534 spram_datain11[1]
.sym 98535 spram_datain01[2]
.sym 98536 spram_datain11[10]
.sym 98537 spram_datain11[2]
.sym 98538 spram_datain01[3]
.sym 98539 spram_datain11[11]
.sym 98540 spram_datain11[3]
.sym 98541 spram_datain01[4]
.sym 98542 spram_datain11[12]
.sym 98543 spram_datain11[4]
.sym 98544 spram_datain01[5]
.sym 98545 spram_datain11[13]
.sym 98546 spram_datain11[5]
.sym 98547 spram_datain01[6]
.sym 98548 spram_datain11[14]
.sym 98549 spram_datain11[6]
.sym 98550 spram_datain01[7]
.sym 98551 spram_datain11[15]
.sym 98552 spram_datain11[7]
.sym 98600 spram_dataout11[0]
.sym 98601 spram_dataout11[1]
.sym 98602 spram_dataout11[2]
.sym 98603 spram_dataout11[3]
.sym 98604 spram_dataout11[4]
.sym 98605 spram_dataout11[5]
.sym 98606 spram_dataout11[6]
.sym 98607 spram_dataout11[7]
.sym 98615 array_muxed0[3]
.sym 98641 spram_datain11[2]
.sym 98696 clk12_$glb_clk
.sym 98703 spram_datain01[9]
.sym 98704 spram_datain01[10]
.sym 98705 spram_datain01[15]
.sym 98706 array_muxed0[9]
.sym 98707 array_muxed0[5]
.sym 98708 array_muxed0[2]
.sym 98709 array_muxed0[4]
.sym 98710 array_muxed0[8]
.sym 98712 array_muxed0[7]
.sym 98713 spram_datain01[8]
.sym 98715 array_muxed0[6]
.sym 98716 array_muxed0[12]
.sym 98718 spram_datain01[12]
.sym 98719 array_muxed0[3]
.sym 98720 array_muxed0[13]
.sym 98721 spram_datain01[13]
.sym 98724 spram_datain01[14]
.sym 98725 array_muxed0[0]
.sym 98726 spram_datain01[11]
.sym 98727 array_muxed0[1]
.sym 98728 array_muxed0[0]
.sym 98729 array_muxed0[11]
.sym 98730 array_muxed0[10]
.sym 98732 array_muxed0[1]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain01[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain01[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain01[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain01[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain01[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain01[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain01[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain01[15]
.sym 98796 spram_dataout11[8]
.sym 98797 spram_dataout11[9]
.sym 98798 spram_dataout11[10]
.sym 98799 spram_dataout11[11]
.sym 98800 spram_dataout11[12]
.sym 98801 spram_dataout11[13]
.sym 98802 spram_dataout11[14]
.sym 98803 spram_dataout11[15]
.sym 98813 spram_datain01[10]
.sym 98814 spram_datain01[8]
.sym 98817 array_muxed0[12]
.sym 98873 $PACKER_VCC_NET
.sym 98874 $PACKER_VCC_NET
.sym 98875 spram_maskwren01[2]
.sym 98876 array_muxed0[6]
.sym 98877 array_muxed0[5]
.sym 98878 spram_maskwren11[2]
.sym 98879 array_muxed0[13]
.sym 98881 array_muxed0[10]
.sym 98882 array_muxed0[7]
.sym 98883 spram_maskwren01[2]
.sym 98884 array_muxed0[11]
.sym 98886 spram_maskwren11[2]
.sym 98887 array_muxed0[2]
.sym 98888 array_muxed0[9]
.sym 98889 spram_wren0
.sym 98890 spram_maskwren01[0]
.sym 98891 array_muxed0[3]
.sym 98892 spram_maskwren11[0]
.sym 98894 array_muxed0[4]
.sym 98897 array_muxed0[8]
.sym 98898 spram_maskwren01[0]
.sym 98899 array_muxed0[12]
.sym 98900 spram_maskwren11[0]
.sym 98901 spram_wren0
.sym 98905 spram_maskwren11[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren11[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren11[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren11[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren01[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren01[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren01[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren01[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout01[0]
.sym 98969 spram_dataout01[1]
.sym 98970 spram_dataout01[2]
.sym 98971 spram_dataout01[3]
.sym 98972 spram_dataout01[4]
.sym 98973 spram_dataout01[5]
.sym 98974 spram_dataout01[6]
.sym 98975 spram_dataout01[7]
.sym 98981 array_muxed0[7]
.sym 98985 array_muxed0[6]
.sym 98990 $PACKER_VCC_NET
.sym 98991 $PACKER_VCC_NET
.sym 99062 $PACKER_VCC_NET
.sym 99064 $PACKER_GND_NET
.sym 99072 $PACKER_GND_NET
.sym 99074 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout01[8]
.sym 99141 spram_dataout01[9]
.sym 99142 spram_dataout01[10]
.sym 99143 spram_dataout01[11]
.sym 99144 spram_dataout01[12]
.sym 99145 spram_dataout01[13]
.sym 99146 spram_dataout01[14]
.sym 99147 spram_dataout01[15]
.sym 103033 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103077 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103142 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103399 spram_dataout00[6]
.sym 103400 spram_dataout10[6]
.sym 103401 array_muxed0[14]
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout00[2]
.sym 103404 spram_dataout10[2]
.sym 103405 array_muxed0[14]
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout00[5]
.sym 103408 spram_dataout10[5]
.sym 103409 array_muxed0[14]
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout00[15]
.sym 103412 spram_dataout10[15]
.sym 103413 array_muxed0[14]
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout00[1]
.sym 103416 spram_dataout10[1]
.sym 103417 array_muxed0[14]
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout00[4]
.sym 103420 spram_dataout10[4]
.sym 103421 array_muxed0[14]
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout00[0]
.sym 103424 spram_dataout10[0]
.sym 103425 array_muxed0[14]
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout00[3]
.sym 103428 spram_dataout10[3]
.sym 103429 array_muxed0[14]
.sym 103430 slave_sel_r[2]
.sym 103431 spram_dataout00[12]
.sym 103432 spram_dataout10[12]
.sym 103433 array_muxed0[14]
.sym 103434 slave_sel_r[2]
.sym 103435 spram_dataout00[14]
.sym 103436 spram_dataout10[14]
.sym 103437 array_muxed0[14]
.sym 103438 slave_sel_r[2]
.sym 103439 array_muxed0[14]
.sym 103440 array_muxed1[8]
.sym 103443 array_muxed0[14]
.sym 103444 array_muxed1[3]
.sym 103447 spram_dataout00[10]
.sym 103448 spram_dataout10[10]
.sym 103449 array_muxed0[14]
.sym 103450 slave_sel_r[2]
.sym 103451 array_muxed0[14]
.sym 103452 array_muxed1[3]
.sym 103455 spram_dataout00[8]
.sym 103456 spram_dataout10[8]
.sym 103457 array_muxed0[14]
.sym 103458 slave_sel_r[2]
.sym 103459 array_muxed0[14]
.sym 103460 array_muxed1[8]
.sym 103463 array_muxed0[14]
.sym 103464 array_muxed1[9]
.sym 103467 array_muxed0[14]
.sym 103468 array_muxed1[1]
.sym 103471 array_muxed0[14]
.sym 103472 array_muxed1[4]
.sym 103475 array_muxed0[14]
.sym 103476 array_muxed1[4]
.sym 103479 array_muxed0[14]
.sym 103480 array_muxed1[1]
.sym 103483 array_muxed0[14]
.sym 103484 array_muxed1[9]
.sym 103487 array_muxed0[14]
.sym 103488 array_muxed1[14]
.sym 103491 array_muxed0[14]
.sym 103492 array_muxed1[14]
.sym 103667 picorv32.irq_mask[4]
.sym 103668 picorv32.irq_state[1]
.sym 103669 picorv32.irq_pending[4]
.sym 103675 picorv32.irq_mask[4]
.sym 103676 picorv32.irq_state[1]
.sym 103677 picorv32.cpu_state[0]
.sym 103679 basesoc_timer0_eventmanager_storage
.sym 103680 basesoc_timer0_eventmanager_pending_w
.sym 103681 picorv32.irq_pending[4]
.sym 103682 $abc$36039$n3710
.sym 103683 $abc$36039$n3416
.sym 103684 picorv32.irq_mask[21]
.sym 103699 picorv32.cpuregs_rs1[9]
.sym 103711 picorv32.cpuregs_rs1[14]
.sym 103715 picorv32.irq_mask[9]
.sym 103716 $abc$36039$n3416
.sym 103717 $abc$36039$n4639_1
.sym 103719 picorv32.irq_mask[22]
.sym 103720 picorv32.irq_pending[22]
.sym 103721 picorv32.irq_mask[21]
.sym 103722 picorv32.irq_pending[21]
.sym 103735 picorv32.irq_pending[22]
.sym 103736 picorv32.irq_mask[22]
.sym 103739 picorv32.irq_pending[21]
.sym 103740 picorv32.irq_mask[21]
.sym 103751 $abc$36039$n4584_1
.sym 103752 picorv32.cpuregs_rs1[22]
.sym 103753 $abc$36039$n4721
.sym 103754 $abc$36039$n4722_1
.sym 103755 $abc$36039$n3416
.sym 103756 picorv32.irq_mask[22]
.sym 103759 picorv32.irq_mask[22]
.sym 103760 picorv32.irq_state[1]
.sym 103761 picorv32.irq_pending[22]
.sym 103763 picorv32.irq_mask[21]
.sym 103764 picorv32.irq_state[1]
.sym 103765 picorv32.irq_pending[21]
.sym 103767 picorv32.cpuregs_rs1[21]
.sym 103775 picorv32.cpuregs_rs1[22]
.sym 103787 $abc$36039$n3416
.sym 103788 picorv32.irq_mask[19]
.sym 103795 picorv32.cpuregs_rs1[19]
.sym 103839 picorv32.cpuregs_rs1[20]
.sym 104359 array_muxed2[0]
.sym 104360 array_muxed0[14]
.sym 104363 spram_dataout00[13]
.sym 104364 spram_dataout10[13]
.sym 104365 array_muxed0[14]
.sym 104366 slave_sel_r[2]
.sym 104367 spram_dataout00[11]
.sym 104368 spram_dataout10[11]
.sym 104369 array_muxed0[14]
.sym 104370 slave_sel_r[2]
.sym 104371 spram_dataout00[7]
.sym 104372 spram_dataout10[7]
.sym 104373 array_muxed0[14]
.sym 104374 slave_sel_r[2]
.sym 104375 array_muxed0[14]
.sym 104376 array_muxed2[0]
.sym 104379 spram_dataout00[9]
.sym 104380 spram_dataout10[9]
.sym 104381 array_muxed0[14]
.sym 104382 slave_sel_r[2]
.sym 104383 array_muxed0[14]
.sym 104384 array_muxed1[0]
.sym 104387 array_muxed0[14]
.sym 104388 array_muxed1[0]
.sym 104391 array_muxed0[14]
.sym 104392 array_muxed1[11]
.sym 104395 array_muxed0[14]
.sym 104396 array_muxed1[15]
.sym 104399 array_muxed0[14]
.sym 104400 array_muxed1[11]
.sym 104403 array_muxed0[14]
.sym 104404 array_muxed1[13]
.sym 104407 array_muxed0[14]
.sym 104408 array_muxed1[15]
.sym 104411 array_muxed0[14]
.sym 104412 array_muxed1[7]
.sym 104415 array_muxed0[14]
.sym 104416 array_muxed1[7]
.sym 104419 array_muxed0[14]
.sym 104420 array_muxed1[13]
.sym 104583 picorv32.cpu_state[4]
.sym 104584 basesoc_picorv327[4]
.sym 104585 picorv32.cpu_state[0]
.sym 104586 picorv32.irq_pending[4]
.sym 104591 picorv32.irq_pending[8]
.sym 104592 picorv32.irq_mask[8]
.sym 104595 picorv32.instr_maskirq
.sym 104596 picorv32.cpu_state[2]
.sym 104599 picorv32.instr_maskirq
.sym 104600 picorv32.cpu_state[2]
.sym 104603 picorv32.irq_mask[4]
.sym 104604 $abc$36039$n3416
.sym 104605 $abc$36039$n4600_1
.sym 104607 picorv32.irq_pending[7]
.sym 104608 picorv32.irq_mask[7]
.sym 104611 picorv32.irq_pending[4]
.sym 104612 picorv32.irq_pending[5]
.sym 104613 picorv32.irq_pending[6]
.sym 104614 picorv32.irq_pending[7]
.sym 104615 picorv32.irq_pending[8]
.sym 104616 picorv32.irq_pending[9]
.sym 104617 picorv32.irq_pending[10]
.sym 104618 picorv32.irq_pending[11]
.sym 104619 picorv32.cpuregs_rs1[7]
.sym 104623 picorv32.irq_mask[7]
.sym 104624 picorv32.irq_pending[7]
.sym 104625 picorv32.irq_mask[4]
.sym 104626 picorv32.irq_pending[4]
.sym 104627 picorv32.cpuregs_rs1[3]
.sym 104631 picorv32.irq_pending[10]
.sym 104632 picorv32.cpu_state[0]
.sym 104633 $abc$36039$n5473_1
.sym 104634 $abc$36039$n4646
.sym 104635 picorv32.cpuregs_rs1[0]
.sym 104639 picorv32.cpuregs_rs1[4]
.sym 104643 picorv32.cpu_state[0]
.sym 104644 picorv32.irq_state[1]
.sym 104645 $abc$36039$n232
.sym 104647 picorv32.irq_pending[9]
.sym 104648 picorv32.irq_mask[9]
.sym 104651 $abc$36039$n4584_1
.sym 104652 picorv32.cpuregs_rs1[9]
.sym 104653 $abc$36039$n4638_1
.sym 104655 picorv32.cpu_state[4]
.sym 104656 basesoc_picorv327[9]
.sym 104657 picorv32.cpu_state[0]
.sym 104658 picorv32.irq_pending[9]
.sym 104659 picorv32.cpuregs_rs1[14]
.sym 104660 picorv32.irq_mask[14]
.sym 104661 picorv32.instr_maskirq
.sym 104662 picorv32.cpu_state[2]
.sym 104663 picorv32.irq_pending[14]
.sym 104664 picorv32.irq_mask[14]
.sym 104667 picorv32.irq_mask[14]
.sym 104668 picorv32.irq_pending[14]
.sym 104671 picorv32.irq_mask[1]
.sym 104672 picorv32.irq_pending[1]
.sym 104673 $abc$36039$n2915
.sym 104674 $abc$36039$n2916
.sym 104675 picorv32.irq_pending[10]
.sym 104676 picorv32.irq_mask[10]
.sym 104679 picorv32.cpuregs_rs1[18]
.sym 104683 picorv32.irq_mask[9]
.sym 104684 picorv32.irq_pending[9]
.sym 104687 picorv32.cpuregs_rs1[10]
.sym 104691 picorv32.irq_mask[23]
.sym 104692 $abc$36039$n3416
.sym 104693 $abc$36039$n4727
.sym 104695 picorv32.cpuregs_rs1[10]
.sym 104696 picorv32.irq_mask[10]
.sym 104697 picorv32.instr_maskirq
.sym 104698 picorv32.cpu_state[2]
.sym 104699 picorv32.irq_mask[10]
.sym 104700 picorv32.irq_pending[10]
.sym 104703 picorv32.irq_mask[29]
.sym 104704 picorv32.irq_pending[29]
.sym 104705 $abc$36039$n2917_1
.sym 104706 $abc$36039$n2914_1
.sym 104707 picorv32.cpuregs_rs1[23]
.sym 104711 picorv32.cpu_state[4]
.sym 104712 basesoc_picorv327[22]
.sym 104713 picorv32.cpu_state[0]
.sym 104714 picorv32.irq_pending[22]
.sym 104715 $abc$36039$n2928_1
.sym 104716 $abc$36039$n2929
.sym 104717 $abc$36039$n2930
.sym 104718 $abc$36039$n2931_1
.sym 104719 picorv32.irq_pending[20]
.sym 104720 picorv32.irq_pending[21]
.sym 104721 picorv32.irq_pending[22]
.sym 104722 picorv32.irq_pending[23]
.sym 104723 picorv32.irq_pending[23]
.sym 104724 picorv32.cpu_state[0]
.sym 104725 $abc$36039$n4728
.sym 104727 picorv32.irq_pending[23]
.sym 104728 picorv32.irq_mask[23]
.sym 104731 picorv32.irq_mask[23]
.sym 104732 picorv32.irq_pending[23]
.sym 104735 $abc$36039$n3416
.sym 104736 picorv32.irq_mask[16]
.sym 104739 picorv32.irq_pending[16]
.sym 104740 picorv32.irq_mask[16]
.sym 104743 picorv32.irq_pending[26]
.sym 104744 picorv32.irq_mask[26]
.sym 104747 picorv32.irq_pending[20]
.sym 104748 picorv32.irq_mask[20]
.sym 104751 picorv32.irq_pending[19]
.sym 104752 picorv32.irq_mask[19]
.sym 104755 picorv32.irq_mask[19]
.sym 104756 picorv32.irq_pending[19]
.sym 104759 $abc$36039$n232
.sym 104760 $abc$36039$n3416
.sym 104763 picorv32.irq_pending[29]
.sym 104764 picorv32.irq_mask[29]
.sym 104767 picorv32.irq_mask[20]
.sym 104768 picorv32.irq_pending[20]
.sym 104771 picorv32.irq_pending[31]
.sym 104772 picorv32.irq_mask[31]
.sym 104775 picorv32.irq_mask[30]
.sym 104776 picorv32.irq_pending[30]
.sym 104779 picorv32.irq_pending[28]
.sym 104780 picorv32.irq_pending[29]
.sym 104781 picorv32.irq_pending[30]
.sym 104782 picorv32.irq_pending[31]
.sym 104783 picorv32.irq_pending[30]
.sym 104784 picorv32.irq_mask[30]
.sym 104787 picorv32.irq_mask[25]
.sym 104788 picorv32.irq_pending[25]
.sym 104791 $abc$36039$n3680
.sym 104792 $abc$36039$n3681
.sym 104795 $abc$36039$n3416
.sym 104796 picorv32.irq_mask[20]
.sym 104799 picorv32.irq_mask[31]
.sym 104800 picorv32.irq_pending[31]
.sym 104803 picorv32.irq_pending[24]
.sym 104804 picorv32.irq_pending[25]
.sym 104805 picorv32.irq_pending[26]
.sym 104806 picorv32.irq_pending[27]
.sym 104807 picorv32.irq_mask[27]
.sym 104808 picorv32.irq_pending[27]
.sym 104809 picorv32.irq_mask[24]
.sym 104810 picorv32.irq_pending[24]
.sym 104811 picorv32.irq_pending[28]
.sym 104812 picorv32.irq_mask[28]
.sym 104815 $abc$36039$n4584_1
.sym 104816 picorv32.cpuregs_rs1[27]
.sym 104817 $abc$36039$n4751
.sym 104818 $abc$36039$n4752
.sym 104819 picorv32.irq_pending[25]
.sym 104820 picorv32.irq_mask[25]
.sym 104823 $abc$36039$n3416
.sym 104824 picorv32.irq_mask[27]
.sym 104827 picorv32.irq_pending[24]
.sym 104828 picorv32.irq_mask[24]
.sym 104831 $abc$36039$n3416
.sym 104832 picorv32.irq_mask[25]
.sym 104835 picorv32.irq_pending[27]
.sym 104836 picorv32.irq_mask[27]
.sym 104847 picorv32.irq_mask[27]
.sym 104848 picorv32.irq_state[1]
.sym 104849 picorv32.irq_pending[27]
.sym 104851 picorv32.cpuregs_rs1[27]
.sym 104859 picorv32.cpu_state[4]
.sym 104860 basesoc_picorv327[27]
.sym 104861 picorv32.cpu_state[0]
.sym 104862 picorv32.irq_pending[27]
.sym 104872 basesoc_uart_phy_tx_bitcount[0]
.sym 104877 basesoc_uart_phy_tx_bitcount[1]
.sym 104881 basesoc_uart_phy_tx_bitcount[2]
.sym 104882 $auto$alumacc.cc:474:replace_alu$5966.C[2]
.sym 104885 basesoc_uart_phy_tx_bitcount[3]
.sym 104886 $auto$alumacc.cc:474:replace_alu$5966.C[3]
.sym 104887 basesoc_uart_phy_tx_bitcount[1]
.sym 104888 basesoc_uart_phy_tx_bitcount[2]
.sym 104889 basesoc_uart_phy_tx_bitcount[3]
.sym 104891 $abc$36039$n2768
.sym 104892 $abc$36039$n6289
.sym 104895 $abc$36039$n2768
.sym 104896 $abc$36039$n6287
.sym 104908 $PACKER_VCC_NET
.sym 104909 basesoc_uart_phy_tx_bitcount[0]
.sym 104927 $abc$36039$n2768
.sym 104928 $abc$36039$n6283
.sym 105031 user_btn0
.sym 105032 $abc$36039$n5989
.sym 105035 user_btn0
.sym 105036 $abc$36039$n5991
.sym 105039 user_btn0
.sym 105040 $abc$36039$n5987
.sym 105043 waittimer0_count[3]
.sym 105044 waittimer0_count[4]
.sym 105045 waittimer0_count[5]
.sym 105046 waittimer0_count[8]
.sym 105047 user_btn0
.sym 105048 $abc$36039$n5999
.sym 105051 $abc$36039$n148
.sym 105055 user_btn0
.sym 105056 $abc$36039$n5993
.sym 105064 waittimer0_count[0]
.sym 105068 waittimer0_count[1]
.sym 105069 $PACKER_VCC_NET
.sym 105072 waittimer0_count[2]
.sym 105073 $PACKER_VCC_NET
.sym 105074 $auto$alumacc.cc:474:replace_alu$5984.C[2]
.sym 105076 waittimer0_count[3]
.sym 105077 $PACKER_VCC_NET
.sym 105078 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 105080 waittimer0_count[4]
.sym 105081 $PACKER_VCC_NET
.sym 105082 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 105084 waittimer0_count[5]
.sym 105085 $PACKER_VCC_NET
.sym 105086 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 105088 waittimer0_count[6]
.sym 105089 $PACKER_VCC_NET
.sym 105090 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 105092 waittimer0_count[7]
.sym 105093 $PACKER_VCC_NET
.sym 105094 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 105096 waittimer0_count[8]
.sym 105097 $PACKER_VCC_NET
.sym 105098 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 105100 waittimer0_count[9]
.sym 105101 $PACKER_VCC_NET
.sym 105102 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 105104 waittimer0_count[10]
.sym 105105 $PACKER_VCC_NET
.sym 105106 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 105108 waittimer0_count[11]
.sym 105109 $PACKER_VCC_NET
.sym 105110 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 105112 waittimer0_count[12]
.sym 105113 $PACKER_VCC_NET
.sym 105114 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 105116 waittimer0_count[13]
.sym 105117 $PACKER_VCC_NET
.sym 105118 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 105120 waittimer0_count[14]
.sym 105121 $PACKER_VCC_NET
.sym 105122 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 105124 waittimer0_count[15]
.sym 105125 $PACKER_VCC_NET
.sym 105126 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 105128 waittimer0_count[16]
.sym 105129 $PACKER_VCC_NET
.sym 105130 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 105131 user_btn0
.sym 105132 $abc$36039$n6001
.sym 105135 user_btn0
.sym 105136 $abc$36039$n6005
.sym 105139 $abc$36039$n156
.sym 105147 user_btn0
.sym 105148 $abc$36039$n6009
.sym 105155 waittimer0_count[9]
.sym 105156 waittimer0_count[11]
.sym 105157 waittimer0_count[13]
.sym 105243 csrbankarray_csrbank2_dat0_re
.sym 105319 array_muxed0[14]
.sym 105320 array_muxed1[12]
.sym 105323 array_muxed0[14]
.sym 105324 array_muxed1[10]
.sym 105327 array_muxed0[14]
.sym 105328 array_muxed1[5]
.sym 105331 array_muxed0[14]
.sym 105332 array_muxed1[10]
.sym 105335 array_muxed0[14]
.sym 105336 array_muxed1[6]
.sym 105339 array_muxed0[14]
.sym 105340 array_muxed1[12]
.sym 105343 array_muxed0[14]
.sym 105344 array_muxed1[6]
.sym 105347 array_muxed1[5]
.sym 105348 array_muxed0[14]
.sym 105351 array_muxed0[14]
.sym 105352 array_muxed1[2]
.sym 105355 array_muxed0[14]
.sym 105356 array_muxed2[1]
.sym 105359 array_muxed2[1]
.sym 105360 array_muxed0[14]
.sym 105367 array_muxed0[14]
.sym 105368 array_muxed1[2]
.sym 105383 $abc$36039$n3375
.sym 105384 $abc$36039$n5898
.sym 105387 $abc$36039$n3375
.sym 105388 $abc$36039$n5890
.sym 105395 $abc$36039$n3375
.sym 105396 $abc$36039$n5896
.sym 105399 $abc$36039$n3375
.sym 105400 $abc$36039$n5888
.sym 105403 $abc$36039$n3375
.sym 105404 $abc$36039$n5892
.sym 105407 $abc$36039$n3375
.sym 105408 $abc$36039$n5894
.sym 105416 spiflash_counter[0]
.sym 105421 spiflash_counter[1]
.sym 105425 spiflash_counter[2]
.sym 105426 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 105429 spiflash_counter[3]
.sym 105430 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 105433 spiflash_counter[4]
.sym 105434 $auto$alumacc.cc:474:replace_alu$6011.C[4]
.sym 105437 spiflash_counter[5]
.sym 105438 $auto$alumacc.cc:474:replace_alu$6011.C[5]
.sym 105441 spiflash_counter[6]
.sym 105442 $auto$alumacc.cc:474:replace_alu$6011.C[6]
.sym 105445 spiflash_counter[7]
.sym 105446 $auto$alumacc.cc:474:replace_alu$6011.C[7]
.sym 105507 array_muxed1[7]
.sym 105523 $abc$36039$n4584_1
.sym 105524 picorv32.cpuregs_rs1[8]
.sym 105525 $abc$36039$n4632_1
.sym 105526 $abc$36039$n4633
.sym 105531 picorv32.cpuregs_rs1[8]
.sym 105535 basesoc_picorv327[5]
.sym 105536 picorv32.cpu_state[4]
.sym 105537 $abc$36039$n3416
.sym 105538 picorv32.irq_mask[5]
.sym 105539 basesoc_picorv327[8]
.sym 105540 picorv32.cpu_state[4]
.sym 105541 $abc$36039$n3416
.sym 105542 picorv32.irq_mask[8]
.sym 105543 picorv32.irq_pending[5]
.sym 105544 picorv32.irq_mask[5]
.sym 105547 picorv32.irq_pending[6]
.sym 105548 picorv32.irq_mask[6]
.sym 105551 picorv32.irq_pending[11]
.sym 105552 picorv32.irq_mask[11]
.sym 105555 picorv32.irq_mask[8]
.sym 105556 picorv32.irq_pending[8]
.sym 105559 picorv32.irq_mask[11]
.sym 105560 picorv32.irq_pending[11]
.sym 105563 picorv32.cpu_state[3]
.sym 105564 $abc$36039$n7135
.sym 105565 picorv32.cpu_state[0]
.sym 105566 picorv32.irq_pending[8]
.sym 105567 picorv32.irq_mask[6]
.sym 105568 picorv32.irq_pending[6]
.sym 105569 picorv32.irq_mask[5]
.sym 105570 picorv32.irq_pending[5]
.sym 105571 picorv32.irq_pending[15]
.sym 105572 picorv32.irq_mask[15]
.sym 105575 picorv32.irq_mask[12]
.sym 105576 picorv32.irq_pending[12]
.sym 105577 picorv32.irq_mask[3]
.sym 105578 picorv32.irq_pending[3]
.sym 105579 picorv32.irq_pending[0]
.sym 105580 picorv32.irq_mask[0]
.sym 105583 $abc$36039$n2938_1
.sym 105584 $abc$36039$n2939_1
.sym 105585 $abc$36039$n2940_1
.sym 105586 $abc$36039$n2941
.sym 105587 picorv32.irq_mask[3]
.sym 105588 $abc$36039$n3416
.sym 105589 $abc$36039$n4592_1
.sym 105591 $abc$36039$n3683
.sym 105592 $abc$36039$n3684
.sym 105593 $abc$36039$n3685
.sym 105594 $abc$36039$n3686
.sym 105595 picorv32.cpu_state[4]
.sym 105596 basesoc_picorv327[3]
.sym 105597 picorv32.cpu_state[0]
.sym 105598 picorv32.irq_pending[3]
.sym 105599 picorv32.irq_pending[12]
.sym 105600 picorv32.irq_pending[13]
.sym 105601 picorv32.irq_pending[14]
.sym 105602 picorv32.irq_pending[15]
.sym 105603 picorv32.irq_pending[12]
.sym 105604 picorv32.irq_mask[12]
.sym 105607 picorv32.irq_mask[13]
.sym 105608 picorv32.irq_pending[13]
.sym 105611 picorv32.irq_pending[0]
.sym 105612 picorv32.irq_pending[1]
.sym 105613 picorv32.irq_pending[2]
.sym 105614 picorv32.irq_pending[3]
.sym 105615 basesoc_picorv327[18]
.sym 105616 picorv32.cpu_state[4]
.sym 105617 $abc$36039$n4698_1
.sym 105619 $abc$36039$n7141
.sym 105620 picorv32.cpu_state[3]
.sym 105621 $abc$36039$n5479_1
.sym 105622 $abc$36039$n4672_1
.sym 105623 picorv32.irq_mask[18]
.sym 105624 $abc$36039$n3416
.sym 105625 $abc$36039$n4697
.sym 105627 picorv32.irq_pending[13]
.sym 105628 picorv32.irq_mask[13]
.sym 105631 picorv32.irq_mask[0]
.sym 105632 picorv32.irq_pending[0]
.sym 105633 $abc$36039$n2943
.sym 105634 $abc$36039$n2944_1
.sym 105635 picorv32.cpu_state[4]
.sym 105636 basesoc_picorv327[14]
.sym 105637 picorv32.cpu_state[0]
.sym 105638 picorv32.irq_pending[14]
.sym 105639 picorv32.irq_pending[2]
.sym 105640 picorv32.irq_mask[2]
.sym 105643 picorv32.irq_state[1]
.sym 105644 $abc$36039$n2929
.sym 105645 $abc$36039$n231
.sym 105646 $abc$36039$n5452
.sym 105647 picorv32.cpu_state[3]
.sym 105648 $abc$36039$n7145
.sym 105649 picorv32.cpu_state[0]
.sym 105650 picorv32.irq_pending[18]
.sym 105651 picorv32.irq_mask[2]
.sym 105652 picorv32.irq_pending[2]
.sym 105653 $abc$36039$n2920_1
.sym 105654 $abc$36039$n2921
.sym 105655 $abc$36039$n2913
.sym 105656 $abc$36039$n2918_1
.sym 105657 $abc$36039$n2937
.sym 105658 $abc$36039$n2942
.sym 105659 picorv32.irq_mask[18]
.sym 105660 picorv32.irq_pending[18]
.sym 105663 picorv32.irq_pending[18]
.sym 105664 picorv32.irq_mask[18]
.sym 105667 $abc$36039$n4199
.sym 105668 $abc$36039$n4200
.sym 105671 picorv32.cpuregs_rs1[2]
.sym 105675 $abc$36039$n4584_1
.sym 105676 picorv32.cpuregs_rs1[16]
.sym 105677 $abc$36039$n4684_1
.sym 105678 $abc$36039$n4685
.sym 105679 picorv32.irq_pending[16]
.sym 105680 picorv32.irq_pending[17]
.sym 105681 picorv32.irq_pending[18]
.sym 105682 picorv32.irq_pending[19]
.sym 105683 picorv32.cpuregs_rs1[16]
.sym 105687 $abc$36039$n2919
.sym 105688 $abc$36039$n2922
.sym 105689 $abc$36039$n2927
.sym 105690 $abc$36039$n2932_1
.sym 105691 picorv32.irq_mask[16]
.sym 105692 picorv32.irq_pending[16]
.sym 105695 picorv32.cpu_state[4]
.sym 105696 basesoc_picorv327[2]
.sym 105697 picorv32.cpu_state[0]
.sym 105698 picorv32.irq_pending[2]
.sym 105699 picorv32.cpu_state[4]
.sym 105700 basesoc_picorv327[16]
.sym 105701 picorv32.cpu_state[0]
.sym 105702 picorv32.irq_pending[16]
.sym 105703 $abc$36039$n3679
.sym 105704 $abc$36039$n3682
.sym 105705 $abc$36039$n3687
.sym 105706 $abc$36039$n3688
.sym 105707 $abc$36039$n2923
.sym 105708 $abc$36039$n2924
.sym 105709 $abc$36039$n2925
.sym 105710 $abc$36039$n2926_1
.sym 105711 basesoc_picorv327[23]
.sym 105712 picorv32.cpu_state[4]
.sym 105713 picorv32.cpu_state[3]
.sym 105714 $abc$36039$n7150
.sym 105715 picorv32.irq_mask[3]
.sym 105716 picorv32.irq_state[1]
.sym 105717 picorv32.irq_pending[3]
.sym 105719 picorv32.irq_pending[17]
.sym 105720 picorv32.irq_mask[17]
.sym 105723 picorv32.irq_mask[26]
.sym 105724 picorv32.irq_pending[26]
.sym 105727 $abc$36039$n2933
.sym 105728 $abc$36039$n2934
.sym 105729 $abc$36039$n2935
.sym 105730 $abc$36039$n2936
.sym 105731 picorv32.irq_mask[2]
.sym 105732 picorv32.irq_state[1]
.sym 105733 picorv32.irq_pending[2]
.sym 105734 $abc$36039$n4179
.sym 105735 picorv32.cpuregs_rs1[31]
.sym 105739 $abc$36039$n7144
.sym 105740 picorv32.cpu_state[3]
.sym 105741 $abc$36039$n4691
.sym 105742 $abc$36039$n4692_1
.sym 105743 picorv32.irq_mask[17]
.sym 105744 $abc$36039$n3416
.sym 105745 $abc$36039$n4690_1
.sym 105747 picorv32.cpuregs_rs1[17]
.sym 105751 picorv32.cpuregs_rs1[30]
.sym 105755 picorv32.irq_mask[28]
.sym 105756 picorv32.irq_pending[28]
.sym 105759 picorv32.irq_mask[17]
.sym 105760 picorv32.irq_pending[17]
.sym 105763 picorv32.cpu_state[0]
.sym 105764 picorv32.irq_pending[17]
.sym 105767 picorv32.cpu_state[4]
.sym 105768 basesoc_picorv327[25]
.sym 105769 picorv32.cpu_state[0]
.sym 105770 picorv32.irq_pending[25]
.sym 105771 picorv32.irq_mask[24]
.sym 105772 picorv32.irq_state[1]
.sym 105773 picorv32.irq_pending[24]
.sym 105775 $abc$36039$n4584_1
.sym 105776 picorv32.cpuregs_rs1[25]
.sym 105777 $abc$36039$n4739
.sym 105778 $abc$36039$n4740
.sym 105779 picorv32.cpuregs_rs1[25]
.sym 105783 $abc$36039$n3416
.sym 105784 picorv32.irq_mask[24]
.sym 105787 picorv32.cpuregs_rs1[29]
.sym 105791 picorv32.cpuregs_rs1[24]
.sym 105795 $abc$36039$n3416
.sym 105796 picorv32.irq_mask[29]
.sym 105799 picorv32.is_lui_auipc_jal
.sym 105800 picorv32.cpu_state[2]
.sym 105801 picorv32.cpuregs_rs1[9]
.sym 105802 $abc$36039$n3988
.sym 105803 picorv32.irq_state[1]
.sym 105804 $abc$36039$n2917_1
.sym 105805 $abc$36039$n231
.sym 105806 $abc$36039$n5470
.sym 105807 $abc$36039$n4232
.sym 105808 $abc$36039$n4233
.sym 105811 picorv32.irq_mask[3]
.sym 105812 picorv32.irq_state[1]
.sym 105813 picorv32.cpu_state[0]
.sym 105815 picorv32.cpu_state[4]
.sym 105816 basesoc_picorv327[17]
.sym 105819 picorv32.irq_mask[29]
.sym 105820 picorv32.irq_state[1]
.sym 105821 picorv32.irq_pending[29]
.sym 105823 picorv32.irq_pending[3]
.sym 105824 $abc$36039$n3708
.sym 105825 $abc$36039$n3707
.sym 105827 $abc$36039$n4226
.sym 105828 $abc$36039$n4227
.sym 105831 $abc$36039$n2900_1
.sym 105832 basesoc_picorv327[7]
.sym 105835 sys_rst
.sym 105836 $abc$36039$n2768
.sym 105839 $abc$36039$n3926_1
.sym 105840 basesoc_picorv327[9]
.sym 105841 $abc$36039$n3983_1
.sym 105842 $abc$36039$n2974
.sym 105843 picorv32.irq_state[1]
.sym 105844 $abc$36039$n2930
.sym 105845 $abc$36039$n231
.sym 105846 $abc$36039$n5474
.sym 105847 $abc$36039$n2900_1
.sym 105848 basesoc_picorv327[8]
.sym 105851 $abc$36039$n3926_1
.sym 105852 basesoc_picorv327[7]
.sym 105853 $abc$36039$n3969
.sym 105854 $abc$36039$n2974
.sym 105855 $abc$36039$n3926_1
.sym 105856 basesoc_picorv327[10]
.sym 105857 $abc$36039$n3989
.sym 105858 $abc$36039$n2974
.sym 105859 $abc$36039$n2900_1
.sym 105860 basesoc_picorv327[5]
.sym 105863 basesoc_uart_phy_uart_clk_txen
.sym 105864 basesoc_uart_phy_tx_bitcount[0]
.sym 105865 basesoc_uart_phy_tx_busy
.sym 105866 $abc$36039$n3234
.sym 105867 basesoc_uart_phy_tx_busy
.sym 105868 basesoc_uart_phy_uart_clk_txen
.sym 105869 $abc$36039$n3234
.sym 105871 $abc$36039$n3237
.sym 105872 basesoc_uart_phy_tx_bitcount[0]
.sym 105873 basesoc_uart_phy_tx_busy
.sym 105874 basesoc_uart_phy_uart_clk_txen
.sym 105875 $abc$36039$n2768
.sym 105876 basesoc_uart_phy_tx_bitcount[1]
.sym 105879 $abc$36039$n2900_1
.sym 105880 basesoc_picorv327[16]
.sym 105883 $abc$36039$n3926_1
.sym 105884 basesoc_picorv327[18]
.sym 105885 $abc$36039$n4044
.sym 105886 $abc$36039$n2974
.sym 105887 $abc$36039$n2900_1
.sym 105888 basesoc_picorv327[1]
.sym 105891 $abc$36039$n3926_1
.sym 105892 basesoc_picorv327[3]
.sym 105893 $abc$36039$n3939_1
.sym 105894 $abc$36039$n2974
.sym 105895 $abc$36039$n3926_1
.sym 105896 basesoc_picorv327[25]
.sym 105897 $abc$36039$n4091_1
.sym 105898 $abc$36039$n2974
.sym 105907 $abc$36039$n2900_1
.sym 105908 basesoc_picorv327[23]
.sym 106019 sys_rst
.sym 106020 $abc$36039$n6003
.sym 106021 user_btn0
.sym 106023 sys_rst
.sym 106024 $abc$36039$n5995
.sym 106025 user_btn0
.sym 106027 sys_rst
.sym 106028 $abc$36039$n5997
.sym 106029 user_btn0
.sym 106031 $abc$36039$n3327
.sym 106032 $abc$36039$n3328
.sym 106033 $abc$36039$n3329
.sym 106035 $abc$36039$n144
.sym 106039 waittimer0_count[0]
.sym 106040 waittimer0_count[1]
.sym 106041 waittimer0_count[2]
.sym 106042 $abc$36039$n156
.sym 106043 $abc$36039$n3326
.sym 106044 $abc$36039$n3330
.sym 106045 $abc$36039$n144
.sym 106046 $abc$36039$n146
.sym 106047 $abc$36039$n146
.sym 106051 eventmanager_status_w[0]
.sym 106052 sys_rst
.sym 106053 user_btn0
.sym 106055 $abc$36039$n148
.sym 106056 $abc$36039$n150
.sym 106057 $abc$36039$n152
.sym 106058 $abc$36039$n154
.sym 106059 sys_rst
.sym 106060 $abc$36039$n6013
.sym 106061 user_btn0
.sym 106063 sys_rst
.sym 106064 $abc$36039$n6011
.sym 106065 user_btn0
.sym 106067 $abc$36039$n150
.sym 106071 $abc$36039$n154
.sym 106075 sys_rst
.sym 106076 $abc$36039$n6015
.sym 106077 user_btn0
.sym 106079 $abc$36039$n152
.sym 106083 sys_rst
.sym 106084 $abc$36039$n6007
.sym 106085 user_btn0
.sym 106108 waittimer0_count[0]
.sym 106110 $PACKER_VCC_NET
.sym 106111 user_btn0
.sym 106112 $abc$36039$n5983
.sym 106195 csrbankarray_csrbank2_addr0_w[0]
.sym 106196 csrbankarray_csrbank2_ctrl0_w[0]
.sym 106197 basesoc_adr[1]
.sym 106198 basesoc_adr[0]
.sym 106207 basesoc_ctrl_reset_reset_r
.sym 106211 basesoc_dat_w[2]
.sym 106215 basesoc_ctrl_reset_reset_r
.sym 106227 basesoc_dat_w[2]
.sym 106343 spiflash_counter[5]
.sym 106344 spiflash_counter[4]
.sym 106345 $abc$36039$n3365_1
.sym 106347 spiflash_counter[5]
.sym 106348 $abc$36039$n3365_1
.sym 106349 spiflash_counter[4]
.sym 106351 sys_rst
.sym 106352 spiflash_counter[0]
.sym 106353 $abc$36039$n3375
.sym 106354 $abc$36039$n2997
.sym 106355 $abc$36039$n3364
.sym 106356 $abc$36039$n3376
.sym 106363 $abc$36039$n3364
.sym 106364 spiflash_counter[1]
.sym 106367 spiflash_counter[6]
.sym 106368 spiflash_counter[7]
.sym 106369 $abc$36039$n2840
.sym 106375 spiflash_counter[1]
.sym 106376 spiflash_counter[2]
.sym 106377 spiflash_counter[3]
.sym 106378 $abc$36039$n3358_1
.sym 106387 spiflash_counter[5]
.sym 106388 spiflash_counter[6]
.sym 106389 spiflash_counter[4]
.sym 106390 spiflash_counter[7]
.sym 106391 spiflash_counter[0]
.sym 106392 spiflash_counter[1]
.sym 106393 spiflash_counter[2]
.sym 106394 spiflash_counter[3]
.sym 106395 $abc$36039$n2841
.sym 106396 spiflash_counter[0]
.sym 106399 spiflash_counter[2]
.sym 106400 spiflash_counter[3]
.sym 106401 $abc$36039$n3358_1
.sym 106402 spiflash_counter[1]
.sym 106403 $abc$36039$n2841
.sym 106404 $abc$36039$n2840
.sym 106405 sys_rst
.sym 106407 basesoc_uart_phy_tx_reg[6]
.sym 106408 basesoc_uart_phy_sink_payload_data[5]
.sym 106409 $abc$36039$n2768
.sym 106411 basesoc_uart_phy_tx_reg[3]
.sym 106412 basesoc_uart_phy_sink_payload_data[2]
.sym 106413 $abc$36039$n2768
.sym 106415 basesoc_uart_phy_tx_reg[1]
.sym 106416 basesoc_uart_phy_sink_payload_data[0]
.sym 106417 $abc$36039$n2768
.sym 106419 basesoc_uart_phy_tx_reg[2]
.sym 106420 basesoc_uart_phy_sink_payload_data[1]
.sym 106421 $abc$36039$n2768
.sym 106423 basesoc_uart_phy_tx_reg[7]
.sym 106424 basesoc_uart_phy_sink_payload_data[6]
.sym 106425 $abc$36039$n2768
.sym 106427 $abc$36039$n2768
.sym 106428 basesoc_uart_phy_sink_payload_data[7]
.sym 106431 basesoc_uart_phy_tx_reg[4]
.sym 106432 basesoc_uart_phy_sink_payload_data[3]
.sym 106433 $abc$36039$n2768
.sym 106435 basesoc_uart_phy_tx_reg[5]
.sym 106436 basesoc_uart_phy_sink_payload_data[4]
.sym 106437 $abc$36039$n2768
.sym 106441 picorv32.decoded_imm[0]
.sym 106447 $abc$36039$n3237
.sym 106448 $abc$36039$n3234
.sym 106449 $abc$36039$n2762
.sym 106467 basesoc_uart_phy_tx_reg[0]
.sym 106468 $abc$36039$n3237
.sym 106469 $abc$36039$n2768
.sym 106471 picorv32.irq_mask[5]
.sym 106472 picorv32.irq_state[1]
.sym 106473 picorv32.irq_pending[5]
.sym 106475 $abc$36039$n4584_1
.sym 106476 picorv32.cpuregs_rs1[5]
.sym 106477 $abc$36039$n4607
.sym 106478 $abc$36039$n4608
.sym 106479 picorv32.irq_pending[0]
.sym 106480 picorv32.cpu_state[0]
.sym 106481 $abc$36039$n4565
.sym 106482 $abc$36039$n4566_1
.sym 106483 picorv32.cpu_state[4]
.sym 106484 basesoc_picorv327[1]
.sym 106485 picorv32.cpu_state[0]
.sym 106486 picorv32.irq_pending[1]
.sym 106487 picorv32.cpuregs_rs1[5]
.sym 106491 picorv32.cpuregs_rs1[6]
.sym 106495 picorv32.cpu_state[3]
.sym 106496 $abc$36039$n7132
.sym 106497 picorv32.cpu_state[0]
.sym 106498 picorv32.irq_pending[5]
.sym 106499 basesoc_picorv327[0]
.sym 106500 picorv32.cpu_state[4]
.sym 106501 picorv32.cpu_state[3]
.sym 106502 $abc$36039$n7129
.sym 106503 picorv32.cpuregs_rs1[11]
.sym 106507 picorv32.irq_mask[15]
.sym 106508 picorv32.irq_pending[15]
.sym 106511 picorv32.cpuregs_rs1[11]
.sym 106512 picorv32.irq_mask[11]
.sym 106513 picorv32.instr_maskirq
.sym 106514 picorv32.cpu_state[2]
.sym 106515 picorv32.irq_mask[1]
.sym 106516 picorv32.cpuregs_rs1[1]
.sym 106517 picorv32.instr_maskirq
.sym 106518 picorv32.cpu_state[2]
.sym 106519 picorv32.cpuregs_rs1[1]
.sym 106523 picorv32.cpuregs_rs1[15]
.sym 106527 basesoc_picorv327[26]
.sym 106528 picorv32.cpu_state[4]
.sym 106529 $abc$36039$n4746
.sym 106531 picorv32.irq_mask[26]
.sym 106532 $abc$36039$n3416
.sym 106533 $abc$36039$n4745
.sym 106535 picorv32.cpuregs_rs1[13]
.sym 106539 basesoc_picorv327[12]
.sym 106540 picorv32.cpu_state[4]
.sym 106541 $abc$36039$n3416
.sym 106542 picorv32.irq_mask[12]
.sym 106543 picorv32.cpuregs_rs1[12]
.sym 106547 picorv32.cpu_state[3]
.sym 106548 $abc$36039$n7139
.sym 106549 picorv32.cpu_state[0]
.sym 106550 picorv32.irq_pending[12]
.sym 106551 picorv32.irq_mask[1]
.sym 106552 picorv32.irq_state[1]
.sym 106553 picorv32.irq_pending[1]
.sym 106554 $abc$36039$n4175_1
.sym 106555 $abc$36039$n4584_1
.sym 106556 picorv32.cpuregs_rs1[12]
.sym 106557 $abc$36039$n4658
.sym 106558 $abc$36039$n4659_1
.sym 106559 picorv32.irq_mask[0]
.sym 106560 picorv32.cpuregs_rs1[0]
.sym 106561 picorv32.instr_maskirq
.sym 106562 picorv32.cpu_state[2]
.sym 106563 picorv32.irq_mask[12]
.sym 106564 picorv32.irq_state[1]
.sym 106565 picorv32.irq_pending[12]
.sym 106567 $abc$36039$n4584_1
.sym 106568 picorv32.cpuregs_rs1[13]
.sym 106569 $abc$36039$n4664
.sym 106570 $abc$36039$n4665_1
.sym 106571 picorv32.cpu_state[3]
.sym 106572 $abc$36039$n7140
.sym 106573 picorv32.cpu_state[0]
.sym 106574 picorv32.irq_pending[13]
.sym 106575 picorv32.latched_compr
.sym 106576 picorv32.irq_state[0]
.sym 106577 $abc$36039$n3183_1
.sym 106578 $abc$36039$n3184
.sym 106579 picorv32.irq_mask[0]
.sym 106580 picorv32.irq_state[1]
.sym 106581 picorv32.irq_pending[0]
.sym 106583 basesoc_picorv327[13]
.sym 106584 picorv32.cpu_state[4]
.sym 106585 $abc$36039$n3416
.sym 106586 picorv32.irq_mask[13]
.sym 106587 picorv32.is_lui_auipc_jal
.sym 106588 picorv32.cpu_state[2]
.sym 106589 picorv32.cpuregs_rs1[0]
.sym 106590 $abc$36039$n3924_1
.sym 106591 $abc$36039$n5799
.sym 106592 $abc$36039$n3986
.sym 106593 $abc$36039$n3570
.sym 106594 $abc$36039$n4876
.sym 106595 picorv32.cpuregs_wrdata[0]
.sym 106599 picorv32.cpuregs_wrdata[1]
.sym 106603 $abc$36039$n231
.sym 106604 picorv32.latched_compr
.sym 106605 $abc$36039$n4174
.sym 106607 $abc$36039$n4349
.sym 106608 $abc$36039$n3400
.sym 106609 $abc$36039$n3925
.sym 106611 $abc$36039$n5711
.sym 106612 $abc$36039$n3951
.sym 106613 $abc$36039$n3570
.sym 106614 $abc$36039$n4876
.sym 106616 basesoc_picorv327[0]
.sym 106617 picorv32.decoded_imm[0]
.sym 106619 $abc$36039$n5712
.sym 106620 $abc$36039$n3945
.sym 106621 $abc$36039$n3570
.sym 106622 $abc$36039$n4876
.sym 106623 $abc$36039$n5798
.sym 106624 $abc$36039$n3911
.sym 106625 $abc$36039$n3570
.sym 106626 $abc$36039$n4876
.sym 106627 picorv32.cpuregs_wrdata[9]
.sym 106631 picorv32.decoded_imm[2]
.sym 106632 picorv32.reg_pc[2]
.sym 106633 picorv32.cpu_state[3]
.sym 106635 picorv32.cpuregs_wrdata[2]
.sym 106639 $abc$36039$n5788
.sym 106640 $abc$36039$n3908
.sym 106641 $abc$36039$n3570
.sym 106642 $abc$36039$n4876
.sym 106643 $abc$36039$n3985
.sym 106644 $abc$36039$n3986
.sym 106645 $abc$36039$n3605
.sym 106646 $abc$36039$n3899
.sym 106647 $abc$36039$n3907
.sym 106648 $abc$36039$n3908
.sym 106649 $abc$36039$n3605
.sym 106650 $abc$36039$n3899
.sym 106651 $abc$36039$n4584_1
.sym 106652 picorv32.cpuregs_rs1[2]
.sym 106653 $abc$36039$n4581
.sym 106654 $abc$36039$n5459_1
.sym 106655 picorv32.irq_mask[2]
.sym 106656 $abc$36039$n3416
.sym 106657 $abc$36039$n4582_1
.sym 106658 $abc$36039$n4583
.sym 106659 $abc$36039$n2950
.sym 106660 $abc$36039$n3926_1
.sym 106661 picorv32.cpu_state[4]
.sym 106662 basesoc_picorv327[1]
.sym 106663 picorv32.reg_pc[2]
.sym 106664 picorv32.latched_compr
.sym 106665 $abc$36039$n231
.sym 106667 picorv32.cpuregs_rs1[26]
.sym 106671 $abc$36039$n3941_1
.sym 106672 picorv32.reg_pc[8]
.sym 106675 picorv32.reg_next_pc[2]
.sym 106676 picorv32.irq_state[0]
.sym 106677 $abc$36039$n4177
.sym 106678 $abc$36039$n4178_1
.sym 106679 picorv32.irq_mask[31]
.sym 106680 $abc$36039$n3416
.sym 106681 $abc$36039$n4775
.sym 106683 picorv32.is_lui_auipc_jal
.sym 106684 picorv32.cpu_state[2]
.sym 106685 picorv32.cpuregs_rs1[1]
.sym 106686 $abc$36039$n3932_1
.sym 106687 $abc$36039$n4584_1
.sym 106688 picorv32.cpuregs_rs1[19]
.sym 106689 $abc$36039$n4703
.sym 106690 $abc$36039$n4704_1
.sym 106691 picorv32.is_lui_auipc_jal
.sym 106692 picorv32.cpuregs_rs1[8]
.sym 106693 $abc$36039$n3981
.sym 106694 picorv32.cpu_state[2]
.sym 106695 picorv32.cpu_state[3]
.sym 106696 $abc$36039$n7153
.sym 106697 picorv32.cpu_state[0]
.sym 106698 picorv32.irq_pending[26]
.sym 106699 picorv32.irq_mask[30]
.sym 106700 $abc$36039$n3416
.sym 106701 $abc$36039$n4769
.sym 106703 basesoc_picorv327[28]
.sym 106704 picorv32.cpu_state[4]
.sym 106705 $abc$36039$n4758
.sym 106707 picorv32.irq_pending[31]
.sym 106708 picorv32.cpu_state[0]
.sym 106709 $abc$36039$n4776
.sym 106711 picorv32.irq_pending[30]
.sym 106712 picorv32.cpu_state[0]
.sym 106713 $abc$36039$n4770
.sym 106715 picorv32.irq_mask[28]
.sym 106716 $abc$36039$n3416
.sym 106717 $abc$36039$n4757
.sym 106719 picorv32.cpuregs_rs1[28]
.sym 106723 $abc$36039$n4584_1
.sym 106724 picorv32.cpuregs_rs1[20]
.sym 106725 $abc$36039$n4709
.sym 106726 $abc$36039$n4710_1
.sym 106727 $abc$36039$n4584_1
.sym 106728 picorv32.cpuregs_rs1[24]
.sym 106729 $abc$36039$n4733
.sym 106730 $abc$36039$n4734
.sym 106731 picorv32.cpu_state[3]
.sym 106732 $abc$36039$n7155
.sym 106733 picorv32.cpu_state[0]
.sym 106734 picorv32.irq_pending[28]
.sym 106735 $abc$36039$n5813
.sym 106736 $abc$36039$n5777
.sym 106737 $abc$36039$n3605
.sym 106738 $abc$36039$n3899
.sym 106739 picorv32.irq_state[0]
.sym 106740 picorv32.reg_next_pc[23]
.sym 106741 $abc$36039$n2928_1
.sym 106742 picorv32.irq_state[1]
.sym 106743 $abc$36039$n3926
.sym 106744 $abc$36039$n3927
.sym 106745 $abc$36039$n3605
.sym 106746 $abc$36039$n3899
.sym 106747 picorv32.cpuregs_wrdata[22]
.sym 106751 $abc$36039$n3970
.sym 106752 $abc$36039$n3971
.sym 106753 $abc$36039$n3605
.sym 106754 $abc$36039$n3899
.sym 106755 $abc$36039$n4875
.sym 106756 $abc$36039$n3971
.sym 106757 $abc$36039$n3570
.sym 106758 $abc$36039$n4876
.sym 106759 picorv32.cpuregs_wrdata[29]
.sym 106763 picorv32.cpuregs_wrdata[24]
.sym 106767 picorv32.cpuregs_wrdata[20]
.sym 106771 picorv32.cpuregs_wrdata[23]
.sym 106775 $abc$36039$n4977
.sym 106776 $abc$36039$n3927
.sym 106777 $abc$36039$n3570
.sym 106778 $abc$36039$n4876
.sym 106779 $abc$36039$n3923
.sym 106780 $abc$36039$n3924
.sym 106781 $abc$36039$n3605
.sym 106782 $abc$36039$n3899
.sym 106783 $abc$36039$n5776
.sym 106784 $abc$36039$n5777
.sym 106785 $abc$36039$n3570
.sym 106786 $abc$36039$n4876
.sym 106787 $abc$36039$n5718
.sym 106788 $abc$36039$n3974
.sym 106789 $abc$36039$n3570
.sym 106790 $abc$36039$n4876
.sym 106791 $abc$36039$n3926_1
.sym 106792 basesoc_picorv327[2]
.sym 106793 $abc$36039$n3933_1
.sym 106794 $abc$36039$n2974
.sym 106795 $abc$36039$n5009
.sym 106796 $abc$36039$n3924
.sym 106797 $abc$36039$n3570
.sym 106798 $abc$36039$n4876
.sym 106799 picorv32.cpuregs_wrdata[18]
.sym 106803 $abc$36039$n2900_1
.sym 106804 basesoc_picorv327[0]
.sym 106807 $abc$36039$n4357
.sym 106808 $abc$36039$n3400
.sym 106809 $abc$36039$n3982_1
.sym 106810 $abc$36039$n3980_1
.sym 106811 $abc$36039$n5106
.sym 106812 $abc$36039$n5107
.sym 106813 $abc$36039$n3570
.sym 106814 $abc$36039$n4876
.sym 106815 $abc$36039$n5780
.sym 106816 $abc$36039$n5781
.sym 106817 $abc$36039$n3570
.sym 106818 $abc$36039$n4876
.sym 106819 picorv32.cpuregs_wrdata[30]
.sym 106823 $abc$36039$n3926_1
.sym 106824 basesoc_picorv327[12]
.sym 106825 $abc$36039$n4003
.sym 106826 $abc$36039$n2974
.sym 106827 picorv32.is_lui_auipc_jal
.sym 106828 picorv32.cpu_state[2]
.sym 106829 picorv32.cpuregs_rs1[11]
.sym 106830 $abc$36039$n4002
.sym 106831 $abc$36039$n2900_1
.sym 106832 basesoc_picorv327[3]
.sym 106835 $abc$36039$n2900_1
.sym 106836 basesoc_picorv327[10]
.sym 106839 $abc$36039$n3926_1
.sym 106840 basesoc_picorv327[5]
.sym 106841 $abc$36039$n3954_1
.sym 106842 $abc$36039$n2974
.sym 106843 $abc$36039$n2950
.sym 106844 picorv32.cpu_state[4]
.sym 106847 $PACKER_GND_NET
.sym 106851 picorv32.is_lui_auipc_jal
.sym 106852 picorv32.cpu_state[2]
.sym 106853 picorv32.cpuregs_rs1[2]
.sym 106854 $abc$36039$n3938_1
.sym 106855 $abc$36039$n3926_1
.sym 106856 basesoc_picorv327[23]
.sym 106857 $abc$36039$n4077_1
.sym 106858 $abc$36039$n2974
.sym 106859 grant
.sym 106860 basesoc_picorv32_mem_instr
.sym 106861 basesoc_picorv32_mem_valid
.sym 106863 picorv32.is_lui_auipc_jal
.sym 106864 picorv32.cpu_state[2]
.sym 106865 picorv32.cpuregs_rs1[26]
.sym 106866 $abc$36039$n4104
.sym 106867 $abc$36039$n2900_1
.sym 106868 basesoc_picorv327[21]
.sym 106871 $abc$36039$n3926_1
.sym 106872 basesoc_picorv327[27]
.sym 106873 $abc$36039$n4105
.sym 106874 $abc$36039$n2974
.sym 106875 $abc$36039$n2900_1
.sym 106876 basesoc_picorv327[25]
.sym 106879 picorv32.is_lui_auipc_jal
.sym 106880 picorv32.cpu_state[2]
.sym 106881 picorv32.cpuregs_rs1[22]
.sym 106882 $abc$36039$n4076_1
.sym 106883 picorv32.is_lui_auipc_jal
.sym 106884 picorv32.cpu_state[2]
.sym 106885 picorv32.cpuregs_rs1[24]
.sym 106886 $abc$36039$n4090_1
.sym 106887 picorv32.irq_mask[1]
.sym 106888 picorv32.irq_state[1]
.sym 106889 picorv32.cpu_state[0]
.sym 106890 picorv32.irq_pending[1]
.sym 106895 $abc$36039$n2948
.sym 106896 picorv32.irq_pending[1]
.sym 106897 picorv32.cpu_state[2]
.sym 106898 $abc$36039$n3196
.sym 106931 picorv32.cpu_state[1]
.sym 106939 $abc$36039$n232
.sym 106940 basesoc_picorv32_trap
.sym 106959 $abc$36039$n2954
.sym 106960 picorv32.mem_state[1]
.sym 106961 picorv32.mem_state[0]
.sym 106962 $abc$36039$n3186_1
.sym 106979 $abc$36039$n3189_1
.sym 106980 $abc$36039$n2954
.sym 106981 $abc$36039$n3188_1
.sym 106982 $abc$36039$n3191_1
.sym 106984 basesoc_uart_phy_rx_bitcount[0]
.sym 106989 basesoc_uart_phy_rx_bitcount[1]
.sym 106993 basesoc_uart_phy_rx_bitcount[2]
.sym 106994 $auto$alumacc.cc:474:replace_alu$6038.C[2]
.sym 106997 basesoc_uart_phy_rx_bitcount[3]
.sym 106998 $auto$alumacc.cc:474:replace_alu$6038.C[3]
.sym 107003 basesoc_uart_phy_rx_bitcount[1]
.sym 107004 basesoc_uart_phy_rx_busy
.sym 107007 waittimer0_count[0]
.sym 107008 eventmanager_status_w[0]
.sym 107009 sys_rst
.sym 107010 user_btn0
.sym 107035 waittimer0_count[1]
.sym 107036 user_btn0
.sym 107111 basesoc_dat_w[1]
.sym 107127 basesoc_dat_w[3]
.sym 107143 $abc$36039$n3207
.sym 107144 csrbankarray_csrbank2_addr0_w[2]
.sym 107145 $abc$36039$n4923_1
.sym 107146 $abc$36039$n3378
.sym 107147 csrbankarray_csrbank2_addr0_w[1]
.sym 107148 csrbankarray_csrbank2_ctrl0_w[1]
.sym 107149 basesoc_adr[1]
.sym 107150 basesoc_adr[0]
.sym 107151 basesoc_we
.sym 107152 $abc$36039$n3378
.sym 107153 $abc$36039$n3207
.sym 107154 sys_rst
.sym 107155 csrbankarray_csrbank2_dat0_w[2]
.sym 107156 csrbankarray_csrbank2_ctrl0_w[2]
.sym 107157 basesoc_adr[0]
.sym 107158 basesoc_adr[1]
.sym 107159 $abc$36039$n2882
.sym 107160 csrbankarray_csrbank2_dat0_w[1]
.sym 107161 $abc$36039$n4921_1
.sym 107162 $abc$36039$n3378
.sym 107163 $abc$36039$n3207
.sym 107164 csrbankarray_csrbank2_addr0_w[3]
.sym 107165 $abc$36039$n4925
.sym 107166 $abc$36039$n3378
.sym 107167 $abc$36039$n2882
.sym 107168 csrbankarray_csrbank2_dat0_w[0]
.sym 107169 $abc$36039$n4919
.sym 107170 $abc$36039$n3378
.sym 107171 csrbankarray_csrbank2_dat0_w[3]
.sym 107172 csrbankarray_csrbank2_ctrl0_w[3]
.sym 107173 basesoc_adr[0]
.sym 107174 basesoc_adr[1]
.sym 107175 basesoc_dat_w[3]
.sym 107179 basesoc_dat_w[7]
.sym 107187 basesoc_dat_w[1]
.sym 107195 basesoc_ctrl_reset_reset_r
.sym 107203 basesoc_dat_w[2]
.sym 107219 basesoc_dat_w[3]
.sym 107231 basesoc_dat_w[1]
.sym 107304 $PACKER_VCC_NET
.sym 107305 spiflash_counter[0]
.sym 107311 $abc$36039$n3366_1
.sym 107312 sys_rst
.sym 107313 $abc$36039$n3364
.sym 107315 $abc$36039$n5884
.sym 107316 $abc$36039$n3364
.sym 107317 $abc$36039$n3376
.sym 107335 $abc$36039$n3363
.sym 107336 $abc$36039$n57
.sym 107355 $abc$36039$n57
.sym 107368 basesoc_uart_tx_fifo_produce[0]
.sym 107373 basesoc_uart_tx_fifo_produce[1]
.sym 107377 basesoc_uart_tx_fifo_produce[2]
.sym 107378 $auto$alumacc.cc:474:replace_alu$6032.C[2]
.sym 107381 basesoc_uart_tx_fifo_produce[3]
.sym 107382 $auto$alumacc.cc:474:replace_alu$6032.C[3]
.sym 107383 basesoc_uart_tx_fifo_wrport_we
.sym 107384 sys_rst
.sym 107392 $PACKER_VCC_NET
.sym 107393 basesoc_uart_tx_fifo_produce[0]
.sym 107395 basesoc_uart_tx_fifo_wrport_we
.sym 107399 basesoc_uart_tx_fifo_wrport_we
.sym 107400 basesoc_uart_tx_fifo_produce[0]
.sym 107401 sys_rst
.sym 107415 basesoc_uart_tx_fifo_produce[1]
.sym 107431 picorv32.decoded_imm[1]
.sym 107432 picorv32.cpu_state[3]
.sym 107433 $abc$36039$n4575
.sym 107434 $abc$36039$n4574_1
.sym 107435 basesoc_picorv327[6]
.sym 107436 picorv32.cpu_state[4]
.sym 107437 $abc$36039$n3416
.sym 107438 picorv32.irq_mask[6]
.sym 107439 basesoc_picorv327[23]
.sym 107440 $abc$36039$n3899_1
.sym 107441 $abc$36039$n3845
.sym 107443 basesoc_picorv327[8]
.sym 107444 $abc$36039$n3869_1
.sym 107445 $abc$36039$n3845
.sym 107447 picorv32.reg_next_pc[23]
.sym 107448 picorv32.reg_out[23]
.sym 107449 $abc$36039$n3713
.sym 107451 $abc$36039$n4584_1
.sym 107452 picorv32.cpuregs_rs1[6]
.sym 107453 $abc$36039$n4615_1
.sym 107454 $abc$36039$n4616_1
.sym 107455 picorv32.cpu_state[3]
.sym 107456 $abc$36039$n7133
.sym 107457 picorv32.cpu_state[0]
.sym 107458 picorv32.irq_pending[6]
.sym 107459 picorv32.reg_next_pc[8]
.sym 107460 picorv32.reg_out[8]
.sym 107461 $abc$36039$n3713
.sym 107463 picorv32.irq_mask[7]
.sym 107464 picorv32.irq_state[1]
.sym 107465 picorv32.irq_pending[7]
.sym 107467 picorv32.cpu_state[0]
.sym 107468 picorv32.irq_pending[7]
.sym 107469 $abc$36039$n4618
.sym 107471 $abc$36039$n4584_1
.sym 107472 picorv32.cpuregs_rs1[15]
.sym 107473 $abc$36039$n4677_1
.sym 107474 $abc$36039$n4678_1
.sym 107475 basesoc_picorv327[15]
.sym 107476 picorv32.cpu_state[4]
.sym 107477 $abc$36039$n3416
.sym 107478 picorv32.irq_mask[15]
.sym 107479 $abc$36039$n4584_1
.sym 107480 picorv32.cpuregs_rs1[7]
.sym 107481 $abc$36039$n4619
.sym 107482 $abc$36039$n4624
.sym 107483 picorv32.cpu_state[3]
.sym 107484 $abc$36039$n7142
.sym 107485 picorv32.cpu_state[0]
.sym 107486 picorv32.irq_pending[15]
.sym 107487 picorv32.irq_mask[6]
.sym 107488 picorv32.irq_state[1]
.sym 107489 picorv32.irq_pending[6]
.sym 107491 picorv32.irq_mask[7]
.sym 107492 $abc$36039$n3416
.sym 107493 $abc$36039$n4625
.sym 107495 picorv32.irq_state[0]
.sym 107496 picorv32.reg_next_pc[15]
.sym 107497 $abc$36039$n2938_1
.sym 107498 picorv32.irq_state[1]
.sym 107499 $abc$36039$n4196
.sym 107500 $abc$36039$n4197
.sym 107503 picorv32.irq_state[0]
.sym 107504 picorv32.reg_next_pc[8]
.sym 107505 $abc$36039$n3744
.sym 107506 $abc$36039$n2878
.sym 107507 picorv32.irq_state[1]
.sym 107508 $abc$36039$n2939_1
.sym 107509 $abc$36039$n231
.sym 107510 $abc$36039$n5450
.sym 107511 picorv32.irq_state[0]
.sym 107512 picorv32.reg_next_pc[11]
.sym 107513 $abc$36039$n2940_1
.sym 107514 picorv32.irq_state[1]
.sym 107515 $abc$36039$n4584_1
.sym 107516 picorv32.cpuregs_rs1[21]
.sym 107517 $abc$36039$n4715
.sym 107518 $abc$36039$n4716_1
.sym 107519 basesoc_picorv327[13]
.sym 107520 $abc$36039$n3879_1
.sym 107521 $abc$36039$n3845
.sym 107523 basesoc_picorv327[14]
.sym 107524 $abc$36039$n3881_1
.sym 107525 $abc$36039$n3845
.sym 107527 $abc$36039$n3910
.sym 107528 $abc$36039$n3911
.sym 107529 $abc$36039$n3605
.sym 107530 $abc$36039$n3899
.sym 107531 picorv32.mem_rdata_latched[31]
.sym 107535 $abc$36039$n3982
.sym 107536 $abc$36039$n3983
.sym 107537 $abc$36039$n3605
.sym 107538 $abc$36039$n3899
.sym 107539 $abc$36039$n5710
.sym 107540 $abc$36039$n3977
.sym 107541 $abc$36039$n3570
.sym 107542 $abc$36039$n4876
.sym 107543 $abc$36039$n4205
.sym 107544 $abc$36039$n4206
.sym 107547 $abc$36039$n5723
.sym 107548 $abc$36039$n3980
.sym 107549 $abc$36039$n3570
.sym 107550 $abc$36039$n4876
.sym 107551 $abc$36039$n3901
.sym 107552 $abc$36039$n3902
.sym 107553 $abc$36039$n3605
.sym 107554 $abc$36039$n3899
.sym 107555 $abc$36039$n5715
.sym 107556 $abc$36039$n3983
.sym 107557 $abc$36039$n3570
.sym 107558 $abc$36039$n4876
.sym 107559 $abc$36039$n5713
.sym 107560 $abc$36039$n3968
.sym 107561 $abc$36039$n3570
.sym 107562 $abc$36039$n4876
.sym 107563 picorv32.cpuregs_wrdata[4]
.sym 107567 $abc$36039$n5759
.sym 107568 $abc$36039$n3902
.sym 107569 $abc$36039$n3570
.sym 107570 $abc$36039$n4876
.sym 107571 $abc$36039$n3950
.sym 107572 $abc$36039$n3951
.sym 107573 $abc$36039$n3605
.sym 107574 $abc$36039$n3899
.sym 107575 $abc$36039$n5714
.sym 107576 $abc$36039$n3948
.sym 107577 $abc$36039$n3570
.sym 107578 $abc$36039$n4876
.sym 107579 picorv32.cpuregs_wrdata[11]
.sym 107583 $abc$36039$n3944
.sym 107584 $abc$36039$n3945
.sym 107585 $abc$36039$n3605
.sym 107586 $abc$36039$n3899
.sym 107587 picorv32.cpuregs_wrdata[8]
.sym 107591 $abc$36039$n5726
.sym 107592 $abc$36039$n3905
.sym 107593 $abc$36039$n3570
.sym 107594 $abc$36039$n4876
.sym 107595 picorv32.cpuregs_wrdata[6]
.sym 107599 $abc$36039$n4202
.sym 107600 $abc$36039$n4203
.sym 107603 $abc$36039$n5727
.sym 107604 $abc$36039$n5717
.sym 107605 $abc$36039$n3605
.sym 107606 $abc$36039$n3899
.sym 107607 picorv32.irq_state[1]
.sym 107608 $abc$36039$n2931_1
.sym 107609 $abc$36039$n231
.sym 107610 $abc$36039$n5454
.sym 107611 $abc$36039$n5716
.sym 107612 $abc$36039$n5717
.sym 107613 $abc$36039$n3570
.sym 107614 $abc$36039$n4876
.sym 107615 $abc$36039$n3904
.sym 107616 $abc$36039$n3905
.sym 107617 $abc$36039$n3605
.sym 107618 $abc$36039$n3899
.sym 107619 picorv32.cpuregs_wrdata[3]
.sym 107623 $abc$36039$n5758
.sym 107624 $abc$36039$n3898
.sym 107625 $abc$36039$n3570
.sym 107626 $abc$36039$n4876
.sym 107627 picorv32.cpuregs_wrdata[15]
.sym 107631 $abc$36039$n3947
.sym 107632 $abc$36039$n3948
.sym 107633 $abc$36039$n3605
.sym 107634 $abc$36039$n3899
.sym 107635 picorv32.cpuregs_wrdata[10]
.sym 107639 $abc$36039$n3898
.sym 107640 $abc$36039$n3897
.sym 107641 $abc$36039$n3605
.sym 107642 $abc$36039$n3899
.sym 107643 picorv32.cpuregs_wrdata[5]
.sym 107647 $abc$36039$n2936
.sym 107648 picorv32.irq_state[1]
.sym 107649 $abc$36039$n3816_1
.sym 107650 $abc$36039$n2878
.sym 107651 $abc$36039$n5719
.sym 107652 $abc$36039$n3942
.sym 107653 $abc$36039$n3570
.sym 107654 $abc$36039$n4876
.sym 107655 $abc$36039$n4355
.sym 107656 $abc$36039$n3400
.sym 107657 $abc$36039$n3968_1
.sym 107658 $abc$36039$n3966
.sym 107659 $abc$36039$n3779
.sym 107663 basesoc_picorv327[20]
.sym 107664 picorv32.cpu_state[4]
.sym 107665 picorv32.cpu_state[3]
.sym 107666 $abc$36039$n7147
.sym 107667 picorv32.cpuregs_wrdata[19]
.sym 107671 $abc$36039$n5812
.sym 107672 $abc$36039$n5779
.sym 107673 $abc$36039$n3605
.sym 107674 $abc$36039$n3899
.sym 107675 picorv32.irq_state[1]
.sym 107676 $abc$36039$n2925
.sym 107677 $abc$36039$n231
.sym 107678 $abc$36039$n5472
.sym 107679 picorv32.is_lui_auipc_jal
.sym 107680 picorv32.cpuregs_rs1[6]
.sym 107681 $abc$36039$n3967_1
.sym 107682 picorv32.cpu_state[2]
.sym 107683 basesoc_picorv327[19]
.sym 107684 picorv32.cpu_state[4]
.sym 107685 picorv32.cpu_state[3]
.sym 107686 $abc$36039$n7146
.sym 107687 $abc$36039$n5823
.sym 107688 $abc$36039$n5107
.sym 107689 $abc$36039$n3605
.sym 107690 $abc$36039$n3899
.sym 107691 $abc$36039$n5822
.sym 107692 $abc$36039$n4879
.sym 107693 $abc$36039$n3605
.sym 107694 $abc$36039$n3899
.sym 107695 picorv32.cpuregs_wrdata[21]
.sym 107699 $abc$36039$n2934
.sym 107700 picorv32.irq_state[1]
.sym 107701 $abc$36039$n3832_1
.sym 107702 $abc$36039$n2878
.sym 107703 $abc$36039$n4223
.sym 107704 $abc$36039$n4224
.sym 107707 $abc$36039$n5482
.sym 107708 $abc$36039$n231
.sym 107709 $abc$36039$n4245
.sym 107710 $abc$36039$n4244
.sym 107711 $abc$36039$n5778
.sym 107712 $abc$36039$n5779
.sym 107713 $abc$36039$n3570
.sym 107714 $abc$36039$n4876
.sym 107715 picorv32.irq_state[1]
.sym 107716 $abc$36039$n2933
.sym 107717 $abc$36039$n231
.sym 107718 $abc$36039$n5468
.sym 107719 $abc$36039$n5782
.sym 107720 $abc$36039$n5783
.sym 107721 $abc$36039$n3605
.sym 107722 $abc$36039$n3899
.sym 107723 picorv32.reg_next_pc[30]
.sym 107724 picorv32.irq_state[0]
.sym 107725 $abc$36039$n231
.sym 107726 $abc$36039$n5494
.sym 107727 picorv32.cpuregs_wrdata[27]
.sym 107731 $abc$36039$n4250
.sym 107732 $abc$36039$n4251
.sym 107735 $abc$36039$n4241
.sym 107736 $abc$36039$n4242
.sym 107739 $abc$36039$n4262
.sym 107740 $abc$36039$n4263
.sym 107743 picorv32.reg_next_pc[29]
.sym 107744 picorv32.irq_state[0]
.sym 107745 $abc$36039$n4260
.sym 107746 $abc$36039$n4259
.sym 107747 picorv32.cpuregs_wrdata[16]
.sym 107751 picorv32.cpuregs_wrdata[26]
.sym 107755 $abc$36039$n5787
.sym 107756 $abc$36039$n5783
.sym 107757 $abc$36039$n3570
.sym 107758 $abc$36039$n4876
.sym 107759 $abc$36039$n5720
.sym 107760 $abc$36039$n3957
.sym 107761 $abc$36039$n3570
.sym 107762 $abc$36039$n4876
.sym 107763 $abc$36039$n3935
.sym 107764 $abc$36039$n3936
.sym 107765 $abc$36039$n3605
.sym 107766 $abc$36039$n3899
.sym 107767 $abc$36039$n5721
.sym 107768 $abc$36039$n3936
.sym 107769 $abc$36039$n3570
.sym 107770 $abc$36039$n4876
.sym 107771 picorv32.cpuregs_wrdata[25]
.sym 107775 $abc$36039$n5722
.sym 107776 $abc$36039$n3933
.sym 107777 $abc$36039$n3570
.sym 107778 $abc$36039$n4876
.sym 107779 $abc$36039$n4878
.sym 107780 $abc$36039$n4879
.sym 107781 $abc$36039$n3570
.sym 107782 $abc$36039$n4876
.sym 107783 $abc$36039$n232
.sym 107784 $abc$36039$n3477
.sym 107785 picorv32.cpu_state[0]
.sym 107787 picorv32.is_lui_auipc_jal
.sym 107788 picorv32.cpu_state[2]
.sym 107789 picorv32.cpuregs_rs1[21]
.sym 107790 $abc$36039$n4069_1
.sym 107791 picorv32.is_lui_auipc_jal
.sym 107792 picorv32.cpu_state[2]
.sym 107793 picorv32.cpuregs_rs1[4]
.sym 107794 $abc$36039$n3953_1
.sym 107795 $abc$36039$n2900_1
.sym 107796 basesoc_picorv327[9]
.sym 107799 picorv32.mem_rdata_latched[31]
.sym 107803 $abc$36039$n2900_1
.sym 107804 basesoc_picorv327[20]
.sym 107807 $abc$36039$n3926_1
.sym 107808 basesoc_picorv327[22]
.sym 107809 $abc$36039$n4070_1
.sym 107810 $abc$36039$n2974
.sym 107811 picorv32.is_lui_auipc_jal
.sym 107812 picorv32.cpuregs_rs1[28]
.sym 107813 $abc$36039$n4117
.sym 107814 picorv32.cpu_state[2]
.sym 107815 basesoc_picorv32_mem_instr
.sym 107816 grant
.sym 107817 basesoc_picorv32_mem_valid
.sym 107819 $abc$36039$n2844
.sym 107820 basesoc_picorv32_mem_instr
.sym 107821 grant
.sym 107823 $abc$36039$n3926_1
.sym 107824 basesoc_picorv327[14]
.sym 107825 $abc$36039$n4017
.sym 107826 $abc$36039$n2974
.sym 107827 $abc$36039$n2900_1
.sym 107828 basesoc_picorv327[12]
.sym 107831 $abc$36039$n3926_1
.sym 107832 basesoc_picorv327[16]
.sym 107833 $abc$36039$n4030
.sym 107834 $abc$36039$n2974
.sym 107835 $abc$36039$n3845
.sym 107839 $abc$36039$n2900_1
.sym 107840 basesoc_picorv327[27]
.sym 107843 $abc$36039$n2900_1
.sym 107844 basesoc_picorv327[14]
.sym 107847 $abc$36039$n3193
.sym 107848 picorv32.mem_state[1]
.sym 107849 picorv32.mem_state[0]
.sym 107850 $abc$36039$n3194
.sym 107851 picorv32.mem_do_wdata
.sym 107852 $abc$36039$n2960
.sym 107853 $abc$36039$n3187
.sym 107854 basesoc_picorv32_mem_valid
.sym 107855 picorv32.is_lui_auipc_jal
.sym 107856 picorv32.cpu_state[2]
.sym 107857 picorv32.cpuregs_rs1[15]
.sym 107858 $abc$36039$n4029
.sym 107863 picorv32.is_lui_auipc_jal
.sym 107864 picorv32.cpu_state[2]
.sym 107865 picorv32.cpuregs_rs1[20]
.sym 107866 $abc$36039$n4062
.sym 107867 $abc$36039$n2900_1
.sym 107868 basesoc_picorv327[19]
.sym 107871 $abc$36039$n2961
.sym 107872 $abc$36039$n3193
.sym 107873 $abc$36039$n232
.sym 107874 basesoc_picorv32_trap
.sym 107875 $abc$36039$n3926_1
.sym 107876 basesoc_picorv327[21]
.sym 107877 $abc$36039$n4063
.sym 107878 $abc$36039$n2974
.sym 107879 picorv32.mem_do_rdata
.sym 107880 picorv32.mem_do_prefetch
.sym 107881 picorv32.mem_do_rinst
.sym 107882 $abc$36039$n2960
.sym 107887 $abc$36039$n3023
.sym 107891 basesoc_dat_w[4]
.sym 107899 picorv32.mem_state[1]
.sym 107900 picorv32.mem_state[0]
.sym 107903 basesoc_dat_w[3]
.sym 107907 picorv32.mem_state[1]
.sym 107908 picorv32.mem_state[0]
.sym 107911 $abc$36039$n3062
.sym 107912 picorv32.cpu_state[2]
.sym 107919 picorv32.instr_retirq
.sym 107920 picorv32.cpu_state[2]
.sym 107923 picorv32.mem_do_rinst
.sym 107924 $abc$36039$n2961
.sym 107927 picorv32.mem_do_wdata
.sym 107928 $abc$36039$n2954
.sym 107929 picorv32.mem_state[0]
.sym 107930 picorv32.mem_state[1]
.sym 107931 picorv32.mem_state[1]
.sym 107932 picorv32.mem_do_rinst
.sym 107933 picorv32.mem_do_rdata
.sym 107934 picorv32.mem_state[0]
.sym 107935 picorv32.mem_do_wdata
.sym 107936 $abc$36039$n3187
.sym 107937 $abc$36039$n3189_1
.sym 107938 $abc$36039$n3188_1
.sym 107939 picorv32.irq_state[0]
.sym 107940 $abc$36039$n3073_1
.sym 107941 picorv32.irq_active
.sym 107942 picorv32.cpu_state[0]
.sym 107943 basesoc_uart_phy_rx_busy
.sym 107944 $abc$36039$n6214
.sym 107947 basesoc_uart_phy_rx_busy
.sym 107948 $abc$36039$n6212
.sym 107951 sys_rst
.sym 107952 $abc$36039$n3248
.sym 107955 basesoc_uart_phy_rx_bitcount[0]
.sym 107956 basesoc_uart_phy_rx_bitcount[1]
.sym 107957 basesoc_uart_phy_rx_bitcount[2]
.sym 107958 basesoc_uart_phy_rx_bitcount[3]
.sym 107959 basesoc_uart_phy_rx_busy
.sym 107960 $abc$36039$n6208
.sym 107964 $PACKER_VCC_NET
.sym 107965 basesoc_uart_phy_rx_bitcount[0]
.sym 107967 basesoc_uart_phy_rx_bitcount[0]
.sym 107968 basesoc_uart_phy_rx_busy
.sym 107969 $abc$36039$n3248
.sym 107970 sys_rst
.sym 107971 basesoc_uart_phy_rx_bitcount[1]
.sym 107972 basesoc_uart_phy_rx_bitcount[2]
.sym 107973 basesoc_uart_phy_rx_bitcount[0]
.sym 107974 basesoc_uart_phy_rx_bitcount[3]
.sym 107975 basesoc_ctrl_reset_reset_r
.sym 108071 basesoc_dat_w[4]
.sym 108111 $abc$36039$n3378
.sym 108112 $abc$36039$n2882
.sym 108113 basesoc_we
.sym 108123 csrbankarray_csrbank2_dat0_re
.sym 108124 sys_rst
.sym 108131 $abc$36039$n3378
.sym 108132 $abc$36039$n2882
.sym 108133 csrbankarray_csrbank2_dat0_w[7]
.sym 108239 picorv32.mem_rdata_latched[10]
.sym 108263 $abc$36039$n3364
.sym 108264 $abc$36039$n3366_1
.sym 108275 picorv32.mem_rdata_q[10]
.sym 108276 $abc$36039$n3851
.sym 108277 $abc$36039$n2954
.sym 108279 picorv32.mem_rdata_latched[10]
.sym 108295 $abc$36039$n3043
.sym 108296 $abc$36039$n3556
.sym 108297 $abc$36039$n4560_1
.sym 108298 $abc$36039$n3558
.sym 108299 $abc$36039$n4578_1
.sym 108300 $abc$36039$n5458_1
.sym 108301 $abc$36039$n3558
.sym 108302 $abc$36039$n4567
.sym 108303 $abc$36039$n3845_1
.sym 108304 $abc$36039$n3424_1
.sym 108305 basesoc_picorv327[1]
.sym 108307 $abc$36039$n4562_1
.sym 108308 $abc$36039$n5453_1
.sym 108309 $abc$36039$n4567
.sym 108310 $abc$36039$n4564_1
.sym 108311 $abc$36039$n3851
.sym 108312 $abc$36039$n4578_1
.sym 108313 picorv32.mem_wordsize[1]
.sym 108314 picorv32.mem_wordsize[0]
.sym 108319 $abc$36039$n3039
.sym 108320 $abc$36039$n3851
.sym 108321 basesoc_picorv327[1]
.sym 108327 basesoc_uart_tx_fifo_consume[1]
.sym 108331 picorv32.mem_wordsize[1]
.sym 108332 basesoc_picorv327[0]
.sym 108335 $abc$36039$n4669_1
.sym 108336 $abc$36039$n4628
.sym 108339 $abc$36039$n4560_1
.sym 108340 picorv32.mem_wordsize[1]
.sym 108341 picorv32.mem_wordsize[0]
.sym 108343 basesoc_uart_tx_fifo_do_read
.sym 108344 basesoc_uart_tx_fifo_consume[0]
.sym 108345 sys_rst
.sym 108347 $abc$36039$n4643
.sym 108348 $abc$36039$n4628
.sym 108351 $abc$36039$n3845_1
.sym 108352 $abc$36039$n3557
.sym 108353 $abc$36039$n4630
.sym 108354 $abc$36039$n4628
.sym 108355 picorv32.mem_wordsize[0]
.sym 108356 picorv32.mem_wordsize[1]
.sym 108359 $abc$36039$n4627
.sym 108360 $abc$36039$n4642_1
.sym 108361 $abc$36039$n4567
.sym 108362 $abc$36039$n5474_1
.sym 108363 $abc$36039$n3424_1
.sym 108364 $abc$36039$n3557
.sym 108365 picorv32.latched_is_lu
.sym 108367 $abc$36039$n3430_1
.sym 108368 $abc$36039$n3557
.sym 108369 picorv32.latched_is_lu
.sym 108371 $abc$36039$n3039
.sym 108372 $abc$36039$n3557
.sym 108373 picorv32.latched_is_lu
.sym 108375 $abc$36039$n4627
.sym 108376 $abc$36039$n4668_1
.sym 108377 $abc$36039$n4567
.sym 108378 $abc$36039$n5480_1
.sym 108379 $abc$36039$n3026
.sym 108380 $abc$36039$n3557
.sym 108381 picorv32.latched_is_lu
.sym 108383 $abc$36039$n4629
.sym 108384 $abc$36039$n4627
.sym 108385 $abc$36039$n4567
.sym 108386 $abc$36039$n4631_1
.sym 108387 $abc$36039$n3439_1
.sym 108388 $abc$36039$n3557
.sym 108389 picorv32.latched_is_lu
.sym 108391 $abc$36039$n4627
.sym 108392 $abc$36039$n4681_1
.sym 108393 $abc$36039$n4725
.sym 108394 $abc$36039$n4567
.sym 108395 $abc$36039$n3022
.sym 108396 $abc$36039$n3557
.sym 108397 picorv32.latched_is_lu
.sym 108399 $abc$36039$n4627
.sym 108400 $abc$36039$n4681_1
.sym 108401 $abc$36039$n4767
.sym 108402 $abc$36039$n4567
.sym 108403 $abc$36039$n4627
.sym 108404 $abc$36039$n4681_1
.sym 108405 $abc$36039$n4743
.sym 108406 $abc$36039$n4567
.sym 108411 $abc$36039$n4627
.sym 108412 $abc$36039$n4681_1
.sym 108413 $abc$36039$n4701_1
.sym 108414 $abc$36039$n4567
.sym 108415 $abc$36039$n4627
.sym 108416 $abc$36039$n4681_1
.sym 108417 $abc$36039$n4731
.sym 108418 $abc$36039$n4567
.sym 108419 $abc$36039$n4627
.sym 108420 $abc$36039$n4681_1
.sym 108421 $abc$36039$n4713_1
.sym 108422 $abc$36039$n4567
.sym 108423 picorv32.irq_pending[19]
.sym 108424 picorv32.cpu_state[0]
.sym 108425 $abc$36039$n4700
.sym 108426 $abc$36039$n4702_1
.sym 108427 picorv32.irq_pending[21]
.sym 108428 picorv32.cpu_state[0]
.sym 108429 $abc$36039$n4712
.sym 108430 $abc$36039$n4714_1
.sym 108431 $abc$36039$n4584_1
.sym 108432 picorv32.cpuregs_rs1[23]
.sym 108433 $abc$36039$n4724
.sym 108434 $abc$36039$n4726
.sym 108435 $abc$36039$n4627
.sym 108436 $abc$36039$n4681_1
.sym 108437 $abc$36039$n4761
.sym 108438 $abc$36039$n4567
.sym 108439 picorv32.reg_next_pc[5]
.sym 108440 picorv32.irq_state[0]
.sym 108441 $abc$36039$n4188
.sym 108442 $abc$36039$n4187_1
.sym 108443 picorv32.reg_next_pc[6]
.sym 108444 picorv32.irq_state[0]
.sym 108445 $abc$36039$n4191
.sym 108446 $abc$36039$n4190_1
.sym 108447 picorv32.irq_pending[24]
.sym 108448 picorv32.cpu_state[0]
.sym 108449 $abc$36039$n4730
.sym 108450 $abc$36039$n4732
.sym 108451 $abc$36039$n4584_1
.sym 108452 picorv32.cpuregs_rs1[26]
.sym 108453 $abc$36039$n4742
.sym 108454 $abc$36039$n4744
.sym 108455 $abc$36039$n4217
.sym 108456 $abc$36039$n4218
.sym 108459 picorv32.cpuregs_wrdata[12]
.sym 108463 picorv32.irq_pending[20]
.sym 108464 picorv32.cpu_state[0]
.sym 108465 $abc$36039$n4706
.sym 108466 $abc$36039$n4708_1
.sym 108467 picorv32.cpuregs_wrdata[7]
.sym 108471 $abc$36039$n4584_1
.sym 108472 picorv32.cpuregs_rs1[28]
.sym 108473 $abc$36039$n4754
.sym 108474 $abc$36039$n4756
.sym 108475 picorv32.irq_pending[29]
.sym 108476 picorv32.cpu_state[0]
.sym 108477 $abc$36039$n4760
.sym 108478 $abc$36039$n4762
.sym 108479 $abc$36039$n4584_1
.sym 108480 picorv32.cpuregs_rs1[18]
.sym 108481 $abc$36039$n4694
.sym 108482 $abc$36039$n4696_1
.sym 108483 $abc$36039$n5442
.sym 108484 $abc$36039$n231
.sym 108485 $abc$36039$n4185
.sym 108486 $abc$36039$n4184_1
.sym 108487 $abc$36039$n3967
.sym 108488 $abc$36039$n3968
.sym 108489 $abc$36039$n3605
.sym 108490 $abc$36039$n3899
.sym 108491 picorv32.cpuregs_wrdata[13]
.sym 108495 $abc$36039$n4088
.sym 108499 $abc$36039$n3066
.sym 108500 $abc$36039$n3064_1
.sym 108501 $abc$36039$n3065_1
.sym 108503 picorv32.irq_state[0]
.sym 108504 picorv32.reg_next_pc[13]
.sym 108505 $abc$36039$n2921
.sym 108506 picorv32.irq_state[1]
.sym 108507 $abc$36039$n3976
.sym 108508 $abc$36039$n3977
.sym 108509 $abc$36039$n3605
.sym 108510 $abc$36039$n3899
.sym 108511 $abc$36039$n4095
.sym 108515 $abc$36039$n4211
.sym 108516 $abc$36039$n4212
.sym 108519 picorv32.decoded_rs1[2]
.sym 108520 picorv32.decoded_rs1[3]
.sym 108521 picorv32.decoded_rs1[4]
.sym 108522 picorv32.decoded_rs1[5]
.sym 108523 $abc$36039$n4084
.sym 108524 picorv32.latched_rd[2]
.sym 108525 $abc$36039$n4086
.sym 108526 picorv32.latched_rd[3]
.sym 108527 $abc$36039$n3839
.sym 108528 picorv32.mem_rdata_latched[18]
.sym 108529 picorv32.decoded_rs1[3]
.sym 108530 $abc$36039$n3046
.sym 108531 $abc$36039$n3839
.sym 108532 picorv32.mem_rdata_latched[15]
.sym 108533 picorv32.decoded_rs1[0]
.sym 108534 $abc$36039$n3046
.sym 108535 $abc$36039$n3839
.sym 108536 picorv32.mem_rdata_latched[19]
.sym 108537 picorv32.decoded_rs1[4]
.sym 108538 $abc$36039$n3046
.sym 108539 $abc$36039$n3839
.sym 108540 picorv32.mem_rdata_latched[16]
.sym 108541 picorv32.decoded_rs1[1]
.sym 108542 $abc$36039$n3046
.sym 108543 picorv32.decoded_rs1[0]
.sym 108544 picorv32.decoded_rs1[1]
.sym 108545 $abc$36039$n3571_1
.sym 108547 $abc$36039$n3839
.sym 108548 picorv32.mem_rdata_latched[17]
.sym 108549 picorv32.decoded_rs1[2]
.sym 108550 $abc$36039$n3046
.sym 108551 picorv32.decoded_rs2[4]
.sym 108552 picorv32.mem_rdata_latched[24]
.sym 108553 $abc$36039$n3046
.sym 108555 $abc$36039$n4086
.sym 108559 picorv32.decoded_rs2[3]
.sym 108560 picorv32.mem_rdata_latched[23]
.sym 108561 $abc$36039$n3046
.sym 108563 $abc$36039$n4074
.sym 108567 $abc$36039$n4076
.sym 108571 $abc$36039$n4072
.sym 108575 picorv32.decoded_rs2[2]
.sym 108576 picorv32.mem_rdata_latched[22]
.sym 108577 $abc$36039$n3046
.sym 108579 $abc$36039$n4084
.sym 108583 picorv32.decoded_rs2[1]
.sym 108584 picorv32.mem_rdata_latched[21]
.sym 108585 $abc$36039$n3046
.sym 108587 $abc$36039$n4068
.sym 108591 $abc$36039$n4070
.sym 108595 $abc$36039$n3941
.sym 108596 $abc$36039$n3942
.sym 108597 $abc$36039$n3605
.sym 108598 $abc$36039$n3899
.sym 108599 $abc$36039$n3979
.sym 108600 $abc$36039$n3980
.sym 108601 $abc$36039$n3605
.sym 108602 $abc$36039$n3899
.sym 108603 picorv32.decoded_rs2[0]
.sym 108604 picorv32.mem_rdata_latched[20]
.sym 108605 $abc$36039$n3046
.sym 108607 $abc$36039$n4076
.sym 108608 picorv32.latched_rd[4]
.sym 108609 $abc$36039$n3426_1
.sym 108611 $abc$36039$n4074
.sym 108612 picorv32.latched_rd[3]
.sym 108613 picorv32.latched_rd[2]
.sym 108614 $abc$36039$n4072
.sym 108615 $abc$36039$n4229
.sym 108616 $abc$36039$n4230
.sym 108619 picorv32.irq_state[0]
.sym 108620 picorv32.reg_next_pc[16]
.sym 108621 $abc$36039$n2923
.sym 108622 picorv32.irq_state[1]
.sym 108623 basesoc_picorv327[24]
.sym 108624 picorv32.cpu_state[4]
.sym 108625 picorv32.cpu_state[3]
.sym 108626 $abc$36039$n7151
.sym 108627 $abc$36039$n3046
.sym 108628 picorv32.decoded_rs2[5]
.sym 108631 $abc$36039$n3421_1
.sym 108632 $abc$36039$n3427_1
.sym 108633 $abc$36039$n3436
.sym 108635 $abc$36039$n4584_1
.sym 108636 picorv32.cpuregs_rs1[30]
.sym 108637 $abc$36039$n4766
.sym 108638 $abc$36039$n4768
.sym 108639 $abc$36039$n3941_1
.sym 108640 picorv32.reg_pc[6]
.sym 108643 $abc$36039$n4070
.sym 108644 picorv32.latched_rd[1]
.sym 108645 picorv32.latched_rd[0]
.sym 108646 $abc$36039$n4068
.sym 108647 $abc$36039$n5786
.sym 108648 $abc$36039$n5785
.sym 108649 $abc$36039$n3605
.sym 108650 $abc$36039$n3899
.sym 108651 picorv32.reg_next_pc[21]
.sym 108652 picorv32.irq_state[0]
.sym 108653 $abc$36039$n4236
.sym 108654 $abc$36039$n4235
.sym 108655 $abc$36039$n5478
.sym 108656 $abc$36039$n231
.sym 108657 $abc$36039$n4239
.sym 108658 $abc$36039$n4238
.sym 108659 $abc$36039$n3973
.sym 108660 $abc$36039$n3974
.sym 108661 $abc$36039$n3605
.sym 108662 $abc$36039$n3899
.sym 108663 picorv32.latched_compr
.sym 108667 $abc$36039$n3779
.sym 108671 $abc$36039$n4584_1
.sym 108672 picorv32.cpuregs_rs1[29]
.sym 108673 $abc$36039$n4763
.sym 108674 $abc$36039$n4764
.sym 108675 $abc$36039$n3932
.sym 108676 $abc$36039$n3933
.sym 108677 $abc$36039$n3605
.sym 108678 $abc$36039$n3899
.sym 108679 $abc$36039$n5797
.sym 108680 $abc$36039$n5781
.sym 108681 $abc$36039$n3605
.sym 108682 $abc$36039$n3899
.sym 108683 $abc$36039$n5488
.sym 108684 $abc$36039$n231
.sym 108685 $abc$36039$n4254
.sym 108686 $abc$36039$n4253
.sym 108687 $abc$36039$n4247
.sym 108688 $abc$36039$n4248
.sym 108691 $abc$36039$n4220
.sym 108692 $abc$36039$n4221
.sym 108695 $abc$36039$n3929
.sym 108696 $abc$36039$n3930
.sym 108697 $abc$36039$n3605
.sym 108698 $abc$36039$n3899
.sym 108699 picorv32.irq_state[1]
.sym 108700 $abc$36039$n2926_1
.sym 108701 $abc$36039$n231
.sym 108702 $abc$36039$n5490
.sym 108703 $abc$36039$n4256
.sym 108704 $abc$36039$n4257
.sym 108707 $abc$36039$n3953
.sym 108708 $abc$36039$n3954
.sym 108709 $abc$36039$n3605
.sym 108710 $abc$36039$n3899
.sym 108711 picorv32.is_lui_auipc_jal
.sym 108712 picorv32.cpuregs_rs1[18]
.sym 108713 $abc$36039$n4049
.sym 108714 picorv32.cpu_state[2]
.sym 108715 picorv32.cpuregs_wrdata[31]
.sym 108719 $abc$36039$n5784
.sym 108720 $abc$36039$n5785
.sym 108721 $abc$36039$n3570
.sym 108722 $abc$36039$n4876
.sym 108723 picorv32.cpuregs_wrdata[28]
.sym 108727 $abc$36039$n3956
.sym 108728 $abc$36039$n3957
.sym 108729 $abc$36039$n3605
.sym 108730 $abc$36039$n3899
.sym 108731 picorv32.cpuregs_wrdata[17]
.sym 108735 $abc$36039$n5209
.sym 108736 $abc$36039$n3954
.sym 108737 $abc$36039$n3570
.sym 108738 $abc$36039$n4876
.sym 108739 $abc$36039$n5724
.sym 108740 $abc$36039$n3930
.sym 108741 $abc$36039$n3570
.sym 108742 $abc$36039$n4876
.sym 108743 picorv32.is_lui_auipc_jal
.sym 108744 picorv32.cpu_state[2]
.sym 108745 picorv32.cpuregs_rs1[16]
.sym 108746 $abc$36039$n4035
.sym 108747 $abc$36039$n3941_1
.sym 108748 picorv32.reg_pc[28]
.sym 108751 picorv32.is_lui_auipc_jal
.sym 108752 picorv32.cpuregs_rs1[13]
.sym 108753 $abc$36039$n4015
.sym 108754 picorv32.cpu_state[2]
.sym 108755 picorv32.latched_branch
.sym 108756 $abc$36039$n231
.sym 108757 $abc$36039$n3478_1
.sym 108759 $abc$36039$n2900_1
.sym 108760 basesoc_picorv327[17]
.sym 108763 $abc$36039$n3926_1
.sym 108764 basesoc_picorv327[19]
.sym 108765 $abc$36039$n4051_1
.sym 108766 $abc$36039$n2974
.sym 108767 $abc$36039$n4367
.sym 108768 $abc$36039$n3400
.sym 108769 $abc$36039$n4050
.sym 108770 $abc$36039$n4048_1
.sym 108771 $abc$36039$n3941_1
.sym 108772 picorv32.reg_pc[13]
.sym 108775 $abc$36039$n4377
.sym 108776 $abc$36039$n3400
.sym 108777 $abc$36039$n4118_1
.sym 108778 $abc$36039$n4116
.sym 108779 $abc$36039$n3926_1
.sym 108780 basesoc_picorv327[29]
.sym 108781 $abc$36039$n4119
.sym 108782 $abc$36039$n2974
.sym 108783 $abc$36039$n4362
.sym 108784 $abc$36039$n3400
.sym 108785 $abc$36039$n4016
.sym 108786 $abc$36039$n4014
.sym 108787 picorv32.is_lui_auipc_jal
.sym 108788 picorv32.cpuregs_rs1[25]
.sym 108789 $abc$36039$n4097
.sym 108790 picorv32.cpu_state[2]
.sym 108791 picorv32.mem_rdata_latched[9]
.sym 108795 $abc$36039$n3941_1
.sym 108796 picorv32.reg_pc[25]
.sym 108799 $abc$36039$n3926_1
.sym 108800 basesoc_picorv327[26]
.sym 108801 $abc$36039$n4099
.sym 108802 $abc$36039$n2974
.sym 108803 $abc$36039$n2900_1
.sym 108804 basesoc_picorv327[24]
.sym 108807 picorv32.mem_rdata_latched[9]
.sym 108811 picorv32.is_lui_auipc_jal
.sym 108812 picorv32.cpu_state[2]
.sym 108813 picorv32.cpuregs_rs1[30]
.sym 108814 $abc$36039$n4131
.sym 108815 $abc$36039$n2900_1
.sym 108816 basesoc_picorv327[29]
.sym 108819 picorv32.latched_rd[0]
.sym 108820 picorv32.latched_rd[1]
.sym 108821 $abc$36039$n3479
.sym 108823 picorv32.latched_rd[2]
.sym 108824 picorv32.latched_rd[3]
.sym 108825 picorv32.latched_rd[4]
.sym 108826 picorv32.latched_rd[5]
.sym 108827 picorv32.mem_rdata_latched[7]
.sym 108831 $abc$36039$n3926_1
.sym 108832 basesoc_picorv327[31]
.sym 108833 $abc$36039$n4132
.sym 108834 $abc$36039$n2974
.sym 108835 picorv32.mem_do_prefetch
.sym 108836 picorv32.mem_do_rinst
.sym 108839 $abc$36039$n3092
.sym 108840 picorv32.latched_rd[3]
.sym 108841 $abc$36039$n3095
.sym 108842 picorv32.decoded_rd[3]
.sym 108843 $abc$36039$n3092
.sym 108844 picorv32.latched_rd[2]
.sym 108845 $abc$36039$n3095
.sym 108846 picorv32.decoded_rd[2]
.sym 108855 $abc$36039$n3092
.sym 108856 picorv32.latched_rd[0]
.sym 108857 $abc$36039$n3091
.sym 108863 $abc$36039$n2952_1
.sym 108864 picorv32.cpu_state[2]
.sym 108867 $abc$36039$n2910_1
.sym 108868 picorv32.decoded_rd[0]
.sym 108869 picorv32.irq_state[0]
.sym 108870 picorv32.cpu_state[0]
.sym 108871 picorv32.irq_active
.sym 108872 picorv32.irq_mask[1]
.sym 108873 $abc$36039$n2888
.sym 108879 picorv32.cpu_state[4]
.sym 108880 $abc$36039$n2950
.sym 108881 $abc$36039$n2952_1
.sym 108882 $abc$36039$n232
.sym 108883 picorv32.irq_active
.sym 108887 $abc$36039$n2948
.sym 108888 $abc$36039$n2904_1
.sym 108889 picorv32.cpu_state[2]
.sym 108890 $abc$36039$n2949
.sym 108891 $abc$36039$n3095
.sym 108892 $abc$36039$n2945_1
.sym 108893 $abc$36039$n232
.sym 108895 picorv32.irq_mask[1]
.sym 108896 picorv32.irq_active
.sym 108897 $abc$36039$n3128
.sym 108898 $abc$36039$n2888
.sym 108899 $abc$36039$n2912_1
.sym 108900 picorv32.irq_delay
.sym 108901 picorv32.irq_active
.sym 108902 picorv32.decoder_trigger
.sym 108907 picorv32.instr_jal
.sym 108908 picorv32.cpu_state[0]
.sym 108909 picorv32.decoder_trigger
.sym 108915 picorv32.instr_jal
.sym 108916 $abc$36039$n2945_1
.sym 108917 $abc$36039$n2910_1
.sym 108918 picorv32.cpu_state[0]
.sym 108923 picorv32.cpu_state[3]
.sym 108924 $abc$36039$n2953_1
.sym 108925 $abc$36039$n2909
.sym 108926 $abc$36039$n2947
.sym 108927 picorv32.instr_jal
.sym 108928 $abc$36039$n2945_1
.sym 108929 $abc$36039$n3095
.sym 108930 $abc$36039$n3069
.sym 108931 picorv32.instr_retirq
.sym 108932 picorv32.instr_jalr
.sym 108947 $abc$36039$n232
.sym 108948 picorv32.cpu_state[1]
.sym 108949 $abc$36039$n2886_1
.sym 108991 $abc$36039$n3378
.sym 108992 $abc$36039$n2882
.sym 108993 csrbankarray_csrbank2_dat0_w[4]
.sym 109031 basesoc_dat_w[5]
.sym 109043 basesoc_we
.sym 109044 $abc$36039$n3378
.sym 109045 $abc$36039$n3204
.sym 109046 sys_rst
.sym 109055 basesoc_dat_w[6]
.sym 109079 $abc$36039$n5
.sym 109223 spiflash_bus_dat_r[8]
.sym 109224 array_muxed0[7]
.sym 109225 $abc$36039$n3371
.sym 109227 spiflash_bus_dat_r[10]
.sym 109228 array_muxed0[9]
.sym 109229 $abc$36039$n3371
.sym 109231 slave_sel_r[1]
.sym 109232 spiflash_bus_dat_r[9]
.sym 109233 $abc$36039$n2845
.sym 109234 $abc$36039$n3849
.sym 109235 slave_sel_r[1]
.sym 109236 spiflash_bus_dat_r[10]
.sym 109237 $abc$36039$n2845
.sym 109238 $abc$36039$n3852
.sym 109239 slave_sel_r[1]
.sym 109240 spiflash_bus_dat_r[8]
.sym 109241 $abc$36039$n2845
.sym 109242 $abc$36039$n3846_1
.sym 109243 spiflash_bus_dat_r[23]
.sym 109244 array_muxed0[6]
.sym 109245 $abc$36039$n3371
.sym 109247 spiflash_bus_dat_r[9]
.sym 109248 array_muxed0[8]
.sym 109249 $abc$36039$n3371
.sym 109255 $abc$36039$n3848
.sym 109256 $abc$36039$n4571
.sym 109257 picorv32.mem_wordsize[1]
.sym 109258 picorv32.mem_wordsize[0]
.sym 109259 $abc$36039$n3557
.sym 109260 basesoc_picorv327[1]
.sym 109263 $abc$36039$n3026
.sym 109264 $abc$36039$n3453
.sym 109265 basesoc_picorv327[1]
.sym 109267 $abc$36039$n4613
.sym 109268 $abc$36039$n5471_1
.sym 109269 $abc$36039$n4567
.sym 109270 $abc$36039$n4614
.sym 109271 $abc$36039$n4662_1
.sym 109272 $abc$36039$n4628
.sym 109275 picorv32.mem_rdata_latched[14]
.sym 109279 $abc$36039$n3453
.sym 109280 $abc$36039$n4612
.sym 109281 picorv32.mem_wordsize[1]
.sym 109282 picorv32.mem_wordsize[0]
.sym 109283 $abc$36039$n3443
.sym 109284 $abc$36039$n3556
.sym 109285 $abc$36039$n4612
.sym 109286 $abc$36039$n3558
.sym 109287 $abc$36039$n3556
.sym 109288 $abc$36039$n3558
.sym 109291 picorv32.is_sb_sh_sw
.sym 109292 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109293 picorv32.mem_rdata_q[10]
.sym 109295 $abc$36039$n4656_1
.sym 109296 $abc$36039$n4628
.sym 109299 $abc$36039$n3558
.sym 109300 $abc$36039$n3556
.sym 109303 $abc$36039$n2845
.sym 109304 $abc$36039$n3842
.sym 109305 $abc$36039$n3843_1
.sym 109307 $abc$36039$n3018
.sym 109308 $abc$36039$n3047_1
.sym 109309 basesoc_picorv327[1]
.sym 109311 picorv32.mem_rdata_q[8]
.sym 109312 $abc$36039$n3845_1
.sym 109313 $abc$36039$n2954
.sym 109315 picorv32.mem_rdata_latched[8]
.sym 109319 picorv32.mem_rdata_q[7]
.sym 109320 $abc$36039$n3841
.sym 109321 $abc$36039$n2954
.sym 109323 $abc$36039$n4655
.sym 109324 $abc$36039$n4627
.sym 109325 $abc$36039$n4567
.sym 109326 $abc$36039$n4657_1
.sym 109327 picorv32.mem_wordsize[0]
.sym 109328 basesoc_picorv327[1]
.sym 109329 $abc$36039$n3841
.sym 109330 picorv32.mem_wordsize[1]
.sym 109331 $abc$36039$n3841
.sym 109332 $abc$36039$n3555_1
.sym 109333 $abc$36039$n4621
.sym 109334 basesoc_picorv327[0]
.sym 109335 $abc$36039$n3047_1
.sym 109336 $abc$36039$n4621
.sym 109337 picorv32.mem_wordsize[1]
.sym 109338 picorv32.mem_wordsize[0]
.sym 109339 picorv32.mem_rdata_latched[15]
.sym 109343 picorv32.mem_rdata_latched[7]
.sym 109347 $abc$36039$n3439_1
.sym 109348 $abc$36039$n4563
.sym 109351 $abc$36039$n4661
.sym 109352 $abc$36039$n4627
.sym 109353 $abc$36039$n4567
.sym 109354 $abc$36039$n4663_1
.sym 109355 $abc$36039$n4620
.sym 109356 $abc$36039$n4623
.sym 109357 $abc$36039$n4622
.sym 109358 $abc$36039$n4628
.sym 109359 $abc$36039$n4636_1
.sym 109360 $abc$36039$n4628
.sym 109361 $abc$36039$n4627
.sym 109362 $abc$36039$n4567
.sym 109363 $abc$36039$n4675_1
.sym 109364 $abc$36039$n4628
.sym 109367 $abc$36039$n4675_1
.sym 109368 picorv32.latched_is_lh
.sym 109371 $abc$36039$n3018
.sym 109372 $abc$36039$n3557
.sym 109373 picorv32.latched_is_lu
.sym 109375 $abc$36039$n4620
.sym 109376 $abc$36039$n4623
.sym 109377 $abc$36039$n4622
.sym 109378 $abc$36039$n4567
.sym 109379 picorv32.latched_is_lh
.sym 109380 picorv32.latched_is_lu
.sym 109383 $abc$36039$n7136
.sym 109384 picorv32.cpu_state[3]
.sym 109385 $abc$36039$n4635_1
.sym 109386 $abc$36039$n4637
.sym 109387 $abc$36039$n4627
.sym 109388 $abc$36039$n4681_1
.sym 109389 $abc$36039$n4773
.sym 109390 $abc$36039$n4567
.sym 109391 $abc$36039$n4674_1
.sym 109392 $abc$36039$n4627
.sym 109393 $abc$36039$n4567
.sym 109394 $abc$36039$n4676
.sym 109395 $abc$36039$n4627
.sym 109396 $abc$36039$n4681_1
.sym 109397 $abc$36039$n4688
.sym 109398 $abc$36039$n4567
.sym 109399 picorv32.irq_pending[11]
.sym 109400 picorv32.cpu_state[0]
.sym 109401 $abc$36039$n5476_1
.sym 109402 $abc$36039$n4653_1
.sym 109403 $abc$36039$n4627
.sym 109404 $abc$36039$n4681_1
.sym 109405 $abc$36039$n4755
.sym 109406 $abc$36039$n4567
.sym 109407 $abc$36039$n4627
.sym 109408 $abc$36039$n4681_1
.sym 109409 $abc$36039$n4707_1
.sym 109410 $abc$36039$n4567
.sym 109411 $abc$36039$n4627
.sym 109412 $abc$36039$n4681_1
.sym 109413 $abc$36039$n4695_1
.sym 109414 $abc$36039$n4567
.sym 109415 $abc$36039$n5448
.sym 109416 $abc$36039$n231
.sym 109417 $abc$36039$n4194
.sym 109418 $abc$36039$n4193
.sym 109419 $abc$36039$n3760
.sym 109420 $abc$36039$n2878
.sym 109421 $abc$36039$n4209
.sym 109422 $abc$36039$n4208
.sym 109423 picorv32.reg_out[8]
.sym 109424 picorv32.alu_out_q[8]
.sym 109425 picorv32.latched_stalu
.sym 109427 picorv32.reg_next_pc[8]
.sym 109428 $abc$36039$n3744
.sym 109429 $abc$36039$n3713
.sym 109430 $abc$36039$n3714_1
.sym 109431 $abc$36039$n4584_1
.sym 109432 picorv32.cpuregs_rs1[17]
.sym 109433 $abc$36039$n4687_1
.sym 109434 $abc$36039$n4689_1
.sym 109435 picorv32.reg_next_pc[14]
.sym 109436 picorv32.reg_out[14]
.sym 109437 $abc$36039$n3713
.sym 109439 $abc$36039$n4584_1
.sym 109440 picorv32.cpuregs_rs1[31]
.sym 109441 $abc$36039$n4772
.sym 109442 $abc$36039$n4774
.sym 109443 picorv32.reg_next_pc[13]
.sym 109444 picorv32.reg_out[13]
.sym 109445 $abc$36039$n3713
.sym 109447 picorv32.reg_out[31]
.sym 109448 picorv32.alu_out_q[31]
.sym 109449 picorv32.latched_stalu
.sym 109450 $abc$36039$n3713
.sym 109451 picorv32.reg_out[0]
.sym 109452 picorv32.alu_out_q[0]
.sym 109453 picorv32.latched_stalu
.sym 109454 $abc$36039$n2878
.sym 109455 $abc$36039$n3064_1
.sym 109456 $abc$36039$n3066
.sym 109457 $abc$36039$n3065_1
.sym 109458 picorv32.latched_rd[5]
.sym 109459 $abc$36039$n3779
.sym 109463 $abc$36039$n2982_1
.sym 109464 $abc$36039$n2995
.sym 109465 $abc$36039$n3012_1
.sym 109466 $abc$36039$n3029
.sym 109467 $abc$36039$n3063
.sym 109468 $abc$36039$n3049_1
.sym 109469 $abc$36039$n3058
.sym 109470 $abc$36039$n2978
.sym 109471 $abc$36039$n4088
.sym 109472 picorv32.latched_rd[4]
.sym 109475 picorv32.reg_out[31]
.sym 109476 picorv32.alu_out_q[31]
.sym 109477 picorv32.latched_stalu
.sym 109478 $abc$36039$n2878
.sym 109479 $abc$36039$n4082
.sym 109483 $abc$36039$n3938
.sym 109484 $abc$36039$n3939
.sym 109485 $abc$36039$n3605
.sym 109486 $abc$36039$n3899
.sym 109487 $abc$36039$n3046
.sym 109488 picorv32.decoded_rs1[5]
.sym 109491 picorv32.cpuregs_wrdata[14]
.sym 109495 $abc$36039$n3839
.sym 109496 $abc$36039$n3046
.sym 109499 $abc$36039$n5725
.sym 109500 $abc$36039$n3939
.sym 109501 $abc$36039$n3570
.sym 109502 $abc$36039$n4876
.sym 109503 $abc$36039$n4082
.sym 109504 picorv32.latched_rd[1]
.sym 109505 picorv32.latched_rd[0]
.sym 109506 $abc$36039$n4080
.sym 109507 $abc$36039$n4080
.sym 109511 picorv32.decoded_rs2[5]
.sym 109515 $abc$36039$n2963
.sym 109516 picorv32.mem_do_rinst
.sym 109519 picorv32.decoded_rs2[2]
.sym 109520 picorv32.decoded_rs2[3]
.sym 109521 picorv32.decoded_rs2[4]
.sym 109522 picorv32.decoded_rs2[5]
.sym 109523 $abc$36039$n5011
.sym 109524 $abc$36039$n5462
.sym 109525 $abc$36039$n3768
.sym 109526 $abc$36039$n2878
.sym 109527 picorv32.irq_state[0]
.sym 109528 picorv32.reg_next_pc[14]
.sym 109529 $abc$36039$n2920_1
.sym 109530 picorv32.irq_state[1]
.sym 109531 $abc$36039$n4214
.sym 109532 $abc$36039$n4215
.sym 109535 picorv32.reg_out[14]
.sym 109536 picorv32.alu_out_q[14]
.sym 109537 picorv32.latched_stalu
.sym 109539 picorv32.decoded_rs2[0]
.sym 109540 picorv32.decoded_rs2[1]
.sym 109541 $abc$36039$n3606_1
.sym 109543 picorv32.reg_out[2]
.sym 109544 picorv32.alu_out_q[2]
.sym 109545 picorv32.latched_stalu
.sym 109546 $abc$36039$n2878
.sym 109547 picorv32.decoded_imm[5]
.sym 109548 $abc$36039$n3616
.sym 109549 $abc$36039$n2969_1
.sym 109551 picorv32.reg_next_pc[20]
.sym 109552 $abc$36039$n3792_1
.sym 109553 $abc$36039$n3713
.sym 109554 $abc$36039$n3714_1
.sym 109555 $abc$36039$n3046
.sym 109556 picorv32.decoded_rs2[5]
.sym 109557 picorv32.latched_rd[5]
.sym 109559 picorv32.irq_state[0]
.sym 109560 picorv32.reg_next_pc[20]
.sym 109561 $abc$36039$n3792_1
.sym 109562 $abc$36039$n2878
.sym 109563 picorv32.decoded_imm[12]
.sym 109564 $abc$36039$n3630_1
.sym 109565 $abc$36039$n2969_1
.sym 109567 $abc$36039$n3721
.sym 109568 $abc$36039$n2878
.sym 109569 $abc$36039$n4182
.sym 109570 $abc$36039$n4181_1
.sym 109571 $abc$36039$n3714_1
.sym 109572 picorv32.reg_next_pc[31]
.sym 109573 $abc$36039$n3836_1
.sym 109575 picorv32.reg_out[2]
.sym 109576 picorv32.alu_out_q[2]
.sym 109577 picorv32.latched_stalu
.sym 109578 $abc$36039$n3713
.sym 109579 picorv32.irq_state[0]
.sym 109580 picorv32.latched_store
.sym 109581 picorv32.latched_branch
.sym 109583 $abc$36039$n3714_1
.sym 109584 picorv32.reg_next_pc[2]
.sym 109585 $abc$36039$n3712
.sym 109587 picorv32.latched_branch
.sym 109588 picorv32.latched_store
.sym 109591 picorv32.is_lui_auipc_jal
.sym 109592 picorv32.cpuregs_rs1[10]
.sym 109593 $abc$36039$n3995
.sym 109594 picorv32.cpu_state[2]
.sym 109595 picorv32.reg_next_pc[30]
.sym 109596 picorv32.reg_out[30]
.sym 109597 $abc$36039$n3713
.sym 109599 $abc$36039$n3941_1
.sym 109600 picorv32.reg_pc[10]
.sym 109603 spiflash_i
.sym 109607 $abc$36039$n4689
.sym 109611 picorv32.reg_out[30]
.sym 109612 picorv32.alu_out_q[30]
.sym 109613 picorv32.latched_stalu
.sym 109615 $abc$36039$n4677
.sym 109619 $abc$36039$n4686
.sym 109623 $abc$36039$n4671
.sym 109627 basesoc_picorv327[29]
.sym 109628 picorv32.cpu_state[4]
.sym 109629 picorv32.cpu_state[3]
.sym 109630 $abc$36039$n7156
.sym 109631 picorv32.reg_next_pc[30]
.sym 109632 $abc$36039$n3832_1
.sym 109633 $abc$36039$n3713
.sym 109634 $abc$36039$n3714_1
.sym 109635 $abc$36039$n4653
.sym 109639 picorv32.is_lui_auipc_jal
.sym 109640 picorv32.cpuregs_rs1[14]
.sym 109641 $abc$36039$n4022
.sym 109642 picorv32.cpu_state[2]
.sym 109643 picorv32.irq_state[0]
.sym 109644 picorv32.reg_next_pc[31]
.sym 109645 $abc$36039$n2924
.sym 109646 picorv32.irq_state[1]
.sym 109647 $abc$36039$n5496
.sym 109648 $abc$36039$n231
.sym 109649 $abc$36039$n4265
.sym 109650 $abc$36039$n4266
.sym 109651 $abc$36039$n3941_1
.sym 109652 picorv32.reg_pc[14]
.sym 109655 picorv32.reg_next_pc[2]
.sym 109656 picorv32.reg_out[2]
.sym 109657 $abc$36039$n3713
.sym 109659 picorv32.reg_next_pc[26]
.sym 109660 picorv32.irq_state[0]
.sym 109661 $abc$36039$n231
.sym 109662 $abc$36039$n5486
.sym 109663 picorv32.decoded_imm[16]
.sym 109664 $abc$36039$n3638
.sym 109665 $abc$36039$n2969_1
.sym 109667 $abc$36039$n5011
.sym 109668 $abc$36039$n5476
.sym 109669 $abc$36039$n3796
.sym 109670 $abc$36039$n2878
.sym 109671 basesoc_picorv327[16]
.sym 109672 basesoc_picorv328[16]
.sym 109675 picorv32.irq_state[1]
.sym 109676 $abc$36039$n2935
.sym 109677 $abc$36039$n231
.sym 109678 $abc$36039$n5484
.sym 109679 picorv32.latched_branch
.sym 109680 picorv32.latched_store
.sym 109683 picorv32.decoded_imm[25]
.sym 109684 $abc$36039$n3656
.sym 109685 $abc$36039$n2969_1
.sym 109687 picorv32.decoded_imm[26]
.sym 109688 $abc$36039$n3658_1
.sym 109689 $abc$36039$n2969_1
.sym 109691 $abc$36039$n2878
.sym 109692 $abc$36039$n5011
.sym 109695 $abc$36039$n3941_1
.sym 109696 picorv32.reg_pc[18]
.sym 109699 picorv32.is_lui_auipc_jal
.sym 109700 picorv32.cpuregs_rs1[17]
.sym 109701 $abc$36039$n4042_1
.sym 109702 picorv32.cpu_state[2]
.sym 109703 $abc$36039$n4370
.sym 109704 $abc$36039$n3400
.sym 109705 $abc$36039$n4071_1
.sym 109706 $abc$36039$n4068_1
.sym 109707 $abc$36039$n4037
.sym 109708 $abc$36039$n2974
.sym 109709 $abc$36039$n4033
.sym 109710 $abc$36039$n4034
.sym 109711 basesoc_picorv327[21]
.sym 109712 $abc$36039$n3927_1
.sym 109713 $abc$36039$n4066
.sym 109714 $abc$36039$n4067_1
.sym 109715 $abc$36039$n2900_1
.sym 109716 basesoc_picorv327[15]
.sym 109717 $abc$36039$n3926_1
.sym 109718 basesoc_picorv327[17]
.sym 109719 picorv32.reg_pc[16]
.sym 109720 $abc$36039$n3941_1
.sym 109721 picorv32.cpu_state[2]
.sym 109722 $abc$36039$n4036
.sym 109723 basesoc_picorv327[18]
.sym 109724 $abc$36039$n3927_1
.sym 109725 $abc$36039$n4046
.sym 109726 $abc$36039$n4047
.sym 109727 basesoc_picorv327[17]
.sym 109728 $abc$36039$n3927_1
.sym 109729 $abc$36039$n4039
.sym 109730 $abc$36039$n4040
.sym 109731 $abc$36039$n4366
.sym 109732 $abc$36039$n3400
.sym 109733 $abc$36039$n4043
.sym 109734 $abc$36039$n4041
.sym 109735 $abc$36039$n4374
.sym 109736 $abc$36039$n3400
.sym 109737 $abc$36039$n4098_1
.sym 109738 $abc$36039$n4096_1
.sym 109739 basesoc_picorv327[25]
.sym 109740 $abc$36039$n3927_1
.sym 109741 $abc$36039$n4094
.sym 109742 $abc$36039$n4095_1
.sym 109743 picorv32.mem_rdata_q[9]
.sym 109744 $abc$36039$n3848
.sym 109745 $abc$36039$n2954
.sym 109747 $abc$36039$n3941_1
.sym 109748 picorv32.cpu_state[2]
.sym 109749 picorv32.reg_pc[26]
.sym 109751 basesoc_picorv327[13]
.sym 109752 $abc$36039$n3927_1
.sym 109753 $abc$36039$n4012
.sym 109754 $abc$36039$n4013
.sym 109755 $abc$36039$n4375
.sym 109756 $abc$36039$n3400
.sym 109757 $abc$36039$n4106_1
.sym 109758 $abc$36039$n4103_1
.sym 109759 basesoc_picorv327[26]
.sym 109760 $abc$36039$n3927_1
.sym 109761 $abc$36039$n4101
.sym 109762 $abc$36039$n4102
.sym 109763 basesoc_picorv327[28]
.sym 109764 $abc$36039$n3927_1
.sym 109765 $abc$36039$n4114
.sym 109766 $abc$36039$n4115_1
.sym 109767 $abc$36039$n3926_1
.sym 109768 basesoc_picorv327[15]
.sym 109769 $abc$36039$n4024
.sym 109770 $abc$36039$n2974
.sym 109771 $abc$36039$n3400
.sym 109772 $abc$36039$n4368
.sym 109773 $abc$36039$n3927_1
.sym 109774 basesoc_picorv327[19]
.sym 109775 picorv32.reg_pc[19]
.sym 109776 $abc$36039$n3941_1
.sym 109777 picorv32.cpu_state[2]
.sym 109778 $abc$36039$n4056
.sym 109779 $abc$36039$n4363
.sym 109780 $abc$36039$n3400
.sym 109781 $abc$36039$n4023
.sym 109782 $abc$36039$n4021
.sym 109783 picorv32.cpu_state[0]
.sym 109784 picorv32.cpu_state[3]
.sym 109785 $abc$36039$n3401_1
.sym 109787 $abc$36039$n2900_1
.sym 109788 basesoc_picorv327[13]
.sym 109791 picorv32.is_lui_auipc_jal
.sym 109792 picorv32.cpu_state[2]
.sym 109793 picorv32.cpuregs_rs1[19]
.sym 109794 $abc$36039$n4055
.sym 109795 $abc$36039$n3839
.sym 109799 $abc$36039$n3092
.sym 109800 picorv32.latched_rd[4]
.sym 109801 $abc$36039$n3095
.sym 109802 picorv32.decoded_rd[4]
.sym 109803 picorv32.instr_getq
.sym 109804 picorv32.instr_setq
.sym 109805 picorv32.instr_retirq
.sym 109806 picorv32.instr_maskirq
.sym 109807 $abc$36039$n3092
.sym 109808 picorv32.latched_rd[1]
.sym 109809 $abc$36039$n3095
.sym 109810 picorv32.decoded_rd[1]
.sym 109811 picorv32.cpu_state[2]
.sym 109812 picorv32.cpu_state[4]
.sym 109815 $abc$36039$n232
.sym 109816 $abc$36039$n3050
.sym 109819 picorv32.is_slli_srli_srai
.sym 109820 picorv32.cpu_state[2]
.sym 109821 $abc$36039$n2974
.sym 109822 $abc$36039$n232
.sym 109823 picorv32.instr_setq
.sym 109824 $abc$36039$n2952_1
.sym 109825 picorv32.latched_rd[5]
.sym 109826 picorv32.cpu_state[2]
.sym 109827 picorv32.decoded_rd[5]
.sym 109828 $abc$36039$n2910_1
.sym 109829 picorv32.cpu_state[0]
.sym 109830 $abc$36039$n3110_1
.sym 109831 picorv32.cpu_state[5]
.sym 109832 $abc$36039$n3402
.sym 109833 $abc$36039$n3092
.sym 109834 $abc$36039$n4172_1
.sym 109835 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109836 picorv32.cpu_state[3]
.sym 109839 $abc$36039$n2910_1
.sym 109840 picorv32.cpu_state[0]
.sym 109843 $abc$36039$n2952_1
.sym 109844 picorv32.latched_store
.sym 109845 picorv32.cpu_state[2]
.sym 109846 $abc$36039$n2904_1
.sym 109847 picorv32.cpu_state[5]
.sym 109848 $abc$36039$n3402
.sym 109849 $abc$36039$n3401_1
.sym 109851 $abc$36039$n2911
.sym 109852 $abc$36039$n5011
.sym 109855 picorv32.instr_jal
.sym 109856 $abc$36039$n2945_1
.sym 109857 $abc$36039$n3064
.sym 109859 $abc$36039$n2972
.sym 109860 picorv32.is_sll_srl_sra
.sym 109861 $abc$36039$n2973_1
.sym 109863 picorv32.latched_branch
.sym 109864 picorv32.instr_retirq
.sym 109865 picorv32.cpu_state[2]
.sym 109867 $abc$36039$n3180
.sym 109868 $abc$36039$n3181
.sym 109869 $abc$36039$n3146
.sym 109871 $abc$36039$n2968
.sym 109872 $abc$36039$n3128
.sym 109873 $abc$36039$n2967_1
.sym 109874 $abc$36039$n2969_1
.sym 109875 picorv32.cpu_state[0]
.sym 109876 picorv32.cpu_state[1]
.sym 109877 picorv32.cpu_state[3]
.sym 109879 picorv32.cpu_state[5]
.sym 109880 picorv32.cpu_state[1]
.sym 109881 picorv32.latched_store
.sym 109882 $abc$36039$n4171
.sym 109883 picorv32.instr_jalr
.sym 109884 $abc$36039$n2952_1
.sym 109885 $abc$36039$n3179
.sym 109886 $abc$36039$n3147_1
.sym 109887 $abc$36039$n2968
.sym 109888 $abc$36039$n2966
.sym 109889 $abc$36039$n2969_1
.sym 109890 $abc$36039$n3128
.sym 109891 picorv32.is_sb_sh_sw
.sym 109892 picorv32.is_sll_srl_sra
.sym 109893 $abc$36039$n2967_1
.sym 109895 $abc$36039$n2962
.sym 109896 $abc$36039$n3401_1
.sym 109897 $abc$36039$n3402
.sym 109899 picorv32.cpu_state[0]
.sym 109900 picorv32.cpu_state[1]
.sym 109901 $abc$36039$n3401_1
.sym 109903 $abc$36039$n232
.sym 109904 $abc$36039$n2953_1
.sym 109907 picorv32.cpu_state[6]
.sym 109908 picorv32.cpu_state[5]
.sym 109909 $abc$36039$n2962
.sym 109910 $abc$36039$n2908_1
.sym 109911 $abc$36039$n2972
.sym 109912 picorv32.is_sb_sh_sw
.sym 109913 $abc$36039$n2976
.sym 109914 picorv32.cpu_state[5]
.sym 109915 $abc$36039$n2968
.sym 109916 $abc$36039$n3128
.sym 109917 $abc$36039$n2976
.sym 109918 picorv32.cpu_state[6]
.sym 109919 $abc$36039$n3069
.sym 109920 picorv32.cpu_state[3]
.sym 109921 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109922 $abc$36039$n2965_1
.sym 109923 $abc$36039$n3046
.sym 109924 $abc$36039$n4609
.sym 109925 $abc$36039$n3147_1
.sym 109926 $abc$36039$n3704
.sym 109931 $abc$36039$n4609
.sym 109963 $abc$36039$n4615
.sym 109964 $abc$36039$n3069
.sym 109979 $abc$36039$n4615
.sym 109995 basesoc_dat_w[7]
.sym 109999 basesoc_ctrl_reset_reset_r
.sym 110015 basesoc_dat_w[3]
.sym 110023 basesoc_dat_w[2]
.sym 110027 basesoc_ctrl_reset_reset_r
.sym 110035 basesoc_dat_w[6]
.sym 110059 basesoc_dat_w[6]
.sym 110071 basesoc_dat_w[1]
.sym 110171 spiflash_bus_dat_r[13]
.sym 110172 array_muxed0[12]
.sym 110173 $abc$36039$n3371
.sym 110175 spiflash_bus_dat_r[14]
.sym 110176 array_muxed0[13]
.sym 110177 $abc$36039$n3371
.sym 110183 spiflash_bus_dat_r[12]
.sym 110184 array_muxed0[11]
.sym 110185 $abc$36039$n3371
.sym 110187 slave_sel_r[1]
.sym 110188 spiflash_bus_dat_r[12]
.sym 110189 $abc$36039$n2845
.sym 110190 $abc$36039$n3448
.sym 110191 slave_sel_r[1]
.sym 110192 spiflash_bus_dat_r[14]
.sym 110193 $abc$36039$n2845
.sym 110194 $abc$36039$n3454_1
.sym 110195 spiflash_bus_dat_r[11]
.sym 110196 array_muxed0[10]
.sym 110197 $abc$36039$n3371
.sym 110199 $abc$36039$n3450
.sym 110200 $abc$36039$n4603_1
.sym 110201 picorv32.mem_wordsize[1]
.sym 110202 picorv32.mem_wordsize[0]
.sym 110203 $abc$36039$n4650_1
.sym 110204 $abc$36039$n4628
.sym 110207 slave_sel_r[1]
.sym 110208 spiflash_bus_dat_r[13]
.sym 110209 $abc$36039$n2845
.sym 110210 $abc$36039$n3451_1
.sym 110211 slave_sel_r[1]
.sym 110212 spiflash_bus_dat_r[11]
.sym 110213 $abc$36039$n2845
.sym 110214 $abc$36039$n3855_1
.sym 110215 $abc$36039$n3046
.sym 110216 $abc$36039$n232
.sym 110219 $abc$36039$n3447_1
.sym 110220 $abc$36039$n4596_1
.sym 110221 picorv32.mem_wordsize[1]
.sym 110222 picorv32.mem_wordsize[0]
.sym 110223 $abc$36039$n3052_1
.sym 110224 $abc$36039$n3556
.sym 110225 $abc$36039$n4571
.sym 110226 $abc$36039$n3558
.sym 110227 picorv32.mem_rdata_latched[14]
.sym 110231 picorv32.mem_rdata_q[14]
.sym 110232 $abc$36039$n3453
.sym 110233 $abc$36039$n2954
.sym 110235 $PACKER_GND_NET
.sym 110239 $abc$36039$n3014
.sym 110240 $abc$36039$n3848
.sym 110241 basesoc_picorv327[1]
.sym 110243 $abc$36039$n3443
.sym 110244 $abc$36039$n3557
.sym 110245 picorv32.latched_is_lu
.sym 110247 picorv32.mem_rdata_latched[21]
.sym 110251 picorv32.instr_auipc
.sym 110252 picorv32.instr_lui
.sym 110253 picorv32.mem_rdata_q[16]
.sym 110254 $abc$36039$n3103_1
.sym 110255 picorv32.mem_rdata_latched[18]
.sym 110259 picorv32.mem_rdata_latched[24]
.sym 110263 picorv32.mem_rdata_latched[16]
.sym 110267 $abc$36039$n4573
.sym 110268 $abc$36039$n5456_1
.sym 110269 $abc$36039$n4567
.sym 110270 $abc$36039$n5455_1
.sym 110271 picorv32.mem_rdata_latched[22]
.sym 110275 slave_sel_r[1]
.sym 110276 spiflash_bus_dat_r[15]
.sym 110277 $abc$36039$n2845
.sym 110278 $abc$36039$n3048_1
.sym 110279 picorv32.mem_rdata_q[15]
.sym 110280 $abc$36039$n3047_1
.sym 110281 $abc$36039$n2954
.sym 110283 picorv32.instr_jal
.sym 110284 picorv32.decoded_imm_uj[3]
.sym 110285 $abc$36039$n3081_1
.sym 110287 picorv32.mem_rdata_q[23]
.sym 110288 $abc$36039$n2874
.sym 110289 $abc$36039$n3082
.sym 110291 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 110292 picorv32.is_sb_sh_sw
.sym 110293 picorv32.mem_rdata_q[8]
.sym 110294 $abc$36039$n3077
.sym 110295 $abc$36039$n3014
.sym 110296 $abc$36039$n3557
.sym 110297 picorv32.latched_is_lu
.sym 110299 picorv32.instr_auipc
.sym 110300 picorv32.instr_lui
.sym 110301 picorv32.mem_rdata_q[15]
.sym 110302 $abc$36039$n3103_1
.sym 110303 picorv32.decoded_imm_uj[19]
.sym 110304 picorv32.instr_jal
.sym 110305 $abc$36039$n3101
.sym 110306 $abc$36039$n3120
.sym 110307 picorv32.instr_auipc
.sym 110308 picorv32.instr_lui
.sym 110309 picorv32.mem_rdata_q[21]
.sym 110310 $abc$36039$n3103_1
.sym 110311 picorv32.mem_rdata_latched[23]
.sym 110315 $abc$36039$n4627
.sym 110316 $abc$36039$n4681_1
.sym 110317 $abc$36039$n4749
.sym 110318 $abc$36039$n4567
.sym 110319 picorv32.mem_rdata_q[17]
.sym 110320 $abc$36039$n3052_1
.sym 110321 $abc$36039$n2954
.sym 110323 $abc$36039$n4627
.sym 110324 $abc$36039$n4649
.sym 110325 $abc$36039$n4567
.sym 110326 $abc$36039$n5477_1
.sym 110327 picorv32.instr_auipc
.sym 110328 picorv32.instr_lui
.sym 110329 picorv32.mem_rdata_q[17]
.sym 110330 $abc$36039$n3103_1
.sym 110331 $abc$36039$n4627
.sym 110332 $abc$36039$n4681_1
.sym 110333 $abc$36039$n4737
.sym 110334 $abc$36039$n4567
.sym 110335 picorv32.mem_rdata_latched[17]
.sym 110339 $abc$36039$n3052_1
.sym 110340 $abc$36039$n3557
.sym 110341 picorv32.latched_is_lu
.sym 110343 $abc$36039$n4627
.sym 110344 $abc$36039$n4681_1
.sym 110345 $abc$36039$n4682
.sym 110346 $abc$36039$n4567
.sym 110347 picorv32.reg_next_pc[21]
.sym 110348 picorv32.reg_out[21]
.sym 110349 $abc$36039$n3713
.sym 110351 $abc$36039$n7152
.sym 110352 picorv32.cpu_state[3]
.sym 110353 $abc$36039$n4736
.sym 110354 $abc$36039$n4738
.sym 110355 picorv32.reg_out[21]
.sym 110356 picorv32.alu_out_q[21]
.sym 110357 picorv32.latched_stalu
.sym 110359 picorv32.instr_auipc
.sym 110360 picorv32.instr_lui
.sym 110361 picorv32.mem_rdata_q[22]
.sym 110362 $abc$36039$n3103_1
.sym 110363 $abc$36039$n4627
.sym 110364 $abc$36039$n4681_1
.sym 110365 $abc$36039$n4719_1
.sym 110366 $abc$36039$n4567
.sym 110367 $abc$36039$n7154
.sym 110368 picorv32.cpu_state[3]
.sym 110369 $abc$36039$n4748
.sym 110370 $abc$36039$n4750
.sym 110371 picorv32.instr_auipc
.sym 110372 picorv32.instr_lui
.sym 110373 picorv32.mem_rdata_q[23]
.sym 110374 $abc$36039$n3103_1
.sym 110375 picorv32.reg_out[1]
.sym 110376 picorv32.alu_out_q[1]
.sym 110377 picorv32.latched_stalu
.sym 110378 $abc$36039$n3713
.sym 110379 $abc$36039$n7149
.sym 110380 picorv32.cpu_state[3]
.sym 110381 $abc$36039$n4718
.sym 110382 $abc$36039$n4720_1
.sym 110383 $abc$36039$n5461_1
.sym 110384 $abc$36039$n5463_1
.sym 110385 $abc$36039$n4591
.sym 110387 picorv32.reg_out[19]
.sym 110388 picorv32.alu_out_q[19]
.sym 110389 picorv32.latched_stalu
.sym 110391 picorv32.instr_auipc
.sym 110392 picorv32.instr_lui
.sym 110393 picorv32.mem_rdata_q[24]
.sym 110394 $abc$36039$n3103_1
.sym 110395 $abc$36039$n7143
.sym 110396 picorv32.cpu_state[3]
.sym 110397 $abc$36039$n4680_1
.sym 110398 $abc$36039$n4683_1
.sym 110399 picorv32.reg_next_pc[3]
.sym 110400 picorv32.reg_out[3]
.sym 110401 $abc$36039$n3713
.sym 110403 picorv32.reg_out[1]
.sym 110404 picorv32.alu_out_q[1]
.sym 110405 picorv32.latched_stalu
.sym 110406 $abc$36039$n2878
.sym 110407 picorv32.decoded_rs2[1]
.sym 110408 $abc$36039$n3608
.sym 110409 picorv32.is_slli_srli_srai
.sym 110411 picorv32.decoded_imm_uj[24]
.sym 110412 picorv32.instr_jal
.sym 110413 $abc$36039$n3101
.sym 110414 $abc$36039$n3130
.sym 110415 picorv32.decoded_imm_uj[22]
.sym 110416 picorv32.instr_jal
.sym 110417 $abc$36039$n3101
.sym 110418 $abc$36039$n3126
.sym 110419 picorv32.decoded_imm_uj[23]
.sym 110420 picorv32.instr_jal
.sym 110421 $abc$36039$n3101
.sym 110422 $abc$36039$n3128_1
.sym 110423 picorv32.decoded_imm_uj[16]
.sym 110424 picorv32.instr_jal
.sym 110425 $abc$36039$n3101
.sym 110426 $abc$36039$n3114
.sym 110427 picorv32.reg_next_pc[12]
.sym 110428 picorv32.irq_state[0]
.sym 110429 $abc$36039$n231
.sym 110430 $abc$36039$n5458
.sym 110431 picorv32.decoded_imm_uj[21]
.sym 110432 picorv32.instr_jal
.sym 110433 $abc$36039$n3101
.sym 110434 $abc$36039$n3124_1
.sym 110435 picorv32.decoded_imm_uj[15]
.sym 110436 picorv32.instr_jal
.sym 110437 $abc$36039$n3101
.sym 110438 $abc$36039$n3112
.sym 110439 picorv32.reg_next_pc[19]
.sym 110440 $abc$36039$n3788_1
.sym 110441 $abc$36039$n3713
.sym 110442 $abc$36039$n3714_1
.sym 110443 picorv32.decoded_imm_uj[17]
.sym 110444 picorv32.instr_jal
.sym 110445 $abc$36039$n3101
.sym 110446 $abc$36039$n3116
.sym 110447 picorv32.decoded_imm_uj[12]
.sym 110448 picorv32.instr_jal
.sym 110449 $abc$36039$n3101
.sym 110450 $abc$36039$n3102
.sym 110451 picorv32.instr_auipc
.sym 110452 picorv32.instr_lui
.sym 110453 picorv32.mem_rdata_q[14]
.sym 110454 $abc$36039$n3103_1
.sym 110455 picorv32.reg_next_pc[13]
.sym 110456 $abc$36039$n3764
.sym 110457 $abc$36039$n3713
.sym 110458 $abc$36039$n3714_1
.sym 110459 picorv32.instr_auipc
.sym 110460 picorv32.instr_lui
.sym 110461 picorv32.mem_rdata_q[12]
.sym 110462 $abc$36039$n3103_1
.sym 110463 picorv32.decoded_imm_uj[14]
.sym 110464 picorv32.instr_jal
.sym 110465 $abc$36039$n3101
.sym 110466 $abc$36039$n3108
.sym 110467 picorv32.irq_state[0]
.sym 110468 picorv32.reg_next_pc[19]
.sym 110469 $abc$36039$n3788_1
.sym 110470 $abc$36039$n2878
.sym 110471 picorv32.mem_rdata_latched[8]
.sym 110475 basesoc_picorv323[5]
.sym 110479 picorv32.reg_next_pc[21]
.sym 110480 $abc$36039$n3796
.sym 110481 $abc$36039$n3713
.sym 110482 $abc$36039$n3714_1
.sym 110483 picorv32.mem_rdata_latched[31]
.sym 110487 $abc$36039$n2910_1
.sym 110488 $abc$36039$n2945_1
.sym 110489 picorv32.instr_jal
.sym 110490 $abc$36039$n4845
.sym 110491 picorv32.mem_rdata_latched[17]
.sym 110495 picorv32.reg_next_pc[14]
.sym 110496 $abc$36039$n3768
.sym 110497 $abc$36039$n3713
.sym 110498 $abc$36039$n3714_1
.sym 110499 picorv32.cpuregs_rs1[3]
.sym 110500 $abc$36039$n4584_1
.sym 110501 picorv32.cpu_state[3]
.sym 110502 $abc$36039$n7130
.sym 110503 picorv32.reg_next_pc[26]
.sym 110504 $abc$36039$n3816_1
.sym 110505 $abc$36039$n3713
.sym 110506 $abc$36039$n3714_1
.sym 110507 picorv32.reg_out[3]
.sym 110508 picorv32.alu_out_q[3]
.sym 110509 picorv32.latched_stalu
.sym 110511 $abc$36039$n4668
.sym 110515 $abc$36039$n2910_1
.sym 110516 $abc$36039$n3718_1
.sym 110517 $abc$36039$n4638
.sym 110518 $abc$36039$n4635
.sym 110519 $abc$36039$n4647
.sym 110523 picorv32.reg_next_pc[3]
.sym 110524 picorv32.irq_state[0]
.sym 110525 $abc$36039$n231
.sym 110526 $abc$36039$n5440
.sym 110527 $abc$36039$n4638
.sym 110528 $abc$36039$n3723
.sym 110529 $abc$36039$n3725
.sym 110530 $abc$36039$n3724
.sym 110531 picorv32.reg_next_pc[3]
.sym 110532 $abc$36039$n3721
.sym 110533 $abc$36039$n3713
.sym 110534 $abc$36039$n3714_1
.sym 110536 basesoc_picorv327[0]
.sym 110537 picorv32.decoded_imm[0]
.sym 110540 basesoc_picorv327[1]
.sym 110541 picorv32.decoded_imm[1]
.sym 110542 $auto$alumacc.cc:474:replace_alu$6008.C[1]
.sym 110544 basesoc_picorv327[2]
.sym 110545 picorv32.decoded_imm[2]
.sym 110546 $auto$alumacc.cc:474:replace_alu$6008.C[2]
.sym 110548 basesoc_picorv327[3]
.sym 110549 picorv32.decoded_imm[3]
.sym 110550 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 110552 basesoc_picorv327[4]
.sym 110553 picorv32.decoded_imm[4]
.sym 110554 $auto$alumacc.cc:474:replace_alu$6008.C[4]
.sym 110556 basesoc_picorv327[5]
.sym 110557 picorv32.decoded_imm[5]
.sym 110558 $auto$alumacc.cc:474:replace_alu$6008.C[5]
.sym 110560 basesoc_picorv327[6]
.sym 110561 picorv32.decoded_imm[6]
.sym 110562 $auto$alumacc.cc:474:replace_alu$6008.C[6]
.sym 110564 basesoc_picorv327[7]
.sym 110565 picorv32.decoded_imm[7]
.sym 110566 $auto$alumacc.cc:474:replace_alu$6008.C[7]
.sym 110568 basesoc_picorv327[8]
.sym 110569 picorv32.decoded_imm[8]
.sym 110570 $auto$alumacc.cc:474:replace_alu$6008.C[8]
.sym 110572 basesoc_picorv327[9]
.sym 110573 picorv32.decoded_imm[9]
.sym 110574 $auto$alumacc.cc:474:replace_alu$6008.C[9]
.sym 110576 basesoc_picorv327[10]
.sym 110577 picorv32.decoded_imm[10]
.sym 110578 $auto$alumacc.cc:474:replace_alu$6008.C[10]
.sym 110580 basesoc_picorv327[11]
.sym 110581 picorv32.decoded_imm[11]
.sym 110582 $auto$alumacc.cc:474:replace_alu$6008.C[11]
.sym 110584 basesoc_picorv327[12]
.sym 110585 picorv32.decoded_imm[12]
.sym 110586 $auto$alumacc.cc:474:replace_alu$6008.C[12]
.sym 110588 basesoc_picorv327[13]
.sym 110589 picorv32.decoded_imm[13]
.sym 110590 $auto$alumacc.cc:474:replace_alu$6008.C[13]
.sym 110592 basesoc_picorv327[14]
.sym 110593 picorv32.decoded_imm[14]
.sym 110594 $auto$alumacc.cc:474:replace_alu$6008.C[14]
.sym 110596 basesoc_picorv327[15]
.sym 110597 picorv32.decoded_imm[15]
.sym 110598 $auto$alumacc.cc:474:replace_alu$6008.C[15]
.sym 110600 basesoc_picorv327[16]
.sym 110601 picorv32.decoded_imm[16]
.sym 110602 $auto$alumacc.cc:474:replace_alu$6008.C[16]
.sym 110604 basesoc_picorv327[17]
.sym 110605 picorv32.decoded_imm[17]
.sym 110606 $auto$alumacc.cc:474:replace_alu$6008.C[17]
.sym 110608 basesoc_picorv327[18]
.sym 110609 picorv32.decoded_imm[18]
.sym 110610 $auto$alumacc.cc:474:replace_alu$6008.C[18]
.sym 110612 basesoc_picorv327[19]
.sym 110613 picorv32.decoded_imm[19]
.sym 110614 $auto$alumacc.cc:474:replace_alu$6008.C[19]
.sym 110616 basesoc_picorv327[20]
.sym 110617 picorv32.decoded_imm[20]
.sym 110618 $auto$alumacc.cc:474:replace_alu$6008.C[20]
.sym 110620 basesoc_picorv327[21]
.sym 110621 picorv32.decoded_imm[21]
.sym 110622 $auto$alumacc.cc:474:replace_alu$6008.C[21]
.sym 110624 basesoc_picorv327[22]
.sym 110625 picorv32.decoded_imm[22]
.sym 110626 $auto$alumacc.cc:474:replace_alu$6008.C[22]
.sym 110628 basesoc_picorv327[23]
.sym 110629 picorv32.decoded_imm[23]
.sym 110630 $auto$alumacc.cc:474:replace_alu$6008.C[23]
.sym 110632 basesoc_picorv327[24]
.sym 110633 picorv32.decoded_imm[24]
.sym 110634 $auto$alumacc.cc:474:replace_alu$6008.C[24]
.sym 110636 basesoc_picorv327[25]
.sym 110637 picorv32.decoded_imm[25]
.sym 110638 $auto$alumacc.cc:474:replace_alu$6008.C[25]
.sym 110640 basesoc_picorv327[26]
.sym 110641 picorv32.decoded_imm[26]
.sym 110642 $auto$alumacc.cc:474:replace_alu$6008.C[26]
.sym 110644 basesoc_picorv327[27]
.sym 110645 picorv32.decoded_imm[27]
.sym 110646 $auto$alumacc.cc:474:replace_alu$6008.C[27]
.sym 110648 basesoc_picorv327[28]
.sym 110649 picorv32.decoded_imm[28]
.sym 110650 $auto$alumacc.cc:474:replace_alu$6008.C[28]
.sym 110652 basesoc_picorv327[29]
.sym 110653 picorv32.decoded_imm[29]
.sym 110654 $auto$alumacc.cc:474:replace_alu$6008.C[29]
.sym 110656 basesoc_picorv327[30]
.sym 110657 picorv32.decoded_imm[30]
.sym 110658 $auto$alumacc.cc:474:replace_alu$6008.C[30]
.sym 110660 basesoc_picorv327[31]
.sym 110661 picorv32.decoded_imm[31]
.sym 110662 $auto$alumacc.cc:474:replace_alu$6008.C[31]
.sym 110663 basesoc_picorv327[18]
.sym 110664 $abc$36039$n4367
.sym 110665 $abc$36039$n3407
.sym 110666 picorv32.cpu_state[5]
.sym 110667 basesoc_picorv327[25]
.sym 110668 basesoc_picorv328[25]
.sym 110669 basesoc_picorv328[26]
.sym 110670 basesoc_picorv327[26]
.sym 110671 $abc$36039$n3400
.sym 110672 $abc$36039$n4365
.sym 110673 $abc$36039$n3927_1
.sym 110674 basesoc_picorv327[16]
.sym 110675 $abc$36039$n3926_1
.sym 110676 basesoc_picorv327[11]
.sym 110677 $abc$36039$n3997
.sym 110678 $abc$36039$n2974
.sym 110679 basesoc_picorv327[16]
.sym 110680 $abc$36039$n4365
.sym 110681 $abc$36039$n3407
.sym 110682 picorv32.cpu_state[5]
.sym 110683 basesoc_picorv327[21]
.sym 110684 $abc$36039$n4370
.sym 110685 $abc$36039$n3407
.sym 110686 picorv32.cpu_state[5]
.sym 110687 $abc$36039$n4707
.sym 110691 basesoc_picorv327[17]
.sym 110692 $abc$36039$n4366
.sym 110693 $abc$36039$n3407
.sym 110694 picorv32.cpu_state[5]
.sym 110695 $abc$36039$n3941_1
.sym 110696 picorv32.cpu_state[2]
.sym 110697 picorv32.reg_pc[22]
.sym 110699 basesoc_picorv327[28]
.sym 110700 $abc$36039$n4377
.sym 110701 $abc$36039$n3407
.sym 110702 picorv32.cpu_state[5]
.sym 110703 basesoc_picorv327[22]
.sym 110704 $abc$36039$n3927_1
.sym 110705 $abc$36039$n4073_1
.sym 110706 $abc$36039$n4074_1
.sym 110707 basesoc_picorv327[13]
.sym 110708 $abc$36039$n4362
.sym 110709 $abc$36039$n3407
.sym 110710 picorv32.cpu_state[5]
.sym 110711 $abc$36039$n4371
.sym 110712 $abc$36039$n3400
.sym 110713 $abc$36039$n4078_1
.sym 110714 $abc$36039$n4075_1
.sym 110715 basesoc_picorv327[22]
.sym 110716 $abc$36039$n4371
.sym 110717 $abc$36039$n3407
.sym 110718 picorv32.cpu_state[5]
.sym 110719 basesoc_picorv327[25]
.sym 110720 $abc$36039$n4374
.sym 110721 $abc$36039$n3407
.sym 110722 picorv32.cpu_state[5]
.sym 110723 basesoc_picorv327[26]
.sym 110724 $abc$36039$n4375
.sym 110725 $abc$36039$n3407
.sym 110726 picorv32.cpu_state[5]
.sym 110727 basesoc_picorv327[19]
.sym 110728 $abc$36039$n4368
.sym 110729 $abc$36039$n3407
.sym 110730 picorv32.cpu_state[5]
.sym 110731 $abc$36039$n2900_1
.sym 110732 basesoc_picorv327[18]
.sym 110733 $abc$36039$n3926_1
.sym 110734 basesoc_picorv327[20]
.sym 110735 basesoc_picorv327[14]
.sym 110736 $abc$36039$n3927_1
.sym 110737 $abc$36039$n4019
.sym 110738 $abc$36039$n4020
.sym 110739 basesoc_picorv327[30]
.sym 110740 $abc$36039$n4379
.sym 110741 $abc$36039$n3407
.sym 110742 picorv32.cpu_state[5]
.sym 110743 basesoc_picorv327[14]
.sym 110744 $abc$36039$n4363
.sym 110745 $abc$36039$n3407
.sym 110746 picorv32.cpu_state[5]
.sym 110747 $abc$36039$n4379
.sym 110748 $abc$36039$n3400
.sym 110749 $abc$36039$n4133_1
.sym 110750 $abc$36039$n4130_1
.sym 110751 basesoc_picorv327[30]
.sym 110752 $abc$36039$n3927_1
.sym 110753 $abc$36039$n4128
.sym 110754 $abc$36039$n4129
.sym 110755 $abc$36039$n4057
.sym 110756 $abc$36039$n2974
.sym 110757 $abc$36039$n4053
.sym 110758 $abc$36039$n4054
.sym 110759 $abc$36039$n3678
.sym 110760 $abc$36039$n2946
.sym 110763 picorv32.mem_rdata_q[26]
.sym 110764 picorv32.mem_rdata_q[27]
.sym 110765 picorv32.mem_rdata_q[28]
.sym 110766 $abc$36039$n3490
.sym 110767 $abc$36039$n3678
.sym 110768 $abc$36039$n2946
.sym 110771 $abc$36039$n3491
.sym 110772 $abc$36039$n3484_1
.sym 110775 picorv32.mem_rdata_q[27]
.sym 110776 picorv32.mem_rdata_q[28]
.sym 110777 $abc$36039$n3490
.sym 110778 picorv32.mem_rdata_q[26]
.sym 110779 picorv32.mem_do_rdata
.sym 110780 picorv32.mem_do_wdata
.sym 110781 picorv32.mem_do_rinst
.sym 110782 $abc$36039$n2960
.sym 110783 $abc$36039$n2945_1
.sym 110784 $abc$36039$n4844
.sym 110785 $abc$36039$n3718_1
.sym 110786 $abc$36039$n2910_1
.sym 110787 picorv32.cpu_state[4]
.sym 110788 $abc$36039$n2950
.sym 110789 $abc$36039$n3402
.sym 110791 picorv32.mem_do_rinst
.sym 110792 picorv32.mem_do_prefetch
.sym 110793 $abc$36039$n2950
.sym 110794 picorv32.cpu_state[4]
.sym 110795 $abc$36039$n2888
.sym 110796 picorv32.is_lb_lh_lw_lbu_lhu
.sym 110799 $abc$36039$n3716
.sym 110800 $abc$36039$n3676_1
.sym 110801 $abc$36039$n3717
.sym 110802 $abc$36039$n4635
.sym 110803 $abc$36039$n2888
.sym 110804 picorv32.is_slli_srli_srai
.sym 110805 $abc$36039$n2904_1
.sym 110807 picorv32.instr_jal
.sym 110808 $abc$36039$n4844
.sym 110809 picorv32.decoder_trigger
.sym 110810 $abc$36039$n3180
.sym 110811 $abc$36039$n3677
.sym 110812 $abc$36039$n2910_1
.sym 110815 $abc$36039$n3065
.sym 110816 picorv32.cpu_state[2]
.sym 110819 $abc$36039$n2946
.sym 110820 $abc$36039$n2910_1
.sym 110823 $abc$36039$n232
.sym 110824 $abc$36039$n2910_1
.sym 110825 picorv32.cpu_state[0]
.sym 110827 picorv32.mem_do_prefetch
.sym 110828 $abc$36039$n2969_1
.sym 110829 $abc$36039$n2968
.sym 110831 $abc$36039$n3095
.sym 110832 $abc$36039$n3677
.sym 110835 picorv32.mem_do_prefetch
.sym 110836 picorv32.mem_do_rinst
.sym 110837 picorv32.is_sll_srl_sra
.sym 110838 $abc$36039$n2967_1
.sym 110839 $abc$36039$n3719
.sym 110840 $abc$36039$n3095
.sym 110841 $abc$36039$n3147_1
.sym 110842 $abc$36039$n4170
.sym 110843 $abc$36039$n3148_1
.sym 110844 picorv32.cpu_state[3]
.sym 110845 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 110847 $abc$36039$n2969_1
.sym 110848 picorv32.is_sb_sh_sw
.sym 110849 $abc$36039$n5445_1
.sym 110850 $abc$36039$n2967_1
.sym 110851 $abc$36039$n5446_1
.sym 110852 $abc$36039$n3674
.sym 110853 picorv32.cpu_state[2]
.sym 110854 $abc$36039$n3691
.sym 110855 picorv32.mem_do_prefetch
.sym 110856 $abc$36039$n2963
.sym 110859 $abc$36039$n3147_1
.sym 110860 $abc$36039$n3069
.sym 110861 picorv32.cpu_state[0]
.sym 110862 $abc$36039$n3401_1
.sym 110863 $abc$36039$n3675_1
.sym 110864 $abc$36039$n5447_1
.sym 110865 $abc$36039$n3069
.sym 110867 $abc$36039$n232
.sym 110868 $abc$36039$n3147_1
.sym 110871 picorv32.decoder_pseudo_trigger
.sym 110872 picorv32.decoder_trigger
.sym 110875 picorv32.cpu_state[1]
.sym 110876 picorv32.cpu_state[3]
.sym 110877 $abc$36039$n3401_1
.sym 110879 $abc$36039$n2962
.sym 110880 $abc$36039$n232
.sym 110903 $abc$36039$n4616
.sym 110904 $abc$36039$n3069
.sym 110907 $abc$36039$n4616
.sym 110931 basesoc_dat_w[7]
.sym 110943 basesoc_dat_w[5]
.sym 110947 basesoc_we
.sym 110948 $abc$36039$n2883
.sym 110949 $abc$36039$n3203
.sym 110950 sys_rst
.sym 110951 $abc$36039$n3302
.sym 110952 basesoc_ctrl_bus_errors[0]
.sym 110953 $abc$36039$n4931
.sym 110954 $abc$36039$n2883
.sym 110955 $abc$36039$n3399
.sym 110956 $abc$36039$n3400
.sym 110959 basesoc_ctrl_bus_errors[15]
.sym 110960 $abc$36039$n3292
.sym 110961 $abc$36039$n3203
.sym 110962 basesoc_ctrl_storage[23]
.sym 110963 $abc$36039$n3292
.sym 110964 basesoc_ctrl_bus_errors[10]
.sym 110965 $abc$36039$n112
.sym 110966 $abc$36039$n3203
.sym 110967 basesoc_ctrl_storage[31]
.sym 110968 $abc$36039$n3206_1
.sym 110969 $abc$36039$n4975_1
.sym 110971 $abc$36039$n3203
.sym 110972 basesoc_ctrl_storage[16]
.sym 110973 $abc$36039$n3200
.sym 110974 basesoc_ctrl_storage[8]
.sym 110975 $abc$36039$n3378
.sym 110976 $abc$36039$n2882
.sym 110977 csrbankarray_csrbank2_dat0_w[6]
.sym 110979 $abc$36039$n4932_1
.sym 110980 $abc$36039$n4934
.sym 110981 $abc$36039$n4935_1
.sym 110983 basesoc_dat_w[7]
.sym 110987 basesoc_we
.sym 110988 $abc$36039$n2883
.sym 110989 $abc$36039$n3200
.sym 110990 sys_rst
.sym 110995 basesoc_ctrl_reset_reset_r
.sym 110999 basesoc_we
.sym 111000 $abc$36039$n2883
.sym 111001 $abc$36039$n3206_1
.sym 111002 sys_rst
.sym 111003 basesoc_dat_w[1]
.sym 111011 basesoc_ctrl_storage[26]
.sym 111012 $abc$36039$n3206_1
.sym 111013 $abc$36039$n4945_1
.sym 111019 basesoc_dat_w[7]
.sym 111023 basesoc_dat_w[5]
.sym 111027 basesoc_dat_w[3]
.sym 111043 basesoc_ctrl_reset_reset_r
.sym 111047 basesoc_dat_w[3]
.sym 111091 picorv32.mem_rdata_latched[12]
.sym 111135 picorv32.mem_rdata_latched[20]
.sym 111139 picorv32.mem_rdata_latched[13]
.sym 111143 basesoc_picorv327[9]
.sym 111144 $abc$36039$n3871_1
.sym 111145 $abc$36039$n3845
.sym 111147 picorv32.mem_rdata_q[20]
.sym 111148 $abc$36039$n3434
.sym 111149 $abc$36039$n2954
.sym 111151 picorv32.mem_rdata_q[13]
.sym 111152 $abc$36039$n3450
.sym 111153 $abc$36039$n2954
.sym 111155 $abc$36039$n3854
.sym 111156 $abc$36039$n4588_1
.sym 111157 picorv32.mem_wordsize[1]
.sym 111158 picorv32.mem_wordsize[0]
.sym 111159 picorv32.mem_rdata_q[12]
.sym 111160 $abc$36039$n3447_1
.sym 111161 $abc$36039$n2954
.sym 111163 $abc$36039$n3031
.sym 111164 $abc$36039$n3854
.sym 111165 basesoc_picorv327[1]
.sym 111167 $abc$36039$n4588_1
.sym 111168 $abc$36039$n5462_1
.sym 111169 $abc$36039$n3558
.sym 111170 $abc$36039$n4567
.sym 111171 $abc$36039$n3022
.sym 111172 $abc$36039$n3450
.sym 111173 basesoc_picorv327[1]
.sym 111175 picorv32.mem_rdata_latched[12]
.sym 111176 picorv32.mem_rdata_latched[13]
.sym 111177 picorv32.mem_rdata_latched[14]
.sym 111178 $abc$36039$n3465_1
.sym 111179 $abc$36039$n3035_1
.sym 111180 $abc$36039$n3447_1
.sym 111181 basesoc_picorv327[1]
.sym 111183 picorv32.mem_rdata_q[22]
.sym 111184 $abc$36039$n3443
.sym 111185 $abc$36039$n2954
.sym 111187 $abc$36039$n3056
.sym 111188 $abc$36039$n3557
.sym 111189 picorv32.latched_is_lu
.sym 111191 picorv32.mem_rdata_q[18]
.sym 111192 $abc$36039$n3056
.sym 111193 $abc$36039$n2954
.sym 111195 $abc$36039$n3434
.sym 111196 $abc$36039$n3557
.sym 111197 picorv32.latched_is_lu
.sym 111199 $abc$36039$n3061
.sym 111200 $abc$36039$n3557
.sym 111201 picorv32.latched_is_lu
.sym 111203 $abc$36039$n3456_1
.sym 111204 $abc$36039$n3465_1
.sym 111207 $abc$36039$n2874
.sym 111208 picorv32.mem_rdata_q[20]
.sym 111209 $abc$36039$n3075_1
.sym 111211 $abc$36039$n3001_1
.sym 111212 $abc$36039$n2845
.sym 111213 $abc$36039$n3555_1
.sym 111215 picorv32.instr_auipc
.sym 111216 picorv32.instr_lui
.sym 111217 picorv32.mem_rdata_q[20]
.sym 111218 $abc$36039$n3103_1
.sym 111219 basesoc_bus_wishbone_dat_r[7]
.sym 111220 slave_sel_r[0]
.sym 111221 spiflash_bus_dat_r[7]
.sym 111222 slave_sel_r[1]
.sym 111223 picorv32.mem_rdata_q[16]
.sym 111224 $abc$36039$n3043
.sym 111225 $abc$36039$n2954
.sym 111227 picorv32.mem_rdata_q[24]
.sym 111228 $abc$36039$n3424_1
.sym 111229 $abc$36039$n2954
.sym 111231 picorv32.mem_rdata_q[7]
.sym 111232 picorv32.is_sb_sh_sw
.sym 111233 picorv32.instr_jal
.sym 111234 picorv32.decoded_imm_uj[0]
.sym 111235 picorv32.mem_rdata_q[21]
.sym 111236 $abc$36039$n3430_1
.sym 111237 $abc$36039$n2954
.sym 111239 $abc$36039$n3035_1
.sym 111240 $abc$36039$n3557
.sym 111241 picorv32.latched_is_lu
.sym 111243 picorv32.mem_rdata_q[23]
.sym 111244 $abc$36039$n3439_1
.sym 111245 $abc$36039$n2954
.sym 111247 picorv32.mem_rdata_latched[21]
.sym 111251 picorv32.mem_rdata_latched[16]
.sym 111255 picorv32.instr_jal
.sym 111256 picorv32.decoded_imm_uj[1]
.sym 111257 $abc$36039$n2874
.sym 111258 picorv32.mem_rdata_q[21]
.sym 111259 picorv32.mem_rdata_latched[23]
.sym 111263 picorv32.instr_auipc
.sym 111264 picorv32.instr_lui
.sym 111265 picorv32.mem_rdata_q[18]
.sym 111266 $abc$36039$n3103_1
.sym 111267 $abc$36039$n3031
.sym 111268 $abc$36039$n3557
.sym 111269 picorv32.latched_is_lu
.sym 111271 picorv32.mem_rdata_latched[31]
.sym 111275 picorv32.mem_rdata_latched[31]
.sym 111279 picorv32.mem_rdata_latched[20]
.sym 111283 picorv32.mem_rdata_latched[18]
.sym 111287 picorv32.mem_rdata_latched[22]
.sym 111291 picorv32.mem_rdata_latched[31]
.sym 111295 picorv32.mem_rdata_q[7]
.sym 111296 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111297 picorv32.instr_jal
.sym 111298 picorv32.decoded_imm_uj[11]
.sym 111299 $abc$36039$n3043
.sym 111300 $abc$36039$n3557
.sym 111301 picorv32.latched_is_lu
.sym 111303 picorv32.reg_next_pc[9]
.sym 111304 picorv32.reg_out[9]
.sym 111305 $abc$36039$n3713
.sym 111307 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111308 picorv32.is_sb_sh_sw
.sym 111309 picorv32.mem_rdata_q[11]
.sym 111310 $abc$36039$n3084
.sym 111311 picorv32.decoded_imm_uj[18]
.sym 111312 picorv32.instr_jal
.sym 111313 $abc$36039$n3101
.sym 111314 $abc$36039$n3118
.sym 111315 picorv32.reg_out[23]
.sym 111316 picorv32.alu_out_q[23]
.sym 111317 picorv32.latched_stalu
.sym 111319 picorv32.instr_jal
.sym 111320 picorv32.decoded_imm_uj[2]
.sym 111321 $abc$36039$n2874
.sym 111322 picorv32.mem_rdata_q[22]
.sym 111323 picorv32.is_sb_sh_sw
.sym 111324 $abc$36039$n2874
.sym 111325 picorv32.mem_rdata_q[31]
.sym 111326 $abc$36039$n3098
.sym 111327 picorv32.instr_jal
.sym 111328 picorv32.decoded_imm_uj[4]
.sym 111329 $abc$36039$n2874
.sym 111330 picorv32.mem_rdata_q[24]
.sym 111331 picorv32.decoded_imm_uj[20]
.sym 111332 picorv32.instr_jal
.sym 111333 $abc$36039$n3101
.sym 111334 $abc$36039$n3122
.sym 111335 picorv32.reg_out[9]
.sym 111336 picorv32.alu_out_q[9]
.sym 111337 picorv32.latched_stalu
.sym 111339 picorv32.mem_rdata_latched[31]
.sym 111343 picorv32.mem_rdata_latched[15]
.sym 111347 picorv32.irq_state[0]
.sym 111348 picorv32.reg_next_pc[9]
.sym 111349 $abc$36039$n3748_1
.sym 111350 $abc$36039$n2878
.sym 111351 picorv32.reg_out[12]
.sym 111352 picorv32.alu_out_q[12]
.sym 111353 picorv32.latched_stalu
.sym 111355 picorv32.reg_next_pc[12]
.sym 111356 $abc$36039$n3760
.sym 111357 $abc$36039$n3713
.sym 111358 $abc$36039$n3714_1
.sym 111359 picorv32.mem_rdata_latched[24]
.sym 111363 picorv32.reg_next_pc[9]
.sym 111364 $abc$36039$n3748_1
.sym 111365 $abc$36039$n3713
.sym 111366 $abc$36039$n3714_1
.sym 111368 $abc$36039$n5645
.sym 111369 picorv32.decoded_imm_uj[1]
.sym 111372 $abc$36039$n4635
.sym 111373 picorv32.decoded_imm_uj[2]
.sym 111374 $auto$alumacc.cc:474:replace_alu$6002.C[2]
.sym 111376 $abc$36039$n4638
.sym 111377 picorv32.decoded_imm_uj[3]
.sym 111378 $auto$alumacc.cc:474:replace_alu$6002.C[3]
.sym 111380 $abc$36039$n4641
.sym 111381 picorv32.decoded_imm_uj[4]
.sym 111382 $auto$alumacc.cc:474:replace_alu$6002.C[4]
.sym 111384 $abc$36039$n4644
.sym 111385 picorv32.decoded_imm_uj[5]
.sym 111386 $auto$alumacc.cc:474:replace_alu$6002.C[5]
.sym 111388 $abc$36039$n4647
.sym 111389 picorv32.decoded_imm_uj[6]
.sym 111390 $auto$alumacc.cc:474:replace_alu$6002.C[6]
.sym 111392 $abc$36039$n4650
.sym 111393 picorv32.decoded_imm_uj[7]
.sym 111394 $auto$alumacc.cc:474:replace_alu$6002.C[7]
.sym 111396 $abc$36039$n4653
.sym 111397 picorv32.decoded_imm_uj[8]
.sym 111398 $auto$alumacc.cc:474:replace_alu$6002.C[8]
.sym 111400 $abc$36039$n4656
.sym 111401 picorv32.decoded_imm_uj[9]
.sym 111402 $auto$alumacc.cc:474:replace_alu$6002.C[9]
.sym 111404 $abc$36039$n4659
.sym 111405 picorv32.decoded_imm_uj[10]
.sym 111406 $auto$alumacc.cc:474:replace_alu$6002.C[10]
.sym 111408 $abc$36039$n4662
.sym 111409 picorv32.decoded_imm_uj[11]
.sym 111410 $auto$alumacc.cc:474:replace_alu$6002.C[11]
.sym 111412 $abc$36039$n4665
.sym 111413 picorv32.decoded_imm_uj[12]
.sym 111414 $auto$alumacc.cc:474:replace_alu$6002.C[12]
.sym 111416 $abc$36039$n4668
.sym 111417 picorv32.decoded_imm_uj[13]
.sym 111418 $auto$alumacc.cc:474:replace_alu$6002.C[13]
.sym 111420 $abc$36039$n4671
.sym 111421 picorv32.decoded_imm_uj[14]
.sym 111422 $auto$alumacc.cc:474:replace_alu$6002.C[14]
.sym 111424 $abc$36039$n4674
.sym 111425 picorv32.decoded_imm_uj[15]
.sym 111426 $auto$alumacc.cc:474:replace_alu$6002.C[15]
.sym 111428 $abc$36039$n4677
.sym 111429 picorv32.decoded_imm_uj[16]
.sym 111430 $auto$alumacc.cc:474:replace_alu$6002.C[16]
.sym 111432 $abc$36039$n4680
.sym 111433 picorv32.decoded_imm_uj[17]
.sym 111434 $auto$alumacc.cc:474:replace_alu$6002.C[17]
.sym 111436 $abc$36039$n4683
.sym 111437 picorv32.decoded_imm_uj[18]
.sym 111438 $auto$alumacc.cc:474:replace_alu$6002.C[18]
.sym 111440 $abc$36039$n4686
.sym 111441 picorv32.decoded_imm_uj[19]
.sym 111442 $auto$alumacc.cc:474:replace_alu$6002.C[19]
.sym 111444 $abc$36039$n4689
.sym 111445 picorv32.decoded_imm_uj[20]
.sym 111446 $auto$alumacc.cc:474:replace_alu$6002.C[20]
.sym 111448 $abc$36039$n4692
.sym 111449 picorv32.decoded_imm_uj[21]
.sym 111450 $auto$alumacc.cc:474:replace_alu$6002.C[21]
.sym 111452 $abc$36039$n4695
.sym 111453 picorv32.decoded_imm_uj[22]
.sym 111454 $auto$alumacc.cc:474:replace_alu$6002.C[22]
.sym 111456 $abc$36039$n4698
.sym 111457 picorv32.decoded_imm_uj[23]
.sym 111458 $auto$alumacc.cc:474:replace_alu$6002.C[23]
.sym 111460 $abc$36039$n4701
.sym 111461 picorv32.decoded_imm_uj[24]
.sym 111462 $auto$alumacc.cc:474:replace_alu$6002.C[24]
.sym 111464 $abc$36039$n4704
.sym 111465 picorv32.decoded_imm_uj[25]
.sym 111466 $auto$alumacc.cc:474:replace_alu$6002.C[25]
.sym 111468 $abc$36039$n4707
.sym 111469 picorv32.decoded_imm_uj[26]
.sym 111470 $auto$alumacc.cc:474:replace_alu$6002.C[26]
.sym 111472 $abc$36039$n4710
.sym 111473 picorv32.decoded_imm_uj[27]
.sym 111474 $auto$alumacc.cc:474:replace_alu$6002.C[27]
.sym 111476 $abc$36039$n4713
.sym 111477 picorv32.decoded_imm_uj[28]
.sym 111478 $auto$alumacc.cc:474:replace_alu$6002.C[28]
.sym 111480 $abc$36039$n4716
.sym 111481 picorv32.decoded_imm_uj[29]
.sym 111482 $auto$alumacc.cc:474:replace_alu$6002.C[29]
.sym 111484 $abc$36039$n4719
.sym 111485 picorv32.decoded_imm_uj[30]
.sym 111486 $auto$alumacc.cc:474:replace_alu$6002.C[30]
.sym 111488 $abc$36039$n4722
.sym 111489 picorv32.decoded_imm_uj[31]
.sym 111490 $auto$alumacc.cc:474:replace_alu$6002.C[31]
.sym 111491 picorv32.latched_stalu
.sym 111492 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111493 picorv32.cpu_state[3]
.sym 111495 $abc$36039$n3782_1
.sym 111496 $abc$36039$n4680
.sym 111497 $abc$36039$n3723
.sym 111499 picorv32.instr_jal
.sym 111500 $abc$36039$n2945_1
.sym 111501 $abc$36039$n3719
.sym 111503 basesoc_picorv327[6]
.sym 111504 $abc$36039$n4355
.sym 111505 $abc$36039$n3407
.sym 111506 picorv32.cpu_state[5]
.sym 111507 picorv32.reg_next_pc[16]
.sym 111508 $abc$36039$n3776
.sym 111509 $abc$36039$n3713
.sym 111510 $abc$36039$n3714_1
.sym 111511 picorv32.reg_next_pc[23]
.sym 111512 $abc$36039$n3804_1
.sym 111513 $abc$36039$n3713
.sym 111514 $abc$36039$n3714_1
.sym 111515 $abc$36039$n3730
.sym 111516 $abc$36039$n4867
.sym 111517 $abc$36039$n3718_1
.sym 111518 $abc$36039$n4807
.sym 111519 $abc$36039$n3798
.sym 111520 $abc$36039$n4692
.sym 111521 $abc$36039$n3723
.sym 111523 $abc$36039$n3730
.sym 111524 $abc$36039$n4859
.sym 111525 $abc$36039$n3718_1
.sym 111526 $abc$36039$n4799
.sym 111527 $abc$36039$n3730
.sym 111528 $abc$36039$n4868
.sym 111529 $abc$36039$n3718_1
.sym 111530 $abc$36039$n4808
.sym 111531 $abc$36039$n3730
.sym 111532 $abc$36039$n4873
.sym 111533 $abc$36039$n3718_1
.sym 111534 $abc$36039$n4813
.sym 111535 $abc$36039$n3730
.sym 111536 $abc$36039$n4863
.sym 111537 $abc$36039$n3718_1
.sym 111538 $abc$36039$n4803
.sym 111539 $abc$36039$n3730
.sym 111540 $abc$36039$n4865
.sym 111541 $abc$36039$n3718_1
.sym 111542 $abc$36039$n4805
.sym 111543 $abc$36039$n3730
.sym 111544 $abc$36039$n4871
.sym 111545 $abc$36039$n3718_1
.sym 111546 $abc$36039$n4811
.sym 111547 $abc$36039$n3730
.sym 111548 $abc$36039$n4869
.sym 111549 $abc$36039$n3718_1
.sym 111550 $abc$36039$n4809
.sym 111551 $abc$36039$n3806_1
.sym 111552 $abc$36039$n4698
.sym 111553 $abc$36039$n3723
.sym 111555 $abc$36039$n3730
.sym 111556 $abc$36039$n4870
.sym 111557 $abc$36039$n3718_1
.sym 111558 $abc$36039$n4810
.sym 111559 $abc$36039$n3730
.sym 111560 $abc$36039$n4872
.sym 111561 $abc$36039$n3718_1
.sym 111562 $abc$36039$n4812
.sym 111563 $abc$36039$n4659
.sym 111567 $abc$36039$n4695
.sym 111571 $abc$36039$n5011
.sym 111572 $abc$36039$n5480
.sym 111573 $abc$36039$n3804_1
.sym 111574 $abc$36039$n2878
.sym 111575 $abc$36039$n3830_1
.sym 111576 $abc$36039$n4716
.sym 111577 $abc$36039$n3723
.sym 111579 $abc$36039$n3818_1
.sym 111580 $abc$36039$n4707
.sym 111581 $abc$36039$n3723
.sym 111583 $abc$36039$n3834_1
.sym 111584 $abc$36039$n4719
.sym 111585 $abc$36039$n3723
.sym 111587 $abc$36039$n3838_1
.sym 111588 $abc$36039$n4722
.sym 111589 $abc$36039$n3723
.sym 111591 picorv32.instr_auipc
.sym 111592 picorv32.instr_lui
.sym 111593 picorv32.mem_rdata_q[27]
.sym 111594 $abc$36039$n3103_1
.sym 111595 picorv32.instr_auipc
.sym 111596 picorv32.instr_lui
.sym 111597 picorv32.mem_rdata_q[25]
.sym 111598 $abc$36039$n3103_1
.sym 111599 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111600 picorv32.is_sb_sh_sw
.sym 111601 picorv32.mem_rdata_q[9]
.sym 111602 $abc$36039$n3079
.sym 111603 picorv32.decoded_imm_uj[25]
.sym 111604 picorv32.instr_jal
.sym 111605 $abc$36039$n3101
.sym 111606 $abc$36039$n3132
.sym 111607 picorv32.decoded_imm_uj[29]
.sym 111608 picorv32.instr_jal
.sym 111609 $abc$36039$n3101
.sym 111610 $abc$36039$n3140
.sym 111611 picorv32.decoded_imm_uj[30]
.sym 111612 picorv32.instr_jal
.sym 111613 $abc$36039$n3101
.sym 111614 $abc$36039$n3142
.sym 111615 $abc$36039$n3941_1
.sym 111616 picorv32.cpu_state[2]
.sym 111617 picorv32.reg_pc[21]
.sym 111619 picorv32.decoded_imm_uj[27]
.sym 111620 picorv32.instr_jal
.sym 111621 $abc$36039$n3101
.sym 111622 $abc$36039$n3136_1
.sym 111623 basesoc_picorv327[8]
.sym 111624 $abc$36039$n4357
.sym 111625 $abc$36039$n3407
.sym 111626 picorv32.cpu_state[5]
.sym 111627 $abc$36039$n4351
.sym 111628 $abc$36039$n3400
.sym 111629 $abc$36039$n3940
.sym 111630 $abc$36039$n3937
.sym 111631 basesoc_picorv327[8]
.sym 111632 $abc$36039$n3927_1
.sym 111633 $abc$36039$n3978
.sym 111634 $abc$36039$n3979_1
.sym 111635 basesoc_picorv327[10]
.sym 111636 $abc$36039$n3927_1
.sym 111637 $abc$36039$n3992
.sym 111638 $abc$36039$n3993
.sym 111639 basesoc_picorv327[10]
.sym 111640 $abc$36039$n4359
.sym 111641 $abc$36039$n3407
.sym 111642 picorv32.cpu_state[5]
.sym 111643 $abc$36039$n4359
.sym 111644 $abc$36039$n3400
.sym 111645 $abc$36039$n3996
.sym 111646 $abc$36039$n3994
.sym 111647 $abc$36039$n3941_1
.sym 111648 picorv32.cpu_state[2]
.sym 111649 picorv32.reg_pc[2]
.sym 111651 picorv32.is_lui_auipc_jal
.sym 111652 picorv32.cpu_state[2]
.sym 111653 picorv32.cpuregs_rs1[23]
.sym 111654 $abc$36039$n4083
.sym 111655 basesoc_picorv327[24]
.sym 111656 $abc$36039$n4373
.sym 111657 $abc$36039$n3407
.sym 111658 picorv32.cpu_state[5]
.sym 111659 $abc$36039$n4360
.sym 111660 $abc$36039$n3400
.sym 111661 $abc$36039$n4004
.sym 111662 $abc$36039$n4001
.sym 111663 basesoc_picorv327[24]
.sym 111664 $abc$36039$n3927_1
.sym 111665 $abc$36039$n4087
.sym 111666 $abc$36039$n4088_1
.sym 111667 basesoc_picorv327[11]
.sym 111668 $abc$36039$n4360
.sym 111669 $abc$36039$n3407
.sym 111670 picorv32.cpu_state[5]
.sym 111671 picorv32.mem_do_prefetch
.sym 111672 $abc$36039$n2963
.sym 111673 picorv32.mem_do_wdata
.sym 111675 $abc$36039$n4373
.sym 111676 $abc$36039$n3400
.sym 111677 $abc$36039$n4092_1
.sym 111678 $abc$36039$n4089_1
.sym 111679 basesoc_picorv327[11]
.sym 111680 $abc$36039$n3927_1
.sym 111681 $abc$36039$n3999
.sym 111682 $abc$36039$n4000
.sym 111683 $abc$36039$n3926_1
.sym 111684 basesoc_picorv327[24]
.sym 111685 $abc$36039$n4084_1
.sym 111686 $abc$36039$n2974
.sym 111687 picorv32.reg_pc[27]
.sym 111688 $abc$36039$n3941_1
.sym 111689 picorv32.cpu_state[2]
.sym 111690 $abc$36039$n4111
.sym 111691 $abc$36039$n3400
.sym 111692 $abc$36039$n4376
.sym 111693 $abc$36039$n3927_1
.sym 111694 basesoc_picorv327[27]
.sym 111695 basesoc_picorv327[27]
.sym 111696 $abc$36039$n4376
.sym 111697 $abc$36039$n3407
.sym 111698 picorv32.cpu_state[5]
.sym 111699 basesoc_picorv327[31]
.sym 111700 $abc$36039$n4380
.sym 111701 $abc$36039$n3407
.sym 111702 picorv32.cpu_state[5]
.sym 111703 $abc$36039$n3941_1
.sym 111704 picorv32.cpu_state[2]
.sym 111705 picorv32.reg_pc[30]
.sym 111707 $abc$36039$n232
.sym 111708 $abc$36039$n2953_1
.sym 111711 picorv32.is_lui_auipc_jal
.sym 111712 picorv32.cpu_state[2]
.sym 111713 picorv32.cpuregs_rs1[27]
.sym 111714 $abc$36039$n4110
.sym 111715 $abc$36039$n4112_1
.sym 111716 $abc$36039$n2974
.sym 111717 $abc$36039$n4108
.sym 111718 $abc$36039$n4109_1
.sym 111719 picorv32.instr_waitirq
.sym 111720 picorv32.decoder_trigger
.sym 111721 picorv32.instr_jal
.sym 111723 $abc$36039$n3491
.sym 111724 picorv32.mem_rdata_q[25]
.sym 111727 $abc$36039$n4135
.sym 111728 $abc$36039$n5451_1
.sym 111729 $abc$36039$n5450_1
.sym 111731 picorv32.mem_wordsize[0]
.sym 111732 $abc$36039$n3917
.sym 111733 $abc$36039$n3915
.sym 111734 $abc$36039$n3916_1
.sym 111735 $abc$36039$n3917
.sym 111736 picorv32.mem_wordsize[1]
.sym 111737 $abc$36039$n3919
.sym 111739 $abc$36039$n3400
.sym 111740 $abc$36039$n4380
.sym 111741 $abc$36039$n3402
.sym 111742 basesoc_picorv327[31]
.sym 111743 picorv32.mem_wordsize[0]
.sym 111744 picorv32.instr_sh
.sym 111745 $abc$36039$n3407
.sym 111746 picorv32.cpu_state[5]
.sym 111747 $abc$36039$n2961
.sym 111748 picorv32.mem_do_rinst
.sym 111749 $abc$36039$n2954
.sym 111750 $abc$36039$n2959
.sym 111755 sys_rst
.sym 111756 basesoc_ctrl_reset_reset_r
.sym 111759 $abc$36039$n3062
.sym 111760 picorv32.cpu_state[3]
.sym 111763 picorv32.do_waitirq
.sym 111764 picorv32.decoder_trigger
.sym 111765 picorv32.instr_waitirq
.sym 111767 $abc$36039$n3
.sym 111771 $abc$36039$n2946
.sym 111772 picorv32.decoder_trigger
.sym 111779 picorv32.decoder_trigger
.sym 111780 picorv32.instr_jal
.sym 111781 $abc$36039$n2946
.sym 111783 $abc$36039$n3481_1
.sym 111784 picorv32.is_alu_reg_reg
.sym 111787 $abc$36039$n3689
.sym 111788 $abc$36039$n3676_1
.sym 111789 $abc$36039$n3690
.sym 111790 picorv32.cpu_state[0]
.sym 111799 $abc$36039$n3481_1
.sym 111800 picorv32.is_alu_reg_imm
.sym 111803 picorv32.do_waitirq
.sym 111804 picorv32.decoder_trigger
.sym 111805 picorv32.irq_state[0]
.sym 111811 $abc$36039$n232
.sym 111812 picorv32.cpu_state[0]
.sym 111815 $abc$36039$n3407
.sym 111816 picorv32.cpu_state[5]
.sym 111823 basesoc_dat_w[1]
.sym 111835 picorv32.cpu_state[5]
.sym 111836 $abc$36039$n3917
.sym 111843 basesoc_ctrl_reset_reset_r
.sym 111867 $abc$36039$n7
.sym 111871 $abc$36039$n11
.sym 111883 $abc$36039$n7
.sym 111887 $abc$36039$n98
.sym 111888 $abc$36039$n3198
.sym 111889 $abc$36039$n4956_1
.sym 111890 $abc$36039$n4957_1
.sym 111895 $abc$36039$n118
.sym 111896 $abc$36039$n3206_1
.sym 111897 $abc$36039$n114
.sym 111898 $abc$36039$n3203
.sym 111911 $abc$36039$n13
.sym 111915 basesoc_ctrl_bus_errors[24]
.sym 111916 $abc$36039$n3298
.sym 111917 $abc$36039$n3206_1
.sym 111918 basesoc_ctrl_storage[24]
.sym 111919 basesoc_ctrl_storage[27]
.sym 111920 $abc$36039$n3206_1
.sym 111921 $abc$36039$n4951_1
.sym 111923 $abc$36039$n3292
.sym 111924 basesoc_ctrl_bus_errors[12]
.sym 111925 $abc$36039$n108
.sym 111926 $abc$36039$n3200
.sym 111927 basesoc_ctrl_bus_errors[11]
.sym 111928 $abc$36039$n3292
.sym 111929 $abc$36039$n3203
.sym 111930 basesoc_ctrl_storage[19]
.sym 111931 $abc$36039$n3292
.sym 111932 basesoc_ctrl_bus_errors[9]
.sym 111933 $abc$36039$n116
.sym 111934 $abc$36039$n3206_1
.sym 111935 basesoc_ctrl_bus_errors[8]
.sym 111936 $abc$36039$n3292
.sym 111937 $abc$36039$n4933_1
.sym 111939 $abc$36039$n3203
.sym 111940 basesoc_ctrl_storage[17]
.sym 111941 $abc$36039$n3302
.sym 111942 basesoc_ctrl_bus_errors[1]
.sym 111943 picorv32.mem_do_prefetch
.sym 111944 $abc$36039$n2963
.sym 111945 picorv32.mem_do_rdata
.sym 111947 $abc$36039$n3198
.sym 111948 basesoc_ctrl_storage[7]
.sym 111949 $abc$36039$n4973
.sym 111950 $abc$36039$n2883
.sym 111951 $abc$36039$n4974_1
.sym 111952 $abc$36039$n4976
.sym 111953 $abc$36039$n4977_1
.sym 111955 basesoc_ctrl_bus_errors[19]
.sym 111956 $abc$36039$n3295
.sym 111957 $abc$36039$n3200
.sym 111958 basesoc_ctrl_storage[11]
.sym 111959 basesoc_ctrl_bus_errors[16]
.sym 111960 $abc$36039$n3295
.sym 111961 $abc$36039$n3198
.sym 111962 basesoc_ctrl_storage[0]
.sym 111963 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 111964 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 111965 $abc$36039$n5335_1
.sym 111967 $abc$36039$n4939_1
.sym 111968 $abc$36039$n4938_1
.sym 111969 $abc$36039$n4940
.sym 111970 $abc$36039$n4941_1
.sym 111971 $abc$36039$n3198
.sym 111972 basesoc_ctrl_storage[1]
.sym 111973 $abc$36039$n4937
.sym 111974 $abc$36039$n2883
.sym 111979 sys_rst
.sym 111980 basesoc_dat_w[4]
.sym 111987 $abc$36039$n3298
.sym 111988 basesoc_ctrl_bus_errors[25]
.sym 111991 $abc$36039$n7
.sym 111995 $abc$36039$n3295
.sym 111996 basesoc_ctrl_bus_errors[17]
.sym 111997 $abc$36039$n104
.sym 111998 $abc$36039$n3200
.sym 111999 $abc$36039$n13
.sym 112003 basesoc_ctrl_bus_errors[23]
.sym 112004 $abc$36039$n3295
.sym 112005 $abc$36039$n3200
.sym 112006 basesoc_ctrl_storage[15]
.sym 112011 $abc$36039$n7
.sym 112075 $abc$36039$n3371
.sym 112076 spiflash_bus_dat_r[16]
.sym 112079 spiflash_bus_dat_r[18]
.sym 112080 array_muxed0[1]
.sym 112081 $abc$36039$n3371
.sym 112087 spiflash_bus_dat_r[20]
.sym 112088 array_muxed0[3]
.sym 112089 $abc$36039$n3371
.sym 112091 spiflash_bus_dat_r[17]
.sym 112092 array_muxed0[0]
.sym 112093 $abc$36039$n3371
.sym 112099 spiflash_bus_dat_r[19]
.sym 112100 array_muxed0[2]
.sym 112101 $abc$36039$n3371
.sym 112103 slave_sel_r[1]
.sym 112104 spiflash_bus_dat_r[17]
.sym 112105 $abc$36039$n2845
.sym 112106 $abc$36039$n3053
.sym 112107 spiflash_bus_dat_r[21]
.sym 112108 array_muxed0[4]
.sym 112109 $abc$36039$n3371
.sym 112111 slave_sel_r[1]
.sym 112112 spiflash_bus_dat_r[19]
.sym 112113 $abc$36039$n2845
.sym 112114 $abc$36039$n3062_1
.sym 112115 slave_sel_r[1]
.sym 112116 spiflash_bus_dat_r[18]
.sym 112117 $abc$36039$n2845
.sym 112118 $abc$36039$n3057
.sym 112119 $abc$36039$n2845
.sym 112120 $abc$36039$n3009
.sym 112121 $abc$36039$n3061
.sym 112122 $abc$36039$n3556
.sym 112123 spiflash_bus_dat_r[22]
.sym 112124 array_muxed0[5]
.sym 112125 $abc$36039$n3371
.sym 112127 slave_sel_r[1]
.sym 112128 spiflash_bus_dat_r[22]
.sym 112129 $abc$36039$n2845
.sym 112130 $abc$36039$n3444_1
.sym 112131 slave_sel_r[1]
.sym 112132 spiflash_bus_dat_r[20]
.sym 112133 $abc$36039$n2845
.sym 112134 $abc$36039$n3435
.sym 112135 $abc$36039$n2845
.sym 112136 $abc$36039$n2992
.sym 112137 $abc$36039$n3434
.sym 112138 $abc$36039$n3556
.sym 112139 $abc$36039$n2845
.sym 112140 $abc$36039$n3005
.sym 112141 $abc$36039$n3056
.sym 112142 $abc$36039$n3556
.sym 112143 spiflash_bus_dat_r[24]
.sym 112144 slave_sel_r[1]
.sym 112145 $abc$36039$n2845
.sym 112146 $abc$36039$n3425
.sym 112147 picorv32.mem_rdata_q[19]
.sym 112148 $abc$36039$n3061
.sym 112149 $abc$36039$n2954
.sym 112151 slave_sel_r[1]
.sym 112152 spiflash_bus_dat_r[16]
.sym 112153 $abc$36039$n2845
.sym 112154 $abc$36039$n3044_1
.sym 112155 slave_sel_r[1]
.sym 112156 spiflash_bus_dat_r[21]
.sym 112157 $abc$36039$n2845
.sym 112158 $abc$36039$n3431
.sym 112159 $abc$36039$n3430_1
.sym 112160 $abc$36039$n3556
.sym 112161 $abc$36039$n4603_1
.sym 112162 $abc$36039$n3558
.sym 112163 picorv32.mem_rdata_latched[19]
.sym 112167 $abc$36039$n4596_1
.sym 112168 $abc$36039$n5466_1
.sym 112169 $abc$36039$n3558
.sym 112170 $abc$36039$n4567
.sym 112171 $abc$36039$n3468_1
.sym 112172 $abc$36039$n3534
.sym 112175 $abc$36039$n3468_1
.sym 112176 $abc$36039$n3461_1
.sym 112179 slave_sel_r[1]
.sym 112180 spiflash_bus_dat_r[23]
.sym 112181 $abc$36039$n2845
.sym 112182 $abc$36039$n3440_1
.sym 112183 picorv32.mem_rdata_latched[2]
.sym 112184 $abc$36039$n3457
.sym 112187 $abc$36039$n3468_1
.sym 112188 $abc$36039$n3459_1
.sym 112191 picorv32.mem_rdata_latched[13]
.sym 112195 $abc$36039$n3457
.sym 112196 picorv32.mem_rdata_latched[2]
.sym 112199 $abc$36039$n3456_1
.sym 112200 $abc$36039$n3459_1
.sym 112203 picorv32.mem_rdata_latched[19]
.sym 112207 picorv32.instr_jalr
.sym 112208 picorv32.is_lb_lh_lw_lbu_lhu
.sym 112209 picorv32.is_alu_reg_imm
.sym 112211 picorv32.instr_auipc
.sym 112212 picorv32.instr_lui
.sym 112213 picorv32.mem_rdata_q[19]
.sym 112214 $abc$36039$n3103_1
.sym 112215 $abc$36039$n3456_1
.sym 112216 $abc$36039$n2982_1
.sym 112219 picorv32.mem_rdata_latched[11]
.sym 112223 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 112224 picorv32.is_sb_sh_sw
.sym 112225 $abc$36039$n2874
.sym 112227 picorv32.mem_rdata_q[11]
.sym 112228 $abc$36039$n3854
.sym 112229 $abc$36039$n2954
.sym 112231 $abc$36039$n2874
.sym 112232 picorv32.mem_rdata_q[31]
.sym 112235 picorv32.reg_next_pc[6]
.sym 112236 picorv32.reg_out[6]
.sym 112237 $abc$36039$n3713
.sym 112239 picorv32.reg_next_pc[11]
.sym 112240 picorv32.reg_out[11]
.sym 112241 $abc$36039$n3713
.sym 112243 basesoc_picorv327[11]
.sym 112244 $abc$36039$n3875_1
.sym 112245 $abc$36039$n3845
.sym 112247 picorv32.instr_auipc
.sym 112248 picorv32.instr_lui
.sym 112249 $abc$36039$n2873_1
.sym 112250 picorv32.mem_rdata_q[31]
.sym 112251 picorv32.instr_auipc
.sym 112252 picorv32.instr_lui
.sym 112253 picorv32.mem_rdata_q[13]
.sym 112254 $abc$36039$n3103_1
.sym 112255 picorv32.reg_out[6]
.sym 112256 picorv32.alu_out_q[6]
.sym 112257 picorv32.latched_stalu
.sym 112259 basesoc_picorv327[6]
.sym 112260 $abc$36039$n3865_1
.sym 112261 $abc$36039$n3845
.sym 112263 picorv32.decoded_imm_uj[13]
.sym 112264 picorv32.instr_jal
.sym 112265 $abc$36039$n3101
.sym 112266 $abc$36039$n3105
.sym 112267 picorv32.instr_jal
.sym 112268 picorv32.decoded_imm_uj[7]
.sym 112269 $abc$36039$n2873_1
.sym 112270 picorv32.mem_rdata_q[27]
.sym 112271 picorv32.reg_next_pc[6]
.sym 112272 $abc$36039$n3736
.sym 112273 $abc$36039$n3713
.sym 112274 $abc$36039$n3714_1
.sym 112275 picorv32.reg_next_pc[12]
.sym 112276 picorv32.reg_out[12]
.sym 112277 $abc$36039$n3713
.sym 112279 picorv32.instr_jal
.sym 112280 picorv32.decoded_imm_uj[31]
.sym 112281 $abc$36039$n3144
.sym 112283 picorv32.reg_next_pc[19]
.sym 112284 picorv32.reg_out[19]
.sym 112285 $abc$36039$n3713
.sym 112287 picorv32.reg_next_pc[7]
.sym 112288 picorv32.reg_out[7]
.sym 112289 $abc$36039$n3713
.sym 112291 $abc$36039$n5011
.sym 112292 $abc$36039$n5446
.sym 112293 $abc$36039$n3736
.sym 112294 $abc$36039$n2878
.sym 112295 picorv32.irq_state[0]
.sym 112296 picorv32.reg_next_pc[7]
.sym 112297 $abc$36039$n3740_1
.sym 112298 $abc$36039$n2878
.sym 112299 $abc$36039$n3742
.sym 112300 $abc$36039$n4650
.sym 112301 $abc$36039$n3723
.sym 112303 $abc$36039$n3738_1
.sym 112304 $abc$36039$n4647
.sym 112305 $abc$36039$n3723
.sym 112307 picorv32.reg_next_pc[7]
.sym 112308 $abc$36039$n3740_1
.sym 112309 $abc$36039$n3713
.sym 112310 $abc$36039$n3714_1
.sym 112311 $abc$36039$n3750
.sym 112312 $abc$36039$n4656
.sym 112313 $abc$36039$n3723
.sym 112315 $abc$36039$n3746
.sym 112316 $abc$36039$n4653
.sym 112317 $abc$36039$n3723
.sym 112319 $abc$36039$n3734_1
.sym 112320 $abc$36039$n4644
.sym 112321 $abc$36039$n3723
.sym 112323 picorv32.reg_out[7]
.sym 112324 picorv32.alu_out_q[7]
.sym 112325 picorv32.latched_stalu
.sym 112327 $abc$36039$n3758
.sym 112328 $abc$36039$n4662
.sym 112329 $abc$36039$n3723
.sym 112331 $abc$36039$n2945_1
.sym 112332 $abc$36039$n3719
.sym 112333 $abc$36039$n2910_1
.sym 112335 $abc$36039$n3730
.sym 112336 $abc$36039$n4847
.sym 112337 $abc$36039$n3718_1
.sym 112338 $abc$36039$n4787
.sym 112339 $abc$36039$n3730
.sym 112340 $abc$36039$n4846
.sym 112341 $abc$36039$n3718_1
.sym 112342 $abc$36039$n4786
.sym 112343 $abc$36039$n3730
.sym 112344 $abc$36039$n4851
.sym 112345 $abc$36039$n3718_1
.sym 112346 $abc$36039$n4791
.sym 112347 $abc$36039$n3730
.sym 112348 $abc$36039$n4848
.sym 112349 $abc$36039$n3718_1
.sym 112350 $abc$36039$n4788
.sym 112351 $abc$36039$n3730
.sym 112352 $abc$36039$n4849
.sym 112353 $abc$36039$n3718_1
.sym 112354 $abc$36039$n4789
.sym 112355 $abc$36039$n3730
.sym 112356 $abc$36039$n4850
.sym 112357 $abc$36039$n3718_1
.sym 112358 $abc$36039$n4790
.sym 112359 $abc$36039$n3762
.sym 112360 $abc$36039$n4665
.sym 112361 $abc$36039$n3723
.sym 112363 $abc$36039$n3766
.sym 112364 $abc$36039$n4668
.sym 112365 $abc$36039$n3723
.sym 112367 $abc$36039$n3730
.sym 112368 $abc$36039$n4853
.sym 112369 $abc$36039$n3718_1
.sym 112370 $abc$36039$n4793
.sym 112371 $abc$36039$n3822_1
.sym 112372 $abc$36039$n4710
.sym 112373 $abc$36039$n3723
.sym 112375 $abc$36039$n3794
.sym 112376 $abc$36039$n4689
.sym 112377 $abc$36039$n3723
.sym 112379 $abc$36039$n3770
.sym 112380 $abc$36039$n4671
.sym 112381 $abc$36039$n3723
.sym 112383 $abc$36039$n3790
.sym 112384 $abc$36039$n4686
.sym 112385 $abc$36039$n3723
.sym 112387 $abc$36039$n3778
.sym 112388 $abc$36039$n4677
.sym 112389 $abc$36039$n3723
.sym 112391 $abc$36039$n3730
.sym 112392 $abc$36039$n4866
.sym 112393 $abc$36039$n3718_1
.sym 112394 $abc$36039$n4806
.sym 112395 $abc$36039$n3730
.sym 112396 $abc$36039$n4862
.sym 112397 $abc$36039$n3718_1
.sym 112398 $abc$36039$n4802
.sym 112399 $abc$36039$n3730
.sym 112400 $abc$36039$n4855
.sym 112401 $abc$36039$n3718_1
.sym 112402 $abc$36039$n4795
.sym 112403 $abc$36039$n3730
.sym 112404 $abc$36039$n4854
.sym 112405 $abc$36039$n3718_1
.sym 112406 $abc$36039$n4794
.sym 112407 $abc$36039$n3730
.sym 112408 $abc$36039$n4861
.sym 112409 $abc$36039$n3718_1
.sym 112410 $abc$36039$n4801
.sym 112411 $abc$36039$n3730
.sym 112412 $abc$36039$n4858
.sym 112413 $abc$36039$n3718_1
.sym 112414 $abc$36039$n4798
.sym 112415 $abc$36039$n3730
.sym 112416 $abc$36039$n4856
.sym 112417 $abc$36039$n3718_1
.sym 112418 $abc$36039$n4796
.sym 112419 $abc$36039$n3730
.sym 112420 $abc$36039$n4864
.sym 112421 $abc$36039$n3718_1
.sym 112422 $abc$36039$n4804
.sym 112424 $abc$36039$n4635
.sym 112429 $abc$36039$n4638
.sym 112433 $abc$36039$n4641
.sym 112434 $auto$alumacc.cc:474:replace_alu$5999.C[4]
.sym 112437 $abc$36039$n4644
.sym 112438 $auto$alumacc.cc:474:replace_alu$5999.C[5]
.sym 112441 $abc$36039$n4647
.sym 112442 $auto$alumacc.cc:474:replace_alu$5999.C[6]
.sym 112445 $abc$36039$n4650
.sym 112446 $auto$alumacc.cc:474:replace_alu$5999.C[7]
.sym 112449 $abc$36039$n4653
.sym 112450 $auto$alumacc.cc:474:replace_alu$5999.C[8]
.sym 112453 $abc$36039$n4656
.sym 112454 $auto$alumacc.cc:474:replace_alu$5999.C[9]
.sym 112457 $abc$36039$n4659
.sym 112458 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 112461 $abc$36039$n4662
.sym 112462 $auto$alumacc.cc:474:replace_alu$5999.C[11]
.sym 112465 $abc$36039$n4665
.sym 112466 $auto$alumacc.cc:474:replace_alu$5999.C[12]
.sym 112469 $abc$36039$n4668
.sym 112470 $auto$alumacc.cc:474:replace_alu$5999.C[13]
.sym 112473 $abc$36039$n4671
.sym 112474 $auto$alumacc.cc:474:replace_alu$5999.C[14]
.sym 112477 $abc$36039$n4674
.sym 112478 $auto$alumacc.cc:474:replace_alu$5999.C[15]
.sym 112481 $abc$36039$n4677
.sym 112482 $auto$alumacc.cc:474:replace_alu$5999.C[16]
.sym 112485 $abc$36039$n4680
.sym 112486 $auto$alumacc.cc:474:replace_alu$5999.C[17]
.sym 112489 $abc$36039$n4683
.sym 112490 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 112493 $abc$36039$n4686
.sym 112494 $auto$alumacc.cc:474:replace_alu$5999.C[19]
.sym 112497 $abc$36039$n4689
.sym 112498 $auto$alumacc.cc:474:replace_alu$5999.C[20]
.sym 112501 $abc$36039$n4692
.sym 112502 $auto$alumacc.cc:474:replace_alu$5999.C[21]
.sym 112505 $abc$36039$n4695
.sym 112506 $auto$alumacc.cc:474:replace_alu$5999.C[22]
.sym 112509 $abc$36039$n4698
.sym 112510 $auto$alumacc.cc:474:replace_alu$5999.C[23]
.sym 112513 $abc$36039$n4701
.sym 112514 $auto$alumacc.cc:474:replace_alu$5999.C[24]
.sym 112517 $abc$36039$n4704
.sym 112518 $auto$alumacc.cc:474:replace_alu$5999.C[25]
.sym 112521 $abc$36039$n4707
.sym 112522 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 112525 $abc$36039$n4710
.sym 112526 $auto$alumacc.cc:474:replace_alu$5999.C[27]
.sym 112529 $abc$36039$n4713
.sym 112530 $auto$alumacc.cc:474:replace_alu$5999.C[28]
.sym 112533 $abc$36039$n4716
.sym 112534 $auto$alumacc.cc:474:replace_alu$5999.C[29]
.sym 112537 $abc$36039$n4719
.sym 112538 $auto$alumacc.cc:474:replace_alu$5999.C[30]
.sym 112541 $abc$36039$n4722
.sym 112542 $auto$alumacc.cc:474:replace_alu$5999.C[31]
.sym 112543 basesoc_picorv327[9]
.sym 112544 $abc$36039$n3927_1
.sym 112545 $abc$36039$n3985_1
.sym 112546 $abc$36039$n3986_1
.sym 112547 $abc$36039$n5011
.sym 112548 $abc$36039$n5466
.sym 112549 $abc$36039$n3776
.sym 112550 $abc$36039$n2878
.sym 112551 $abc$36039$n4665
.sym 112555 $abc$36039$n4719
.sym 112559 $abc$36039$n4692
.sym 112563 picorv32.instr_auipc
.sym 112564 picorv32.instr_lui
.sym 112565 picorv32.mem_rdata_q[30]
.sym 112566 $abc$36039$n3103_1
.sym 112567 $abc$36039$n4722
.sym 112571 $abc$36039$n4638
.sym 112575 picorv32.instr_auipc
.sym 112576 picorv32.instr_lui
.sym 112577 picorv32.mem_rdata_q[29]
.sym 112578 $abc$36039$n3103_1
.sym 112579 $abc$36039$n4704
.sym 112583 basesoc_picorv327[4]
.sym 112584 $abc$36039$n3927_1
.sym 112585 $abc$36039$n3950_1
.sym 112586 $abc$36039$n3951_1
.sym 112587 basesoc_picorv327[23]
.sym 112588 $abc$36039$n4372
.sym 112589 $abc$36039$n3407
.sym 112590 picorv32.cpu_state[5]
.sym 112591 basesoc_picorv327[23]
.sym 112592 $abc$36039$n3927_1
.sym 112593 $abc$36039$n4080_1
.sym 112594 $abc$36039$n4081
.sym 112595 basesoc_picorv327[4]
.sym 112596 $abc$36039$n4353
.sym 112597 $abc$36039$n3407
.sym 112598 picorv32.cpu_state[5]
.sym 112599 $abc$36039$n4353
.sym 112600 $abc$36039$n3400
.sym 112601 $abc$36039$n3955
.sym 112602 $abc$36039$n3952
.sym 112603 $abc$36039$n4372
.sym 112604 $abc$36039$n3400
.sym 112605 $abc$36039$n4085
.sym 112606 $abc$36039$n4082_1
.sym 112607 basesoc_picorv327[2]
.sym 112608 $abc$36039$n3927_1
.sym 112609 $abc$36039$n3935_1
.sym 112610 $abc$36039$n3936_1
.sym 112611 basesoc_picorv327[2]
.sym 112612 $abc$36039$n4351
.sym 112613 $abc$36039$n3407
.sym 112614 picorv32.cpu_state[5]
.sym 112615 $abc$36039$n4635
.sym 112619 $abc$36039$n2900_1
.sym 112620 basesoc_picorv327[22]
.sym 112623 $abc$36039$n3400
.sym 112624 $abc$36039$n4361
.sym 112625 $abc$36039$n3927_1
.sym 112626 basesoc_picorv327[12]
.sym 112627 basesoc_picorv327[12]
.sym 112628 $abc$36039$n4361
.sym 112629 $abc$36039$n3407
.sym 112630 picorv32.cpu_state[5]
.sym 112631 $abc$36039$n3941_1
.sym 112632 picorv32.cpu_state[2]
.sym 112633 picorv32.reg_pc[11]
.sym 112635 basesoc_picorv327[29]
.sym 112636 $abc$36039$n4378
.sym 112637 $abc$36039$n3407
.sym 112638 picorv32.cpu_state[5]
.sym 112639 basesoc_picorv327[3]
.sym 112640 $abc$36039$n4352
.sym 112641 $abc$36039$n3407
.sym 112642 picorv32.cpu_state[5]
.sym 112643 basesoc_picorv327[5]
.sym 112644 $abc$36039$n4354
.sym 112645 $abc$36039$n3407
.sym 112646 picorv32.cpu_state[5]
.sym 112647 $abc$36039$n4369
.sym 112648 $abc$36039$n3400
.sym 112649 $abc$36039$n4064
.sym 112650 $abc$36039$n4061
.sym 112651 basesoc_picorv327[15]
.sym 112652 $abc$36039$n4364
.sym 112653 $abc$36039$n3407
.sym 112654 picorv32.cpu_state[5]
.sym 112655 picorv32.mem_wordsize[1]
.sym 112656 picorv32.instr_sb
.sym 112657 $abc$36039$n3407
.sym 112658 picorv32.cpu_state[5]
.sym 112659 basesoc_picorv327[20]
.sym 112660 $abc$36039$n3927_1
.sym 112661 $abc$36039$n4059
.sym 112662 $abc$36039$n4060
.sym 112663 basesoc_picorv327[15]
.sym 112664 $abc$36039$n3927_1
.sym 112665 $abc$36039$n4026
.sym 112666 $abc$36039$n4027
.sym 112667 basesoc_picorv327[20]
.sym 112668 $abc$36039$n4369
.sym 112669 $abc$36039$n3407
.sym 112670 picorv32.cpu_state[5]
.sym 112671 $abc$36039$n4364
.sym 112672 $abc$36039$n3400
.sym 112673 $abc$36039$n4031
.sym 112674 $abc$36039$n4028
.sym 112675 $abc$36039$n2900_1
.sym 112676 basesoc_picorv327[26]
.sym 112677 $abc$36039$n3926_1
.sym 112678 basesoc_picorv327[28]
.sym 112679 picorv32.mem_rdata_q[26]
.sym 112680 picorv32.mem_rdata_q[25]
.sym 112681 picorv32.mem_rdata_q[27]
.sym 112682 picorv32.mem_rdata_q[28]
.sym 112683 picorv32.instr_lbu
.sym 112684 picorv32.instr_lb
.sym 112685 $abc$36039$n3400
.sym 112686 $abc$36039$n3920
.sym 112687 picorv32.mem_rdata_q[13]
.sym 112688 picorv32.mem_rdata_q[12]
.sym 112689 picorv32.mem_rdata_q[14]
.sym 112691 picorv32.mem_rdata_q[12]
.sym 112692 picorv32.mem_rdata_q[13]
.sym 112693 picorv32.mem_rdata_q[14]
.sym 112694 picorv32.is_lb_lh_lw_lbu_lhu
.sym 112695 $abc$36039$n3482
.sym 112696 picorv32.is_alu_reg_imm
.sym 112699 $abc$36039$n3505
.sym 112700 picorv32.is_sb_sh_sw
.sym 112703 picorv32.mem_rdata_q[29]
.sym 112704 picorv32.mem_rdata_q[31]
.sym 112705 picorv32.mem_rdata_q[30]
.sym 112706 $abc$36039$n3484_1
.sym 112707 picorv32.mem_rdata_q[29]
.sym 112708 picorv32.mem_rdata_q[31]
.sym 112709 picorv32.mem_rdata_q[30]
.sym 112710 $abc$36039$n3492
.sym 112711 picorv32.instr_sll
.sym 112712 picorv32.instr_slli
.sym 112715 picorv32.instr_lhu
.sym 112716 picorv32.instr_lbu
.sym 112717 picorv32.instr_lw
.sym 112719 picorv32.instr_sb
.sym 112720 picorv32.instr_bgeu
.sym 112721 picorv32.instr_waitirq
.sym 112722 picorv32.instr_sw
.sym 112723 picorv32.mem_rdata_q[13]
.sym 112724 picorv32.mem_rdata_q[12]
.sym 112725 $abc$36039$n3486_1
.sym 112726 $abc$36039$n3482
.sym 112727 picorv32.instr_lh
.sym 112728 picorv32.instr_lhu
.sym 112729 $abc$36039$n3400
.sym 112731 $abc$36039$n5
.sym 112735 picorv32.instr_lh
.sym 112736 picorv32.instr_lb
.sym 112737 picorv32.instr_bltu
.sym 112738 $abc$36039$n2892
.sym 112739 $abc$36039$n3
.sym 112743 $abc$36039$n3505
.sym 112744 picorv32.is_lb_lh_lw_lbu_lhu
.sym 112747 $abc$36039$n3486_1
.sym 112748 $abc$36039$n3505
.sym 112749 picorv32.is_alu_reg_imm
.sym 112751 $abc$36039$n3485_1
.sym 112752 picorv32.is_lb_lh_lw_lbu_lhu
.sym 112755 picorv32.mem_rdata_q[12]
.sym 112756 picorv32.mem_rdata_q[14]
.sym 112757 picorv32.mem_rdata_q[13]
.sym 112758 picorv32.is_sb_sh_sw
.sym 112759 $abc$36039$n3486_1
.sym 112760 $abc$36039$n3485_1
.sym 112761 picorv32.is_alu_reg_imm
.sym 112763 picorv32.mem_rdata_q[12]
.sym 112764 picorv32.mem_rdata_q[13]
.sym 112765 picorv32.is_lb_lh_lw_lbu_lhu
.sym 112766 picorv32.mem_rdata_q[14]
.sym 112767 picorv32.mem_rdata_q[12]
.sym 112768 picorv32.mem_rdata_q[14]
.sym 112769 picorv32.mem_rdata_q[13]
.sym 112770 picorv32.is_lb_lh_lw_lbu_lhu
.sym 112771 picorv32.mem_rdata_q[12]
.sym 112772 picorv32.mem_rdata_q[13]
.sym 112773 picorv32.mem_rdata_q[14]
.sym 112774 picorv32.is_sb_sh_sw
.sym 112775 $abc$36039$n7
.sym 112783 $abc$36039$n5
.sym 112799 $abc$36039$n9
.sym 112823 $abc$36039$n3298
.sym 112824 basesoc_ctrl_bus_errors[28]
.sym 112827 $abc$36039$n4958
.sym 112828 $abc$36039$n4959_1
.sym 112829 $abc$36039$n4955
.sym 112830 $abc$36039$n2883
.sym 112839 basesoc_ctrl_bus_errors[0]
.sym 112840 basesoc_ctrl_bus_errors[1]
.sym 112841 basesoc_ctrl_bus_errors[2]
.sym 112842 basesoc_ctrl_bus_errors[3]
.sym 112843 $abc$36039$n3298
.sym 112844 basesoc_ctrl_bus_errors[29]
.sym 112845 $abc$36039$n120
.sym 112846 $abc$36039$n3203
.sym 112847 $abc$36039$n110
.sym 112848 $abc$36039$n3200
.sym 112849 $abc$36039$n3302
.sym 112850 basesoc_ctrl_bus_errors[6]
.sym 112851 basesoc_ctrl_bus_errors[4]
.sym 112852 basesoc_ctrl_bus_errors[5]
.sym 112853 basesoc_ctrl_bus_errors[6]
.sym 112854 basesoc_ctrl_bus_errors[7]
.sym 112855 basesoc_ctrl_storage[30]
.sym 112856 $abc$36039$n3206_1
.sym 112857 $abc$36039$n4968_1
.sym 112858 $abc$36039$n4970
.sym 112859 basesoc_ctrl_bus_errors[0]
.sym 112860 sys_rst
.sym 112861 $abc$36039$n2738
.sym 112863 basesoc_ctrl_bus_errors[1]
.sym 112867 $abc$36039$n3295
.sym 112868 basesoc_ctrl_bus_errors[20]
.sym 112869 $abc$36039$n3302
.sym 112870 basesoc_ctrl_bus_errors[4]
.sym 112871 basesoc_ctrl_bus_errors[8]
.sym 112872 basesoc_ctrl_bus_errors[9]
.sym 112873 basesoc_ctrl_bus_errors[10]
.sym 112874 basesoc_ctrl_bus_errors[11]
.sym 112875 basesoc_ctrl_bus_errors[14]
.sym 112876 $abc$36039$n3292
.sym 112877 $abc$36039$n3203
.sym 112878 basesoc_ctrl_storage[22]
.sym 112879 $abc$36039$n4950_1
.sym 112880 $abc$36039$n4952
.sym 112881 $abc$36039$n4953_1
.sym 112884 $PACKER_VCC_NET
.sym 112885 basesoc_ctrl_bus_errors[0]
.sym 112887 basesoc_ctrl_bus_errors[22]
.sym 112888 $abc$36039$n3295
.sym 112889 $abc$36039$n4969_1
.sym 112891 basesoc_ctrl_bus_errors[12]
.sym 112892 basesoc_ctrl_bus_errors[13]
.sym 112893 basesoc_ctrl_bus_errors[14]
.sym 112894 basesoc_ctrl_bus_errors[15]
.sym 112895 $abc$36039$n3215
.sym 112896 $abc$36039$n3216_1
.sym 112897 $abc$36039$n3217
.sym 112898 $abc$36039$n3218
.sym 112899 $abc$36039$n3298
.sym 112900 basesoc_ctrl_bus_errors[27]
.sym 112901 $abc$36039$n3302
.sym 112902 basesoc_ctrl_bus_errors[3]
.sym 112903 $abc$36039$n3400
.sym 112904 picorv32.is_lbu_lhu_lw
.sym 112905 $abc$36039$n4167
.sym 112906 picorv32.latched_is_lu
.sym 112907 $abc$36039$n3298
.sym 112908 basesoc_ctrl_bus_errors[31]
.sym 112909 $abc$36039$n3302
.sym 112910 basesoc_ctrl_bus_errors[7]
.sym 112911 $abc$36039$n3211_1
.sym 112912 $abc$36039$n3214
.sym 112913 $abc$36039$n3219
.sym 112914 $abc$36039$n3220
.sym 112915 $abc$36039$n3400
.sym 112916 picorv32.instr_lh
.sym 112917 $abc$36039$n4167
.sym 112918 picorv32.latched_is_lh
.sym 112919 basesoc_ctrl_bus_errors[20]
.sym 112920 basesoc_ctrl_bus_errors[21]
.sym 112921 basesoc_ctrl_bus_errors[22]
.sym 112922 basesoc_ctrl_bus_errors[23]
.sym 112923 $abc$36039$n3212
.sym 112924 $abc$36039$n3213
.sym 112927 basesoc_ctrl_bus_errors[16]
.sym 112928 basesoc_ctrl_bus_errors[17]
.sym 112929 basesoc_ctrl_bus_errors[18]
.sym 112930 basesoc_ctrl_bus_errors[19]
.sym 112931 $abc$36039$n3210
.sym 112932 $abc$36039$n2845
.sym 112933 sys_rst
.sym 112935 $abc$36039$n9
.sym 112939 basesoc_ctrl_bus_errors[24]
.sym 112940 basesoc_ctrl_bus_errors[25]
.sym 112941 basesoc_ctrl_bus_errors[26]
.sym 112942 basesoc_ctrl_bus_errors[27]
.sym 112943 basesoc_ctrl_bus_errors[28]
.sym 112944 basesoc_ctrl_bus_errors[29]
.sym 112945 basesoc_ctrl_bus_errors[30]
.sym 112946 basesoc_ctrl_bus_errors[31]
.sym 112947 sys_rst
.sym 112948 basesoc_dat_w[1]
.sym 112951 $abc$36039$n3399
.sym 112952 $abc$36039$n232
.sym 112953 $abc$36039$n3400
.sym 112955 $abc$36039$n5
.sym 112959 basesoc_ctrl_bus_errors[26]
.sym 112960 $abc$36039$n3298
.sym 112961 $abc$36039$n4944_1
.sym 112962 $abc$36039$n4946
.sym 112963 $abc$36039$n3295
.sym 112964 basesoc_ctrl_bus_errors[18]
.sym 112965 $abc$36039$n106
.sym 112966 $abc$36039$n3200
.sym 113011 basesoc_picorv327[16]
.sym 113012 $abc$36039$n3885_1
.sym 113013 $abc$36039$n3845
.sym 113047 $abc$36039$n3363
.sym 113048 spiflash_bus_dat_r[15]
.sym 113049 array_muxed0[14]
.sym 113050 $abc$36039$n3371
.sym 113055 $abc$36039$n3371
.sym 113056 spiflash_bus_dat_r[31]
.sym 113063 $abc$36039$n2988_1
.sym 113064 $abc$36039$n2845
.sym 113065 $abc$36039$n3555_1
.sym 113067 $abc$36039$n2985
.sym 113068 $abc$36039$n2986_1
.sym 113071 $abc$36039$n3010
.sym 113072 $abc$36039$n3011_1
.sym 113075 $abc$36039$n2997_1
.sym 113076 $abc$36039$n2845
.sym 113077 $abc$36039$n3555_1
.sym 113079 $abc$36039$n2989_1
.sym 113080 $abc$36039$n2990
.sym 113083 $abc$36039$n3363
.sym 113084 spiflash_bus_dat_r[6]
.sym 113085 array_muxed0[21]
.sym 113086 $abc$36039$n3371
.sym 113087 $abc$36039$n2993
.sym 113088 $abc$36039$n2994
.sym 113091 $abc$36039$n2998_1
.sym 113092 $abc$36039$n2999
.sym 113095 $abc$36039$n2846
.sym 113096 $abc$36039$n2850_1
.sym 113097 $abc$36039$n2851
.sym 113099 $abc$36039$n2984_1
.sym 113100 $abc$36039$n2845
.sym 113101 $abc$36039$n3555_1
.sym 113103 picorv32.mem_rdata_latched[4]
.sym 113104 picorv32.mem_rdata_latched[5]
.sym 113105 picorv32.mem_rdata_latched[6]
.sym 113107 $abc$36039$n57
.sym 113108 $abc$36039$n3354
.sym 113111 picorv32.mem_rdata_latched[6]
.sym 113112 picorv32.mem_rdata_latched[5]
.sym 113113 picorv32.mem_rdata_latched[4]
.sym 113115 $abc$36039$n3002_1
.sym 113116 $abc$36039$n3003
.sym 113119 $abc$36039$n4605
.sym 113120 $abc$36039$n5469_1
.sym 113121 $abc$36039$n4567
.sym 113122 $abc$36039$n4606
.sym 113123 picorv32.mem_rdata_latched[3]
.sym 113127 $abc$36039$n3458
.sym 113128 $abc$36039$n3465_1
.sym 113129 picorv32.mem_rdata_latched[2]
.sym 113130 picorv32.mem_rdata_latched[3]
.sym 113131 $abc$36039$n3456_1
.sym 113132 $abc$36039$n3461_1
.sym 113135 picorv32.mem_rdata_latched[6]
.sym 113136 picorv32.mem_rdata_latched[5]
.sym 113137 picorv32.mem_rdata_latched[4]
.sym 113139 picorv32.mem_rdata_latched[0]
.sym 113140 picorv32.mem_rdata_latched[1]
.sym 113143 picorv32.mem_rdata_latched[6]
.sym 113144 picorv32.mem_rdata_latched[4]
.sym 113145 picorv32.mem_rdata_latched[5]
.sym 113146 $abc$36039$n3456_1
.sym 113147 picorv32.mem_rdata_latched[2]
.sym 113148 picorv32.mem_rdata_latched[1]
.sym 113149 picorv32.mem_rdata_latched[0]
.sym 113150 picorv32.mem_rdata_latched[3]
.sym 113151 picorv32.mem_rdata_latched[6]
.sym 113152 picorv32.mem_rdata_latched[5]
.sym 113153 picorv32.mem_rdata_latched[4]
.sym 113155 picorv32.mem_rdata_latched[3]
.sym 113156 $abc$36039$n3458
.sym 113159 $abc$36039$n725
.sym 113160 picorv32.instr_jalr
.sym 113163 picorv32.instr_jal
.sym 113164 picorv32.instr_auipc
.sym 113165 picorv32.instr_lui
.sym 113167 picorv32.mem_rdata_latched[11]
.sym 113171 $abc$36039$n2982_1
.sym 113172 $abc$36039$n2995
.sym 113175 picorv32.mem_rdata_latched[28]
.sym 113179 $abc$36039$n725
.sym 113183 $abc$36039$n5465_1
.sym 113184 $abc$36039$n5467_1
.sym 113185 $abc$36039$n4599
.sym 113187 $abc$36039$n725
.sym 113188 $abc$36039$n2873_1
.sym 113191 picorv32.mem_rdata_latched[31]
.sym 113195 picorv32.mem_rdata_latched[27]
.sym 113196 picorv32.mem_rdata_latched[28]
.sym 113197 $abc$36039$n3067
.sym 113198 $abc$36039$n3068_1
.sym 113199 picorv32.mem_rdata_latched[27]
.sym 113203 picorv32.mem_rdata_latched[28]
.sym 113204 $abc$36039$n3068_1
.sym 113205 picorv32.mem_rdata_latched[27]
.sym 113206 $abc$36039$n3067
.sym 113207 picorv32.mem_rdata_latched[28]
.sym 113211 picorv32.cpuregs_rs1[4]
.sym 113212 $abc$36039$n4584_1
.sym 113213 picorv32.cpu_state[3]
.sym 113214 $abc$36039$n7131
.sym 113215 picorv32.reg_next_pc[5]
.sym 113216 picorv32.reg_out[5]
.sym 113217 $abc$36039$n3713
.sym 113219 picorv32.reg_next_pc[16]
.sym 113220 picorv32.reg_out[16]
.sym 113221 $abc$36039$n3713
.sym 113223 picorv32.reg_out[5]
.sym 113224 picorv32.alu_out_q[5]
.sym 113225 picorv32.latched_stalu
.sym 113227 basesoc_picorv327[19]
.sym 113228 $abc$36039$n3891
.sym 113229 $abc$36039$n3845
.sym 113231 basesoc_picorv327[26]
.sym 113232 $abc$36039$n3905_1
.sym 113233 $abc$36039$n3845
.sym 113235 picorv32.reg_next_pc[26]
.sym 113236 picorv32.reg_out[26]
.sym 113237 $abc$36039$n3713
.sym 113239 basesoc_picorv327[12]
.sym 113240 $abc$36039$n3877_1
.sym 113241 $abc$36039$n3845
.sym 113243 picorv32.reg_next_pc[5]
.sym 113244 $abc$36039$n3732
.sym 113245 $abc$36039$n3713
.sym 113246 $abc$36039$n3714_1
.sym 113247 $abc$36039$n5011
.sym 113248 $abc$36039$n5444
.sym 113249 $abc$36039$n3732
.sym 113250 $abc$36039$n2878
.sym 113251 basesoc_picorv327[21]
.sym 113252 $abc$36039$n3895
.sym 113253 $abc$36039$n3845
.sym 113255 $abc$36039$n3814_1
.sym 113256 $abc$36039$n4704
.sym 113257 $abc$36039$n3723
.sym 113259 picorv32.reg_next_pc[25]
.sym 113260 $abc$36039$n3812
.sym 113261 $abc$36039$n3713
.sym 113262 $abc$36039$n3714_1
.sym 113263 picorv32.reg_next_pc[27]
.sym 113264 $abc$36039$n3820_1
.sym 113265 $abc$36039$n3713
.sym 113266 $abc$36039$n3714_1
.sym 113267 $abc$36039$n5011
.sym 113268 $abc$36039$n5464
.sym 113269 $abc$36039$n3772
.sym 113270 $abc$36039$n2878
.sym 113271 picorv32.reg_out[11]
.sym 113272 picorv32.alu_out_q[11]
.sym 113273 picorv32.latched_stalu
.sym 113275 $abc$36039$n3729
.sym 113276 $abc$36039$n4641
.sym 113277 $abc$36039$n3723
.sym 113279 picorv32.reg_next_pc[15]
.sym 113280 $abc$36039$n3772
.sym 113281 $abc$36039$n3713
.sym 113282 $abc$36039$n3714_1
.sym 113283 picorv32.irq_state[0]
.sym 113284 picorv32.reg_next_pc[27]
.sym 113285 $abc$36039$n3820_1
.sym 113286 $abc$36039$n2878
.sym 113287 $abc$36039$n4650
.sym 113291 $abc$36039$n5011
.sym 113292 $abc$36039$n5456
.sym 113293 $abc$36039$n3756
.sym 113294 $abc$36039$n2878
.sym 113295 picorv32.reg_next_pc[11]
.sym 113296 $abc$36039$n3756
.sym 113297 $abc$36039$n3713
.sym 113298 $abc$36039$n3714_1
.sym 113299 picorv32.reg_out[13]
.sym 113300 picorv32.alu_out_q[13]
.sym 113301 picorv32.latched_stalu
.sym 113303 picorv32.is_lui_auipc_jal
.sym 113304 picorv32.cpuregs_rs1[7]
.sym 113305 $abc$36039$n3974_1
.sym 113306 picorv32.cpu_state[2]
.sym 113307 $abc$36039$n4656
.sym 113311 $abc$36039$n3826_1
.sym 113312 $abc$36039$n4713
.sym 113313 $abc$36039$n3723
.sym 113315 $abc$36039$n4641
.sym 113319 $abc$36039$n4644
.sym 113323 $abc$36039$n3786
.sym 113324 $abc$36039$n4683
.sym 113325 $abc$36039$n3723
.sym 113327 $abc$36039$n4662
.sym 113331 $abc$36039$n3802_1
.sym 113332 $abc$36039$n4695
.sym 113333 $abc$36039$n3723
.sym 113335 basesoc_picorv327[0]
.sym 113336 $abc$36039$n4349
.sym 113337 $abc$36039$n3407
.sym 113338 picorv32.cpu_state[5]
.sym 113339 $abc$36039$n3810_1
.sym 113340 $abc$36039$n4701
.sym 113341 $abc$36039$n3723
.sym 113343 $abc$36039$n3754_1
.sym 113344 $abc$36039$n4659
.sym 113345 $abc$36039$n3723
.sym 113347 $abc$36039$n3774
.sym 113348 $abc$36039$n4674
.sym 113349 $abc$36039$n3723
.sym 113351 basesoc_picorv328[15]
.sym 113355 basesoc_picorv327[1]
.sym 113356 $abc$36039$n3927_1
.sym 113357 $abc$36039$n3929_1
.sym 113358 $abc$36039$n3930_1
.sym 113359 basesoc_picorv327[7]
.sym 113360 $abc$36039$n3927_1
.sym 113361 $abc$36039$n3971_1
.sym 113362 $abc$36039$n3972
.sym 113363 basesoc_picorv328[10]
.sym 113367 basesoc_picorv327[6]
.sym 113368 $abc$36039$n3927_1
.sym 113369 $abc$36039$n3964
.sym 113370 $abc$36039$n3965
.sym 113371 $abc$36039$n3730
.sym 113372 $abc$36039$n4860
.sym 113373 $abc$36039$n3718_1
.sym 113374 $abc$36039$n4800
.sym 113375 $abc$36039$n3730
.sym 113376 $abc$36039$n4852
.sym 113377 $abc$36039$n3718_1
.sym 113378 $abc$36039$n4792
.sym 113379 $abc$36039$n3730
.sym 113380 $abc$36039$n4857
.sym 113381 $abc$36039$n3718_1
.sym 113382 $abc$36039$n4797
.sym 113383 picorv32.reg_out[26]
.sym 113384 picorv32.alu_out_q[26]
.sym 113385 picorv32.latched_stalu
.sym 113387 basesoc_picorv327[7]
.sym 113388 $abc$36039$n4356
.sym 113389 $abc$36039$n3407
.sym 113390 picorv32.cpu_state[5]
.sym 113391 $abc$36039$n4350
.sym 113392 $abc$36039$n3400
.sym 113393 $abc$36039$n3931
.sym 113395 $abc$36039$n4356
.sym 113396 $abc$36039$n3400
.sym 113397 $abc$36039$n3975
.sym 113398 $abc$36039$n3973_1
.sym 113399 picorv32.decoded_imm[15]
.sym 113400 $abc$36039$n3636_1
.sym 113401 $abc$36039$n2969_1
.sym 113403 basesoc_picorv328[12]
.sym 113407 basesoc_picorv327[1]
.sym 113408 $abc$36039$n4350
.sym 113409 $abc$36039$n3407
.sym 113410 picorv32.cpu_state[5]
.sym 113411 picorv32.decoded_imm[10]
.sym 113412 $abc$36039$n3626
.sym 113413 $abc$36039$n2969_1
.sym 113415 $abc$36039$n4358
.sym 113416 $abc$36039$n3400
.sym 113417 $abc$36039$n3990_1
.sym 113418 $abc$36039$n3987
.sym 113419 picorv32.decoded_imm[20]
.sym 113420 $abc$36039$n3646_1
.sym 113421 $abc$36039$n2969_1
.sym 113423 basesoc_picorv328[19]
.sym 113427 basesoc_picorv327[9]
.sym 113428 $abc$36039$n4358
.sym 113429 $abc$36039$n3407
.sym 113430 picorv32.cpu_state[5]
.sym 113431 basesoc_picorv328[16]
.sym 113435 picorv32.decoded_imm[19]
.sym 113436 $abc$36039$n3644
.sym 113437 $abc$36039$n2969_1
.sym 113439 $abc$36039$n5011
.sym 113440 $abc$36039$n5460
.sym 113441 $abc$36039$n3764
.sym 113442 $abc$36039$n2878
.sym 113443 $abc$36039$n3941_1
.sym 113444 picorv32.cpu_state[2]
.sym 113445 picorv32.reg_pc[9]
.sym 113448 picorv32.reg_pc[2]
.sym 113449 $abc$36039$n6737
.sym 113452 picorv32.reg_pc[3]
.sym 113454 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 113456 picorv32.reg_pc[4]
.sym 113458 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 113460 picorv32.reg_pc[5]
.sym 113462 $auto$alumacc.cc:474:replace_alu$5996.C[5]
.sym 113464 picorv32.reg_pc[6]
.sym 113466 $auto$alumacc.cc:474:replace_alu$5996.C[6]
.sym 113468 picorv32.reg_pc[7]
.sym 113470 $auto$alumacc.cc:474:replace_alu$5996.C[7]
.sym 113472 picorv32.reg_pc[8]
.sym 113474 $auto$alumacc.cc:474:replace_alu$5996.C[8]
.sym 113476 picorv32.reg_pc[9]
.sym 113478 $auto$alumacc.cc:474:replace_alu$5996.C[9]
.sym 113480 picorv32.reg_pc[10]
.sym 113482 $auto$alumacc.cc:474:replace_alu$5996.C[10]
.sym 113484 picorv32.reg_pc[11]
.sym 113486 $auto$alumacc.cc:474:replace_alu$5996.C[11]
.sym 113488 picorv32.reg_pc[12]
.sym 113490 $auto$alumacc.cc:474:replace_alu$5996.C[12]
.sym 113492 picorv32.reg_pc[13]
.sym 113494 $auto$alumacc.cc:474:replace_alu$5996.C[13]
.sym 113496 picorv32.reg_pc[14]
.sym 113498 $auto$alumacc.cc:474:replace_alu$5996.C[14]
.sym 113500 picorv32.reg_pc[15]
.sym 113502 $auto$alumacc.cc:474:replace_alu$5996.C[15]
.sym 113504 picorv32.reg_pc[16]
.sym 113506 $auto$alumacc.cc:474:replace_alu$5996.C[16]
.sym 113508 picorv32.reg_pc[17]
.sym 113510 $auto$alumacc.cc:474:replace_alu$5996.C[17]
.sym 113512 picorv32.reg_pc[18]
.sym 113514 $auto$alumacc.cc:474:replace_alu$5996.C[18]
.sym 113516 picorv32.reg_pc[19]
.sym 113518 $auto$alumacc.cc:474:replace_alu$5996.C[19]
.sym 113520 picorv32.reg_pc[20]
.sym 113522 $auto$alumacc.cc:474:replace_alu$5996.C[20]
.sym 113524 picorv32.reg_pc[21]
.sym 113526 $auto$alumacc.cc:474:replace_alu$5996.C[21]
.sym 113528 picorv32.reg_pc[22]
.sym 113530 $auto$alumacc.cc:474:replace_alu$5996.C[22]
.sym 113532 picorv32.reg_pc[23]
.sym 113534 $auto$alumacc.cc:474:replace_alu$5996.C[23]
.sym 113536 picorv32.reg_pc[24]
.sym 113538 $auto$alumacc.cc:474:replace_alu$5996.C[24]
.sym 113540 picorv32.reg_pc[25]
.sym 113542 $auto$alumacc.cc:474:replace_alu$5996.C[25]
.sym 113544 picorv32.reg_pc[26]
.sym 113546 $auto$alumacc.cc:474:replace_alu$5996.C[26]
.sym 113548 picorv32.reg_pc[27]
.sym 113550 $auto$alumacc.cc:474:replace_alu$5996.C[27]
.sym 113552 picorv32.reg_pc[28]
.sym 113554 $auto$alumacc.cc:474:replace_alu$5996.C[28]
.sym 113556 picorv32.reg_pc[29]
.sym 113558 $auto$alumacc.cc:474:replace_alu$5996.C[29]
.sym 113560 picorv32.reg_pc[30]
.sym 113562 $auto$alumacc.cc:474:replace_alu$5996.C[30]
.sym 113564 picorv32.reg_pc[31]
.sym 113566 $auto$alumacc.cc:474:replace_alu$5996.C[31]
.sym 113567 $abc$36039$n4710
.sym 113571 $abc$36039$n4674
.sym 113575 basesoc_picorv327[5]
.sym 113576 $abc$36039$n3927_1
.sym 113577 $abc$36039$n3957_1
.sym 113578 $abc$36039$n3958
.sym 113579 basesoc_picorv327[29]
.sym 113580 $abc$36039$n3927_1
.sym 113581 $abc$36039$n4121_1
.sym 113582 $abc$36039$n4122
.sym 113583 basesoc_picorv327[3]
.sym 113584 $abc$36039$n3927_1
.sym 113585 $abc$36039$n3943
.sym 113586 $abc$36039$n3944_1
.sym 113587 $abc$36039$n2900_1
.sym 113588 basesoc_picorv327[11]
.sym 113589 $abc$36039$n3926_1
.sym 113590 basesoc_picorv327[13]
.sym 113591 $abc$36039$n3941_1
.sym 113592 picorv32.cpu_state[2]
.sym 113593 picorv32.reg_pc[24]
.sym 113595 picorv32.reg_pc[12]
.sym 113596 $abc$36039$n3941_1
.sym 113597 picorv32.cpu_state[2]
.sym 113598 $abc$36039$n4009
.sym 113599 $abc$36039$n4010
.sym 113600 $abc$36039$n2974
.sym 113601 $abc$36039$n4006
.sym 113602 $abc$36039$n4007
.sym 113603 picorv32.is_lui_auipc_jal
.sym 113604 picorv32.cpu_state[2]
.sym 113605 picorv32.cpuregs_rs1[12]
.sym 113606 $abc$36039$n4008
.sym 113607 picorv32.is_lui_auipc_jal
.sym 113608 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113611 $abc$36039$n2950
.sym 113612 $abc$36039$n2900_1
.sym 113613 picorv32.cpu_state[4]
.sym 113614 basesoc_picorv327[30]
.sym 113615 picorv32.mem_rdata_q[13]
.sym 113616 picorv32.mem_rdata_q[12]
.sym 113617 picorv32.is_alu_reg_imm
.sym 113618 picorv32.instr_jalr
.sym 113619 $abc$36039$n5449_1
.sym 113620 picorv32.cpu_state[2]
.sym 113621 $abc$36039$n4138
.sym 113622 $abc$36039$n4139_1
.sym 113623 picorv32.reg_pc[31]
.sym 113624 $abc$36039$n3941_1
.sym 113625 picorv32.is_lui_auipc_jal
.sym 113626 picorv32.cpuregs_rs1[31]
.sym 113627 $abc$36039$n3941_1
.sym 113628 picorv32.cpu_state[2]
.sym 113629 picorv32.reg_pc[15]
.sym 113631 $abc$36039$n3941_1
.sym 113632 picorv32.cpu_state[2]
.sym 113633 picorv32.reg_pc[20]
.sym 113635 $abc$36039$n2950
.sym 113636 $abc$36039$n2899
.sym 113637 picorv32.cpu_state[4]
.sym 113638 basesoc_picorv327[31]
.sym 113639 $abc$36039$n2890_1
.sym 113640 $abc$36039$n2891_1
.sym 113641 $abc$36039$n2893
.sym 113642 $abc$36039$n2894_1
.sym 113643 $abc$36039$n2900_1
.sym 113644 picorv32.instr_srl
.sym 113645 picorv32.instr_srli
.sym 113647 $abc$36039$n3482
.sym 113648 picorv32.is_alu_reg_reg
.sym 113651 picorv32.instr_srai
.sym 113652 picorv32.instr_sra
.sym 113653 basesoc_picorv327[31]
.sym 113655 picorv32.mem_rdata_q[12]
.sym 113656 picorv32.mem_rdata_q[13]
.sym 113657 picorv32.mem_rdata_q[14]
.sym 113658 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 113659 picorv32.instr_blt
.sym 113660 picorv32.instr_sh
.sym 113661 picorv32.instr_sra
.sym 113662 picorv32.instr_srai
.sym 113663 picorv32.mem_rdata_q[29]
.sym 113664 picorv32.mem_rdata_q[31]
.sym 113665 $abc$36039$n3484_1
.sym 113666 picorv32.mem_rdata_q[30]
.sym 113667 $abc$36039$n3497
.sym 113668 $abc$36039$n3485_1
.sym 113675 $abc$36039$n3483
.sym 113676 $abc$36039$n3485_1
.sym 113679 $abc$36039$n3486_1
.sym 113680 picorv32.is_alu_reg_reg
.sym 113683 picorv32.mem_rdata_q[12]
.sym 113684 picorv32.mem_rdata_q[13]
.sym 113685 picorv32.mem_rdata_q[14]
.sym 113686 picorv32.is_alu_reg_reg
.sym 113687 $abc$36039$n2889_1
.sym 113688 $abc$36039$n2895
.sym 113689 $abc$36039$n2902_1
.sym 113691 picorv32.mem_rdata_q[13]
.sym 113692 picorv32.mem_rdata_q[14]
.sym 113693 picorv32.mem_rdata_q[12]
.sym 113695 $abc$36039$n13
.sym 113699 picorv32.instr_srl
.sym 113700 picorv32.instr_srli
.sym 113701 $abc$36039$n2900_1
.sym 113707 $abc$36039$n9
.sym 113711 sys_rst
.sym 113712 basesoc_dat_w[2]
.sym 113719 $abc$36039$n134
.sym 113727 $abc$36039$n5
.sym 113731 $abc$36039$n134
.sym 113732 $abc$36039$n122
.sym 113733 basesoc_adr[1]
.sym 113734 basesoc_adr[0]
.sym 113739 basesoc_adr[2]
.sym 113740 $abc$36039$n3255
.sym 113741 $abc$36039$n3207
.sym 113742 sys_rst
.sym 113743 sys_rst
.sym 113744 basesoc_dat_w[6]
.sym 113755 basesoc_adr[2]
.sym 113771 basesoc_dat_w[4]
.sym 113800 basesoc_ctrl_bus_errors[0]
.sym 113805 basesoc_ctrl_bus_errors[1]
.sym 113809 basesoc_ctrl_bus_errors[2]
.sym 113810 $auto$alumacc.cc:474:replace_alu$5960.C[2]
.sym 113813 basesoc_ctrl_bus_errors[3]
.sym 113814 $auto$alumacc.cc:474:replace_alu$5960.C[3]
.sym 113817 basesoc_ctrl_bus_errors[4]
.sym 113818 $auto$alumacc.cc:474:replace_alu$5960.C[4]
.sym 113821 basesoc_ctrl_bus_errors[5]
.sym 113822 $auto$alumacc.cc:474:replace_alu$5960.C[5]
.sym 113825 basesoc_ctrl_bus_errors[6]
.sym 113826 $auto$alumacc.cc:474:replace_alu$5960.C[6]
.sym 113829 basesoc_ctrl_bus_errors[7]
.sym 113830 $auto$alumacc.cc:474:replace_alu$5960.C[7]
.sym 113833 basesoc_ctrl_bus_errors[8]
.sym 113834 $auto$alumacc.cc:474:replace_alu$5960.C[8]
.sym 113837 basesoc_ctrl_bus_errors[9]
.sym 113838 $auto$alumacc.cc:474:replace_alu$5960.C[9]
.sym 113841 basesoc_ctrl_bus_errors[10]
.sym 113842 $auto$alumacc.cc:474:replace_alu$5960.C[10]
.sym 113845 basesoc_ctrl_bus_errors[11]
.sym 113846 $auto$alumacc.cc:474:replace_alu$5960.C[11]
.sym 113849 basesoc_ctrl_bus_errors[12]
.sym 113850 $auto$alumacc.cc:474:replace_alu$5960.C[12]
.sym 113853 basesoc_ctrl_bus_errors[13]
.sym 113854 $auto$alumacc.cc:474:replace_alu$5960.C[13]
.sym 113857 basesoc_ctrl_bus_errors[14]
.sym 113858 $auto$alumacc.cc:474:replace_alu$5960.C[14]
.sym 113861 basesoc_ctrl_bus_errors[15]
.sym 113862 $auto$alumacc.cc:474:replace_alu$5960.C[15]
.sym 113865 basesoc_ctrl_bus_errors[16]
.sym 113866 $auto$alumacc.cc:474:replace_alu$5960.C[16]
.sym 113869 basesoc_ctrl_bus_errors[17]
.sym 113870 $auto$alumacc.cc:474:replace_alu$5960.C[17]
.sym 113873 basesoc_ctrl_bus_errors[18]
.sym 113874 $auto$alumacc.cc:474:replace_alu$5960.C[18]
.sym 113877 basesoc_ctrl_bus_errors[19]
.sym 113878 $auto$alumacc.cc:474:replace_alu$5960.C[19]
.sym 113881 basesoc_ctrl_bus_errors[20]
.sym 113882 $auto$alumacc.cc:474:replace_alu$5960.C[20]
.sym 113885 basesoc_ctrl_bus_errors[21]
.sym 113886 $auto$alumacc.cc:474:replace_alu$5960.C[21]
.sym 113889 basesoc_ctrl_bus_errors[22]
.sym 113890 $auto$alumacc.cc:474:replace_alu$5960.C[22]
.sym 113893 basesoc_ctrl_bus_errors[23]
.sym 113894 $auto$alumacc.cc:474:replace_alu$5960.C[23]
.sym 113897 basesoc_ctrl_bus_errors[24]
.sym 113898 $auto$alumacc.cc:474:replace_alu$5960.C[24]
.sym 113901 basesoc_ctrl_bus_errors[25]
.sym 113902 $auto$alumacc.cc:474:replace_alu$5960.C[25]
.sym 113905 basesoc_ctrl_bus_errors[26]
.sym 113906 $auto$alumacc.cc:474:replace_alu$5960.C[26]
.sym 113909 basesoc_ctrl_bus_errors[27]
.sym 113910 $auto$alumacc.cc:474:replace_alu$5960.C[27]
.sym 113913 basesoc_ctrl_bus_errors[28]
.sym 113914 $auto$alumacc.cc:474:replace_alu$5960.C[28]
.sym 113917 basesoc_ctrl_bus_errors[29]
.sym 113918 $auto$alumacc.cc:474:replace_alu$5960.C[29]
.sym 113921 basesoc_ctrl_bus_errors[30]
.sym 113922 $auto$alumacc.cc:474:replace_alu$5960.C[30]
.sym 113925 basesoc_ctrl_bus_errors[31]
.sym 113926 $auto$alumacc.cc:474:replace_alu$5960.C[31]
.sym 113927 $abc$36039$n13
.sym 113951 $abc$36039$n232
.sym 113952 $abc$36039$n3059
.sym 113991 $abc$36039$n3363
.sym 113992 spiflash_bus_dat_r[2]
.sym 113993 array_muxed0[17]
.sym 113994 $abc$36039$n3371
.sym 113995 $abc$36039$n3363
.sym 113996 spiflash_bus_dat_r[3]
.sym 113997 array_muxed0[18]
.sym 113998 $abc$36039$n3371
.sym 114011 $abc$36039$n3363
.sym 114012 spiflash_bus_dat_r[5]
.sym 114013 array_muxed0[20]
.sym 114014 $abc$36039$n3371
.sym 114015 $abc$36039$n3363
.sym 114016 spiflash_bus_dat_r[4]
.sym 114017 array_muxed0[19]
.sym 114018 $abc$36039$n3371
.sym 114023 $abc$36039$n2982
.sym 114024 $abc$36039$n3371
.sym 114027 $abc$36039$n3363
.sym 114028 spiflash_bus_dat_r[0]
.sym 114029 array_muxed0[15]
.sym 114030 $abc$36039$n3371
.sym 114031 basesoc_bus_wishbone_dat_r[5]
.sym 114032 slave_sel_r[0]
.sym 114033 spiflash_bus_dat_r[5]
.sym 114034 slave_sel_r[1]
.sym 114035 basesoc_bus_wishbone_dat_r[3]
.sym 114036 slave_sel_r[0]
.sym 114037 spiflash_bus_dat_r[3]
.sym 114038 slave_sel_r[1]
.sym 114039 $abc$36039$n3363
.sym 114040 spiflash_bus_dat_r[1]
.sym 114041 array_muxed0[16]
.sym 114042 $abc$36039$n3371
.sym 114043 basesoc_bus_wishbone_dat_r[4]
.sym 114044 slave_sel_r[0]
.sym 114045 spiflash_bus_dat_r[4]
.sym 114046 slave_sel_r[1]
.sym 114047 basesoc_bus_wishbone_dat_r[0]
.sym 114048 slave_sel_r[0]
.sym 114049 spiflash_bus_dat_r[0]
.sym 114050 slave_sel_r[1]
.sym 114051 basesoc_bus_wishbone_dat_r[6]
.sym 114052 slave_sel_r[0]
.sym 114053 spiflash_bus_dat_r[6]
.sym 114054 slave_sel_r[1]
.sym 114055 $abc$36039$n2845
.sym 114056 $abc$36039$n2997_1
.sym 114057 picorv32.mem_rdata_q[0]
.sym 114058 $abc$36039$n2954
.sym 114059 $abc$36039$n2845
.sym 114060 $abc$36039$n3009
.sym 114061 picorv32.mem_rdata_q[3]
.sym 114062 $abc$36039$n2954
.sym 114063 picorv32.mem_rdata_latched[4]
.sym 114067 $abc$36039$n2845
.sym 114068 $abc$36039$n2984_1
.sym 114069 picorv32.mem_rdata_q[6]
.sym 114070 $abc$36039$n2954
.sym 114071 basesoc_bus_wishbone_dat_r[1]
.sym 114072 slave_sel_r[0]
.sym 114073 spiflash_bus_dat_r[1]
.sym 114074 slave_sel_r[1]
.sym 114075 $abc$36039$n2845
.sym 114076 $abc$36039$n2992
.sym 114077 picorv32.mem_rdata_q[4]
.sym 114078 $abc$36039$n2954
.sym 114079 $abc$36039$n2845
.sym 114080 $abc$36039$n2988_1
.sym 114081 picorv32.mem_rdata_q[5]
.sym 114082 $abc$36039$n2954
.sym 114083 picorv32.mem_rdata_latched[6]
.sym 114087 $abc$36039$n3493_1
.sym 114088 picorv32.mem_rdata_q[0]
.sym 114089 picorv32.mem_rdata_q[1]
.sym 114090 picorv32.mem_rdata_q[3]
.sym 114091 $abc$36039$n2845
.sym 114092 $abc$36039$n3005
.sym 114093 picorv32.mem_rdata_q[2]
.sym 114094 $abc$36039$n2954
.sym 114095 picorv32.mem_rdata_latched[5]
.sym 114099 $abc$36039$n2845
.sym 114100 $abc$36039$n3001_1
.sym 114101 picorv32.mem_rdata_q[1]
.sym 114102 $abc$36039$n2954
.sym 114103 picorv32.mem_rdata_latched[2]
.sym 114107 picorv32.mem_rdata_latched[1]
.sym 114111 picorv32.mem_rdata_q[2]
.sym 114112 picorv32.mem_rdata_q[4]
.sym 114113 picorv32.mem_rdata_q[5]
.sym 114114 picorv32.mem_rdata_q[6]
.sym 114115 picorv32.mem_rdata_latched[0]
.sym 114119 picorv32.mem_rdata_q[30]
.sym 114120 $abc$36039$n3026
.sym 114121 $abc$36039$n2954
.sym 114123 basesoc_counter[0]
.sym 114124 basesoc_counter[1]
.sym 114131 basesoc_counter[0]
.sym 114135 array_muxed0[19]
.sym 114136 array_muxed0[20]
.sym 114137 array_muxed0[21]
.sym 114138 $abc$36039$n3224
.sym 114143 picorv32.mem_rdata_q[28]
.sym 114144 $abc$36039$n3035_1
.sym 114145 $abc$36039$n2954
.sym 114147 picorv32.mem_rdata_q[25]
.sym 114148 $abc$36039$n3014
.sym 114149 $abc$36039$n2954
.sym 114151 picorv32.mem_rdata_latched[25]
.sym 114155 picorv32.reg_next_pc[27]
.sym 114156 picorv32.reg_out[27]
.sym 114157 $abc$36039$n3713
.sym 114159 picorv32.mem_rdata_latched[25]
.sym 114160 picorv32.mem_rdata_latched[31]
.sym 114161 picorv32.mem_rdata_latched[29]
.sym 114162 picorv32.mem_rdata_latched[30]
.sym 114163 picorv32.mem_rdata_latched[30]
.sym 114167 picorv32.reg_next_pc[24]
.sym 114168 picorv32.reg_out[24]
.sym 114169 $abc$36039$n3713
.sym 114171 picorv32.mem_rdata_latched[27]
.sym 114172 picorv32.mem_rdata_latched[28]
.sym 114173 picorv32.mem_rdata_latched[26]
.sym 114175 picorv32.mem_rdata_latched[26]
.sym 114176 $abc$36039$n3012_1
.sym 114179 picorv32.mem_rdata_latched[29]
.sym 114183 picorv32.mem_rdata_latched[25]
.sym 114187 picorv32.reg_next_pc[24]
.sym 114188 $abc$36039$n3808_1
.sym 114189 $abc$36039$n3713
.sym 114190 $abc$36039$n3714_1
.sym 114191 picorv32.mem_rdata_latched[31]
.sym 114195 picorv32.reg_next_pc[15]
.sym 114196 picorv32.reg_out[15]
.sym 114197 $abc$36039$n3713
.sym 114199 picorv32.reg_out[24]
.sym 114200 picorv32.alu_out_q[24]
.sym 114201 picorv32.latched_stalu
.sym 114203 picorv32.mem_rdata_latched[29]
.sym 114207 picorv32.irq_state[0]
.sym 114208 picorv32.reg_next_pc[24]
.sym 114209 $abc$36039$n3808_1
.sym 114210 $abc$36039$n2878
.sym 114211 picorv32.mem_rdata_latched[30]
.sym 114215 picorv32.instr_jal
.sym 114216 picorv32.decoded_imm_uj[5]
.sym 114217 $abc$36039$n2873_1
.sym 114218 picorv32.mem_rdata_q[25]
.sym 114219 picorv32.reg_out[28]
.sym 114220 picorv32.alu_out_q[28]
.sym 114221 picorv32.latched_stalu
.sym 114223 picorv32.instr_auipc
.sym 114224 picorv32.instr_lui
.sym 114225 picorv32.mem_rdata_q[26]
.sym 114226 $abc$36039$n3103_1
.sym 114227 picorv32.instr_jal
.sym 114228 picorv32.decoded_imm_uj[8]
.sym 114229 $abc$36039$n2873_1
.sym 114230 picorv32.mem_rdata_q[28]
.sym 114231 picorv32.instr_jal
.sym 114232 picorv32.decoded_imm_uj[9]
.sym 114233 $abc$36039$n2873_1
.sym 114234 picorv32.mem_rdata_q[29]
.sym 114235 picorv32.reg_out[27]
.sym 114236 picorv32.alu_out_q[27]
.sym 114237 picorv32.latched_stalu
.sym 114239 picorv32.reg_next_pc[28]
.sym 114240 picorv32.reg_out[28]
.sym 114241 $abc$36039$n3713
.sym 114243 picorv32.reg_out[15]
.sym 114244 picorv32.alu_out_q[15]
.sym 114245 picorv32.latched_stalu
.sym 114247 picorv32.reg_next_pc[22]
.sym 114248 $abc$36039$n3800_1
.sym 114249 $abc$36039$n3713
.sym 114250 $abc$36039$n3714_1
.sym 114251 $abc$36039$n3941_1
.sym 114252 picorv32.reg_pc[7]
.sym 114255 picorv32.irq_state[0]
.sym 114256 picorv32.reg_next_pc[10]
.sym 114257 $abc$36039$n3752
.sym 114258 $abc$36039$n2878
.sym 114259 picorv32.irq_state[0]
.sym 114260 picorv32.reg_next_pc[28]
.sym 114261 $abc$36039$n3824_1
.sym 114262 $abc$36039$n2878
.sym 114263 picorv32.reg_next_pc[10]
.sym 114264 $abc$36039$n3752
.sym 114265 $abc$36039$n3713
.sym 114266 $abc$36039$n3714_1
.sym 114267 basesoc_picorv327[0]
.sym 114268 $abc$36039$n3927_1
.sym 114269 $abc$36039$n3922
.sym 114270 $abc$36039$n3923_1
.sym 114271 picorv32.irq_state[0]
.sym 114272 picorv32.reg_next_pc[22]
.sym 114273 $abc$36039$n3800_1
.sym 114274 $abc$36039$n2878
.sym 114275 picorv32.reg_next_pc[28]
.sym 114276 $abc$36039$n3824_1
.sym 114277 $abc$36039$n3713
.sym 114278 $abc$36039$n3714_1
.sym 114280 basesoc_picorv327[0]
.sym 114281 $abc$36039$n6738
.sym 114284 basesoc_picorv327[1]
.sym 114285 $abc$36039$n6739
.sym 114288 basesoc_picorv327[2]
.sym 114289 $abc$36039$n6740
.sym 114292 basesoc_picorv327[3]
.sym 114293 $abc$36039$n6741
.sym 114296 basesoc_picorv327[4]
.sym 114297 $abc$36039$n6750
.sym 114300 basesoc_picorv327[5]
.sym 114301 $abc$36039$n6751
.sym 114304 basesoc_picorv327[6]
.sym 114305 $abc$36039$n6752
.sym 114308 basesoc_picorv327[7]
.sym 114309 $abc$36039$n6753
.sym 114312 basesoc_picorv327[8]
.sym 114313 $abc$36039$n6755
.sym 114316 basesoc_picorv327[9]
.sym 114317 $abc$36039$n6757
.sym 114320 basesoc_picorv327[10]
.sym 114321 $abc$36039$n6759
.sym 114324 basesoc_picorv327[11]
.sym 114325 $abc$36039$n6761
.sym 114328 basesoc_picorv327[12]
.sym 114329 $abc$36039$n6763
.sym 114332 basesoc_picorv327[13]
.sym 114333 $abc$36039$n6765
.sym 114336 basesoc_picorv327[14]
.sym 114337 $abc$36039$n6743
.sym 114340 basesoc_picorv327[15]
.sym 114341 $abc$36039$n6785
.sym 114344 basesoc_picorv327[16]
.sym 114345 $abc$36039$n6787
.sym 114348 basesoc_picorv327[17]
.sym 114349 $abc$36039$n6767
.sym 114352 basesoc_picorv327[18]
.sym 114353 $abc$36039$n6769
.sym 114356 basesoc_picorv327[19]
.sym 114357 $abc$36039$n6789
.sym 114360 basesoc_picorv327[20]
.sym 114361 $abc$36039$n6771
.sym 114364 basesoc_picorv327[21]
.sym 114365 $abc$36039$n6773
.sym 114368 basesoc_picorv327[22]
.sym 114369 $abc$36039$n6791
.sym 114372 basesoc_picorv327[23]
.sym 114373 $abc$36039$n6775
.sym 114376 basesoc_picorv327[24]
.sym 114377 $abc$36039$n6745
.sym 114380 basesoc_picorv327[25]
.sym 114381 $abc$36039$n6777
.sym 114384 basesoc_picorv327[26]
.sym 114385 $abc$36039$n6747
.sym 114388 basesoc_picorv327[27]
.sym 114389 $abc$36039$n6749
.sym 114392 basesoc_picorv327[28]
.sym 114393 $abc$36039$n6779
.sym 114396 basesoc_picorv327[29]
.sym 114397 $abc$36039$n6781
.sym 114400 basesoc_picorv327[30]
.sym 114401 $abc$36039$n6783
.sym 114404 $PACKER_VCC_NET
.sym 114406 $nextpnr_ICESTORM_LC_19$I3
.sym 114408 basesoc_picorv327[31]
.sym 114409 $abc$36039$n6793
.sym 114410 $nextpnr_ICESTORM_LC_19$COUT
.sym 114414 $nextpnr_ICESTORM_LC_20$I3
.sym 114415 picorv32.decoded_imm_uj[26]
.sym 114416 picorv32.instr_jal
.sym 114417 $abc$36039$n3101
.sym 114418 $abc$36039$n3134_1
.sym 114419 picorv32.instr_jal
.sym 114420 picorv32.decoded_imm_uj[10]
.sym 114421 $abc$36039$n2873_1
.sym 114422 picorv32.mem_rdata_q[30]
.sym 114423 picorv32.instr_jal
.sym 114424 picorv32.decoded_imm_uj[6]
.sym 114425 $abc$36039$n2873_1
.sym 114426 picorv32.mem_rdata_q[26]
.sym 114427 basesoc_picorv327[31]
.sym 114428 picorv32.cpu_state[4]
.sym 114429 picorv32.cpu_state[3]
.sym 114430 $abc$36039$n7158
.sym 114431 basesoc_picorv328[25]
.sym 114435 picorv32.decoded_imm_uj[28]
.sym 114436 picorv32.instr_jal
.sym 114437 $abc$36039$n3101
.sym 114438 $abc$36039$n3138_1
.sym 114439 $abc$36039$n4683
.sym 114443 picorv32.instr_auipc
.sym 114444 picorv32.instr_lui
.sym 114445 picorv32.mem_rdata_q[28]
.sym 114446 $abc$36039$n3103_1
.sym 114447 $abc$36039$n4713
.sym 114451 $abc$36039$n4701
.sym 114455 $abc$36039$n4680
.sym 114459 picorv32.instr_lui
.sym 114460 picorv32.is_lui_auipc_jal
.sym 114463 $abc$36039$n4698
.sym 114467 picorv32.is_sb_sh_sw
.sym 114468 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114469 picorv32.mem_rdata_q[31]
.sym 114471 $abc$36039$n3926_1
.sym 114472 basesoc_picorv327[8]
.sym 114473 $abc$36039$n3976_1
.sym 114474 $abc$36039$n2974
.sym 114475 $abc$36039$n4354
.sym 114476 $abc$36039$n3400
.sym 114477 $abc$36039$n3961
.sym 114478 $abc$36039$n3959_1
.sym 114479 picorv32.is_lui_auipc_jal
.sym 114480 picorv32.cpuregs_rs1[29]
.sym 114481 $abc$36039$n4124_1
.sym 114482 picorv32.cpu_state[2]
.sym 114483 basesoc_dat_w[1]
.sym 114487 $abc$36039$n3926_1
.sym 114488 basesoc_picorv327[6]
.sym 114489 $abc$36039$n3962
.sym 114490 $abc$36039$n2974
.sym 114491 $abc$36039$n5011
.sym 114492 $abc$36039$n5492
.sym 114493 $abc$36039$n3828_1
.sym 114494 $abc$36039$n2878
.sym 114495 $abc$36039$n2900_1
.sym 114496 basesoc_picorv327[4]
.sym 114499 $abc$36039$n2900_1
.sym 114500 basesoc_picorv327[6]
.sym 114503 basesoc_uart_phy_tx_busy
.sym 114504 $abc$36039$n6314
.sym 114507 basesoc_uart_phy_tx_busy
.sym 114508 $abc$36039$n6324
.sym 114511 basesoc_uart_phy_tx_busy
.sym 114512 $abc$36039$n6320
.sym 114515 basesoc_uart_phy_tx_busy
.sym 114516 $abc$36039$n6322
.sym 114519 $abc$36039$n3941_1
.sym 114520 picorv32.cpu_state[2]
.sym 114521 picorv32.reg_pc[4]
.sym 114524 basesoc_uart_phy_storage[0]
.sym 114525 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 114527 basesoc_uart_phy_tx_busy
.sym 114528 $abc$36039$n6318
.sym 114531 basesoc_uart_phy_tx_busy
.sym 114532 $abc$36039$n6326
.sym 114535 $abc$36039$n3926_1
.sym 114536 basesoc_picorv327[4]
.sym 114537 $abc$36039$n3948_1
.sym 114538 $abc$36039$n2974
.sym 114539 basesoc_uart_phy_tx_busy
.sym 114540 $abc$36039$n6332
.sym 114543 basesoc_uart_phy_tx_busy
.sym 114544 $abc$36039$n6330
.sym 114547 basesoc_uart_phy_tx_busy
.sym 114548 $abc$36039$n6340
.sym 114551 $abc$36039$n4352
.sym 114552 $abc$36039$n3400
.sym 114553 $abc$36039$n3947_1
.sym 114554 $abc$36039$n3945_1
.sym 114555 $abc$36039$n2900_1
.sym 114556 basesoc_picorv327[2]
.sym 114559 basesoc_uart_phy_tx_busy
.sym 114560 $abc$36039$n6334
.sym 114563 $abc$36039$n4378
.sym 114564 $abc$36039$n3400
.sym 114565 $abc$36039$n4125
.sym 114566 $abc$36039$n4123
.sym 114567 $abc$36039$n124
.sym 114571 $abc$36039$n2900_1
.sym 114572 basesoc_picorv327[28]
.sym 114575 sys_rst
.sym 114576 $abc$36039$n5941
.sym 114577 user_btn2
.sym 114583 $abc$36039$n3926_1
.sym 114584 basesoc_picorv327[30]
.sym 114585 $abc$36039$n4126
.sym 114586 $abc$36039$n2974
.sym 114587 sys_rst
.sym 114588 $abc$36039$n5937
.sym 114589 user_btn2
.sym 114595 basesoc_uart_phy_storage[31]
.sym 114596 basesoc_uart_phy_storage[15]
.sym 114597 basesoc_adr[0]
.sym 114598 basesoc_adr[1]
.sym 114599 basesoc_uart_phy_tx_busy
.sym 114600 $abc$36039$n6376
.sym 114603 basesoc_uart_phy_tx_busy
.sym 114604 $abc$36039$n6364
.sym 114607 $abc$36039$n138
.sym 114608 $abc$36039$n124
.sym 114609 basesoc_adr[1]
.sym 114610 basesoc_adr[0]
.sym 114611 $abc$36039$n138
.sym 114615 basesoc_uart_phy_tx_busy
.sym 114616 $abc$36039$n6217
.sym 114619 $abc$36039$n2896_1
.sym 114620 $abc$36039$n2899
.sym 114621 $abc$36039$n2901
.sym 114623 basesoc_uart_phy_tx_busy
.sym 114624 $abc$36039$n6370
.sym 114627 basesoc_uart_phy_tx_busy
.sym 114628 $abc$36039$n6350
.sym 114631 $abc$36039$n5279_1
.sym 114632 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 114633 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 114634 $abc$36039$n5297
.sym 114635 $abc$36039$n5287_1
.sym 114636 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 114637 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 114638 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 114639 $abc$36039$n122
.sym 114643 $abc$36039$n5299
.sym 114644 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 114645 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 114646 $abc$36039$n5300
.sym 114651 $abc$36039$n5287_1
.sym 114652 $abc$36039$n5291_1
.sym 114655 $abc$36039$n711
.sym 114656 $abc$36039$n2905
.sym 114657 $abc$36039$n2903
.sym 114663 $abc$36039$n3916
.sym 114664 $abc$36039$n3913
.sym 114665 $abc$36039$n3959
.sym 114666 csrbankarray_sel_r
.sym 114667 $abc$36039$n3916
.sym 114668 $abc$36039$n3913
.sym 114669 $abc$36039$n3959
.sym 114670 csrbankarray_sel_r
.sym 114671 $abc$36039$n3913
.sym 114672 $abc$36039$n3916
.sym 114673 $abc$36039$n3959
.sym 114674 csrbankarray_sel_r
.sym 114675 $abc$36039$n3913
.sym 114676 $abc$36039$n3916
.sym 114677 $abc$36039$n3959
.sym 114678 csrbankarray_sel_r
.sym 114679 $abc$36039$n5279_1
.sym 114680 $abc$36039$n5277_1
.sym 114681 $abc$36039$n5280_1
.sym 114683 $abc$36039$n5294
.sym 114684 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 114685 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 114686 $abc$36039$n5295
.sym 114687 $abc$36039$n3916
.sym 114688 $abc$36039$n3959
.sym 114689 $abc$36039$n3913
.sym 114690 csrbankarray_sel_r
.sym 114691 $abc$36039$n5284_1
.sym 114692 $abc$36039$n5282_1
.sym 114695 basesoc_uart_eventmanager_status_w[0]
.sym 114696 $abc$36039$n5482_1
.sym 114697 basesoc_adr[2]
.sym 114698 $abc$36039$n5483_1
.sym 114699 basesoc_uart_eventmanager_status_w[0]
.sym 114703 basesoc_uart_eventmanager_storage[1]
.sym 114704 basesoc_uart_eventmanager_pending_w[1]
.sym 114705 basesoc_uart_eventmanager_storage[0]
.sym 114706 basesoc_uart_eventmanager_pending_w[0]
.sym 114707 basesoc_uart_rx_fifo_readable
.sym 114708 basesoc_uart_eventmanager_storage[1]
.sym 114709 basesoc_adr[2]
.sym 114710 basesoc_adr[1]
.sym 114711 basesoc_adr[0]
.sym 114712 $abc$36039$n5486_1
.sym 114713 $abc$36039$n4819
.sym 114714 $abc$36039$n3256
.sym 114715 $abc$36039$n5484_1
.sym 114716 $abc$36039$n3256
.sym 114719 basesoc_uart_eventmanager_pending_w[0]
.sym 114720 basesoc_uart_eventmanager_storage[0]
.sym 114721 basesoc_adr[2]
.sym 114722 basesoc_adr[0]
.sym 114723 $abc$36039$n5278_1
.sym 114724 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 114725 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 114726 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 114731 $abc$36039$n4961
.sym 114732 $abc$36039$n2883
.sym 114735 $abc$36039$n4971_1
.sym 114736 $abc$36039$n4967
.sym 114737 $abc$36039$n2883
.sym 114743 $abc$36039$n3378
.sym 114744 $abc$36039$n2882
.sym 114745 csrbankarray_csrbank2_dat0_w[5]
.sym 114747 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 114748 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 114749 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 114750 $abc$36039$n5283_1
.sym 114751 $abc$36039$n3198
.sym 114752 basesoc_ctrl_storage[2]
.sym 114753 $abc$36039$n3302
.sym 114754 basesoc_ctrl_bus_errors[2]
.sym 114755 $abc$36039$n4947_1
.sym 114756 $abc$36039$n4943
.sym 114757 $abc$36039$n2883
.sym 114759 $abc$36039$n100
.sym 114760 $abc$36039$n3198
.sym 114761 $abc$36039$n4963_1
.sym 114762 $abc$36039$n4964
.sym 114763 basesoc_ctrl_bus_errors[13]
.sym 114764 $abc$36039$n3292
.sym 114765 $abc$36039$n3206_1
.sym 114766 basesoc_ctrl_storage[29]
.sym 114771 $abc$36039$n6191
.sym 114772 $abc$36039$n6192
.sym 114773 basesoc_uart_tx_fifo_wrport_we
.sym 114776 $PACKER_VCC_NET
.sym 114777 basesoc_uart_tx_fifo_level0[0]
.sym 114780 basesoc_uart_tx_fifo_level0[0]
.sym 114782 $PACKER_VCC_NET
.sym 114783 basesoc_ctrl_bus_errors[5]
.sym 114784 $abc$36039$n3302
.sym 114785 $abc$36039$n4965_1
.sym 114786 $abc$36039$n4962_1
.sym 114787 sys_rst
.sym 114788 basesoc_uart_tx_fifo_wrport_we
.sym 114789 basesoc_uart_tx_fifo_do_read
.sym 114792 basesoc_uart_tx_fifo_level0[0]
.sym 114796 basesoc_uart_tx_fifo_level0[1]
.sym 114797 $PACKER_VCC_NET
.sym 114800 basesoc_uart_tx_fifo_level0[2]
.sym 114801 $PACKER_VCC_NET
.sym 114802 $auto$alumacc.cc:474:replace_alu$5975.C[2]
.sym 114804 basesoc_uart_tx_fifo_level0[3]
.sym 114805 $PACKER_VCC_NET
.sym 114806 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 114808 basesoc_uart_tx_fifo_level0[4]
.sym 114809 $PACKER_VCC_NET
.sym 114810 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 114811 $abc$36039$n6194
.sym 114812 $abc$36039$n6195
.sym 114813 basesoc_uart_tx_fifo_wrport_we
.sym 114815 $abc$36039$n6200
.sym 114816 $abc$36039$n6201
.sym 114817 basesoc_uart_tx_fifo_wrport_we
.sym 114819 $abc$36039$n6197
.sym 114820 $abc$36039$n6198
.sym 114821 basesoc_uart_tx_fifo_wrport_we
.sym 114827 basesoc_ctrl_bus_errors[21]
.sym 114828 $abc$36039$n3295
.sym 114829 $abc$36039$n3200
.sym 114830 basesoc_ctrl_storage[13]
.sym 114831 $abc$36039$n9
.sym 114835 $abc$36039$n3298
.sym 114836 basesoc_ctrl_bus_errors[30]
.sym 114837 $abc$36039$n102
.sym 114838 $abc$36039$n3198
.sym 114839 $abc$36039$n160
.sym 114843 $abc$36039$n158
.sym 114855 sys_rst
.sym 114856 $abc$36039$n5962
.sym 114857 user_btn1
.sym 114859 sys_rst
.sym 114860 $abc$36039$n5960
.sym 114861 user_btn1
.sym 114863 $abc$36039$n162
.sym 114864 $abc$36039$n164
.sym 114865 $abc$36039$n166
.sym 114866 $abc$36039$n168
.sym 114867 $abc$36039$n3337
.sym 114868 $abc$36039$n3341_1
.sym 114869 $abc$36039$n158
.sym 114870 $abc$36039$n160
.sym 114871 $abc$36039$n168
.sym 114875 $abc$36039$n164
.sym 114879 sys_rst
.sym 114880 $abc$36039$n5972
.sym 114881 user_btn1
.sym 114883 sys_rst
.sym 114884 $abc$36039$n5978
.sym 114885 user_btn1
.sym 114888 waittimer1_count[0]
.sym 114890 $PACKER_VCC_NET
.sym 114895 user_btn1
.sym 114896 $abc$36039$n5948
.sym 114915 user_btn1
.sym 114916 $abc$36039$n5970
.sym 114919 slave_sel[2]
.sym 114983 array_muxed1[3]
.sym 114987 slave_sel[1]
.sym 114988 $abc$36039$n2853
.sym 114989 spiflash_i
.sym 114991 slave_sel[0]
.sym 114995 slave_sel[1]
.sym 114999 sys_rst
.sym 115000 spiflash_i
.sym 115003 slave_sel[2]
.sym 115004 $abc$36039$n2853
.sym 115007 spram_bus_ack
.sym 115008 $abc$36039$n5333_1
.sym 115011 array_muxed1[5]
.sym 115015 spram_bus_ack
.sym 115016 basesoc_bus_wishbone_ack
.sym 115017 spiflash_bus_ack
.sym 115019 $abc$36039$n3354
.sym 115023 slave_sel_r[1]
.sym 115024 spiflash_bus_dat_r[25]
.sym 115027 basesoc_bus_wishbone_dat_r[2]
.sym 115028 slave_sel_r[0]
.sym 115029 spiflash_bus_dat_r[2]
.sym 115030 slave_sel_r[1]
.sym 115031 slave_sel_r[1]
.sym 115032 spiflash_bus_dat_r[28]
.sym 115035 array_muxed0[15]
.sym 115036 array_muxed0[16]
.sym 115037 array_muxed0[17]
.sym 115038 array_muxed0[18]
.sym 115039 slave_sel_r[1]
.sym 115040 spiflash_bus_dat_r[30]
.sym 115043 $abc$36039$n3006_1
.sym 115044 $abc$36039$n3007
.sym 115047 sys_rst
.sym 115048 basesoc_counter[1]
.sym 115051 $abc$36039$n2957_1
.sym 115052 $abc$36039$n2955
.sym 115053 $abc$36039$n2852
.sym 115054 $abc$36039$n2853
.sym 115055 $abc$36039$n2957_1
.sym 115056 $abc$36039$n2955
.sym 115057 $abc$36039$n3036
.sym 115058 $abc$36039$n3037
.sym 115059 $abc$36039$n2957_1
.sym 115060 $abc$36039$n2955
.sym 115061 $abc$36039$n3027_1
.sym 115062 $abc$36039$n3028
.sym 115063 $abc$36039$n3471
.sym 115064 $abc$36039$n3472_1
.sym 115065 $abc$36039$n3473_1
.sym 115067 basesoc_counter[0]
.sym 115068 basesoc_counter[1]
.sym 115071 $abc$36039$n2853
.sym 115072 slave_sel[0]
.sym 115073 $abc$36039$n2742
.sym 115074 basesoc_counter[0]
.sym 115075 $abc$36039$n2957_1
.sym 115076 $abc$36039$n2955
.sym 115077 $abc$36039$n3015_1
.sym 115078 $abc$36039$n3016
.sym 115079 picorv32.mem_rdata_q[31]
.sym 115080 $abc$36039$n3018
.sym 115081 $abc$36039$n2954
.sym 115083 $abc$36039$n3224
.sym 115084 $abc$36039$n3225
.sym 115085 array_muxed0[23]
.sym 115087 array_muxed0[23]
.sym 115088 array_muxed0[24]
.sym 115089 array_muxed0[25]
.sym 115090 array_muxed0[22]
.sym 115091 picorv32.mem_rdata_q[26]
.sym 115092 $abc$36039$n3039
.sym 115093 $abc$36039$n2954
.sym 115095 array_muxed0[22]
.sym 115096 array_muxed0[24]
.sym 115097 array_muxed0[25]
.sym 115099 $abc$36039$n3225
.sym 115100 $abc$36039$n3368
.sym 115103 picorv32.mem_rdata_q[27]
.sym 115104 $abc$36039$n3031
.sym 115105 $abc$36039$n2954
.sym 115107 picorv32.mem_rdata_q[29]
.sym 115108 $abc$36039$n3022
.sym 115109 $abc$36039$n2954
.sym 115111 basesoc_picorv327[24]
.sym 115112 $abc$36039$n3901_1
.sym 115113 $abc$36039$n3845
.sym 115115 basesoc_picorv327[22]
.sym 115116 $abc$36039$n3897_1
.sym 115117 $abc$36039$n3845
.sym 115119 basesoc_picorv327[25]
.sym 115120 $abc$36039$n3903
.sym 115121 $abc$36039$n3845
.sym 115123 basesoc_picorv327[27]
.sym 115124 $abc$36039$n3907_1
.sym 115125 $abc$36039$n3845
.sym 115127 array_muxed0[26]
.sym 115128 array_muxed0[28]
.sym 115129 array_muxed0[23]
.sym 115130 array_muxed0[27]
.sym 115131 basesoc_picorv327[5]
.sym 115132 $abc$36039$n3863_1
.sym 115133 $abc$36039$n3845
.sym 115135 basesoc_picorv327[20]
.sym 115136 $abc$36039$n3893_1
.sym 115137 $abc$36039$n3845
.sym 115139 array_muxed0[26]
.sym 115140 array_muxed0[27]
.sym 115141 array_muxed0[28]
.sym 115143 basesoc_picorv327[30]
.sym 115144 $abc$36039$n3913_1
.sym 115145 $abc$36039$n3845
.sym 115147 basesoc_picorv327[29]
.sym 115148 $abc$36039$n3911_1
.sym 115149 $abc$36039$n3845
.sym 115151 basesoc_picorv327[15]
.sym 115152 $abc$36039$n3883_1
.sym 115153 $abc$36039$n3845
.sym 115155 basesoc_picorv327[11]
.sym 115156 picorv32.cpu_state[4]
.sym 115157 picorv32.cpu_state[3]
.sym 115158 $abc$36039$n7138
.sym 115159 basesoc_picorv327[7]
.sym 115160 $abc$36039$n3867_1
.sym 115161 $abc$36039$n3845
.sym 115163 basesoc_picorv327[7]
.sym 115164 picorv32.cpu_state[4]
.sym 115165 picorv32.cpu_state[3]
.sym 115166 $abc$36039$n7134
.sym 115167 picorv32.reg_next_pc[25]
.sym 115168 picorv32.reg_out[25]
.sym 115169 $abc$36039$n3713
.sym 115171 basesoc_picorv327[28]
.sym 115172 $abc$36039$n3909
.sym 115173 $abc$36039$n3845
.sym 115175 picorv32.reg_out[22]
.sym 115176 picorv32.alu_out_q[22]
.sym 115177 picorv32.latched_stalu
.sym 115179 basesoc_picorv327[3]
.sym 115180 $abc$36039$n3859_1
.sym 115181 $abc$36039$n3845
.sym 115183 picorv32.irq_state[0]
.sym 115184 picorv32.reg_next_pc[25]
.sym 115185 $abc$36039$n3812
.sym 115186 $abc$36039$n2878
.sym 115187 basesoc_picorv327[21]
.sym 115188 picorv32.cpu_state[4]
.sym 115189 picorv32.cpu_state[3]
.sym 115190 $abc$36039$n7148
.sym 115191 picorv32.reg_next_pc[20]
.sym 115192 picorv32.reg_out[20]
.sym 115193 $abc$36039$n3713
.sym 115195 picorv32.reg_next_pc[22]
.sym 115196 picorv32.reg_out[22]
.sym 115197 $abc$36039$n3713
.sym 115199 basesoc_picorv327[10]
.sym 115200 picorv32.cpu_state[4]
.sym 115201 picorv32.cpu_state[3]
.sym 115202 $abc$36039$n7137
.sym 115203 picorv32.reg_next_pc[29]
.sym 115204 picorv32.reg_out[29]
.sym 115205 $abc$36039$n3713
.sym 115207 picorv32.decoded_imm[8]
.sym 115208 $abc$36039$n3622
.sym 115209 $abc$36039$n2969_1
.sym 115211 basesoc_picorv323[4]
.sym 115215 basesoc_picorv323[7]
.sym 115219 basesoc_picorv323[2]
.sym 115223 basesoc_picorv323[1]
.sym 115227 picorv32.decoded_imm[9]
.sym 115228 $abc$36039$n3624
.sym 115229 $abc$36039$n2969_1
.sym 115231 picorv32.decoded_imm[7]
.sym 115232 $abc$36039$n3620
.sym 115233 $abc$36039$n2969_1
.sym 115235 basesoc_picorv323[3]
.sym 115239 basesoc_picorv328[8]
.sym 115243 picorv32.decoded_imm[11]
.sym 115244 $abc$36039$n3628_1
.sym 115245 $abc$36039$n2969_1
.sym 115247 basesoc_picorv323[6]
.sym 115251 basesoc_picorv323[0]
.sym 115255 basesoc_picorv328[11]
.sym 115259 basesoc_picorv328[14]
.sym 115263 basesoc_picorv328[9]
.sym 115267 basesoc_picorv328[13]
.sym 115272 picorv32.reg_pc[2]
.sym 115273 picorv32.decoded_imm[2]
.sym 115276 picorv32.reg_pc[3]
.sym 115277 picorv32.decoded_imm[3]
.sym 115278 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 115280 picorv32.reg_pc[4]
.sym 115281 picorv32.decoded_imm[4]
.sym 115282 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 115284 picorv32.reg_pc[5]
.sym 115285 picorv32.decoded_imm[5]
.sym 115286 $auto$alumacc.cc:474:replace_alu$6005.C[5]
.sym 115288 picorv32.reg_pc[6]
.sym 115289 picorv32.decoded_imm[6]
.sym 115290 $auto$alumacc.cc:474:replace_alu$6005.C[6]
.sym 115292 picorv32.reg_pc[7]
.sym 115293 picorv32.decoded_imm[7]
.sym 115294 $auto$alumacc.cc:474:replace_alu$6005.C[7]
.sym 115296 picorv32.reg_pc[8]
.sym 115297 picorv32.decoded_imm[8]
.sym 115298 $auto$alumacc.cc:474:replace_alu$6005.C[8]
.sym 115300 picorv32.reg_pc[9]
.sym 115301 picorv32.decoded_imm[9]
.sym 115302 $auto$alumacc.cc:474:replace_alu$6005.C[9]
.sym 115304 picorv32.reg_pc[10]
.sym 115305 picorv32.decoded_imm[10]
.sym 115306 $auto$alumacc.cc:474:replace_alu$6005.C[10]
.sym 115308 picorv32.reg_pc[11]
.sym 115309 picorv32.decoded_imm[11]
.sym 115310 $auto$alumacc.cc:474:replace_alu$6005.C[11]
.sym 115312 picorv32.reg_pc[12]
.sym 115313 picorv32.decoded_imm[12]
.sym 115314 $auto$alumacc.cc:474:replace_alu$6005.C[12]
.sym 115316 picorv32.reg_pc[13]
.sym 115317 picorv32.decoded_imm[13]
.sym 115318 $auto$alumacc.cc:474:replace_alu$6005.C[13]
.sym 115320 picorv32.reg_pc[14]
.sym 115321 picorv32.decoded_imm[14]
.sym 115322 $auto$alumacc.cc:474:replace_alu$6005.C[14]
.sym 115324 picorv32.reg_pc[15]
.sym 115325 picorv32.decoded_imm[15]
.sym 115326 $auto$alumacc.cc:474:replace_alu$6005.C[15]
.sym 115328 picorv32.reg_pc[16]
.sym 115329 picorv32.decoded_imm[16]
.sym 115330 $auto$alumacc.cc:474:replace_alu$6005.C[16]
.sym 115332 picorv32.reg_pc[17]
.sym 115333 picorv32.decoded_imm[17]
.sym 115334 $auto$alumacc.cc:474:replace_alu$6005.C[17]
.sym 115336 picorv32.reg_pc[18]
.sym 115337 picorv32.decoded_imm[18]
.sym 115338 $auto$alumacc.cc:474:replace_alu$6005.C[18]
.sym 115340 picorv32.reg_pc[19]
.sym 115341 picorv32.decoded_imm[19]
.sym 115342 $auto$alumacc.cc:474:replace_alu$6005.C[19]
.sym 115344 picorv32.reg_pc[20]
.sym 115345 picorv32.decoded_imm[20]
.sym 115346 $auto$alumacc.cc:474:replace_alu$6005.C[20]
.sym 115348 picorv32.reg_pc[21]
.sym 115349 picorv32.decoded_imm[21]
.sym 115350 $auto$alumacc.cc:474:replace_alu$6005.C[21]
.sym 115352 picorv32.reg_pc[22]
.sym 115353 picorv32.decoded_imm[22]
.sym 115354 $auto$alumacc.cc:474:replace_alu$6005.C[22]
.sym 115356 picorv32.reg_pc[23]
.sym 115357 picorv32.decoded_imm[23]
.sym 115358 $auto$alumacc.cc:474:replace_alu$6005.C[23]
.sym 115360 picorv32.reg_pc[24]
.sym 115361 picorv32.decoded_imm[24]
.sym 115362 $auto$alumacc.cc:474:replace_alu$6005.C[24]
.sym 115364 picorv32.reg_pc[25]
.sym 115365 picorv32.decoded_imm[25]
.sym 115366 $auto$alumacc.cc:474:replace_alu$6005.C[25]
.sym 115368 picorv32.reg_pc[26]
.sym 115369 picorv32.decoded_imm[26]
.sym 115370 $auto$alumacc.cc:474:replace_alu$6005.C[26]
.sym 115372 picorv32.reg_pc[27]
.sym 115373 picorv32.decoded_imm[27]
.sym 115374 $auto$alumacc.cc:474:replace_alu$6005.C[27]
.sym 115376 picorv32.reg_pc[28]
.sym 115377 picorv32.decoded_imm[28]
.sym 115378 $auto$alumacc.cc:474:replace_alu$6005.C[28]
.sym 115380 picorv32.reg_pc[29]
.sym 115381 picorv32.decoded_imm[29]
.sym 115382 $auto$alumacc.cc:474:replace_alu$6005.C[29]
.sym 115384 picorv32.reg_pc[30]
.sym 115385 picorv32.decoded_imm[30]
.sym 115386 $auto$alumacc.cc:474:replace_alu$6005.C[30]
.sym 115388 picorv32.reg_pc[31]
.sym 115389 picorv32.decoded_imm[31]
.sym 115390 $auto$alumacc.cc:474:replace_alu$6005.C[31]
.sym 115391 $abc$36039$n6827
.sym 115392 $abc$36039$n7279
.sym 115393 $abc$36039$n7280
.sym 115395 basesoc_picorv327[30]
.sym 115396 picorv32.cpu_state[4]
.sym 115397 picorv32.cpu_state[3]
.sym 115398 $abc$36039$n7157
.sym 115399 picorv32.is_lui_auipc_jal
.sym 115400 picorv32.cpuregs_rs1[3]
.sym 115401 $abc$36039$n3946
.sym 115402 picorv32.cpu_state[2]
.sym 115403 basesoc_picorv328[31]
.sym 115407 $abc$36039$n3941_1
.sym 115408 picorv32.reg_pc[3]
.sym 115411 $abc$36039$n232
.sym 115412 picorv32.cpu_state[2]
.sym 115415 $abc$36039$n4549
.sym 115416 $abc$36039$n4552_1
.sym 115417 $abc$36039$n4550_1
.sym 115419 $abc$36039$n3941_1
.sym 115420 picorv32.reg_pc[5]
.sym 115423 picorv32.is_lui_auipc_jal
.sym 115424 picorv32.cpuregs_rs1[5]
.sym 115425 $abc$36039$n3960
.sym 115426 picorv32.cpu_state[2]
.sym 115427 picorv32.reg_next_pc[29]
.sym 115428 $abc$36039$n3828_1
.sym 115429 picorv32.irq_state[0]
.sym 115430 $abc$36039$n3713
.sym 115431 $abc$36039$n3941_1
.sym 115432 picorv32.reg_pc[29]
.sym 115435 $abc$36039$n3941_1
.sym 115436 picorv32.cpu_state[2]
.sym 115437 picorv32.reg_pc[23]
.sym 115439 picorv32.mem_rdata_latched[31]
.sym 115443 $abc$36039$n2845
.sym 115444 $abc$36039$n2852
.sym 115447 $abc$36039$n3941_1
.sym 115448 picorv32.reg_pc[17]
.sym 115451 picorv32.mem_rdata_latched[31]
.sym 115455 $abc$36039$n3164
.sym 115456 basesoc_picorv327[31]
.sym 115457 basesoc_picorv328[31]
.sym 115458 $abc$36039$n3165_1
.sym 115464 basesoc_uart_phy_storage[0]
.sym 115465 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 115468 basesoc_uart_phy_storage[1]
.sym 115469 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 115470 $auto$alumacc.cc:474:replace_alu$5969.C[1]
.sym 115472 basesoc_uart_phy_storage[2]
.sym 115473 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 115474 $auto$alumacc.cc:474:replace_alu$5969.C[2]
.sym 115476 basesoc_uart_phy_storage[3]
.sym 115477 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 115478 $auto$alumacc.cc:474:replace_alu$5969.C[3]
.sym 115480 basesoc_uart_phy_storage[4]
.sym 115481 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 115482 $auto$alumacc.cc:474:replace_alu$5969.C[4]
.sym 115484 basesoc_uart_phy_storage[5]
.sym 115485 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 115486 $auto$alumacc.cc:474:replace_alu$5969.C[5]
.sym 115488 basesoc_uart_phy_storage[6]
.sym 115489 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 115490 $auto$alumacc.cc:474:replace_alu$5969.C[6]
.sym 115492 basesoc_uart_phy_storage[7]
.sym 115493 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 115494 $auto$alumacc.cc:474:replace_alu$5969.C[7]
.sym 115496 basesoc_uart_phy_storage[8]
.sym 115497 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 115498 $auto$alumacc.cc:474:replace_alu$5969.C[8]
.sym 115500 basesoc_uart_phy_storage[9]
.sym 115501 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 115502 $auto$alumacc.cc:474:replace_alu$5969.C[9]
.sym 115504 basesoc_uart_phy_storage[10]
.sym 115505 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 115506 $auto$alumacc.cc:474:replace_alu$5969.C[10]
.sym 115508 basesoc_uart_phy_storage[11]
.sym 115509 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 115510 $auto$alumacc.cc:474:replace_alu$5969.C[11]
.sym 115512 basesoc_uart_phy_storage[12]
.sym 115513 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 115514 $auto$alumacc.cc:474:replace_alu$5969.C[12]
.sym 115516 basesoc_uart_phy_storage[13]
.sym 115517 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 115518 $auto$alumacc.cc:474:replace_alu$5969.C[13]
.sym 115520 basesoc_uart_phy_storage[14]
.sym 115521 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 115522 $auto$alumacc.cc:474:replace_alu$5969.C[14]
.sym 115524 basesoc_uart_phy_storage[15]
.sym 115525 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 115526 $auto$alumacc.cc:474:replace_alu$5969.C[15]
.sym 115528 basesoc_uart_phy_storage[16]
.sym 115529 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 115530 $auto$alumacc.cc:474:replace_alu$5969.C[16]
.sym 115532 basesoc_uart_phy_storage[17]
.sym 115533 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 115534 $auto$alumacc.cc:474:replace_alu$5969.C[17]
.sym 115536 basesoc_uart_phy_storage[18]
.sym 115537 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 115538 $auto$alumacc.cc:474:replace_alu$5969.C[18]
.sym 115540 basesoc_uart_phy_storage[19]
.sym 115541 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 115542 $auto$alumacc.cc:474:replace_alu$5969.C[19]
.sym 115544 basesoc_uart_phy_storage[20]
.sym 115545 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 115546 $auto$alumacc.cc:474:replace_alu$5969.C[20]
.sym 115548 basesoc_uart_phy_storage[21]
.sym 115549 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 115550 $auto$alumacc.cc:474:replace_alu$5969.C[21]
.sym 115552 basesoc_uart_phy_storage[22]
.sym 115553 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 115554 $auto$alumacc.cc:474:replace_alu$5969.C[22]
.sym 115556 basesoc_uart_phy_storage[23]
.sym 115557 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 115558 $auto$alumacc.cc:474:replace_alu$5969.C[23]
.sym 115560 basesoc_uart_phy_storage[24]
.sym 115561 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 115562 $auto$alumacc.cc:474:replace_alu$5969.C[24]
.sym 115564 basesoc_uart_phy_storage[25]
.sym 115565 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 115566 $auto$alumacc.cc:474:replace_alu$5969.C[25]
.sym 115568 basesoc_uart_phy_storage[26]
.sym 115569 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 115570 $auto$alumacc.cc:474:replace_alu$5969.C[26]
.sym 115572 basesoc_uart_phy_storage[27]
.sym 115573 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 115574 $auto$alumacc.cc:474:replace_alu$5969.C[27]
.sym 115576 basesoc_uart_phy_storage[28]
.sym 115577 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 115578 $auto$alumacc.cc:474:replace_alu$5969.C[28]
.sym 115580 basesoc_uart_phy_storage[29]
.sym 115581 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 115582 $auto$alumacc.cc:474:replace_alu$5969.C[29]
.sym 115584 basesoc_uart_phy_storage[30]
.sym 115585 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 115586 $auto$alumacc.cc:474:replace_alu$5969.C[30]
.sym 115588 basesoc_uart_phy_storage[31]
.sym 115589 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 115590 $auto$alumacc.cc:474:replace_alu$5969.C[31]
.sym 115594 $auto$alumacc.cc:474:replace_alu$5969.C[32]
.sym 115595 $abc$36039$n126
.sym 115599 picorv32.instr_addi
.sym 115600 picorv32.instr_add
.sym 115601 picorv32.instr_sub
.sym 115602 $abc$36039$n2904_1
.sym 115603 basesoc_picorv327[2]
.sym 115604 $abc$36039$n3857
.sym 115605 $abc$36039$n3845
.sym 115607 basesoc_uart_phy_storage[26]
.sym 115608 $abc$36039$n128
.sym 115609 basesoc_adr[0]
.sym 115610 basesoc_adr[1]
.sym 115611 $abc$36039$n128
.sym 115615 basesoc_uart_phy_storage[9]
.sym 115616 $abc$36039$n142
.sym 115617 basesoc_adr[0]
.sym 115618 basesoc_adr[1]
.sym 115619 $abc$36039$n142
.sym 115623 $abc$36039$n3959
.sym 115624 $abc$36039$n3916
.sym 115625 $abc$36039$n3913
.sym 115626 csrbankarray_sel_r
.sym 115627 basesoc_uart_rx_fifo_readable
.sym 115628 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 115629 basesoc_adr[2]
.sym 115630 basesoc_adr[1]
.sym 115631 basesoc_uart_phy_storage[17]
.sym 115632 $abc$36039$n226
.sym 115633 basesoc_adr[1]
.sym 115634 basesoc_adr[0]
.sym 115635 $abc$36039$n4793_1
.sym 115636 $abc$36039$n4792_1
.sym 115637 $abc$36039$n3227
.sym 115639 $abc$36039$n5286_1
.sym 115640 $abc$36039$n5287_1
.sym 115641 $abc$36039$n5288_1
.sym 115642 $abc$36039$n5289_1
.sym 115643 $abc$36039$n226
.sym 115647 $abc$36039$n4790_1
.sym 115648 $abc$36039$n4789_1
.sym 115649 $abc$36039$n3227
.sym 115651 $abc$36039$n3916
.sym 115652 $abc$36039$n3913
.sym 115653 $abc$36039$n3959
.sym 115654 csrbankarray_sel_r
.sym 115655 basesoc_dat_w[3]
.sym 115659 $abc$36039$n3252
.sym 115660 basesoc_uart_tx_fifo_level0[4]
.sym 115663 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 115664 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 115665 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 115671 basesoc_dat_w[2]
.sym 115675 basesoc_uart_eventmanager_status_w[0]
.sym 115676 $abc$36039$n2881
.sym 115677 $abc$36039$n3255
.sym 115679 basesoc_uart_eventmanager_status_w[0]
.sym 115680 basesoc_uart_tx_old_trigger
.sym 115691 $abc$36039$n96
.sym 115692 $abc$36039$n3198
.sym 115693 $abc$36039$n4949
.sym 115694 $abc$36039$n2883
.sym 115699 $abc$36039$n3360
.sym 115700 $abc$36039$n2882
.sym 115701 csrbankarray_csrbank3_bitbang0_w[3]
.sym 115715 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 115716 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 115717 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 115718 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 115727 basesoc_we
.sym 115728 $abc$36039$n2883
.sym 115729 $abc$36039$n3198
.sym 115730 sys_rst
.sym 115735 sys_rst
.sym 115736 basesoc_uart_tx_fifo_wrport_we
.sym 115737 basesoc_uart_tx_fifo_level0[0]
.sym 115738 basesoc_uart_tx_fifo_do_read
.sym 115747 sys_rst
.sym 115748 basesoc_dat_w[3]
.sym 115752 basesoc_uart_tx_fifo_level0[0]
.sym 115757 basesoc_uart_tx_fifo_level0[1]
.sym 115761 basesoc_uart_tx_fifo_level0[2]
.sym 115762 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 115765 basesoc_uart_tx_fifo_level0[3]
.sym 115766 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 115769 basesoc_uart_tx_fifo_level0[4]
.sym 115770 $auto$alumacc.cc:474:replace_alu$6026.C[4]
.sym 115771 basesoc_uart_tx_fifo_level0[1]
.sym 115775 basesoc_uart_tx_fifo_level0[0]
.sym 115776 basesoc_uart_tx_fifo_level0[1]
.sym 115777 basesoc_uart_tx_fifo_level0[2]
.sym 115778 basesoc_uart_tx_fifo_level0[3]
.sym 115784 waittimer1_count[0]
.sym 115788 waittimer1_count[1]
.sym 115789 $PACKER_VCC_NET
.sym 115792 waittimer1_count[2]
.sym 115793 $PACKER_VCC_NET
.sym 115794 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 115796 waittimer1_count[3]
.sym 115797 $PACKER_VCC_NET
.sym 115798 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 115800 waittimer1_count[4]
.sym 115801 $PACKER_VCC_NET
.sym 115802 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 115804 waittimer1_count[5]
.sym 115805 $PACKER_VCC_NET
.sym 115806 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 115808 waittimer1_count[6]
.sym 115809 $PACKER_VCC_NET
.sym 115810 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 115812 waittimer1_count[7]
.sym 115813 $PACKER_VCC_NET
.sym 115814 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 115816 waittimer1_count[8]
.sym 115817 $PACKER_VCC_NET
.sym 115818 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 115820 waittimer1_count[9]
.sym 115821 $PACKER_VCC_NET
.sym 115822 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 115824 waittimer1_count[10]
.sym 115825 $PACKER_VCC_NET
.sym 115826 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 115828 waittimer1_count[11]
.sym 115829 $PACKER_VCC_NET
.sym 115830 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 115832 waittimer1_count[12]
.sym 115833 $PACKER_VCC_NET
.sym 115834 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 115836 waittimer1_count[13]
.sym 115837 $PACKER_VCC_NET
.sym 115838 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 115840 waittimer1_count[14]
.sym 115841 $PACKER_VCC_NET
.sym 115842 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 115844 waittimer1_count[15]
.sym 115845 $PACKER_VCC_NET
.sym 115846 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 115848 waittimer1_count[16]
.sym 115849 $PACKER_VCC_NET
.sym 115850 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 115851 $abc$36039$n170
.sym 115855 $abc$36039$n162
.sym 115859 sys_rst
.sym 115860 $abc$36039$n5976
.sym 115861 user_btn1
.sym 115863 sys_rst
.sym 115864 $abc$36039$n5980
.sym 115865 user_btn1
.sym 115867 $abc$36039$n166
.sym 115871 eventmanager_status_w[1]
.sym 115872 sys_rst
.sym 115873 user_btn1
.sym 115875 sys_rst
.sym 115876 $abc$36039$n5968
.sym 115877 user_btn1
.sym 115912 basesoc_uart_rx_fifo_level0[0]
.sym 115917 basesoc_uart_rx_fifo_level0[1]
.sym 115921 basesoc_uart_rx_fifo_level0[2]
.sym 115922 $auto$alumacc.cc:474:replace_alu$6017.C[2]
.sym 115925 basesoc_uart_rx_fifo_level0[3]
.sym 115926 $auto$alumacc.cc:474:replace_alu$6017.C[3]
.sym 115929 basesoc_uart_rx_fifo_level0[4]
.sym 115930 $auto$alumacc.cc:474:replace_alu$6017.C[4]
.sym 115939 serial_rx
.sym 115943 spiflash_miso1
.sym 115947 spiflash_bus_dat_r[24]
.sym 115951 $abc$36039$n4990_1
.sym 115952 $abc$36039$n5333_1
.sym 115955 spiflash_bus_dat_r[30]
.sym 115963 spiflash_bus_dat_r[29]
.sym 115975 spiflash_bus_dat_r[25]
.sym 115979 spiflash_bus_dat_r[28]
.sym 115983 spiflash_bus_dat_r[26]
.sym 115987 slave_sel_r[1]
.sym 115988 spiflash_bus_dat_r[27]
.sym 115991 spiflash_bus_dat_r[27]
.sym 115995 slave_sel_r[1]
.sym 115996 spiflash_bus_dat_r[29]
.sym 115999 spiflash_bus_dat_r[31]
.sym 116000 slave_sel_r[1]
.sym 116003 slave_sel_r[1]
.sym 116004 spiflash_bus_dat_r[26]
.sym 116007 basesoc_picorv323[5]
.sym 116011 basesoc_picorv323[3]
.sym 116015 basesoc_picorv323[0]
.sym 116019 $abc$36039$n2957_1
.sym 116020 $abc$36039$n2955
.sym 116021 $abc$36039$n3032_1
.sym 116022 $abc$36039$n3033
.sym 116023 $abc$36039$n2957_1
.sym 116024 $abc$36039$n2955
.sym 116025 $abc$36039$n3019_1
.sym 116026 $abc$36039$n3020_1
.sym 116027 $abc$36039$n2957_1
.sym 116028 $abc$36039$n2955
.sym 116029 $abc$36039$n3040
.sym 116030 $abc$36039$n3041
.sym 116031 basesoc_picorv323[2]
.sym 116035 $abc$36039$n2957_1
.sym 116036 $abc$36039$n2955
.sym 116037 $abc$36039$n3023_1
.sym 116038 $abc$36039$n3024
.sym 116043 $abc$36039$n2847
.sym 116044 $abc$36039$n2958_1
.sym 116045 $abc$36039$n190
.sym 116046 $abc$36039$n192
.sym 116047 picorv32.mem_rdata_latched[31]
.sym 116051 $abc$36039$n2850_1
.sym 116052 $abc$36039$n2956
.sym 116053 $abc$36039$n188
.sym 116054 $abc$36039$n194
.sym 116055 $abc$36039$n188
.sym 116056 $abc$36039$n190
.sym 116057 $abc$36039$n192
.sym 116058 $abc$36039$n194
.sym 116059 picorv32.mem_rdata_latched[26]
.sym 116067 picorv32.mem_rdata_latched[27]
.sym 116071 basesoc_picorv327[10]
.sym 116072 $abc$36039$n3873_1
.sym 116073 $abc$36039$n3845
.sym 116079 picorv32.reg_next_pc[10]
.sym 116080 picorv32.reg_out[10]
.sym 116081 $abc$36039$n3713
.sym 116083 basesoc_picorv32_trap
.sym 116084 $abc$36039$n3390
.sym 116099 $abc$36039$n232
.sym 116100 basesoc_picorv32_trap
.sym 116103 picorv32.irq_state[0]
.sym 116104 picorv32.reg_next_pc[4]
.sym 116105 $abc$36039$n3727
.sym 116106 $abc$36039$n2878
.sym 116107 basesoc_picorv327[18]
.sym 116108 $abc$36039$n3889_1
.sym 116109 $abc$36039$n3845
.sym 116111 basesoc_picorv327[17]
.sym 116112 $abc$36039$n3887_1
.sym 116113 $abc$36039$n3845
.sym 116115 picorv32.reg_next_pc[4]
.sym 116116 picorv32.reg_out[4]
.sym 116117 $abc$36039$n3713
.sym 116119 picorv32.reg_out[4]
.sym 116120 picorv32.alu_out_q[4]
.sym 116121 picorv32.latched_stalu
.sym 116123 picorv32.reg_next_pc[4]
.sym 116124 $abc$36039$n3727
.sym 116125 picorv32.irq_state[0]
.sym 116126 $abc$36039$n3713
.sym 116127 picorv32.cpu_state[4]
.sym 116128 picorv32.reg_sh[0]
.sym 116131 basesoc_picorv327[4]
.sym 116132 $abc$36039$n3861_1
.sym 116133 $abc$36039$n3845
.sym 116135 picorv32.reg_out[25]
.sym 116136 picorv32.alu_out_q[25]
.sym 116137 picorv32.latched_stalu
.sym 116139 basesoc_picorv327[4]
.sym 116140 basesoc_picorv323[4]
.sym 116143 picorv32.reg_next_pc[18]
.sym 116144 picorv32.reg_out[18]
.sym 116145 $abc$36039$n3713
.sym 116147 $abc$36039$n3153
.sym 116148 $abc$36039$n3154
.sym 116149 basesoc_picorv327[1]
.sym 116150 basesoc_picorv323[1]
.sym 116151 picorv32.reg_sh[1]
.sym 116152 $abc$36039$n3695
.sym 116153 picorv32.cpu_state[4]
.sym 116155 basesoc_picorv327[7]
.sym 116156 basesoc_picorv323[7]
.sym 116159 picorv32.reg_next_pc[17]
.sym 116160 picorv32.reg_out[17]
.sym 116161 $abc$36039$n3713
.sym 116163 picorv32.reg_out[10]
.sym 116164 picorv32.alu_out_q[10]
.sym 116165 picorv32.latched_stalu
.sym 116167 picorv32.decoded_imm[1]
.sym 116168 $abc$36039$n3608
.sym 116169 $abc$36039$n2969_1
.sym 116171 basesoc_picorv327[3]
.sym 116172 basesoc_picorv323[3]
.sym 116173 basesoc_picorv327[12]
.sym 116174 basesoc_picorv328[12]
.sym 116175 picorv32.decoded_rs2[4]
.sym 116176 $abc$36039$n3614
.sym 116177 picorv32.is_slli_srli_srai
.sym 116179 picorv32.decoded_imm[4]
.sym 116180 $abc$36039$n3614
.sym 116181 $abc$36039$n2969_1
.sym 116183 basesoc_picorv327[9]
.sym 116184 basesoc_picorv328[9]
.sym 116185 basesoc_picorv327[23]
.sym 116186 basesoc_picorv328[23]
.sym 116187 $abc$36039$n3158_1
.sym 116188 $abc$36039$n3151
.sym 116189 $abc$36039$n3159
.sym 116190 $abc$36039$n3160_1
.sym 116191 picorv32.decoded_imm[13]
.sym 116192 $abc$36039$n3632
.sym 116193 $abc$36039$n2969_1
.sym 116195 $abc$36039$n3155_1
.sym 116196 $abc$36039$n3156
.sym 116197 $abc$36039$n3157_1
.sym 116198 $abc$36039$n3152
.sym 116199 picorv32.decoded_imm[2]
.sym 116200 $abc$36039$n3610
.sym 116201 $abc$36039$n2969_1
.sym 116203 basesoc_picorv327[8]
.sym 116204 basesoc_picorv328[8]
.sym 116205 basesoc_picorv327[11]
.sym 116206 basesoc_picorv328[11]
.sym 116207 picorv32.reg_out[29]
.sym 116208 picorv32.alu_out_q[29]
.sym 116209 picorv32.latched_stalu
.sym 116211 basesoc_picorv327[2]
.sym 116212 basesoc_picorv323[2]
.sym 116215 picorv32.decoded_imm[3]
.sym 116216 $abc$36039$n3612
.sym 116217 $abc$36039$n2969_1
.sym 116219 picorv32.decoded_imm[14]
.sym 116220 $abc$36039$n3634_1
.sym 116221 $abc$36039$n2969_1
.sym 116223 picorv32.decoded_rs2[3]
.sym 116224 $abc$36039$n3612
.sym 116225 picorv32.is_slli_srli_srai
.sym 116227 basesoc_picorv327[14]
.sym 116228 basesoc_picorv328[14]
.sym 116231 basesoc_picorv328[23]
.sym 116235 picorv32.decoded_imm[6]
.sym 116236 $abc$36039$n3618
.sym 116237 $abc$36039$n2969_1
.sym 116239 picorv32.decoded_imm[23]
.sym 116240 $abc$36039$n3652_1
.sym 116241 $abc$36039$n2969_1
.sym 116243 picorv32.decoded_imm[22]
.sym 116244 $abc$36039$n3650
.sym 116245 $abc$36039$n2969_1
.sym 116247 picorv32.decoded_imm[0]
.sym 116248 $abc$36039$n3604_1
.sym 116249 $abc$36039$n2969_1
.sym 116251 picorv32.decoded_rs2[2]
.sym 116252 $abc$36039$n3610
.sym 116253 picorv32.is_slli_srli_srai
.sym 116255 picorv32.decoded_rs2[0]
.sym 116256 $abc$36039$n3604_1
.sym 116257 picorv32.is_slli_srli_srai
.sym 116259 picorv32.reg_out[20]
.sym 116260 picorv32.alu_out_q[20]
.sym 116261 picorv32.latched_stalu
.sym 116263 basesoc_picorv328[21]
.sym 116267 picorv32.irq_state[0]
.sym 116268 picorv32.reg_next_pc[18]
.sym 116269 $abc$36039$n3784_1
.sym 116270 $abc$36039$n2878
.sym 116271 picorv32.mem_rdata_latched[31]
.sym 116275 basesoc_picorv328[22]
.sym 116279 basesoc_picorv328[20]
.sym 116283 picorv32.reg_next_pc[18]
.sym 116284 $abc$36039$n3784_1
.sym 116285 $abc$36039$n3713
.sym 116286 $abc$36039$n3714_1
.sym 116287 basesoc_picorv327[21]
.sym 116288 basesoc_picorv328[21]
.sym 116289 basesoc_picorv327[22]
.sym 116290 basesoc_picorv328[22]
.sym 116291 picorv32.mem_rdata_latched[26]
.sym 116295 picorv32.reg_next_pc[17]
.sym 116296 $abc$36039$n3780
.sym 116297 picorv32.irq_state[0]
.sym 116298 $abc$36039$n3713
.sym 116299 $abc$36039$n3174
.sym 116300 basesoc_picorv327[20]
.sym 116301 basesoc_picorv328[20]
.sym 116302 $abc$36039$n3175_1
.sym 116303 basesoc_picorv328[17]
.sym 116307 picorv32.irq_state[0]
.sym 116308 picorv32.reg_next_pc[17]
.sym 116309 $abc$36039$n3780
.sym 116310 $abc$36039$n2878
.sym 116311 basesoc_picorv328[24]
.sym 116315 picorv32.decoded_imm[21]
.sym 116316 $abc$36039$n3648_1
.sym 116317 $abc$36039$n2969_1
.sym 116319 basesoc_picorv328[26]
.sym 116323 picorv32.reg_out[17]
.sym 116324 picorv32.alu_out_q[17]
.sym 116325 picorv32.latched_stalu
.sym 116327 picorv32.reg_out[16]
.sym 116328 picorv32.alu_out_q[16]
.sym 116329 picorv32.latched_stalu
.sym 116331 picorv32.instr_bge
.sym 116332 picorv32.is_slti_blt_slt
.sym 116333 $abc$36039$n3177
.sym 116334 $abc$36039$n3178
.sym 116335 picorv32.decoded_imm[24]
.sym 116336 $abc$36039$n3654_1
.sym 116337 $abc$36039$n2969_1
.sym 116339 picorv32.decoded_imm[27]
.sym 116340 $abc$36039$n3660_1
.sym 116341 $abc$36039$n2969_1
.sym 116343 basesoc_picorv328[18]
.sym 116347 picorv32.decoded_imm[29]
.sym 116348 $abc$36039$n3664_1
.sym 116349 $abc$36039$n2969_1
.sym 116351 $abc$36039$n3150_1
.sym 116352 $abc$36039$n3161
.sym 116353 $abc$36039$n3168
.sym 116354 $abc$36039$n3173_1
.sym 116355 picorv32.decoded_imm[17]
.sym 116356 $abc$36039$n3640_1
.sym 116357 $abc$36039$n2969_1
.sym 116359 picorv32.instr_bne
.sym 116360 picorv32.instr_beq
.sym 116361 $abc$36039$n3149
.sym 116362 $abc$36039$n3176_1
.sym 116363 $abc$36039$n3167
.sym 116364 basesoc_picorv327[19]
.sym 116365 basesoc_picorv328[19]
.sym 116366 $abc$36039$n3162_1
.sym 116367 basesoc_picorv327[5]
.sym 116368 basesoc_picorv323[5]
.sym 116369 $abc$36039$n3163
.sym 116370 $abc$36039$n3166_1
.sym 116371 basesoc_picorv327[0]
.sym 116372 basesoc_picorv323[0]
.sym 116373 basesoc_picorv327[6]
.sym 116374 basesoc_picorv323[6]
.sym 116375 picorv32.decoded_imm[31]
.sym 116376 $abc$36039$n3668
.sym 116377 $abc$36039$n2969_1
.sym 116379 picorv32.decoded_imm[28]
.sym 116380 $abc$36039$n3662
.sym 116381 $abc$36039$n2969_1
.sym 116383 picorv32.decoded_imm[30]
.sym 116384 $abc$36039$n3666_1
.sym 116385 $abc$36039$n2969_1
.sym 116387 picorv32.decoded_imm[18]
.sym 116388 $abc$36039$n3642_1
.sym 116389 $abc$36039$n2969_1
.sym 116391 basesoc_dat_w[7]
.sym 116395 count[2]
.sym 116396 count[3]
.sym 116397 count[5]
.sym 116398 count[10]
.sym 116399 count[1]
.sym 116400 count[4]
.sym 116401 count[7]
.sym 116402 count[8]
.sym 116403 count[1]
.sym 116404 count[2]
.sym 116405 count[3]
.sym 116406 count[4]
.sym 116407 $abc$36039$n2847
.sym 116408 $abc$36039$n2848_1
.sym 116409 $abc$36039$n2849_1
.sym 116411 count[5]
.sym 116412 count[7]
.sym 116413 count[8]
.sym 116414 count[10]
.sym 116415 basesoc_dat_w[4]
.sym 116419 basesoc_dat_w[6]
.sym 116427 $abc$36039$n2844
.sym 116428 $abc$36039$n2853
.sym 116431 count[11]
.sym 116432 count[12]
.sym 116433 count[13]
.sym 116434 count[15]
.sym 116443 basesoc_dat_w[5]
.sym 116447 basesoc_uart_phy_sink_ready
.sym 116448 basesoc_uart_phy_sink_valid
.sym 116449 basesoc_uart_tx_fifo_level0[4]
.sym 116450 $abc$36039$n3252
.sym 116451 $abc$36039$n5835
.sym 116452 $abc$36039$n3234
.sym 116455 basesoc_uart_phy_tx_busy
.sym 116456 $abc$36039$n6338
.sym 116467 basesoc_uart_phy_tx_busy
.sym 116468 $abc$36039$n6336
.sym 116471 basesoc_uart_phy_tx_busy
.sym 116472 $abc$36039$n6344
.sym 116475 basesoc_uart_phy_tx_busy
.sym 116476 $abc$36039$n6342
.sym 116479 basesoc_uart_phy_tx_busy
.sym 116480 $abc$36039$n6328
.sym 116483 basesoc_uart_phy_tx_busy
.sym 116484 $abc$36039$n6316
.sym 116487 basesoc_uart_phy_tx_busy
.sym 116488 $abc$36039$n6352
.sym 116491 basesoc_uart_phy_tx_busy
.sym 116492 $abc$36039$n6354
.sym 116495 basesoc_uart_phy_tx_busy
.sym 116496 $abc$36039$n6348
.sym 116499 basesoc_uart_phy_tx_busy
.sym 116500 $abc$36039$n6360
.sym 116503 $abc$36039$n132
.sym 116507 basesoc_uart_phy_tx_busy
.sym 116508 $abc$36039$n6358
.sym 116511 basesoc_uart_phy_tx_busy
.sym 116512 $abc$36039$n6356
.sym 116515 basesoc_uart_phy_tx_busy
.sym 116516 $abc$36039$n6346
.sym 116519 basesoc_uart_phy_tx_busy
.sym 116520 $abc$36039$n6372
.sym 116523 array_muxed0[3]
.sym 116527 basesoc_uart_phy_tx_busy
.sym 116528 $abc$36039$n6368
.sym 116531 picorv32.instr_bge
.sym 116532 picorv32.instr_bne
.sym 116533 picorv32.instr_beq
.sym 116535 $abc$36039$n2881
.sym 116536 $abc$36039$n3256
.sym 116537 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 116539 basesoc_uart_phy_tx_busy
.sym 116540 $abc$36039$n6366
.sym 116543 basesoc_uart_phy_tx_busy
.sym 116544 $abc$36039$n6362
.sym 116547 basesoc_uart_phy_tx_busy
.sym 116548 $abc$36039$n6374
.sym 116551 $abc$36039$n3485_1
.sym 116552 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 116555 $abc$36039$n3497
.sym 116556 $abc$36039$n3505
.sym 116559 basesoc_uart_phy_storage[24]
.sym 116560 $abc$36039$n126
.sym 116561 basesoc_adr[0]
.sym 116562 basesoc_adr[1]
.sym 116563 basesoc_uart_phy_storage[0]
.sym 116564 $abc$36039$n132
.sym 116565 basesoc_adr[1]
.sym 116566 basesoc_adr[0]
.sym 116567 $abc$36039$n3505
.sym 116568 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 116571 $abc$36039$n3483
.sym 116572 $abc$36039$n3507
.sym 116575 picorv32.mem_rdata_q[12]
.sym 116576 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 116577 picorv32.mem_rdata_q[13]
.sym 116578 picorv32.mem_rdata_q[14]
.sym 116579 picorv32.mem_rdata_q[12]
.sym 116580 picorv32.mem_rdata_q[13]
.sym 116581 picorv32.mem_rdata_q[14]
.sym 116582 picorv32.is_alu_reg_imm
.sym 116583 eventmanager_status_w[0]
.sym 116587 $abc$36039$n4787_1
.sym 116588 $abc$36039$n4786_1
.sym 116589 $abc$36039$n3227
.sym 116591 $abc$36039$n3360
.sym 116592 $abc$36039$n2882
.sym 116593 csrbankarray_csrbank3_bitbang0_w[2]
.sym 116595 $abc$36039$n3255
.sym 116596 $abc$36039$n2882
.sym 116597 basesoc_adr[2]
.sym 116599 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 116600 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 116601 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 116602 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 116603 eventmanager_status_w[0]
.sym 116604 eventsourceprocess0_old_trigger
.sym 116607 $abc$36039$n3360
.sym 116608 $abc$36039$n2882
.sym 116609 csrbankarray_csrbank3_bitbang0_w[1]
.sym 116611 $abc$36039$n3256
.sym 116612 basesoc_we
.sym 116615 basesoc_adr[3]
.sym 116616 basesoc_adr[2]
.sym 116617 $abc$36039$n3204
.sym 116619 basesoc_adr[4]
.sym 116620 $abc$36039$n3281
.sym 116621 $abc$36039$n2880
.sym 116622 sys_rst
.sym 116623 basesoc_timer0_eventmanager_storage
.sym 116624 $abc$36039$n2880
.sym 116625 $abc$36039$n5488_1
.sym 116626 basesoc_adr[4]
.sym 116627 $abc$36039$n2824
.sym 116631 $abc$36039$n2881
.sym 116632 basesoc_adr[3]
.sym 116635 $abc$36039$n3203
.sym 116636 basesoc_timer0_load_storage[8]
.sym 116637 basesoc_timer0_en_storage
.sym 116638 $abc$36039$n3302
.sym 116639 basesoc_ctrl_reset_reset_r
.sym 116640 $abc$36039$n3254
.sym 116641 sys_rst
.sym 116642 $abc$36039$n2824
.sym 116647 $abc$36039$n3281
.sym 116648 $abc$36039$n3304
.sym 116649 sys_rst
.sym 116651 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 116652 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 116653 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 116654 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 116655 basesoc_adr[3]
.sym 116656 $abc$36039$n2882
.sym 116657 basesoc_adr[2]
.sym 116663 basesoc_adr[4]
.sym 116664 basesoc_adr[2]
.sym 116665 basesoc_adr[3]
.sym 116666 $abc$36039$n3207
.sym 116667 $abc$36039$n3287
.sym 116668 $abc$36039$n3281
.sym 116669 sys_rst
.sym 116671 basesoc_dat_w[5]
.sym 116675 basesoc_ctrl_reset_reset_r
.sym 116679 basesoc_adr[4]
.sym 116680 $abc$36039$n3206_1
.sym 116695 basesoc_adr[4]
.sym 116696 $abc$36039$n3198
.sym 116703 basesoc_ctrl_reset_reset_r
.sym 116707 basesoc_dat_w[5]
.sym 116711 basesoc_dat_w[4]
.sym 116719 basesoc_adr[3]
.sym 116720 basesoc_adr[2]
.sym 116721 $abc$36039$n3207
.sym 116731 basesoc_ctrl_reset_reset_r
.sym 116743 user_btn1
.sym 116744 $abc$36039$n5954
.sym 116751 user_btn1
.sym 116752 $abc$36039$n5956
.sym 116755 user_btn1
.sym 116756 $abc$36039$n5958
.sym 116767 waittimer1_count[3]
.sym 116768 waittimer1_count[4]
.sym 116769 waittimer1_count[5]
.sym 116770 waittimer1_count[8]
.sym 116771 user_btn1
.sym 116772 $abc$36039$n5952
.sym 116775 user_btn1
.sym 116776 $abc$36039$n5966
.sym 116779 user_btn1
.sym 116780 $abc$36039$n5974
.sym 116783 $abc$36039$n3338
.sym 116784 $abc$36039$n3339
.sym 116785 $abc$36039$n3340_1
.sym 116787 waittimer1_count[9]
.sym 116788 waittimer1_count[11]
.sym 116789 waittimer1_count[13]
.sym 116791 waittimer1_count[0]
.sym 116792 waittimer1_count[1]
.sym 116793 waittimer1_count[2]
.sym 116794 $abc$36039$n170
.sym 116795 user_btn1
.sym 116796 $abc$36039$n5964
.sym 116823 waittimer1_count[1]
.sym 116824 user_btn1
.sym 116827 waittimer1_count[0]
.sym 116828 eventmanager_status_w[1]
.sym 116829 sys_rst
.sym 116830 user_btn1
.sym 116847 user_btn_n
.sym 116855 rst1
.sym 116859 $PACKER_GND_NET
.sym 116872 basesoc_uart_rx_fifo_level0[0]
.sym 116876 basesoc_uart_rx_fifo_level0[1]
.sym 116877 $PACKER_VCC_NET
.sym 116880 basesoc_uart_rx_fifo_level0[2]
.sym 116881 $PACKER_VCC_NET
.sym 116882 $auto$alumacc.cc:474:replace_alu$5978.C[2]
.sym 116884 basesoc_uart_rx_fifo_level0[3]
.sym 116885 $PACKER_VCC_NET
.sym 116886 $auto$alumacc.cc:474:replace_alu$5978.C[3]
.sym 116888 basesoc_uart_rx_fifo_level0[4]
.sym 116889 $PACKER_VCC_NET
.sym 116890 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 116891 $abc$36039$n6182
.sym 116892 $abc$36039$n6183
.sym 116893 basesoc_uart_rx_fifo_wrport_we
.sym 116895 $abc$36039$n6185
.sym 116896 $abc$36039$n6186
.sym 116897 basesoc_uart_rx_fifo_wrport_we
.sym 116899 $abc$36039$n6188
.sym 116900 $abc$36039$n6189
.sym 116901 basesoc_uart_rx_fifo_wrport_we
.sym 116903 array_muxed2[0]
.sym 116904 array_muxed2[1]
.sym 116905 array_muxed2[2]
.sym 116906 array_muxed2[3]
.sym 116907 basesoc_picorv327[0]
.sym 116908 picorv32.mem_wordsize[1]
.sym 116909 $abc$36039$n3556
.sym 116910 $abc$36039$n3554
.sym 116911 $abc$36039$n3390
.sym 116912 array_muxed2[2]
.sym 116913 $abc$36039$n3562
.sym 116914 $abc$36039$n3187
.sym 116915 $abc$36039$n3555_1
.sym 116916 array_muxed2[0]
.sym 116917 $abc$36039$n3187
.sym 116918 $abc$36039$n3390
.sym 116919 $abc$36039$n3563
.sym 116920 $abc$36039$n3558
.sym 116921 $abc$36039$n3554
.sym 116923 basesoc_picorv327[0]
.sym 116924 picorv32.mem_wordsize[1]
.sym 116925 $abc$36039$n3563
.sym 116926 $abc$36039$n3554
.sym 116927 $abc$36039$n3390
.sym 116928 array_muxed2[3]
.sym 116929 $abc$36039$n3565_1
.sym 116930 $abc$36039$n3187
.sym 116931 $abc$36039$n3390
.sym 116932 array_muxed2[1]
.sym 116933 $abc$36039$n3560
.sym 116934 $abc$36039$n3187
.sym 116935 basesoc_picorv323[15]
.sym 116939 basesoc_picorv323[13]
.sym 116943 basesoc_picorv323[1]
.sym 116947 basesoc_picorv323[14]
.sym 116951 $abc$36039$n3557
.sym 116952 basesoc_picorv327[1]
.sym 116955 basesoc_picorv323[4]
.sym 116959 $abc$36039$n232
.sym 116960 $abc$36039$n2960
.sym 116961 picorv32.mem_do_wdata
.sym 116963 basesoc_picorv323[13]
.sym 116964 basesoc_picorv328[29]
.sym 116965 $abc$36039$n3557
.sym 116968 basesoc_uart_tx_fifo_consume[0]
.sym 116973 basesoc_uart_tx_fifo_consume[1]
.sym 116977 basesoc_uart_tx_fifo_consume[2]
.sym 116978 $auto$alumacc.cc:474:replace_alu$6029.C[2]
.sym 116981 basesoc_uart_tx_fifo_consume[3]
.sym 116982 $auto$alumacc.cc:474:replace_alu$6029.C[3]
.sym 116983 basesoc_picorv328[13]
.sym 116984 basesoc_picorv323[5]
.sym 116985 picorv32.mem_wordsize[1]
.sym 116995 $abc$36039$n3023
.sym 116996 $abc$36039$n2960
.sym 116997 picorv32.mem_do_wdata
.sym 117000 picorv32.reg_sh[0]
.sym 117004 picorv32.reg_sh[1]
.sym 117005 $PACKER_VCC_NET
.sym 117008 picorv32.reg_sh[2]
.sym 117009 $PACKER_VCC_NET
.sym 117010 $auto$alumacc.cc:474:replace_alu$6061.C[2]
.sym 117012 picorv32.reg_sh[3]
.sym 117013 $PACKER_VCC_NET
.sym 117014 $auto$alumacc.cc:474:replace_alu$6061.C[3]
.sym 117016 picorv32.reg_sh[4]
.sym 117017 $PACKER_VCC_NET
.sym 117018 $auto$alumacc.cc:474:replace_alu$6061.C[4]
.sym 117019 $abc$36039$n4536
.sym 117020 $abc$36039$n3701
.sym 117021 picorv32.cpu_state[4]
.sym 117023 regs0
.sym 117027 $abc$36039$n4532
.sym 117028 $abc$36039$n3697
.sym 117029 picorv32.cpu_state[4]
.sym 117031 sys_rst
.sym 117032 $abc$36039$n5867
.sym 117033 $abc$36039$n2843
.sym 117035 picorv32.reg_sh[2]
.sym 117036 picorv32.reg_sh[3]
.sym 117037 picorv32.reg_sh[4]
.sym 117039 sys_rst
.sym 117040 $abc$36039$n5871
.sym 117041 $abc$36039$n2843
.sym 117043 count[0]
.sym 117044 $abc$36039$n198
.sym 117045 $abc$36039$n200
.sym 117046 $abc$36039$n196
.sym 117047 $abc$36039$n2960
.sym 117048 picorv32.mem_do_wdata
.sym 117049 $abc$36039$n3187
.sym 117050 $abc$36039$n232
.sym 117051 sys_rst
.sym 117052 $abc$36039$n5851
.sym 117053 $abc$36039$n2843
.sym 117055 sys_rst
.sym 117056 $abc$36039$n5857
.sym 117057 $abc$36039$n2843
.sym 117059 basesoc_picorv328[15]
.sym 117060 basesoc_picorv323[7]
.sym 117061 picorv32.mem_wordsize[1]
.sym 117064 picorv32.reg_sh[0]
.sym 117066 $PACKER_VCC_NET
.sym 117067 $abc$36039$n4505
.sym 117068 $abc$36039$n4508_1
.sym 117069 $abc$36039$n4506_1
.sym 117071 $abc$36039$n2893
.sym 117072 $abc$36039$n2898_1
.sym 117073 basesoc_picorv327[4]
.sym 117074 basesoc_picorv323[4]
.sym 117075 picorv32.reg_sh[0]
.sym 117076 picorv32.reg_sh[1]
.sym 117077 $abc$36039$n2951_1
.sym 117079 $abc$36039$n2893
.sym 117080 $abc$36039$n2898_1
.sym 117081 basesoc_picorv327[21]
.sym 117082 basesoc_picorv328[21]
.sym 117083 $abc$36039$n4528
.sym 117084 $abc$36039$n3693
.sym 117085 picorv32.cpu_state[4]
.sym 117087 $abc$36039$n2897
.sym 117088 basesoc_picorv327[21]
.sym 117089 basesoc_picorv328[21]
.sym 117090 $abc$36039$n4507
.sym 117091 $abc$36039$n4534
.sym 117092 $abc$36039$n3699
.sym 117093 picorv32.cpu_state[4]
.sym 117095 $abc$36039$n4379_1
.sym 117096 $abc$36039$n4386_1
.sym 117099 basesoc_picorv327[15]
.sym 117100 basesoc_picorv328[15]
.sym 117103 basesoc_picorv327[13]
.sym 117104 basesoc_picorv328[13]
.sym 117107 $abc$36039$n4887
.sym 117108 $abc$36039$n4888
.sym 117109 picorv32.instr_sub
.sym 117110 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117111 $abc$36039$n4890
.sym 117112 $abc$36039$n4891
.sym 117113 picorv32.instr_sub
.sym 117114 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117115 $abc$36039$n4944
.sym 117116 $abc$36039$n4945
.sym 117117 picorv32.instr_sub
.sym 117118 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117119 $abc$36039$n3153
.sym 117120 $abc$36039$n2897
.sym 117121 $abc$36039$n4388_1
.sym 117122 $abc$36039$n4387
.sym 117123 $abc$36039$n4893
.sym 117124 $abc$36039$n4894
.sym 117125 picorv32.instr_sub
.sym 117126 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117128 basesoc_picorv327[0]
.sym 117129 $abc$36039$n6738
.sym 117132 basesoc_picorv327[1]
.sym 117133 $abc$36039$n6739
.sym 117134 $auto$alumacc.cc:474:replace_alu$6051.C[1]
.sym 117136 basesoc_picorv327[2]
.sym 117137 $abc$36039$n6740
.sym 117138 $auto$alumacc.cc:474:replace_alu$6051.C[2]
.sym 117140 basesoc_picorv327[3]
.sym 117141 $abc$36039$n6741
.sym 117142 $auto$alumacc.cc:474:replace_alu$6051.C[3]
.sym 117144 basesoc_picorv327[4]
.sym 117145 $abc$36039$n6750
.sym 117146 $auto$alumacc.cc:474:replace_alu$6051.C[4]
.sym 117148 basesoc_picorv327[5]
.sym 117149 $abc$36039$n6751
.sym 117150 $auto$alumacc.cc:474:replace_alu$6051.C[5]
.sym 117152 basesoc_picorv327[6]
.sym 117153 $abc$36039$n6752
.sym 117154 $auto$alumacc.cc:474:replace_alu$6051.C[6]
.sym 117156 basesoc_picorv327[7]
.sym 117157 $abc$36039$n6753
.sym 117158 $auto$alumacc.cc:474:replace_alu$6051.C[7]
.sym 117160 basesoc_picorv327[8]
.sym 117161 $abc$36039$n6755
.sym 117162 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 117164 basesoc_picorv327[9]
.sym 117165 $abc$36039$n6757
.sym 117166 $auto$alumacc.cc:474:replace_alu$6051.C[9]
.sym 117168 basesoc_picorv327[10]
.sym 117169 $abc$36039$n6759
.sym 117170 $auto$alumacc.cc:474:replace_alu$6051.C[10]
.sym 117172 basesoc_picorv327[11]
.sym 117173 $abc$36039$n6761
.sym 117174 $auto$alumacc.cc:474:replace_alu$6051.C[11]
.sym 117176 basesoc_picorv327[12]
.sym 117177 $abc$36039$n6763
.sym 117178 $auto$alumacc.cc:474:replace_alu$6051.C[12]
.sym 117180 basesoc_picorv327[13]
.sym 117181 $abc$36039$n6765
.sym 117182 $auto$alumacc.cc:474:replace_alu$6051.C[13]
.sym 117184 basesoc_picorv327[14]
.sym 117185 $abc$36039$n6743
.sym 117186 $auto$alumacc.cc:474:replace_alu$6051.C[14]
.sym 117188 basesoc_picorv327[15]
.sym 117189 $abc$36039$n6785
.sym 117190 $auto$alumacc.cc:474:replace_alu$6051.C[15]
.sym 117192 basesoc_picorv327[16]
.sym 117193 $abc$36039$n6787
.sym 117194 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 117196 basesoc_picorv327[17]
.sym 117197 $abc$36039$n6767
.sym 117198 $auto$alumacc.cc:474:replace_alu$6051.C[17]
.sym 117200 basesoc_picorv327[18]
.sym 117201 $abc$36039$n6769
.sym 117202 $auto$alumacc.cc:474:replace_alu$6051.C[18]
.sym 117204 basesoc_picorv327[19]
.sym 117205 $abc$36039$n6789
.sym 117206 $auto$alumacc.cc:474:replace_alu$6051.C[19]
.sym 117208 basesoc_picorv327[20]
.sym 117209 $abc$36039$n6771
.sym 117210 $auto$alumacc.cc:474:replace_alu$6051.C[20]
.sym 117212 basesoc_picorv327[21]
.sym 117213 $abc$36039$n6773
.sym 117214 $auto$alumacc.cc:474:replace_alu$6051.C[21]
.sym 117216 basesoc_picorv327[22]
.sym 117217 $abc$36039$n6791
.sym 117218 $auto$alumacc.cc:474:replace_alu$6051.C[22]
.sym 117220 basesoc_picorv327[23]
.sym 117221 $abc$36039$n6775
.sym 117222 $auto$alumacc.cc:474:replace_alu$6051.C[23]
.sym 117224 basesoc_picorv327[24]
.sym 117225 $abc$36039$n6745
.sym 117226 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 117228 basesoc_picorv327[25]
.sym 117229 $abc$36039$n6777
.sym 117230 $auto$alumacc.cc:474:replace_alu$6051.C[25]
.sym 117232 basesoc_picorv327[26]
.sym 117233 $abc$36039$n6747
.sym 117234 $auto$alumacc.cc:474:replace_alu$6051.C[26]
.sym 117236 basesoc_picorv327[27]
.sym 117237 $abc$36039$n6749
.sym 117238 $auto$alumacc.cc:474:replace_alu$6051.C[27]
.sym 117240 basesoc_picorv327[28]
.sym 117241 $abc$36039$n6779
.sym 117242 $auto$alumacc.cc:474:replace_alu$6051.C[28]
.sym 117244 basesoc_picorv327[29]
.sym 117245 $abc$36039$n6781
.sym 117246 $auto$alumacc.cc:474:replace_alu$6051.C[29]
.sym 117248 basesoc_picorv327[30]
.sym 117249 $abc$36039$n6783
.sym 117250 $auto$alumacc.cc:474:replace_alu$6051.C[30]
.sym 117252 basesoc_picorv327[31]
.sym 117253 $abc$36039$n6793
.sym 117254 $auto$alumacc.cc:474:replace_alu$6051.C[31]
.sym 117255 picorv32.is_slti_blt_slt
.sym 117256 $abc$36039$n2901
.sym 117257 picorv32.instr_bgeu
.sym 117258 $abc$36039$n6704
.sym 117259 $abc$36039$n4360_1
.sym 117260 $abc$36039$n4375_1
.sym 117261 $abc$36039$n4377_1
.sym 117262 $abc$36039$n4376_1
.sym 117263 $abc$36039$n2897
.sym 117264 $abc$36039$n3156
.sym 117267 $abc$36039$n4932
.sym 117268 $abc$36039$n4933
.sym 117269 picorv32.instr_sub
.sym 117270 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117271 basesoc_picorv328[27]
.sym 117275 basesoc_picorv328[29]
.sym 117279 $abc$36039$n4485_1
.sym 117280 $abc$36039$n4488
.sym 117281 $abc$36039$n4486
.sym 117283 $abc$36039$n4341
.sym 117284 $abc$36039$n4356_1
.sym 117285 $abc$36039$n4358_1
.sym 117286 $abc$36039$n4357_1
.sym 117287 basesoc_picorv327[17]
.sym 117288 basesoc_picorv328[17]
.sym 117289 basesoc_picorv327[30]
.sym 117290 basesoc_picorv328[30]
.sym 117291 basesoc_picorv323[4]
.sym 117292 $abc$36039$n4272
.sym 117293 $abc$36039$n4480
.sym 117294 $abc$36039$n4481
.sym 117295 basesoc_picorv327[18]
.sym 117296 basesoc_picorv328[18]
.sym 117297 basesoc_picorv327[29]
.sym 117298 basesoc_picorv328[29]
.sym 117299 $abc$36039$n3169
.sym 117300 $abc$36039$n3170_1
.sym 117301 $abc$36039$n3171
.sym 117302 $abc$36039$n3172
.sym 117303 $abc$36039$n2897
.sym 117304 basesoc_picorv327[3]
.sym 117305 basesoc_picorv323[3]
.sym 117307 basesoc_picorv328[28]
.sym 117311 $abc$36039$n4271
.sym 117312 $abc$36039$n4303
.sym 117313 $abc$36039$n4268
.sym 117315 basesoc_picorv327[24]
.sym 117316 basesoc_picorv328[24]
.sym 117317 basesoc_picorv327[27]
.sym 117318 basesoc_picorv328[27]
.sym 117319 basesoc_picorv328[30]
.sym 117323 $abc$36039$n2897
.sym 117324 basesoc_picorv327[30]
.sym 117325 basesoc_picorv328[30]
.sym 117326 $abc$36039$n4551
.sym 117327 $abc$36039$n2893
.sym 117328 $abc$36039$n2898_1
.sym 117329 basesoc_picorv327[30]
.sym 117330 basesoc_picorv328[30]
.sym 117331 basesoc_picorv327[28]
.sym 117332 basesoc_picorv328[28]
.sym 117335 $abc$36039$n2843
.sym 117336 $abc$36039$n5839
.sym 117340 count[0]
.sym 117342 $PACKER_VCC_NET
.sym 117343 picorv32.is_compare
.sym 117344 $abc$36039$n3148_1
.sym 117345 $abc$36039$n4269
.sym 117347 $abc$36039$n2893
.sym 117348 $abc$36039$n2898_1
.sym 117349 basesoc_picorv327[2]
.sym 117350 basesoc_picorv323[2]
.sym 117359 sys_rst
.sym 117360 $abc$36039$n2843
.sym 117361 count[0]
.sym 117363 $abc$36039$n2897
.sym 117364 basesoc_picorv327[0]
.sym 117365 basesoc_picorv323[0]
.sym 117366 $abc$36039$n4270_1
.sym 117371 count[1]
.sym 117372 $abc$36039$n2843
.sym 117375 $abc$36039$n2893
.sym 117376 $abc$36039$n2898_1
.sym 117377 basesoc_picorv327[0]
.sym 117378 basesoc_picorv323[0]
.sym 117383 $abc$36039$n190
.sym 117387 $abc$36039$n2843
.sym 117388 $abc$36039$n5849
.sym 117391 $abc$36039$n2843
.sym 117392 $abc$36039$n5845
.sym 117395 $abc$36039$n2843
.sym 117396 $abc$36039$n5847
.sym 117399 $abc$36039$n2843
.sym 117400 $abc$36039$n5853
.sym 117403 $abc$36039$n2843
.sym 117404 $abc$36039$n5859
.sym 117407 $abc$36039$n2843
.sym 117408 $abc$36039$n5855
.sym 117411 $abc$36039$n2843
.sym 117412 $abc$36039$n5843
.sym 117415 $abc$36039$n2843
.sym 117416 $abc$36039$n5863
.sym 117423 basesoc_uart_phy_storage[29]
.sym 117424 $abc$36039$n130
.sym 117425 basesoc_adr[0]
.sym 117426 basesoc_adr[1]
.sym 117427 basesoc_uart_phy_storage[28]
.sym 117428 basesoc_uart_phy_storage[12]
.sym 117429 basesoc_adr[0]
.sym 117430 basesoc_adr[1]
.sym 117435 $abc$36039$n2843
.sym 117436 $abc$36039$n5861
.sym 117439 $abc$36039$n2843
.sym 117440 $abc$36039$n5869
.sym 117443 $abc$36039$n2843
.sym 117444 $abc$36039$n5865
.sym 117447 array_muxed0[0]
.sym 117451 array_muxed0[1]
.sym 117455 $abc$36039$n4802_1
.sym 117456 $abc$36039$n4801_1
.sym 117457 $abc$36039$n3227
.sym 117459 $abc$36039$n136
.sym 117463 basesoc_uart_phy_storage[4]
.sym 117464 $abc$36039$n136
.sym 117465 basesoc_adr[1]
.sym 117466 basesoc_adr[0]
.sym 117467 basesoc_we
.sym 117468 $abc$36039$n2880
.sym 117469 $abc$36039$n2883
.sym 117470 sys_rst
.sym 117471 basesoc_uart_phy_rx
.sym 117472 basesoc_uart_phy_rx_r
.sym 117473 $abc$36039$n5116
.sym 117474 basesoc_uart_phy_rx_busy
.sym 117475 $abc$36039$n4799_1
.sym 117476 $abc$36039$n4798_1
.sym 117477 $abc$36039$n3227
.sym 117479 basesoc_adr[3]
.sym 117480 $abc$36039$n2881
.sym 117483 basesoc_adr[0]
.sym 117484 basesoc_adr[1]
.sym 117487 basesoc_we
.sym 117488 $abc$36039$n3227
.sym 117489 $abc$36039$n3204
.sym 117490 sys_rst
.sym 117491 basesoc_uart_phy_rx
.sym 117492 $abc$36039$n3243
.sym 117493 $abc$36039$n3246_1
.sym 117494 basesoc_uart_phy_uart_clk_rxen
.sym 117495 basesoc_adr[1]
.sym 117496 basesoc_adr[0]
.sym 117499 basesoc_adr[1]
.sym 117500 basesoc_adr[0]
.sym 117503 picorv32.instr_addi
.sym 117504 picorv32.instr_add
.sym 117505 picorv32.instr_sub
.sym 117506 $abc$36039$n2890_1
.sym 117507 $abc$36039$n232
.sym 117508 $abc$36039$n3048
.sym 117511 $abc$36039$n2931
.sym 117523 basesoc_uart_phy_rx
.sym 117524 basesoc_uart_phy_rx_r
.sym 117525 basesoc_uart_phy_uart_clk_rxen
.sym 117526 basesoc_uart_phy_rx_busy
.sym 117527 basesoc_adr[2]
.sym 117528 $abc$36039$n2882
.sym 117535 basesoc_ctrl_reset_reset_r
.sym 117536 $abc$36039$n3332
.sym 117537 sys_rst
.sym 117538 $abc$36039$n2931
.sym 117543 eventmanager_status_w[0]
.sym 117544 $abc$36039$n3207
.sym 117545 $abc$36039$n4979_1
.sym 117546 $abc$36039$n3323
.sym 117547 eventmanager_pending_w[0]
.sym 117548 $abc$36039$n3204
.sym 117549 $abc$36039$n4980_1
.sym 117551 $abc$36039$n3323
.sym 117552 $abc$36039$n2882
.sym 117553 csrbankarray_csrbank0_leds_out0_w[4]
.sym 117555 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 117556 $abc$36039$n3201
.sym 117557 $abc$36039$n4986_1
.sym 117559 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 117560 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 117561 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 117562 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 117563 basesoc_uart_phy_rx
.sym 117567 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 117568 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 117569 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 117570 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 117571 eventmanager_status_w[2]
.sym 117572 $abc$36039$n3207
.sym 117573 $abc$36039$n4985_1
.sym 117574 $abc$36039$n3323
.sym 117575 basesoc_timer0_reload_storage[0]
.sym 117576 $abc$36039$n6018
.sym 117577 basesoc_timer0_eventmanager_status_w
.sym 117579 array_muxed0[4]
.sym 117583 eventmanager_status_w[1]
.sym 117587 basesoc_adr[1]
.sym 117588 basesoc_adr[0]
.sym 117591 basesoc_timer0_load_storage[0]
.sym 117592 $abc$36039$n3283
.sym 117593 $abc$36039$n5507
.sym 117594 $abc$36039$n3282
.sym 117595 eventmanager_status_w[1]
.sym 117596 eventsourceprocess1_old_trigger
.sym 117599 basesoc_timer0_load_storage[0]
.sym 117600 $abc$36039$n5044
.sym 117601 basesoc_timer0_en_storage
.sym 117604 basesoc_timer0_value[0]
.sym 117606 $PACKER_VCC_NET
.sym 117607 basesoc_adr[3]
.sym 117608 basesoc_adr[2]
.sym 117609 $abc$36039$n3201
.sym 117611 basesoc_timer0_value[9]
.sym 117615 basesoc_timer0_value[4]
.sym 117619 basesoc_adr[4]
.sym 117620 $abc$36039$n3207
.sym 117621 basesoc_adr[3]
.sym 117622 basesoc_adr[2]
.sym 117623 $abc$36039$n5506
.sym 117624 $abc$36039$n4833
.sym 117625 $abc$36039$n4839
.sym 117626 $abc$36039$n5489_1
.sym 117627 basesoc_timer0_value[10]
.sym 117631 basesoc_timer0_value[6]
.sym 117635 basesoc_adr[4]
.sym 117636 $abc$36039$n2882
.sym 117637 basesoc_adr[3]
.sym 117638 basesoc_adr[2]
.sym 117639 basesoc_dat_w[7]
.sym 117643 basesoc_timer0_load_storage[16]
.sym 117644 $abc$36039$n3206_1
.sym 117645 $abc$36039$n5505
.sym 117646 basesoc_adr[4]
.sym 117647 basesoc_timer0_value_status[4]
.sym 117648 $abc$36039$n4841
.sym 117649 $abc$36039$n4843
.sym 117650 basesoc_timer0_value_status[12]
.sym 117651 $abc$36039$n3282
.sym 117652 basesoc_we
.sym 117655 basesoc_dat_w[1]
.sym 117659 $abc$36039$n2880
.sym 117660 basesoc_timer0_load_storage[29]
.sym 117661 basesoc_timer0_load_storage[21]
.sym 117662 $abc$36039$n3206_1
.sym 117663 basesoc_adr[3]
.sym 117664 basesoc_adr[2]
.sym 117665 $abc$36039$n3204
.sym 117666 basesoc_timer0_eventmanager_status_w
.sym 117667 $abc$36039$n4843
.sym 117668 basesoc_timer0_value_status[9]
.sym 117671 basesoc_dat_w[2]
.sym 117675 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 117676 $abc$36039$n3201
.sym 117677 $abc$36039$n4983_1
.sym 117679 basesoc_we
.sym 117680 $abc$36039$n3323
.sym 117681 $abc$36039$n3201
.sym 117682 sys_rst
.sym 117683 basesoc_adr[3]
.sym 117684 $abc$36039$n3201
.sym 117685 basesoc_adr[2]
.sym 117687 basesoc_ctrl_reset_reset_r
.sym 117691 basesoc_dat_w[1]
.sym 117695 basesoc_adr[3]
.sym 117696 $abc$36039$n3207
.sym 117697 basesoc_adr[2]
.sym 117699 csrbankarray_csrbank0_leds_out0_w[0]
.sym 117700 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 117701 basesoc_adr[1]
.sym 117702 basesoc_adr[0]
.sym 117703 basesoc_adr[4]
.sym 117704 $abc$36039$n3281
.sym 117705 $abc$36039$n3302
.sym 117706 sys_rst
.sym 117707 eventmanager_status_w[1]
.sym 117708 $abc$36039$n3207
.sym 117709 $abc$36039$n4982_1
.sym 117710 $abc$36039$n3323
.sym 117715 $abc$36039$n3323
.sym 117716 $abc$36039$n2882
.sym 117717 csrbankarray_csrbank0_leds_out0_w[3]
.sym 117743 basesoc_ctrl_reset_reset_r
.sym 117831 basesoc_uart_rx_fifo_level0[1]
.sym 117839 basesoc_uart_rx_fifo_level0[0]
.sym 117840 basesoc_uart_rx_fifo_level0[1]
.sym 117841 basesoc_uart_rx_fifo_level0[2]
.sym 117842 basesoc_uart_rx_fifo_level0[3]
.sym 117851 sys_rst
.sym 117852 basesoc_uart_rx_fifo_do_read
.sym 117853 basesoc_uart_rx_fifo_wrport_we
.sym 117859 sys_rst
.sym 117860 basesoc_uart_rx_fifo_do_read
.sym 117861 basesoc_uart_rx_fifo_wrport_we
.sym 117862 basesoc_uart_rx_fifo_level0[0]
.sym 117871 basesoc_uart_rx_fifo_level0[4]
.sym 117872 $abc$36039$n3271
.sym 117873 basesoc_uart_phy_source_valid
.sym 117883 basesoc_uart_rx_fifo_level0[4]
.sym 117884 $abc$36039$n3271
.sym 117885 $abc$36039$n3259
.sym 117886 basesoc_uart_rx_fifo_readable
.sym 117891 picorv32.mem_rdata_latched[12]
.sym 117895 basesoc_uart_rx_fifo_readable
.sym 117896 basesoc_uart_rx_old_trigger
.sym 117903 $abc$36039$n3254
.sym 117904 basesoc_dat_w[1]
.sym 117911 $abc$36039$n2828
.sym 117923 $abc$36039$n3259
.sym 117924 sys_rst
.sym 117925 $abc$36039$n2828
.sym 117927 array_muxed1[2]
.sym 117935 csrbankarray_csrbank3_bitbang0_w[2]
.sym 117936 $abc$36039$n186
.sym 117937 csrbankarray_csrbank3_bitbang_en0_w
.sym 117939 array_muxed1[0]
.sym 117947 array_muxed1[6]
.sym 117951 array_muxed1[1]
.sym 117955 spiflash_bus_dat_r[7]
.sym 117956 csrbankarray_csrbank3_bitbang0_w[0]
.sym 117957 csrbankarray_csrbank3_bitbang_en0_w
.sym 117959 basesoc_picorv323[7]
.sym 117963 basesoc_picorv323[15]
.sym 117964 basesoc_picorv328[31]
.sym 117965 $abc$36039$n3557
.sym 117967 basesoc_picorv323[9]
.sym 117971 basesoc_picorv323[6]
.sym 117975 basesoc_picorv323[9]
.sym 117976 basesoc_picorv328[25]
.sym 117977 $abc$36039$n3557
.sym 117979 basesoc_picorv323[10]
.sym 117983 basesoc_picorv328[14]
.sym 117984 basesoc_picorv323[6]
.sym 117985 picorv32.mem_wordsize[1]
.sym 117987 basesoc_picorv323[6]
.sym 117988 basesoc_picorv328[22]
.sym 117989 $abc$36039$n3557
.sym 117991 $abc$36039$n2897
.sym 117992 $abc$36039$n2898_1
.sym 117993 basesoc_picorv327[6]
.sym 117994 basesoc_picorv323[6]
.sym 118007 $abc$36039$n4401_1
.sym 118008 $abc$36039$n4408
.sym 118009 $abc$36039$n4410_1
.sym 118011 $abc$36039$n188
.sym 118015 basesoc_picorv328[10]
.sym 118016 basesoc_picorv323[2]
.sym 118017 picorv32.mem_wordsize[1]
.sym 118019 basesoc_picorv328[9]
.sym 118020 basesoc_picorv323[1]
.sym 118021 picorv32.mem_wordsize[1]
.sym 118023 $abc$36039$n2893
.sym 118024 $abc$36039$n2898_1
.sym 118025 basesoc_picorv327[28]
.sym 118026 basesoc_picorv328[28]
.sym 118027 $abc$36039$n2897
.sym 118028 basesoc_picorv327[22]
.sym 118029 basesoc_picorv328[22]
.sym 118030 $abc$36039$n4512_1
.sym 118031 sys_rst
.sym 118032 $abc$36039$n5877
.sym 118033 $abc$36039$n2843
.sym 118035 $abc$36039$n2893
.sym 118036 basesoc_picorv327[6]
.sym 118037 basesoc_picorv323[6]
.sym 118038 $abc$36039$n4409_1
.sym 118039 $abc$36039$n192
.sym 118043 $abc$36039$n2893
.sym 118044 $abc$36039$n2898_1
.sym 118045 basesoc_picorv327[22]
.sym 118046 basesoc_picorv328[22]
.sym 118047 sys_rst
.sym 118048 $abc$36039$n5875
.sym 118049 $abc$36039$n2843
.sym 118051 sys_rst
.sym 118052 $abc$36039$n5873
.sym 118053 $abc$36039$n2843
.sym 118055 $abc$36039$n2893
.sym 118056 $abc$36039$n2898_1
.sym 118057 basesoc_picorv327[7]
.sym 118058 basesoc_picorv323[7]
.sym 118059 $abc$36039$n4899
.sym 118060 $abc$36039$n4900
.sym 118061 picorv32.instr_sub
.sym 118062 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118063 $abc$36039$n4902
.sym 118064 $abc$36039$n4903
.sym 118065 picorv32.instr_sub
.sym 118066 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118067 $abc$36039$n3154
.sym 118068 $abc$36039$n2897
.sym 118069 $abc$36039$n4421_1
.sym 118070 $abc$36039$n4420
.sym 118071 $abc$36039$n3167
.sym 118072 $abc$36039$n2897
.sym 118073 $abc$36039$n4542_1
.sym 118074 $abc$36039$n4541
.sym 118075 $abc$36039$n4454_1
.sym 118076 basesoc_picorv323[4]
.sym 118077 $abc$36039$n4480
.sym 118078 $abc$36039$n4540_1
.sym 118079 $abc$36039$n4510_1
.sym 118080 $abc$36039$n4513
.sym 118081 $abc$36039$n4511
.sym 118083 $abc$36039$n2893
.sym 118084 $abc$36039$n2898_1
.sym 118085 basesoc_picorv327[13]
.sym 118086 basesoc_picorv328[13]
.sym 118087 $abc$36039$n4908
.sym 118088 $abc$36039$n4909
.sym 118089 picorv32.instr_sub
.sym 118090 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118091 $abc$36039$n4914
.sym 118092 $abc$36039$n4915
.sym 118093 picorv32.instr_sub
.sym 118094 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118095 $abc$36039$n4926
.sym 118096 $abc$36039$n4927
.sym 118097 picorv32.instr_sub
.sym 118098 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118099 $abc$36039$n3155_1
.sym 118100 $abc$36039$n2897
.sym 118101 $abc$36039$n4464_1
.sym 118102 $abc$36039$n4463_1
.sym 118103 basesoc_picorv323[4]
.sym 118104 $abc$36039$n4306
.sym 118105 $abc$36039$n4480
.sym 118107 $abc$36039$n2897
.sym 118108 basesoc_picorv327[31]
.sym 118109 basesoc_picorv328[31]
.sym 118110 $abc$36039$n4555
.sym 118111 $abc$36039$n4920
.sym 118112 $abc$36039$n4921
.sym 118113 picorv32.instr_sub
.sym 118114 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118115 $abc$36039$n2893
.sym 118116 $abc$36039$n2898_1
.sym 118117 basesoc_picorv327[31]
.sym 118118 basesoc_picorv328[31]
.sym 118119 $abc$36039$n4881
.sym 118120 $abc$36039$n4882
.sym 118121 picorv32.instr_sub
.sym 118122 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118123 $abc$36039$n4438
.sym 118124 $abc$36039$n4443_1
.sym 118125 $abc$36039$n4441
.sym 118128 basesoc_picorv327[0]
.sym 118129 basesoc_picorv323[0]
.sym 118131 $abc$36039$n4947
.sym 118132 $abc$36039$n4948
.sym 118133 picorv32.instr_sub
.sym 118134 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118135 $abc$36039$n4911
.sym 118136 $abc$36039$n4912
.sym 118137 picorv32.instr_sub
.sym 118138 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118140 basesoc_picorv327[0]
.sym 118141 $abc$36039$n6738
.sym 118142 $PACKER_VCC_NET
.sym 118143 $abc$36039$n3174
.sym 118144 $abc$36039$n2897
.sym 118145 $abc$36039$n4442_1
.sym 118147 $abc$36039$n2893
.sym 118148 $abc$36039$n2898_1
.sym 118149 basesoc_picorv327[10]
.sym 118150 basesoc_picorv328[10]
.sym 118151 basesoc_dat_w[3]
.sym 118155 basesoc_ctrl_reset_reset_r
.sym 118159 basesoc_dat_w[5]
.sym 118163 $abc$36039$n4941
.sym 118164 $abc$36039$n4942
.sym 118165 picorv32.instr_sub
.sym 118166 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118167 $abc$36039$n4929
.sym 118168 $abc$36039$n4930
.sym 118169 picorv32.instr_sub
.sym 118170 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118171 $abc$36039$n4968
.sym 118172 $abc$36039$n4969
.sym 118173 picorv32.instr_sub
.sym 118174 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118175 $abc$36039$n4965
.sym 118176 $abc$36039$n4966
.sym 118177 picorv32.instr_sub
.sym 118178 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118179 $abc$36039$n4956
.sym 118180 $abc$36039$n4957
.sym 118181 picorv32.instr_sub
.sym 118182 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118183 basesoc_uart_phy_rx_busy
.sym 118184 $abc$36039$n6231
.sym 118187 basesoc_uart_phy_rx_busy
.sym 118188 $abc$36039$n6219
.sym 118191 $abc$36039$n4990_1
.sym 118192 basesoc_counter[1]
.sym 118193 basesoc_counter[0]
.sym 118195 basesoc_uart_phy_rx_busy
.sym 118196 $abc$36039$n6223
.sym 118200 basesoc_uart_phy_storage[0]
.sym 118201 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 118203 $abc$36039$n4971
.sym 118204 $abc$36039$n4972
.sym 118205 picorv32.instr_sub
.sym 118206 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118207 picorv32.reg_out[18]
.sym 118208 picorv32.alu_out_q[18]
.sym 118209 picorv32.latched_stalu
.sym 118211 basesoc_uart_phy_rx_busy
.sym 118212 $abc$36039$n6221
.sym 118215 basesoc_uart_phy_rx_busy
.sym 118216 $abc$36039$n6243
.sym 118219 basesoc_uart_phy_rx_busy
.sym 118220 $abc$36039$n6249
.sym 118223 $abc$36039$n2893
.sym 118224 $abc$36039$n2898_1
.sym 118225 basesoc_picorv327[3]
.sym 118226 basesoc_picorv323[3]
.sym 118227 basesoc_picorv327[31]
.sym 118228 basesoc_picorv327[30]
.sym 118229 basesoc_picorv323[0]
.sym 118231 basesoc_picorv327[10]
.sym 118232 basesoc_picorv328[10]
.sym 118235 basesoc_uart_phy_rx_busy
.sym 118236 $abc$36039$n6247
.sym 118239 basesoc_uart_phy_rx_busy
.sym 118240 $abc$36039$n6239
.sym 118243 basesoc_uart_phy_rx_busy
.sym 118244 $abc$36039$n6237
.sym 118247 $abc$36039$n2893
.sym 118248 $abc$36039$n2898_1
.sym 118249 basesoc_picorv327[17]
.sym 118250 basesoc_picorv328[17]
.sym 118251 basesoc_uart_phy_rx_busy
.sym 118252 $abc$36039$n6255
.sym 118255 $abc$36039$n3164
.sym 118256 $abc$36039$n2897
.sym 118257 $abc$36039$n4483
.sym 118258 $abc$36039$n4482
.sym 118259 basesoc_uart_phy_rx_busy
.sym 118260 $abc$36039$n6257
.sym 118263 $abc$36039$n2893
.sym 118264 $abc$36039$n2898_1
.sym 118265 basesoc_picorv327[16]
.sym 118266 basesoc_picorv328[16]
.sym 118267 basesoc_uart_phy_rx_busy
.sym 118268 $abc$36039$n6253
.sym 118271 basesoc_uart_phy_rx_busy
.sym 118272 $abc$36039$n6259
.sym 118275 $abc$36039$n2897
.sym 118276 basesoc_picorv327[17]
.sym 118277 basesoc_picorv328[17]
.sym 118278 $abc$36039$n4487
.sym 118279 user_btn2
.sym 118280 $abc$36039$n5939
.sym 118283 user_btn2
.sym 118284 $abc$36039$n5919
.sym 118287 user_btn2
.sym 118288 $abc$36039$n5923
.sym 118303 user_btn2
.sym 118304 $abc$36039$n5921
.sym 118311 $abc$36039$n198
.sym 118319 basesoc_uart_phy_rx_busy
.sym 118320 $abc$36039$n6263
.sym 118323 basesoc_uart_phy_rx_busy
.sym 118324 $abc$36039$n6269
.sym 118327 $abc$36039$n200
.sym 118331 basesoc_uart_phy_rx_busy
.sym 118332 $abc$36039$n6277
.sym 118335 $abc$36039$n194
.sym 118344 count[0]
.sym 118348 count[1]
.sym 118349 $PACKER_VCC_NET
.sym 118352 count[2]
.sym 118353 $PACKER_VCC_NET
.sym 118354 $auto$alumacc.cc:474:replace_alu$5993.C[2]
.sym 118356 count[3]
.sym 118357 $PACKER_VCC_NET
.sym 118358 $auto$alumacc.cc:474:replace_alu$5993.C[3]
.sym 118360 count[4]
.sym 118361 $PACKER_VCC_NET
.sym 118362 $auto$alumacc.cc:474:replace_alu$5993.C[4]
.sym 118364 count[5]
.sym 118365 $PACKER_VCC_NET
.sym 118366 $auto$alumacc.cc:474:replace_alu$5993.C[5]
.sym 118368 count[6]
.sym 118369 $PACKER_VCC_NET
.sym 118370 $auto$alumacc.cc:474:replace_alu$5993.C[6]
.sym 118372 count[7]
.sym 118373 $PACKER_VCC_NET
.sym 118374 $auto$alumacc.cc:474:replace_alu$5993.C[7]
.sym 118376 count[8]
.sym 118377 $PACKER_VCC_NET
.sym 118378 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 118380 count[9]
.sym 118381 $PACKER_VCC_NET
.sym 118382 $auto$alumacc.cc:474:replace_alu$5993.C[9]
.sym 118384 count[10]
.sym 118385 $PACKER_VCC_NET
.sym 118386 $auto$alumacc.cc:474:replace_alu$5993.C[10]
.sym 118388 count[11]
.sym 118389 $PACKER_VCC_NET
.sym 118390 $auto$alumacc.cc:474:replace_alu$5993.C[11]
.sym 118392 count[12]
.sym 118393 $PACKER_VCC_NET
.sym 118394 $auto$alumacc.cc:474:replace_alu$5993.C[12]
.sym 118396 count[13]
.sym 118397 $PACKER_VCC_NET
.sym 118398 $auto$alumacc.cc:474:replace_alu$5993.C[13]
.sym 118400 count[14]
.sym 118401 $PACKER_VCC_NET
.sym 118402 $auto$alumacc.cc:474:replace_alu$5993.C[14]
.sym 118404 count[15]
.sym 118405 $PACKER_VCC_NET
.sym 118406 $auto$alumacc.cc:474:replace_alu$5993.C[15]
.sym 118408 count[16]
.sym 118409 $PACKER_VCC_NET
.sym 118410 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 118412 count[17]
.sym 118413 $PACKER_VCC_NET
.sym 118414 $auto$alumacc.cc:474:replace_alu$5993.C[17]
.sym 118416 count[18]
.sym 118417 $PACKER_VCC_NET
.sym 118418 $auto$alumacc.cc:474:replace_alu$5993.C[18]
.sym 118420 count[19]
.sym 118421 $PACKER_VCC_NET
.sym 118422 $auto$alumacc.cc:474:replace_alu$5993.C[19]
.sym 118423 $abc$36039$n140
.sym 118427 $abc$36039$n196
.sym 118431 basesoc_ctrl_reset_reset_r
.sym 118435 basesoc_uart_phy_storage[5]
.sym 118436 $abc$36039$n140
.sym 118437 basesoc_adr[1]
.sym 118438 basesoc_adr[0]
.sym 118439 $abc$36039$n3243
.sym 118440 basesoc_uart_phy_rx
.sym 118441 basesoc_uart_phy_uart_clk_rxen
.sym 118442 basesoc_uart_phy_rx_busy
.sym 118443 $abc$36039$n3243
.sym 118444 $abc$36039$n3246_1
.sym 118447 array_muxed0[2]
.sym 118451 basesoc_uart_phy_storage[30]
.sym 118452 basesoc_uart_phy_storage[14]
.sym 118453 basesoc_adr[0]
.sym 118454 basesoc_adr[1]
.sym 118455 $abc$36039$n2882
.sym 118456 csrbankarray_csrbank3_bitbang0_w[0]
.sym 118457 $abc$36039$n4913
.sym 118458 $abc$36039$n3360
.sym 118459 $abc$36039$n4805_1
.sym 118460 $abc$36039$n4804_1
.sym 118461 $abc$36039$n3227
.sym 118463 $abc$36039$n2881
.sym 118464 $abc$36039$n3256
.sym 118465 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 118467 $abc$36039$n2881
.sym 118468 $abc$36039$n3256
.sym 118469 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 118471 basesoc_dat_w[7]
.sym 118475 $abc$36039$n3323
.sym 118476 $abc$36039$n3204
.sym 118477 basesoc_we
.sym 118487 basesoc_ctrl_reset_reset_r
.sym 118491 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 118492 basesoc_uart_eventmanager_pending_w[1]
.sym 118493 basesoc_adr[2]
.sym 118494 $abc$36039$n2882
.sym 118495 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 118496 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 118497 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 118499 basesoc_dat_w[5]
.sym 118507 $abc$36039$n2944
.sym 118515 basesoc_we
.sym 118516 $abc$36039$n3227
.sym 118517 $abc$36039$n3201
.sym 118518 sys_rst
.sym 118519 csrbankarray_csrbank0_leds_out0_w[2]
.sym 118520 eventmanager_pending_w[2]
.sym 118521 basesoc_adr[0]
.sym 118522 basesoc_adr[1]
.sym 118523 basesoc_dat_w[1]
.sym 118524 $abc$36039$n3332
.sym 118525 sys_rst
.sym 118526 $abc$36039$n2944
.sym 118535 basesoc_timer0_load_storage[1]
.sym 118536 $abc$36039$n5046_1
.sym 118537 basesoc_timer0_en_storage
.sym 118539 basesoc_adr[4]
.sym 118540 $abc$36039$n3201
.sym 118541 basesoc_adr[3]
.sym 118542 basesoc_adr[2]
.sym 118543 basesoc_timer0_reload_storage[1]
.sym 118544 basesoc_timer0_value[1]
.sym 118545 basesoc_timer0_eventmanager_status_w
.sym 118547 sys_rst
.sym 118548 basesoc_timer0_value[0]
.sym 118549 basesoc_timer0_en_storage
.sym 118551 basesoc_adr[3]
.sym 118552 $abc$36039$n3204
.sym 118553 basesoc_adr[2]
.sym 118555 basesoc_adr[4]
.sym 118556 basesoc_adr[2]
.sym 118557 basesoc_adr[3]
.sym 118558 $abc$36039$n3204
.sym 118559 basesoc_adr[4]
.sym 118560 $abc$36039$n3200
.sym 118563 basesoc_adr[4]
.sym 118564 basesoc_adr[2]
.sym 118565 basesoc_adr[3]
.sym 118566 $abc$36039$n3201
.sym 118567 $abc$36039$n5511
.sym 118568 $abc$36039$n5510
.sym 118569 $abc$36039$n4886
.sym 118570 $abc$36039$n3282
.sym 118571 basesoc_timer0_reload_storage[4]
.sym 118572 $abc$36039$n6030
.sym 118573 basesoc_timer0_eventmanager_status_w
.sym 118575 $abc$36039$n5502
.sym 118576 $abc$36039$n5509
.sym 118577 basesoc_adr[4]
.sym 118578 $abc$36039$n4893_1
.sym 118579 basesoc_timer0_load_storage[6]
.sym 118580 $abc$36039$n5056
.sym 118581 basesoc_timer0_en_storage
.sym 118583 basesoc_timer0_value_status[20]
.sym 118584 $abc$36039$n4837
.sym 118585 basesoc_timer0_reload_storage[4]
.sym 118586 $abc$36039$n3291
.sym 118587 $abc$36039$n5500
.sym 118588 $abc$36039$n5499
.sym 118589 $abc$36039$n4877
.sym 118590 $abc$36039$n3282
.sym 118591 basesoc_timer0_load_storage[4]
.sym 118592 $abc$36039$n5052_1
.sym 118593 basesoc_timer0_en_storage
.sym 118595 $abc$36039$n4837
.sym 118596 basesoc_timer0_value_status[22]
.sym 118597 $abc$36039$n4895
.sym 118598 $abc$36039$n3282
.sym 118599 basesoc_timer0_load_storage[20]
.sym 118600 $abc$36039$n3287
.sym 118601 $abc$36039$n4879_1
.sym 118602 $abc$36039$n4878_1
.sym 118603 basesoc_dat_w[1]
.sym 118607 $abc$36039$n5498
.sym 118608 basesoc_adr[4]
.sym 118609 $abc$36039$n4882_1
.sym 118610 $abc$36039$n4876_1
.sym 118611 $abc$36039$n3294
.sym 118612 basesoc_timer0_reload_storage[8]
.sym 118613 $abc$36039$n3291
.sym 118614 basesoc_timer0_reload_storage[0]
.sym 118615 basesoc_timer0_value_status[16]
.sym 118616 $abc$36039$n4837
.sym 118617 $abc$36039$n4834
.sym 118618 $abc$36039$n4835
.sym 118619 basesoc_timer0_value_status[6]
.sym 118620 $abc$36039$n4841
.sym 118621 $abc$36039$n4836
.sym 118622 basesoc_timer0_value_status[30]
.sym 118623 $abc$36039$n3281
.sym 118624 $abc$36039$n3289
.sym 118625 sys_rst
.sym 118627 basesoc_adr[4]
.sym 118628 $abc$36039$n2880
.sym 118631 basesoc_dat_w[7]
.sym 118635 basesoc_timer0_reload_storage[28]
.sym 118636 $abc$36039$n3300
.sym 118637 $abc$36039$n3289
.sym 118638 basesoc_timer0_load_storage[28]
.sym 118639 basesoc_adr[4]
.sym 118640 $abc$36039$n3292
.sym 118643 basesoc_ctrl_reset_reset_r
.sym 118647 basesoc_dat_w[4]
.sym 118651 csrbankarray_csrbank0_leds_out0_w[1]
.sym 118652 eventmanager_pending_w[1]
.sym 118653 basesoc_adr[0]
.sym 118654 basesoc_adr[1]
.sym 118655 $abc$36039$n3200
.sym 118656 basesoc_timer0_load_storage[4]
.sym 118657 basesoc_timer0_reload_storage[20]
.sym 118658 $abc$36039$n3298
.sym 118659 basesoc_dat_w[2]
.sym 118663 basesoc_adr[4]
.sym 118664 $abc$36039$n3298
.sym 118667 basesoc_we
.sym 118668 $abc$36039$n3323
.sym 118669 $abc$36039$n2882
.sym 118670 sys_rst
.sym 118671 basesoc_timer0_value[28]
.sym 118683 $abc$36039$n4836
.sym 118684 basesoc_timer0_value_status[28]
.sym 118687 basesoc_timer0_value[24]
.sym 118691 $abc$36039$n4836
.sym 118692 basesoc_timer0_value_status[24]
.sym 118693 $abc$36039$n3297
.sym 118694 basesoc_timer0_reload_storage[16]
.sym 118699 basesoc_ctrl_reset_reset_r
.sym 118703 basesoc_dat_w[2]
.sym 118711 basesoc_dat_w[3]
.sym 118715 basesoc_dat_w[1]
.sym 118723 basesoc_dat_w[4]
.sym 118796 basesoc_uart_rx_fifo_level0[0]
.sym 118798 $PACKER_VCC_NET
.sym 118815 $abc$36039$n6179
.sym 118816 $abc$36039$n6180
.sym 118817 basesoc_uart_rx_fifo_wrport_we
.sym 118820 $PACKER_VCC_NET
.sym 118821 basesoc_uart_rx_fifo_level0[0]
.sym 118835 basesoc_uart_rx_fifo_do_read
.sym 118836 $abc$36039$n3259
.sym 118837 sys_rst
.sym 118839 basesoc_uart_rx_fifo_do_read
.sym 118883 basesoc_uart_rx_fifo_readable
.sym 118895 basesoc_picorv328[11]
.sym 118896 basesoc_picorv323[3]
.sym 118897 picorv32.mem_wordsize[1]
.sym 118907 basesoc_picorv323[12]
.sym 118919 basesoc_uart_rx_fifo_consume[1]
.sym 118935 basesoc_uart_rx_fifo_do_read
.sym 118936 basesoc_uart_rx_fifo_consume[0]
.sym 118937 sys_rst
.sym 118952 basesoc_uart_rx_fifo_produce[0]
.sym 118957 basesoc_uart_rx_fifo_produce[1]
.sym 118961 basesoc_uart_rx_fifo_produce[2]
.sym 118962 $auto$alumacc.cc:474:replace_alu$6023.C[2]
.sym 118965 basesoc_uart_rx_fifo_produce[3]
.sym 118966 $auto$alumacc.cc:474:replace_alu$6023.C[3]
.sym 118971 sys_rst
.sym 118972 basesoc_uart_rx_fifo_wrport_we
.sym 118975 basesoc_uart_rx_fifo_wrport_we
.sym 118980 $PACKER_VCC_NET
.sym 118981 basesoc_uart_rx_fifo_produce[0]
.sym 118983 sys_rst
.sym 118984 basesoc_uart_tx_fifo_do_read
.sym 118987 $abc$36039$n4520
.sym 118988 $abc$36039$n4523
.sym 118989 $abc$36039$n4521
.sym 118991 $abc$36039$n4896
.sym 118992 $abc$36039$n4897
.sym 118993 picorv32.instr_sub
.sym 118994 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118995 $abc$36039$n4884
.sym 118996 $abc$36039$n4885
.sym 118997 picorv32.instr_sub
.sym 118998 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118999 $abc$36039$n4305
.sym 119000 $abc$36039$n4337
.sym 119001 $abc$36039$n4339
.sym 119002 $abc$36039$n4338
.sym 119003 $abc$36039$n4413_1
.sym 119004 basesoc_picorv323[4]
.sym 119005 $abc$36039$n4480
.sym 119006 $abc$36039$n4515
.sym 119007 $abc$36039$n2893
.sym 119008 $abc$36039$n2898_1
.sym 119009 basesoc_picorv327[1]
.sym 119010 basesoc_picorv323[1]
.sym 119011 $abc$36039$n4953
.sym 119012 $abc$36039$n4954
.sym 119013 picorv32.instr_sub
.sym 119014 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 119016 basesoc_picorv327[0]
.sym 119017 basesoc_picorv323[0]
.sym 119020 basesoc_picorv327[1]
.sym 119021 basesoc_picorv323[1]
.sym 119022 $auto$alumacc.cc:474:replace_alu$6048.C[1]
.sym 119024 basesoc_picorv327[2]
.sym 119025 basesoc_picorv323[2]
.sym 119026 $auto$alumacc.cc:474:replace_alu$6048.C[2]
.sym 119028 basesoc_picorv327[3]
.sym 119029 basesoc_picorv323[3]
.sym 119030 $auto$alumacc.cc:474:replace_alu$6048.C[3]
.sym 119032 basesoc_picorv327[4]
.sym 119033 basesoc_picorv323[4]
.sym 119034 $auto$alumacc.cc:474:replace_alu$6048.C[4]
.sym 119036 basesoc_picorv327[5]
.sym 119037 basesoc_picorv323[5]
.sym 119038 $auto$alumacc.cc:474:replace_alu$6048.C[5]
.sym 119040 basesoc_picorv327[6]
.sym 119041 basesoc_picorv323[6]
.sym 119042 $auto$alumacc.cc:474:replace_alu$6048.C[6]
.sym 119044 basesoc_picorv327[7]
.sym 119045 basesoc_picorv323[7]
.sym 119046 $auto$alumacc.cc:474:replace_alu$6048.C[7]
.sym 119048 basesoc_picorv327[8]
.sym 119049 basesoc_picorv328[8]
.sym 119050 $auto$alumacc.cc:474:replace_alu$6048.C[8]
.sym 119052 basesoc_picorv327[9]
.sym 119053 basesoc_picorv328[9]
.sym 119054 $auto$alumacc.cc:474:replace_alu$6048.C[9]
.sym 119056 basesoc_picorv327[10]
.sym 119057 basesoc_picorv328[10]
.sym 119058 $auto$alumacc.cc:474:replace_alu$6048.C[10]
.sym 119060 basesoc_picorv327[11]
.sym 119061 basesoc_picorv328[11]
.sym 119062 $auto$alumacc.cc:474:replace_alu$6048.C[11]
.sym 119064 basesoc_picorv327[12]
.sym 119065 basesoc_picorv328[12]
.sym 119066 $auto$alumacc.cc:474:replace_alu$6048.C[12]
.sym 119068 basesoc_picorv327[13]
.sym 119069 basesoc_picorv328[13]
.sym 119070 $auto$alumacc.cc:474:replace_alu$6048.C[13]
.sym 119072 basesoc_picorv327[14]
.sym 119073 basesoc_picorv328[14]
.sym 119074 $auto$alumacc.cc:474:replace_alu$6048.C[14]
.sym 119076 basesoc_picorv327[15]
.sym 119077 basesoc_picorv328[15]
.sym 119078 $auto$alumacc.cc:474:replace_alu$6048.C[15]
.sym 119080 basesoc_picorv327[16]
.sym 119081 basesoc_picorv328[16]
.sym 119082 $auto$alumacc.cc:474:replace_alu$6048.C[16]
.sym 119084 basesoc_picorv327[17]
.sym 119085 basesoc_picorv328[17]
.sym 119086 $auto$alumacc.cc:474:replace_alu$6048.C[17]
.sym 119088 basesoc_picorv327[18]
.sym 119089 basesoc_picorv328[18]
.sym 119090 $auto$alumacc.cc:474:replace_alu$6048.C[18]
.sym 119092 basesoc_picorv327[19]
.sym 119093 basesoc_picorv328[19]
.sym 119094 $auto$alumacc.cc:474:replace_alu$6048.C[19]
.sym 119096 basesoc_picorv327[20]
.sym 119097 basesoc_picorv328[20]
.sym 119098 $auto$alumacc.cc:474:replace_alu$6048.C[20]
.sym 119100 basesoc_picorv327[21]
.sym 119101 basesoc_picorv328[21]
.sym 119102 $auto$alumacc.cc:474:replace_alu$6048.C[21]
.sym 119104 basesoc_picorv327[22]
.sym 119105 basesoc_picorv328[22]
.sym 119106 $auto$alumacc.cc:474:replace_alu$6048.C[22]
.sym 119108 basesoc_picorv327[23]
.sym 119109 basesoc_picorv328[23]
.sym 119110 $auto$alumacc.cc:474:replace_alu$6048.C[23]
.sym 119112 basesoc_picorv327[24]
.sym 119113 basesoc_picorv328[24]
.sym 119114 $auto$alumacc.cc:474:replace_alu$6048.C[24]
.sym 119116 basesoc_picorv327[25]
.sym 119117 basesoc_picorv328[25]
.sym 119118 $auto$alumacc.cc:474:replace_alu$6048.C[25]
.sym 119120 basesoc_picorv327[26]
.sym 119121 basesoc_picorv328[26]
.sym 119122 $auto$alumacc.cc:474:replace_alu$6048.C[26]
.sym 119124 basesoc_picorv327[27]
.sym 119125 basesoc_picorv328[27]
.sym 119126 $auto$alumacc.cc:474:replace_alu$6048.C[27]
.sym 119128 basesoc_picorv327[28]
.sym 119129 basesoc_picorv328[28]
.sym 119130 $auto$alumacc.cc:474:replace_alu$6048.C[28]
.sym 119132 basesoc_picorv327[29]
.sym 119133 basesoc_picorv328[29]
.sym 119134 $auto$alumacc.cc:474:replace_alu$6048.C[29]
.sym 119136 basesoc_picorv327[30]
.sym 119137 basesoc_picorv328[30]
.sym 119138 $auto$alumacc.cc:474:replace_alu$6048.C[30]
.sym 119140 basesoc_picorv327[31]
.sym 119141 basesoc_picorv328[31]
.sym 119142 $auto$alumacc.cc:474:replace_alu$6048.C[31]
.sym 119144 basesoc_uart_phy_storage[0]
.sym 119145 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 119148 basesoc_uart_phy_storage[1]
.sym 119149 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 119150 $auto$alumacc.cc:474:replace_alu$6035.C[1]
.sym 119152 basesoc_uart_phy_storage[2]
.sym 119153 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 119154 $auto$alumacc.cc:474:replace_alu$6035.C[2]
.sym 119156 basesoc_uart_phy_storage[3]
.sym 119157 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 119158 $auto$alumacc.cc:474:replace_alu$6035.C[3]
.sym 119160 basesoc_uart_phy_storage[4]
.sym 119161 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 119162 $auto$alumacc.cc:474:replace_alu$6035.C[4]
.sym 119164 basesoc_uart_phy_storage[5]
.sym 119165 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 119166 $auto$alumacc.cc:474:replace_alu$6035.C[5]
.sym 119168 basesoc_uart_phy_storage[6]
.sym 119169 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 119170 $auto$alumacc.cc:474:replace_alu$6035.C[6]
.sym 119172 basesoc_uart_phy_storage[7]
.sym 119173 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 119174 $auto$alumacc.cc:474:replace_alu$6035.C[7]
.sym 119176 basesoc_uart_phy_storage[8]
.sym 119177 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 119178 $auto$alumacc.cc:474:replace_alu$6035.C[8]
.sym 119180 basesoc_uart_phy_storage[9]
.sym 119181 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 119182 $auto$alumacc.cc:474:replace_alu$6035.C[9]
.sym 119184 basesoc_uart_phy_storage[10]
.sym 119185 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 119186 $auto$alumacc.cc:474:replace_alu$6035.C[10]
.sym 119188 basesoc_uart_phy_storage[11]
.sym 119189 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 119190 $auto$alumacc.cc:474:replace_alu$6035.C[11]
.sym 119192 basesoc_uart_phy_storage[12]
.sym 119193 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 119194 $auto$alumacc.cc:474:replace_alu$6035.C[12]
.sym 119196 basesoc_uart_phy_storage[13]
.sym 119197 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 119198 $auto$alumacc.cc:474:replace_alu$6035.C[13]
.sym 119200 basesoc_uart_phy_storage[14]
.sym 119201 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 119202 $auto$alumacc.cc:474:replace_alu$6035.C[14]
.sym 119204 basesoc_uart_phy_storage[15]
.sym 119205 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 119206 $auto$alumacc.cc:474:replace_alu$6035.C[15]
.sym 119208 basesoc_uart_phy_storage[16]
.sym 119209 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 119210 $auto$alumacc.cc:474:replace_alu$6035.C[16]
.sym 119212 basesoc_uart_phy_storage[17]
.sym 119213 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 119214 $auto$alumacc.cc:474:replace_alu$6035.C[17]
.sym 119216 basesoc_uart_phy_storage[18]
.sym 119217 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 119218 $auto$alumacc.cc:474:replace_alu$6035.C[18]
.sym 119220 basesoc_uart_phy_storage[19]
.sym 119221 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 119222 $auto$alumacc.cc:474:replace_alu$6035.C[19]
.sym 119224 basesoc_uart_phy_storage[20]
.sym 119225 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 119226 $auto$alumacc.cc:474:replace_alu$6035.C[20]
.sym 119228 basesoc_uart_phy_storage[21]
.sym 119229 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 119230 $auto$alumacc.cc:474:replace_alu$6035.C[21]
.sym 119232 basesoc_uart_phy_storage[22]
.sym 119233 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 119234 $auto$alumacc.cc:474:replace_alu$6035.C[22]
.sym 119236 basesoc_uart_phy_storage[23]
.sym 119237 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 119238 $auto$alumacc.cc:474:replace_alu$6035.C[23]
.sym 119240 basesoc_uart_phy_storage[24]
.sym 119241 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 119242 $auto$alumacc.cc:474:replace_alu$6035.C[24]
.sym 119244 basesoc_uart_phy_storage[25]
.sym 119245 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 119246 $auto$alumacc.cc:474:replace_alu$6035.C[25]
.sym 119248 basesoc_uart_phy_storage[26]
.sym 119249 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 119250 $auto$alumacc.cc:474:replace_alu$6035.C[26]
.sym 119252 basesoc_uart_phy_storage[27]
.sym 119253 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 119254 $auto$alumacc.cc:474:replace_alu$6035.C[27]
.sym 119256 basesoc_uart_phy_storage[28]
.sym 119257 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 119258 $auto$alumacc.cc:474:replace_alu$6035.C[28]
.sym 119260 basesoc_uart_phy_storage[29]
.sym 119261 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 119262 $auto$alumacc.cc:474:replace_alu$6035.C[29]
.sym 119264 basesoc_uart_phy_storage[30]
.sym 119265 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 119266 $auto$alumacc.cc:474:replace_alu$6035.C[30]
.sym 119268 basesoc_uart_phy_storage[31]
.sym 119269 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 119270 $auto$alumacc.cc:474:replace_alu$6035.C[31]
.sym 119274 $auto$alumacc.cc:474:replace_alu$6035.C[32]
.sym 119275 sys_rst
.sym 119276 $abc$36039$n5943
.sym 119277 user_btn2
.sym 119279 sys_rst
.sym 119280 $abc$36039$n5925
.sym 119281 user_btn2
.sym 119283 sys_rst
.sym 119284 $abc$36039$n5927
.sym 119285 user_btn2
.sym 119287 waittimer2_count[3]
.sym 119288 waittimer2_count[4]
.sym 119289 waittimer2_count[5]
.sym 119290 waittimer2_count[8]
.sym 119291 $abc$36039$n174
.sym 119295 sys_rst
.sym 119296 $abc$36039$n5933
.sym 119297 user_btn2
.sym 119299 $abc$36039$n176
.sym 119307 basesoc_dat_w[7]
.sym 119311 $abc$36039$n176
.sym 119312 $abc$36039$n178
.sym 119313 $abc$36039$n180
.sym 119314 $abc$36039$n182
.sym 119319 $abc$36039$n3347
.sym 119320 $abc$36039$n3351
.sym 119321 $abc$36039$n172
.sym 119322 $abc$36039$n174
.sym 119323 $abc$36039$n182
.sym 119331 basesoc_dat_w[3]
.sym 119335 basesoc_dat_w[4]
.sym 119339 basesoc_uart_phy_storage[19]
.sym 119340 basesoc_uart_phy_storage[3]
.sym 119341 basesoc_adr[1]
.sym 119342 basesoc_adr[0]
.sym 119343 basesoc_uart_phy_storage[23]
.sym 119344 basesoc_uart_phy_storage[7]
.sym 119345 basesoc_adr[1]
.sym 119346 basesoc_adr[0]
.sym 119347 basesoc_dat_w[7]
.sym 119363 $abc$36039$n130
.sym 119367 basesoc_uart_phy_rx_busy
.sym 119368 $abc$36039$n6275
.sym 119371 basesoc_uart_phy_storage[27]
.sym 119372 basesoc_uart_phy_storage[11]
.sym 119373 basesoc_adr[0]
.sym 119374 basesoc_adr[1]
.sym 119375 basesoc_uart_phy_rx_busy
.sym 119376 $abc$36039$n6265
.sym 119379 basesoc_uart_phy_rx_busy
.sym 119380 $abc$36039$n6279
.sym 119383 $abc$36039$n4796_1
.sym 119384 $abc$36039$n4795_1
.sym 119385 $abc$36039$n3227
.sym 119387 $abc$36039$n4808_1
.sym 119388 $abc$36039$n4807_1
.sym 119389 $abc$36039$n3227
.sym 119391 basesoc_uart_phy_rx_busy
.sym 119392 $abc$36039$n3245
.sym 119393 basesoc_uart_phy_uart_clk_rxen
.sym 119394 sys_rst
.sym 119395 basesoc_uart_phy_rx_busy
.sym 119396 $abc$36039$n5909
.sym 119399 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 119400 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 119401 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 119403 $abc$36039$n2881
.sym 119404 $abc$36039$n3256
.sym 119405 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 119407 $abc$36039$n2881
.sym 119408 $abc$36039$n3256
.sym 119409 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 119411 basesoc_we
.sym 119412 $abc$36039$n3360
.sym 119413 $abc$36039$n3204
.sym 119414 sys_rst
.sym 119415 $abc$36039$n4914_1
.sym 119416 csrbankarray_csrbank3_bitbang0_w[1]
.sym 119417 $abc$36039$n3204
.sym 119418 csrbankarray_csrbank3_bitbang_en0_w
.sym 119419 eventmanager_status_w[2]
.sym 119423 $abc$36039$n2881
.sym 119424 $abc$36039$n3256
.sym 119425 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 119427 eventmanager_status_w[2]
.sym 119428 eventsourceprocess2_old_trigger
.sym 119431 basesoc_dat_w[2]
.sym 119432 $abc$36039$n3332
.sym 119433 sys_rst
.sym 119434 $abc$36039$n2957
.sym 119455 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 119456 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 119457 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 119458 $abc$36039$n5292_1
.sym 119459 $abc$36039$n2957
.sym 119463 basesoc_dat_w[6]
.sym 119479 basesoc_dat_w[1]
.sym 119495 basesoc_timer0_reload_storage[12]
.sym 119496 $abc$36039$n3294
.sym 119497 $abc$36039$n3285
.sym 119498 basesoc_timer0_load_storage[12]
.sym 119499 $abc$36039$n3203
.sym 119500 basesoc_timer0_load_storage[13]
.sym 119501 basesoc_timer0_reload_storage[13]
.sym 119502 $abc$36039$n3295
.sym 119503 basesoc_dat_w[4]
.sym 119507 $abc$36039$n3287
.sym 119508 basesoc_timer0_load_storage[22]
.sym 119509 $abc$36039$n3285
.sym 119510 basesoc_timer0_load_storage[14]
.sym 119511 basesoc_timer0_load_storage[18]
.sym 119512 $abc$36039$n3287
.sym 119513 $abc$36039$n4859_1
.sym 119514 $abc$36039$n4858_1
.sym 119515 basesoc_dat_w[2]
.sym 119519 $abc$36039$n2880
.sym 119520 basesoc_timer0_load_storage[27]
.sym 119521 basesoc_timer0_load_storage[11]
.sym 119522 $abc$36039$n3203
.sym 119523 basesoc_adr[4]
.sym 119524 $abc$36039$n3203
.sym 119527 basesoc_adr[4]
.sym 119528 $abc$36039$n3295
.sym 119531 $abc$36039$n4896_1
.sym 119532 $abc$36039$n4901
.sym 119533 $abc$36039$n4902_1
.sym 119535 $abc$36039$n4837
.sym 119536 basesoc_timer0_value_status[17]
.sym 119537 $abc$36039$n3283
.sym 119538 basesoc_timer0_load_storage[1]
.sym 119539 basesoc_timer0_value[22]
.sym 119543 basesoc_timer0_value[0]
.sym 119547 basesoc_timer0_reload_storage[30]
.sym 119548 $abc$36039$n3300
.sym 119549 $abc$36039$n3283
.sym 119550 basesoc_timer0_load_storage[6]
.sym 119551 basesoc_timer0_value_status[2]
.sym 119552 $abc$36039$n4841
.sym 119553 $abc$36039$n4843
.sym 119554 basesoc_timer0_value_status[10]
.sym 119555 basesoc_timer0_reload_storage[6]
.sym 119556 $abc$36039$n6036
.sym 119557 basesoc_timer0_eventmanager_status_w
.sym 119559 basesoc_timer0_load_storage[20]
.sym 119560 $abc$36039$n5084
.sym 119561 basesoc_timer0_en_storage
.sym 119563 basesoc_timer0_reload_storage[25]
.sym 119564 $abc$36039$n3300
.sym 119565 $abc$36039$n4847_1
.sym 119566 $abc$36039$n4846_1
.sym 119567 $abc$36039$n4897_1
.sym 119568 $abc$36039$n4898
.sym 119569 $abc$36039$n4899_1
.sym 119570 $abc$36039$n4900_1
.sym 119571 $abc$36039$n3287
.sym 119572 basesoc_timer0_load_storage[17]
.sym 119573 $abc$36039$n3285
.sym 119574 basesoc_timer0_load_storage[9]
.sym 119575 basesoc_timer0_value_status[1]
.sym 119576 $abc$36039$n4841
.sym 119577 $abc$36039$n4836
.sym 119578 basesoc_timer0_value_status[25]
.sym 119579 $abc$36039$n4843
.sym 119580 basesoc_timer0_value_status[14]
.sym 119581 $abc$36039$n3294
.sym 119582 basesoc_timer0_reload_storage[14]
.sym 119583 $abc$36039$n4845_1
.sym 119584 $abc$36039$n4848_1
.sym 119585 $abc$36039$n4850_1
.sym 119586 $abc$36039$n3282
.sym 119587 basesoc_timer0_reload_storage[9]
.sym 119588 $abc$36039$n3294
.sym 119589 $abc$36039$n4852_1
.sym 119590 $abc$36039$n4851_1
.sym 119591 basesoc_timer0_value[30]
.sym 119595 basesoc_timer0_value[16]
.sym 119599 $abc$36039$n3289
.sym 119600 basesoc_timer0_load_storage[30]
.sym 119603 basesoc_timer0_reload_storage[26]
.sym 119604 $abc$36039$n3300
.sym 119605 $abc$36039$n3289
.sym 119606 basesoc_timer0_load_storage[26]
.sym 119607 basesoc_timer0_value[20]
.sym 119611 $abc$36039$n3297
.sym 119612 basesoc_timer0_reload_storage[22]
.sym 119613 $abc$36039$n3291
.sym 119614 basesoc_timer0_reload_storage[6]
.sym 119615 basesoc_timer0_reload_storage[20]
.sym 119616 $abc$36039$n6078
.sym 119617 basesoc_timer0_eventmanager_status_w
.sym 119619 basesoc_timer0_load_storage[25]
.sym 119620 $abc$36039$n3289
.sym 119621 $abc$36039$n4849_1
.sym 119623 basesoc_dat_w[6]
.sym 119631 basesoc_dat_w[1]
.sym 119639 basesoc_timer0_reload_storage[29]
.sym 119640 $abc$36039$n3300
.sym 119641 basesoc_timer0_reload_storage[21]
.sym 119642 $abc$36039$n3297
.sym 119647 $abc$36039$n3297
.sym 119648 $abc$36039$n3281
.sym 119649 sys_rst
.sym 119651 $abc$36039$n3297
.sym 119652 basesoc_timer0_reload_storage[17]
.sym 119653 $abc$36039$n3291
.sym 119654 basesoc_timer0_reload_storage[1]
.sym 119675 basesoc_dat_w[6]
.sym 119679 basesoc_dat_w[4]
.sym 119687 basesoc_dat_w[4]
.sym 119795 sys_rst
.sym 119796 spiflash_i
.sym 119811 spiflash_miso
.sym 119823 array_muxed1[4]
.sym 119847 basesoc_picorv323[7]
.sym 119848 basesoc_picorv328[23]
.sym 119849 $abc$36039$n3557
.sym 119851 basesoc_picorv323[11]
.sym 119852 basesoc_picorv328[27]
.sym 119853 $abc$36039$n3557
.sym 119855 basesoc_picorv323[14]
.sym 119856 basesoc_picorv328[30]
.sym 119857 $abc$36039$n3557
.sym 119859 basesoc_picorv323[12]
.sym 119860 basesoc_picorv328[28]
.sym 119861 $abc$36039$n3557
.sym 119863 basesoc_picorv323[1]
.sym 119864 basesoc_picorv328[17]
.sym 119865 $abc$36039$n3557
.sym 119867 basesoc_picorv323[8]
.sym 119868 basesoc_picorv328[24]
.sym 119869 $abc$36039$n3557
.sym 119871 basesoc_picorv323[11]
.sym 119875 basesoc_picorv323[8]
.sym 119880 basesoc_uart_rx_fifo_consume[0]
.sym 119885 basesoc_uart_rx_fifo_consume[1]
.sym 119889 basesoc_uart_rx_fifo_consume[2]
.sym 119890 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 119893 basesoc_uart_rx_fifo_consume[3]
.sym 119894 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 119895 basesoc_uart_rx_fifo_do_read
.sym 119896 sys_rst
.sym 119899 basesoc_picorv328[8]
.sym 119900 basesoc_picorv323[0]
.sym 119901 picorv32.mem_wordsize[1]
.sym 119904 $PACKER_VCC_NET
.sym 119905 basesoc_uart_rx_fifo_consume[0]
.sym 119907 basesoc_picorv328[12]
.sym 119908 basesoc_picorv323[4]
.sym 119909 picorv32.mem_wordsize[1]
.sym 119911 $abc$36039$n2893
.sym 119912 $abc$36039$n2898_1
.sym 119913 basesoc_picorv327[25]
.sym 119914 basesoc_picorv328[25]
.sym 119915 $abc$36039$n2897
.sym 119916 basesoc_picorv327[27]
.sym 119917 basesoc_picorv328[27]
.sym 119918 $abc$36039$n4537_1
.sym 119919 $abc$36039$n2897
.sym 119920 basesoc_picorv327[24]
.sym 119921 basesoc_picorv328[24]
.sym 119922 $abc$36039$n4522
.sym 119923 basesoc_uart_rx_fifo_wrport_we
.sym 119924 basesoc_uart_rx_fifo_produce[0]
.sym 119925 sys_rst
.sym 119927 $abc$36039$n2893
.sym 119928 $abc$36039$n2898_1
.sym 119929 basesoc_picorv327[24]
.sym 119930 basesoc_picorv328[24]
.sym 119931 basesoc_uart_rx_fifo_produce[1]
.sym 119935 $abc$36039$n2893
.sym 119936 $abc$36039$n2898_1
.sym 119937 basesoc_picorv327[27]
.sym 119938 basesoc_picorv328[27]
.sym 119939 $abc$36039$n2897
.sym 119940 basesoc_picorv327[25]
.sym 119941 basesoc_picorv328[25]
.sym 119942 $abc$36039$n4527
.sym 119943 $abc$36039$n5832
.sym 119947 $abc$36039$n2897
.sym 119948 basesoc_picorv327[1]
.sym 119949 basesoc_picorv323[1]
.sym 119951 basesoc_picorv323[4]
.sym 119952 $abc$36039$n4424_1
.sym 119953 $abc$36039$n4480
.sym 119955 $abc$36039$n2897
.sym 119956 basesoc_picorv327[23]
.sym 119957 basesoc_picorv328[23]
.sym 119959 $abc$36039$n2893
.sym 119960 $abc$36039$n2898_1
.sym 119961 basesoc_picorv327[8]
.sym 119962 basesoc_picorv328[8]
.sym 119963 $abc$36039$n2897
.sym 119964 basesoc_picorv327[8]
.sym 119965 basesoc_picorv328[8]
.sym 119966 $abc$36039$n4428_1
.sym 119967 $abc$36039$n4516
.sym 119968 $abc$36039$n4518
.sym 119969 $abc$36039$n4517
.sym 119971 $abc$36039$n2893
.sym 119972 $abc$36039$n2898_1
.sym 119973 basesoc_picorv327[23]
.sym 119974 basesoc_picorv328[23]
.sym 119975 $abc$36039$n4423
.sym 119976 $abc$36039$n4425_1
.sym 119977 $abc$36039$n4429
.sym 119978 $abc$36039$n4427_1
.sym 119979 $abc$36039$n4424_1
.sym 119980 $abc$36039$n4302
.sym 119981 basesoc_picorv323[4]
.sym 119983 $abc$36039$n4412_1
.sym 119984 $abc$36039$n4419_1
.sym 119987 $abc$36039$n4535_1
.sym 119988 $abc$36039$n4538_1
.sym 119989 $abc$36039$n4536_1
.sym 119991 $abc$36039$n4525
.sym 119992 $abc$36039$n4528_1
.sym 119993 $abc$36039$n4526
.sym 119995 $abc$36039$n2893
.sym 119996 basesoc_picorv327[12]
.sym 119997 basesoc_picorv328[12]
.sym 119998 $abc$36039$n4457_1
.sym 119999 $abc$36039$n2897
.sym 120000 $abc$36039$n2898_1
.sym 120001 basesoc_picorv327[12]
.sym 120002 basesoc_picorv328[12]
.sym 120003 $abc$36039$n4452_1
.sym 120004 $abc$36039$n4455_1
.sym 120005 $abc$36039$n4456
.sym 120007 basesoc_picorv323[4]
.sym 120008 $abc$36039$n4302
.sym 120009 $abc$36039$n4461_1
.sym 120010 $abc$36039$n4462
.sym 120011 $abc$36039$n4905
.sym 120012 $abc$36039$n4906
.sym 120013 picorv32.instr_sub
.sym 120014 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120015 $abc$36039$n3158_1
.sym 120016 $abc$36039$n2897
.sym 120017 $abc$36039$n4477
.sym 120018 $abc$36039$n4476_1
.sym 120019 $abc$36039$n4459
.sym 120020 $abc$36039$n4460_1
.sym 120023 basesoc_picorv327[9]
.sym 120024 basesoc_picorv328[9]
.sym 120025 $abc$36039$n2898_1
.sym 120026 $abc$36039$n4436_1
.sym 120027 $abc$36039$n4917
.sym 120028 $abc$36039$n4918
.sym 120029 picorv32.instr_sub
.sym 120030 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120031 $abc$36039$n4478
.sym 120032 $abc$36039$n4480
.sym 120033 $abc$36039$n4556_1
.sym 120034 $abc$36039$n4554_1
.sym 120035 $abc$36039$n2893
.sym 120036 $abc$36039$n2898_1
.sym 120037 basesoc_picorv327[15]
.sym 120038 basesoc_picorv328[15]
.sym 120039 $abc$36039$n4544_1
.sym 120040 $abc$36039$n4547
.sym 120041 $abc$36039$n4545
.sym 120043 $abc$36039$n4923
.sym 120044 $abc$36039$n4924
.sym 120045 picorv32.instr_sub
.sym 120046 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120047 $abc$36039$n2893
.sym 120048 $abc$36039$n2898_1
.sym 120049 basesoc_picorv327[14]
.sym 120050 basesoc_picorv328[14]
.sym 120051 basesoc_picorv327[28]
.sym 120052 basesoc_picorv327[27]
.sym 120053 basesoc_picorv323[0]
.sym 120055 basesoc_picorv323[4]
.sym 120056 $abc$36039$n4461_1
.sym 120057 $abc$36039$n4480
.sym 120059 $abc$36039$n3157_1
.sym 120060 $abc$36039$n2897
.sym 120061 $abc$36039$n4471
.sym 120062 $abc$36039$n4470_1
.sym 120063 $abc$36039$n4938
.sym 120064 $abc$36039$n4939
.sym 120065 picorv32.instr_sub
.sym 120066 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120067 $abc$36039$n4950
.sym 120068 $abc$36039$n4951
.sym 120069 picorv32.instr_sub
.sym 120070 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120071 basesoc_picorv327[30]
.sym 120072 basesoc_picorv327[29]
.sym 120073 basesoc_picorv323[0]
.sym 120075 $abc$36039$n2893
.sym 120076 $abc$36039$n2898_1
.sym 120077 basesoc_picorv327[29]
.sym 120078 basesoc_picorv328[29]
.sym 120079 $abc$36039$n4716
.sym 120083 $abc$36039$n4935
.sym 120084 $abc$36039$n4936
.sym 120085 picorv32.instr_sub
.sym 120086 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120087 $abc$36039$n4974
.sym 120088 $abc$36039$n4975
.sym 120089 picorv32.instr_sub
.sym 120090 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120091 $abc$36039$n2897
.sym 120092 basesoc_picorv327[29]
.sym 120093 basesoc_picorv328[29]
.sym 120094 $abc$36039$n4546_1
.sym 120095 basesoc_picorv323[4]
.sym 120096 $abc$36039$n4402
.sym 120097 $abc$36039$n4480
.sym 120099 $abc$36039$n4962
.sym 120100 $abc$36039$n4963
.sym 120101 picorv32.instr_sub
.sym 120102 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120107 $abc$36039$n4959
.sym 120108 $abc$36039$n4960
.sym 120109 picorv32.instr_sub
.sym 120110 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120111 basesoc_uart_phy_rx_busy
.sym 120112 $abc$36039$n6229
.sym 120115 basesoc_picorv323[4]
.sym 120116 $abc$36039$n4468
.sym 120117 $abc$36039$n4480
.sym 120119 basesoc_uart_phy_rx_busy
.sym 120120 $abc$36039$n6233
.sym 120123 $abc$36039$n4405
.sym 120124 $abc$36039$n4402
.sym 120125 basesoc_picorv323[4]
.sym 120126 $abc$36039$n4302
.sym 120127 basesoc_uart_phy_rx_busy
.sym 120128 $abc$36039$n6227
.sym 120131 basesoc_uart_phy_rx_busy
.sym 120132 $abc$36039$n6225
.sym 120135 $abc$36039$n4320
.sym 120136 $abc$36039$n4382_1
.sym 120137 basesoc_picorv323[3]
.sym 120139 $abc$36039$n4454_1
.sym 120140 $abc$36039$n4453
.sym 120141 basesoc_picorv323[4]
.sym 120142 $abc$36039$n4302
.sym 120143 $abc$36039$n4286
.sym 120144 $abc$36039$n4285
.sym 120145 basesoc_picorv323[1]
.sym 120147 basesoc_uart_phy_rx_busy
.sym 120148 $abc$36039$n6245
.sym 120151 basesoc_uart_phy_rx_busy
.sym 120152 $abc$36039$n6241
.sym 120155 basesoc_picorv327[29]
.sym 120156 basesoc_picorv327[28]
.sym 120157 basesoc_picorv323[0]
.sym 120159 basesoc_uart_phy_rx_busy
.sym 120160 $abc$36039$n6235
.sym 120163 basesoc_picorv327[27]
.sym 120164 basesoc_picorv327[26]
.sym 120165 basesoc_picorv323[0]
.sym 120167 basesoc_uart_phy_rx_busy
.sym 120168 $abc$36039$n6271
.sym 120171 basesoc_uart_phy_rx_busy
.sym 120172 $abc$36039$n6261
.sym 120175 basesoc_uart_phy_rx_busy
.sym 120176 $abc$36039$n6251
.sym 120179 $abc$36039$n5835
.sym 120183 picorv32.is_compare
.sym 120184 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120185 $abc$36039$n2896_1
.sym 120186 $abc$36039$n2893
.sym 120187 $abc$36039$n6281
.sym 120188 basesoc_uart_phy_rx_busy
.sym 120191 basesoc_uart_phy_rx_busy
.sym 120192 $abc$36039$n6273
.sym 120195 basesoc_uart_phy_rx_busy
.sym 120196 $abc$36039$n6267
.sym 120200 waittimer2_count[0]
.sym 120204 waittimer2_count[1]
.sym 120205 $PACKER_VCC_NET
.sym 120208 waittimer2_count[2]
.sym 120209 $PACKER_VCC_NET
.sym 120210 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 120212 waittimer2_count[3]
.sym 120213 $PACKER_VCC_NET
.sym 120214 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 120216 waittimer2_count[4]
.sym 120217 $PACKER_VCC_NET
.sym 120218 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 120220 waittimer2_count[5]
.sym 120221 $PACKER_VCC_NET
.sym 120222 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 120224 waittimer2_count[6]
.sym 120225 $PACKER_VCC_NET
.sym 120226 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 120228 waittimer2_count[7]
.sym 120229 $PACKER_VCC_NET
.sym 120230 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 120232 waittimer2_count[8]
.sym 120233 $PACKER_VCC_NET
.sym 120234 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 120236 waittimer2_count[9]
.sym 120237 $PACKER_VCC_NET
.sym 120238 $auto$alumacc.cc:474:replace_alu$5990.C[9]
.sym 120240 waittimer2_count[10]
.sym 120241 $PACKER_VCC_NET
.sym 120242 $auto$alumacc.cc:474:replace_alu$5990.C[10]
.sym 120244 waittimer2_count[11]
.sym 120245 $PACKER_VCC_NET
.sym 120246 $auto$alumacc.cc:474:replace_alu$5990.C[11]
.sym 120248 waittimer2_count[12]
.sym 120249 $PACKER_VCC_NET
.sym 120250 $auto$alumacc.cc:474:replace_alu$5990.C[12]
.sym 120252 waittimer2_count[13]
.sym 120253 $PACKER_VCC_NET
.sym 120254 $auto$alumacc.cc:474:replace_alu$5990.C[13]
.sym 120256 waittimer2_count[14]
.sym 120257 $PACKER_VCC_NET
.sym 120258 $auto$alumacc.cc:474:replace_alu$5990.C[14]
.sym 120260 waittimer2_count[15]
.sym 120261 $PACKER_VCC_NET
.sym 120262 $auto$alumacc.cc:474:replace_alu$5990.C[15]
.sym 120264 waittimer2_count[16]
.sym 120265 $PACKER_VCC_NET
.sym 120266 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 120267 $abc$36039$n3348
.sym 120268 $abc$36039$n3349
.sym 120269 $abc$36039$n3350_1
.sym 120271 eventmanager_status_w[2]
.sym 120272 sys_rst
.sym 120273 user_btn2
.sym 120275 $abc$36039$n2768
.sym 120279 $abc$36039$n172
.sym 120283 $abc$36039$n178
.sym 120287 basesoc_uart_phy_sink_ready
.sym 120288 basesoc_uart_phy_tx_busy
.sym 120289 basesoc_uart_phy_sink_valid
.sym 120291 $abc$36039$n180
.sym 120295 array_muxed0[12]
.sym 120311 array_muxed0[11]
.sym 120327 basesoc_adr[11]
.sym 120328 $abc$36039$n3229_1
.sym 120329 basesoc_adr[12]
.sym 120331 basesoc_adr[13]
.sym 120332 basesoc_adr[9]
.sym 120333 basesoc_adr[10]
.sym 120335 basesoc_adr[11]
.sym 120336 basesoc_adr[12]
.sym 120343 basesoc_adr[13]
.sym 120344 basesoc_adr[9]
.sym 120345 $abc$36039$n2884_1
.sym 120346 basesoc_adr[10]
.sym 120347 $abc$36039$n11
.sym 120351 basesoc_adr[12]
.sym 120352 basesoc_adr[11]
.sym 120359 basesoc_adr[13]
.sym 120360 basesoc_adr[10]
.sym 120361 basesoc_adr[9]
.sym 120362 $abc$36039$n3228
.sym 120363 basesoc_adr[13]
.sym 120364 $abc$36039$n3228
.sym 120365 basesoc_adr[9]
.sym 120366 basesoc_adr[10]
.sym 120367 $abc$36039$n3228
.sym 120368 $abc$36039$n3229_1
.sym 120371 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 120372 $abc$36039$n2905
.sym 120373 $abc$36039$n3048
.sym 120375 $abc$36039$n2884_1
.sym 120376 $abc$36039$n3229_1
.sym 120379 $abc$36039$n3207
.sym 120380 spiflash_miso
.sym 120383 basesoc_we
.sym 120384 $abc$36039$n3227
.sym 120385 $abc$36039$n3207
.sym 120386 sys_rst
.sym 120387 basesoc_adr[13]
.sym 120388 basesoc_adr[10]
.sym 120389 basesoc_adr[9]
.sym 120390 $abc$36039$n2884_1
.sym 120391 picorv32.irq_state[1]
.sym 120392 picorv32.irq_state[0]
.sym 120399 basesoc_we
.sym 120400 $abc$36039$n3360
.sym 120401 $abc$36039$n2882
.sym 120402 sys_rst
.sym 120403 basesoc_dat_w[3]
.sym 120407 basesoc_dat_w[6]
.sym 120415 basesoc_we
.sym 120416 $abc$36039$n3227
.sym 120417 $abc$36039$n2882
.sym 120418 sys_rst
.sym 120439 basesoc_adr[0]
.sym 120451 basesoc_adr[1]
.sym 120455 $abc$36039$n4854_1
.sym 120456 $abc$36039$n4857_1
.sym 120457 $abc$36039$n4860_1
.sym 120458 $abc$36039$n3282
.sym 120459 basesoc_timer0_value_status[19]
.sym 120460 $abc$36039$n4837
.sym 120461 basesoc_adr[4]
.sym 120462 $abc$36039$n5492_1
.sym 120463 $abc$36039$n3283
.sym 120464 $abc$36039$n3281
.sym 120465 sys_rst
.sym 120467 basesoc_timer0_reload_storage[2]
.sym 120468 $abc$36039$n3291
.sym 120469 $abc$36039$n4855_1
.sym 120471 $abc$36039$n3200
.sym 120472 basesoc_timer0_load_storage[3]
.sym 120473 basesoc_timer0_reload_storage[3]
.sym 120474 $abc$36039$n3292
.sym 120475 basesoc_timer0_load_storage[19]
.sym 120476 $abc$36039$n3287
.sym 120477 $abc$36039$n4872_1
.sym 120479 $abc$36039$n5493_1
.sym 120480 $abc$36039$n5497_1
.sym 120481 $abc$36039$n4871_1
.sym 120482 $abc$36039$n3282
.sym 120483 $abc$36039$n3294
.sym 120484 $abc$36039$n3281
.sym 120485 sys_rst
.sym 120487 $abc$36039$n4909_1
.sym 120488 $abc$36039$n4904
.sym 120489 $abc$36039$n3282
.sym 120491 $abc$36039$n5496_1
.sym 120492 basesoc_adr[4]
.sym 120493 $abc$36039$n5495_1
.sym 120494 $abc$36039$n4867_1
.sym 120495 basesoc_timer0_load_storage[9]
.sym 120496 $abc$36039$n5062
.sym 120497 basesoc_timer0_en_storage
.sym 120499 $abc$36039$n4843
.sym 120500 basesoc_timer0_value_status[15]
.sym 120501 $abc$36039$n3287
.sym 120502 basesoc_timer0_load_storage[23]
.sym 120503 $abc$36039$n4843
.sym 120504 basesoc_timer0_value_status[8]
.sym 120505 $abc$36039$n3319
.sym 120506 basesoc_timer0_eventmanager_pending_w
.sym 120507 $abc$36039$n4906_1
.sym 120508 $abc$36039$n4905_1
.sym 120509 $abc$36039$n4907
.sym 120510 $abc$36039$n4908_1
.sym 120511 basesoc_timer0_value_status[5]
.sym 120512 $abc$36039$n4841
.sym 120513 $abc$36039$n4843
.sym 120514 basesoc_timer0_value_status[13]
.sym 120515 basesoc_timer0_load_storage[5]
.sym 120516 $abc$36039$n5054
.sym 120517 basesoc_timer0_en_storage
.sym 120519 basesoc_timer0_value[1]
.sym 120523 basesoc_timer0_value[25]
.sym 120527 basesoc_timer0_reload_storage[9]
.sym 120528 $abc$36039$n6045
.sym 120529 basesoc_timer0_eventmanager_status_w
.sym 120531 basesoc_timer0_value[17]
.sym 120535 $abc$36039$n4841
.sym 120536 basesoc_timer0_value_status[0]
.sym 120537 $abc$36039$n3300
.sym 120538 basesoc_timer0_reload_storage[24]
.sym 120539 basesoc_timer0_load_storage[15]
.sym 120540 $abc$36039$n3285
.sym 120541 $abc$36039$n3289
.sym 120542 basesoc_timer0_load_storage[31]
.sym 120543 basesoc_timer0_value[5]
.sym 120547 basesoc_timer0_load_storage[24]
.sym 120548 $abc$36039$n3289
.sym 120549 $abc$36039$n4842
.sym 120550 $abc$36039$n4840
.sym 120551 basesoc_timer0_load_storage[25]
.sym 120552 $abc$36039$n5094_1
.sym 120553 basesoc_timer0_en_storage
.sym 120555 basesoc_timer0_load_storage[17]
.sym 120556 $abc$36039$n5078
.sym 120557 basesoc_timer0_en_storage
.sym 120559 basesoc_timer0_reload_storage[22]
.sym 120560 $abc$36039$n6084
.sym 120561 basesoc_timer0_eventmanager_status_w
.sym 120563 basesoc_timer0_load_storage[22]
.sym 120564 $abc$36039$n5088_1
.sym 120565 basesoc_timer0_en_storage
.sym 120567 basesoc_timer0_reload_storage[25]
.sym 120568 $abc$36039$n6093
.sym 120569 basesoc_timer0_eventmanager_status_w
.sym 120571 basesoc_timer0_load_storage[26]
.sym 120572 $abc$36039$n5096
.sym 120573 basesoc_timer0_en_storage
.sym 120575 basesoc_timer0_reload_storage[17]
.sym 120576 $abc$36039$n6069
.sym 120577 basesoc_timer0_eventmanager_status_w
.sym 120583 basesoc_timer0_reload_storage[24]
.sym 120584 $abc$36039$n6090
.sym 120585 basesoc_timer0_eventmanager_status_w
.sym 120587 basesoc_timer0_load_storage[24]
.sym 120588 $abc$36039$n5092
.sym 120589 basesoc_timer0_en_storage
.sym 120591 basesoc_timer0_load_storage[29]
.sym 120592 $abc$36039$n5102
.sym 120593 basesoc_timer0_en_storage
.sym 120595 basesoc_timer0_reload_storage[29]
.sym 120596 $abc$36039$n6105
.sym 120597 basesoc_timer0_eventmanager_status_w
.sym 120599 $abc$36039$n3300
.sym 120600 $abc$36039$n3281
.sym 120601 sys_rst
.sym 120603 basesoc_timer0_reload_storage[26]
.sym 120604 $abc$36039$n6096
.sym 120605 basesoc_timer0_eventmanager_status_w
.sym 120607 basesoc_timer0_reload_storage[28]
.sym 120608 $abc$36039$n6102
.sym 120609 basesoc_timer0_eventmanager_status_w
.sym 120611 basesoc_timer0_load_storage[28]
.sym 120612 $abc$36039$n5100_1
.sym 120613 basesoc_timer0_en_storage
.sym 120615 basesoc_dat_w[1]
.sym 120627 basesoc_dat_w[2]
.sym 120635 $abc$36039$n3064
.sym 120636 $abc$36039$n3062
.sym 120639 basesoc_dat_w[5]
.sym 120643 basesoc_ctrl_reset_reset_r
.sym 120667 picorv32.irq_state[1]
.sym 120668 picorv32.irq_state[0]
.sym 120671 $abc$36039$n5011
.sym 120815 basesoc_picorv323[5]
.sym 120816 basesoc_picorv328[21]
.sym 120817 $abc$36039$n3557
.sym 120819 basesoc_picorv323[4]
.sym 120820 basesoc_picorv328[20]
.sym 120821 $abc$36039$n3557
.sym 120827 basesoc_picorv323[2]
.sym 120828 basesoc_picorv328[18]
.sym 120829 $abc$36039$n3557
.sym 120831 basesoc_picorv323[3]
.sym 120832 basesoc_picorv328[19]
.sym 120833 $abc$36039$n3557
.sym 120835 basesoc_picorv323[0]
.sym 120836 basesoc_picorv328[16]
.sym 120837 $abc$36039$n3557
.sym 120867 basesoc_picorv323[10]
.sym 120868 basesoc_picorv328[26]
.sym 120869 $abc$36039$n3557
.sym 120871 basesoc_uart_phy_rx_reg[2]
.sym 120875 basesoc_uart_phy_rx_reg[6]
.sym 120879 basesoc_uart_phy_rx_reg[7]
.sym 120883 basesoc_uart_phy_rx_reg[0]
.sym 120887 basesoc_uart_phy_rx_reg[4]
.sym 120891 basesoc_uart_phy_rx_reg[3]
.sym 120895 basesoc_uart_phy_rx_reg[5]
.sym 120899 basesoc_uart_phy_rx_reg[1]
.sym 120903 sys_rst
.sym 120904 $abc$36039$n5832
.sym 120911 $abc$36039$n2897
.sym 120912 basesoc_picorv327[5]
.sym 120913 basesoc_picorv323[5]
.sym 120915 $abc$36039$n2897
.sym 120916 basesoc_picorv327[11]
.sym 120917 basesoc_picorv328[11]
.sym 120918 $abc$36039$n4449_1
.sym 120919 $abc$36039$n2893
.sym 120920 $abc$36039$n2898_1
.sym 120921 basesoc_picorv327[11]
.sym 120922 basesoc_picorv328[11]
.sym 120923 $abc$36039$n4390
.sym 120924 $abc$36039$n4397_1
.sym 120925 $abc$36039$n4399
.sym 120926 $abc$36039$n4398_1
.sym 120927 $abc$36039$n2893
.sym 120928 $abc$36039$n2898_1
.sym 120929 basesoc_picorv327[5]
.sym 120930 basesoc_picorv323[5]
.sym 120931 basesoc_picorv323[4]
.sym 120932 $abc$36039$n4391_1
.sym 120933 $abc$36039$n4480
.sym 120935 $abc$36039$n4416_1
.sym 120936 $abc$36039$n4413_1
.sym 120937 basesoc_picorv323[4]
.sym 120938 $abc$36039$n4302
.sym 120939 basesoc_picorv323[4]
.sym 120940 $abc$36039$n4446_1
.sym 120941 $abc$36039$n4480
.sym 120943 $abc$36039$n4445_1
.sym 120944 $abc$36039$n4447
.sym 120945 $abc$36039$n4450
.sym 120946 $abc$36039$n4448_1
.sym 120947 $abc$36039$n4432
.sym 120948 $abc$36039$n4302
.sym 120949 basesoc_picorv323[4]
.sym 120951 basesoc_picorv323[4]
.sym 120952 $abc$36039$n4432
.sym 120953 $abc$36039$n4480
.sym 120955 $abc$36039$n4446_1
.sym 120956 $abc$36039$n4302
.sym 120957 basesoc_picorv323[4]
.sym 120959 $abc$36039$n4495
.sym 120960 $abc$36039$n4498
.sym 120961 $abc$36039$n4496
.sym 120963 $abc$36039$n4320
.sym 120964 $abc$36039$n4280
.sym 120965 basesoc_picorv323[3]
.sym 120967 $abc$36039$n4473_1
.sym 120968 $abc$36039$n4426
.sym 120969 $abc$36039$n4474
.sym 120971 basesoc_picorv323[4]
.sym 120972 $abc$36039$n4302
.sym 120973 $abc$36039$n4478
.sym 120974 $abc$36039$n4475_1
.sym 120975 $abc$36039$n2893
.sym 120976 $abc$36039$n2897
.sym 120977 basesoc_picorv327[9]
.sym 120978 basesoc_picorv328[9]
.sym 120979 basesoc_picorv323[3]
.sym 120980 $abc$36039$n4415_1
.sym 120981 $abc$36039$n4320
.sym 120983 $abc$36039$n4431_1
.sym 120984 $abc$36039$n4433_1
.sym 120985 $abc$36039$n4434_1
.sym 120986 $abc$36039$n4435
.sym 120987 $abc$36039$n4320
.sym 120988 $abc$36039$n4365_1
.sym 120989 basesoc_picorv323[3]
.sym 120991 $abc$36039$n4415_1
.sym 120992 $abc$36039$n4320
.sym 120993 $abc$36039$n4414
.sym 120994 basesoc_picorv323[3]
.sym 120995 $abc$36039$n4320
.sym 120996 $abc$36039$n4393
.sym 120997 basesoc_picorv323[3]
.sym 120999 basesoc_picorv327[26]
.sym 121000 basesoc_picorv327[25]
.sym 121001 basesoc_picorv323[0]
.sym 121003 basesoc_picorv323[1]
.sym 121004 basesoc_picorv323[2]
.sym 121005 $abc$36039$n4319
.sym 121007 basesoc_picorv327[24]
.sym 121008 basesoc_picorv327[23]
.sym 121009 basesoc_picorv323[0]
.sym 121011 basesoc_picorv323[0]
.sym 121012 basesoc_picorv327[31]
.sym 121015 $abc$36039$n4321
.sym 121016 $abc$36039$n4317
.sym 121017 basesoc_picorv323[1]
.sym 121019 $abc$36039$n4367_1
.sym 121020 $abc$36039$n4366_1
.sym 121021 basesoc_picorv323[2]
.sym 121023 basesoc_picorv323[1]
.sym 121024 $abc$36039$n4319
.sym 121025 $abc$36039$n4320
.sym 121027 $abc$36039$n4320
.sym 121028 $abc$36039$n4319
.sym 121029 $abc$36039$n4321
.sym 121030 basesoc_picorv323[1]
.sym 121031 $abc$36039$n2893
.sym 121032 $abc$36039$n2898_1
.sym 121033 basesoc_picorv327[20]
.sym 121034 basesoc_picorv328[20]
.sym 121035 basesoc_picorv327[20]
.sym 121036 basesoc_picorv327[19]
.sym 121037 basesoc_picorv323[0]
.sym 121039 $abc$36039$n4500
.sym 121040 $abc$36039$n4503
.sym 121041 $abc$36039$n4501
.sym 121043 basesoc_picorv323[4]
.sym 121044 $abc$36039$n4302
.sym 121045 $abc$36039$n4468
.sym 121046 $abc$36039$n4469_1
.sym 121047 basesoc_picorv323[4]
.sym 121048 $abc$36039$n4320
.sym 121049 $abc$36039$n4302
.sym 121051 $abc$36039$n4466_1
.sym 121052 $abc$36039$n4467_1
.sym 121055 basesoc_picorv327[22]
.sym 121056 basesoc_picorv327[21]
.sym 121057 basesoc_picorv323[0]
.sym 121059 $abc$36039$n2897
.sym 121060 basesoc_picorv327[20]
.sym 121061 basesoc_picorv328[20]
.sym 121062 $abc$36039$n4502
.sym 121063 $abc$36039$n2893
.sym 121064 $abc$36039$n2898_1
.sym 121065 basesoc_picorv327[26]
.sym 121066 basesoc_picorv328[26]
.sym 121067 $abc$36039$n4530
.sym 121068 $abc$36039$n4533_1
.sym 121069 $abc$36039$n4531_1
.sym 121071 $abc$36039$n2897
.sym 121072 basesoc_picorv327[26]
.sym 121073 basesoc_picorv328[26]
.sym 121074 $abc$36039$n4532_1
.sym 121075 $abc$36039$n4320
.sym 121076 $abc$36039$n4404_1
.sym 121077 basesoc_picorv323[3]
.sym 121079 $abc$36039$n4407_1
.sym 121080 $abc$36039$n4403_1
.sym 121081 basesoc_picorv323[3]
.sym 121082 $abc$36039$n4426
.sym 121083 $abc$36039$n4490
.sym 121084 $abc$36039$n4493
.sym 121085 $abc$36039$n4491
.sym 121087 $abc$36039$n4404_1
.sym 121088 $abc$36039$n4403_1
.sym 121089 basesoc_picorv323[3]
.sym 121091 basesoc_picorv323[4]
.sym 121092 $abc$36039$n4380_1
.sym 121093 $abc$36039$n4480
.sym 121095 $abc$36039$n4320
.sym 121096 $abc$36039$n4286
.sym 121097 basesoc_picorv323[1]
.sym 121099 $abc$36039$n4285
.sym 121100 $abc$36039$n4283
.sym 121101 basesoc_picorv323[1]
.sym 121103 $abc$36039$n4284
.sym 121104 $abc$36039$n4281
.sym 121105 basesoc_picorv323[2]
.sym 121107 $abc$36039$n4382_1
.sym 121108 $abc$36039$n4381
.sym 121109 basesoc_picorv323[3]
.sym 121111 $abc$36039$n4320
.sym 121112 $abc$36039$n4355_1
.sym 121113 basesoc_picorv323[2]
.sym 121115 $abc$36039$n4320
.sym 121116 $abc$36039$n4284
.sym 121117 basesoc_picorv323[2]
.sym 121119 $abc$36039$n4354_1
.sym 121120 $abc$36039$n4352_1
.sym 121121 basesoc_picorv323[2]
.sym 121123 $abc$36039$n4383_1
.sym 121124 $abc$36039$n4380_1
.sym 121125 basesoc_picorv323[4]
.sym 121126 $abc$36039$n4302
.sym 121127 $abc$36039$n4283
.sym 121128 $abc$36039$n4282_1
.sym 121129 basesoc_picorv323[1]
.sym 121131 $abc$36039$n4281
.sym 121132 $abc$36039$n4277
.sym 121133 basesoc_picorv323[2]
.sym 121135 $abc$36039$n4280
.sym 121136 $abc$36039$n4273_1
.sym 121137 basesoc_picorv323[3]
.sym 121139 $abc$36039$n4385_1
.sym 121140 $abc$36039$n4381
.sym 121141 basesoc_picorv323[3]
.sym 121143 $abc$36039$n4287
.sym 121144 $abc$36039$n4272
.sym 121145 basesoc_picorv323[4]
.sym 121146 $abc$36039$n4302
.sym 121147 $abc$36039$n4282_1
.sym 121148 $abc$36039$n4279_1
.sym 121149 basesoc_picorv323[1]
.sym 121151 $abc$36039$n4279_1
.sym 121152 $abc$36039$n4278
.sym 121153 basesoc_picorv323[1]
.sym 121155 basesoc_picorv327[23]
.sym 121156 basesoc_picorv327[22]
.sym 121157 basesoc_picorv323[0]
.sym 121159 $abc$36039$n2839
.sym 121160 basesoc_uart_phy_sink_ready
.sym 121163 $abc$36039$n2893
.sym 121164 $abc$36039$n2898_1
.sym 121165 basesoc_picorv327[18]
.sym 121166 basesoc_picorv328[18]
.sym 121167 $abc$36039$n2897
.sym 121168 basesoc_picorv327[18]
.sym 121169 basesoc_picorv328[18]
.sym 121170 $abc$36039$n4492
.sym 121171 basesoc_uart_tx_fifo_do_read
.sym 121175 basesoc_picorv327[11]
.sym 121176 basesoc_picorv327[10]
.sym 121177 basesoc_picorv323[0]
.sym 121183 basesoc_picorv327[21]
.sym 121184 basesoc_picorv327[20]
.sym 121185 basesoc_picorv323[0]
.sym 121187 basesoc_picorv327[25]
.sym 121188 basesoc_picorv327[24]
.sym 121189 basesoc_picorv323[0]
.sym 121191 user_btn2
.sym 121192 $abc$36039$n5935
.sym 121195 waittimer2_count[9]
.sym 121196 waittimer2_count[11]
.sym 121197 waittimer2_count[13]
.sym 121199 user_btn2
.sym 121200 $abc$36039$n5931
.sym 121203 user_btn2
.sym 121204 $abc$36039$n5913
.sym 121207 user_btn2
.sym 121208 $abc$36039$n5917
.sym 121212 waittimer2_count[0]
.sym 121214 $PACKER_VCC_NET
.sym 121215 basesoc_picorv327[0]
.sym 121216 basesoc_picorv327[1]
.sym 121217 basesoc_picorv323[0]
.sym 121219 user_btn2
.sym 121220 $abc$36039$n5929
.sym 121223 $abc$36039$n184
.sym 121227 sys_rst
.sym 121228 $abc$36039$n5945
.sym 121229 user_btn2
.sym 121231 waittimer2_count[0]
.sym 121232 eventmanager_status_w[2]
.sym 121233 sys_rst
.sym 121234 user_btn2
.sym 121239 waittimer2_count[0]
.sym 121240 waittimer2_count[1]
.sym 121241 waittimer2_count[2]
.sym 121242 $abc$36039$n184
.sym 121283 $abc$36039$n11
.sym 121287 array_muxed0[10]
.sym 121299 array_muxed0[13]
.sym 121303 $abc$36039$n2897
.sym 121304 $abc$36039$n2898_1
.sym 121307 array_muxed0[9]
.sym 121311 basesoc_adr[13]
.sym 121312 basesoc_adr[9]
.sym 121313 $abc$36039$n3228
.sym 121314 basesoc_adr[10]
.sym 121315 sys_rst
.sym 121316 basesoc_dat_w[5]
.sym 121335 picorv32.instr_slti
.sym 121336 picorv32.instr_blt
.sym 121337 picorv32.instr_slt
.sym 121339 $abc$36039$n711
.sym 121351 picorv32.mem_rdata_q[12]
.sym 121352 picorv32.mem_rdata_q[14]
.sym 121353 picorv32.mem_rdata_q[13]
.sym 121354 $abc$36039$n3497
.sym 121355 picorv32.mem_rdata_q[12]
.sym 121356 picorv32.mem_rdata_q[13]
.sym 121357 picorv32.mem_rdata_q[14]
.sym 121358 $abc$36039$n3497
.sym 121359 picorv32.instr_slti
.sym 121360 picorv32.instr_sltiu
.sym 121361 picorv32.instr_slt
.sym 121362 picorv32.instr_sltu
.sym 121363 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 121364 picorv32.mem_rdata_q[12]
.sym 121365 picorv32.mem_rdata_q[13]
.sym 121366 picorv32.mem_rdata_q[14]
.sym 121367 picorv32.mem_rdata_q[14]
.sym 121368 picorv32.mem_rdata_q[12]
.sym 121369 picorv32.mem_rdata_q[13]
.sym 121370 picorv32.is_alu_reg_imm
.sym 121375 picorv32.mem_rdata_q[12]
.sym 121376 picorv32.mem_rdata_q[13]
.sym 121377 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 121378 picorv32.mem_rdata_q[14]
.sym 121379 picorv32.mem_rdata_q[14]
.sym 121380 picorv32.mem_rdata_q[12]
.sym 121381 picorv32.mem_rdata_q[13]
.sym 121382 $abc$36039$n3497
.sym 121383 $abc$36039$n3291
.sym 121384 $abc$36039$n3281
.sym 121385 sys_rst
.sym 121387 basesoc_timer0_reload_storage[7]
.sym 121388 $abc$36039$n6039
.sym 121389 basesoc_timer0_eventmanager_status_w
.sym 121391 basesoc_timer0_reload_storage[10]
.sym 121392 $abc$36039$n6048
.sym 121393 basesoc_timer0_eventmanager_status_w
.sym 121395 basesoc_timer0_load_storage[10]
.sym 121396 $abc$36039$n5064_1
.sym 121397 basesoc_timer0_en_storage
.sym 121403 basesoc_timer0_load_storage[7]
.sym 121404 $abc$36039$n5058_1
.sym 121405 basesoc_timer0_en_storage
.sym 121407 basesoc_timer0_load_storage[8]
.sym 121408 $abc$36039$n5060
.sym 121409 basesoc_timer0_en_storage
.sym 121415 basesoc_timer0_reload_storage[18]
.sym 121416 $abc$36039$n3297
.sym 121417 $abc$36039$n4856_1
.sym 121419 basesoc_timer0_value_status[18]
.sym 121420 $abc$36039$n4837
.sym 121421 $abc$36039$n4861_1
.sym 121423 basesoc_dat_w[5]
.sym 121427 basesoc_timer0_reload_storage[10]
.sym 121428 $abc$36039$n3294
.sym 121429 $abc$36039$n3283
.sym 121430 basesoc_timer0_load_storage[2]
.sym 121431 basesoc_timer0_reload_storage[15]
.sym 121432 $abc$36039$n3294
.sym 121433 $abc$36039$n3283
.sym 121434 basesoc_timer0_load_storage[7]
.sym 121435 basesoc_dat_w[7]
.sym 121439 $abc$36039$n4836
.sym 121440 basesoc_timer0_value_status[26]
.sym 121441 $abc$36039$n3285
.sym 121442 basesoc_timer0_load_storage[10]
.sym 121443 basesoc_dat_w[2]
.sym 121447 basesoc_timer0_value[4]
.sym 121448 basesoc_timer0_value[5]
.sym 121449 basesoc_timer0_value[6]
.sym 121450 basesoc_timer0_value[7]
.sym 121451 $abc$36039$n3297
.sym 121452 basesoc_timer0_reload_storage[23]
.sym 121455 basesoc_timer0_load_storage[5]
.sym 121456 $abc$36039$n3283
.sym 121457 $abc$36039$n4888_1
.sym 121458 $abc$36039$n4887_1
.sym 121459 basesoc_timer0_value_status[3]
.sym 121460 $abc$36039$n4841
.sym 121461 $abc$36039$n4843
.sym 121462 basesoc_timer0_value_status[11]
.sym 121463 $abc$36039$n11
.sym 121467 $abc$36039$n4836
.sym 121468 basesoc_timer0_value_status[31]
.sym 121469 $abc$36039$n3291
.sym 121470 basesoc_timer0_reload_storage[7]
.sym 121471 $abc$36039$n4837
.sym 121472 basesoc_timer0_value_status[21]
.sym 121473 $abc$36039$n3291
.sym 121474 basesoc_timer0_reload_storage[5]
.sym 121475 basesoc_timer0_reload_storage[31]
.sym 121476 $abc$36039$n3300
.sym 121477 $abc$36039$n4911_1
.sym 121478 $abc$36039$n4910
.sym 121479 $abc$36039$n3297
.sym 121480 basesoc_timer0_reload_storage[19]
.sym 121481 $abc$36039$n3294
.sym 121482 basesoc_timer0_reload_storage[11]
.sym 121483 basesoc_timer0_reload_storage[8]
.sym 121484 $abc$36039$n6042
.sym 121485 basesoc_timer0_eventmanager_status_w
.sym 121487 basesoc_timer0_value[21]
.sym 121491 basesoc_timer0_value[12]
.sym 121495 basesoc_timer0_value[14]
.sym 121499 basesoc_timer0_value[11]
.sym 121503 basesoc_timer0_value[31]
.sym 121507 basesoc_timer0_value[26]
.sym 121511 $abc$36039$n3307
.sym 121512 $abc$36039$n3312
.sym 121515 basesoc_timer0_load_storage[21]
.sym 121516 $abc$36039$n5086
.sym 121517 basesoc_timer0_en_storage
.sym 121519 basesoc_timer0_value[16]
.sym 121520 basesoc_timer0_value[17]
.sym 121521 basesoc_timer0_value[18]
.sym 121522 basesoc_timer0_value[19]
.sym 121523 basesoc_timer0_load_storage[27]
.sym 121524 $abc$36039$n5098
.sym 121525 basesoc_timer0_en_storage
.sym 121527 basesoc_timer0_load_storage[18]
.sym 121528 $abc$36039$n5080
.sym 121529 basesoc_timer0_en_storage
.sym 121531 basesoc_timer0_reload_storage[21]
.sym 121532 $abc$36039$n6081
.sym 121533 basesoc_timer0_eventmanager_status_w
.sym 121535 $abc$36039$n3308
.sym 121536 $abc$36039$n3309
.sym 121537 $abc$36039$n3310
.sym 121538 $abc$36039$n3311
.sym 121539 basesoc_timer0_value[20]
.sym 121540 basesoc_timer0_value[21]
.sym 121541 basesoc_timer0_value[22]
.sym 121542 basesoc_timer0_value[23]
.sym 121543 basesoc_timer0_value[29]
.sym 121547 basesoc_timer0_value[27]
.sym 121551 basesoc_timer0_value[19]
.sym 121555 basesoc_timer0_value_status[27]
.sym 121556 $abc$36039$n4836
.sym 121557 basesoc_timer0_reload_storage[27]
.sym 121558 $abc$36039$n3300
.sym 121559 basesoc_timer0_value[8]
.sym 121563 basesoc_timer0_value[24]
.sym 121564 basesoc_timer0_value[25]
.sym 121565 basesoc_timer0_value[26]
.sym 121566 basesoc_timer0_value[27]
.sym 121567 basesoc_timer0_value[28]
.sym 121568 basesoc_timer0_value[29]
.sym 121569 basesoc_timer0_value[30]
.sym 121570 basesoc_timer0_value[31]
.sym 121571 $abc$36039$n4836
.sym 121572 basesoc_timer0_value_status[29]
.sym 121575 basesoc_dat_w[3]
.sym 121587 basesoc_timer0_reload_storage[27]
.sym 121588 $abc$36039$n6099
.sym 121589 basesoc_timer0_eventmanager_status_w
.sym 121599 basesoc_dat_w[7]
.sym 121607 basesoc_dat_w[6]
.sym 121611 basesoc_dat_w[1]
.sym 121639 array_muxed0[14]
.sym 121640 array_muxed2[2]
.sym 121643 array_muxed2[2]
.sym 121644 array_muxed0[14]
.sym 121647 array_muxed0[14]
.sym 121648 array_muxed1[30]
.sym 121651 array_muxed0[14]
.sym 121652 array_muxed1[30]
.sym 121655 array_muxed0[14]
.sym 121656 array_muxed1[27]
.sym 121659 array_muxed0[14]
.sym 121660 array_muxed1[27]
.sym 121663 array_muxed0[14]
.sym 121664 array_muxed1[18]
.sym 121667 array_muxed0[14]
.sym 121668 array_muxed1[18]
.sym 121671 array_muxed0[14]
.sym 121672 array_muxed1[17]
.sym 121679 array_muxed0[14]
.sym 121680 array_muxed1[28]
.sym 121683 array_muxed0[14]
.sym 121684 array_muxed1[17]
.sym 121695 array_muxed0[14]
.sym 121696 array_muxed1[28]
.sym 121796 $PACKER_VCC_NET
.sym 121797 basesoc_uart_tx_fifo_consume[0]
.sym 121863 basesoc_uart_phy_rx_reg[2]
.sym 121867 basesoc_uart_phy_rx_reg[1]
.sym 121871 basesoc_uart_phy_rx_reg[5]
.sym 121875 basesoc_uart_phy_rx_reg[4]
.sym 121879 basesoc_uart_phy_rx
.sym 121883 basesoc_uart_phy_rx_reg[3]
.sym 121887 basesoc_uart_phy_rx_reg[7]
.sym 121891 basesoc_uart_phy_rx_reg[6]
.sym 121895 basesoc_picorv323[4]
.sym 121896 $abc$36039$n4361_1
.sym 121897 $abc$36039$n4480
.sym 121899 $abc$36039$n4394_1
.sym 121900 $abc$36039$n4391_1
.sym 121901 basesoc_picorv323[4]
.sym 121902 $abc$36039$n4302
.sym 121903 $abc$36039$n4393
.sym 121904 $abc$36039$n4392_1
.sym 121905 basesoc_picorv323[3]
.sym 121907 $abc$36039$n2893
.sym 121908 $abc$36039$n2898_1
.sym 121909 basesoc_picorv327[19]
.sym 121910 basesoc_picorv328[19]
.sym 121919 $abc$36039$n4320
.sym 121920 $abc$36039$n4314
.sym 121921 basesoc_picorv323[3]
.sym 121923 $abc$36039$n2897
.sym 121924 basesoc_picorv327[19]
.sym 121925 basesoc_picorv328[19]
.sym 121926 $abc$36039$n4497_1
.sym 121927 $abc$36039$n4322
.sym 121928 $abc$36039$n4306
.sym 121929 basesoc_picorv323[4]
.sym 121930 $abc$36039$n4302
.sym 121931 $abc$36039$n4315
.sym 121932 $abc$36039$n4311
.sym 121933 basesoc_picorv323[2]
.sym 121935 $abc$36039$n4318
.sym 121936 $abc$36039$n4315
.sym 121937 basesoc_picorv323[2]
.sym 121939 $abc$36039$n4330
.sym 121940 $abc$36039$n4307
.sym 121941 basesoc_picorv323[3]
.sym 121942 $abc$36039$n4426
.sym 121943 $abc$36039$n4396
.sym 121944 $abc$36039$n4392_1
.sym 121945 basesoc_picorv323[3]
.sym 121946 $abc$36039$n4426
.sym 121947 $abc$36039$n4320
.sym 121948 $abc$36039$n4318
.sym 121949 basesoc_picorv323[2]
.sym 121951 $abc$36039$n4314
.sym 121952 $abc$36039$n4307
.sym 121953 basesoc_picorv323[3]
.sym 121955 $abc$36039$n4418_1
.sym 121956 $abc$36039$n4414
.sym 121957 basesoc_picorv323[3]
.sym 121959 $abc$36039$n4317
.sym 121960 $abc$36039$n4316
.sym 121961 basesoc_picorv323[1]
.sym 121963 $abc$36039$n4313
.sym 121964 $abc$36039$n4312
.sym 121965 basesoc_picorv323[1]
.sym 121967 $abc$36039$n4362_1
.sym 121968 $abc$36039$n4372_1
.sym 121969 basesoc_picorv323[3]
.sym 121970 $abc$36039$n4426
.sym 121971 $abc$36039$n4365_1
.sym 121972 $abc$36039$n4362_1
.sym 121973 basesoc_picorv323[3]
.sym 121975 $abc$36039$n4311
.sym 121976 $abc$36039$n4308
.sym 121977 basesoc_picorv323[2]
.sym 121979 $abc$36039$n4316
.sym 121980 $abc$36039$n4313
.sym 121981 basesoc_picorv323[1]
.sym 121983 $abc$36039$n4364_1
.sym 121984 $abc$36039$n4363_1
.sym 121985 basesoc_picorv323[2]
.sym 121987 $abc$36039$n4367_1
.sym 121988 $abc$36039$n4364_1
.sym 121989 basesoc_picorv323[2]
.sym 121991 $abc$36039$n4374_1
.sym 121992 $abc$36039$n4373_1
.sym 121993 basesoc_picorv323[2]
.sym 121995 $abc$36039$n4336
.sym 121996 $abc$36039$n4309
.sym 121997 basesoc_picorv323[1]
.sym 121999 basesoc_picorv327[12]
.sym 122000 basesoc_picorv327[11]
.sym 122001 basesoc_picorv323[0]
.sym 122003 $abc$36039$n4418_1
.sym 122004 $abc$36039$n4417
.sym 122005 basesoc_picorv323[3]
.sym 122007 $abc$36039$n4312
.sym 122008 $abc$36039$n4310
.sym 122009 basesoc_picorv323[1]
.sym 122011 $abc$36039$n4310
.sym 122012 $abc$36039$n4309
.sym 122013 basesoc_picorv323[1]
.sym 122015 basesoc_picorv327[14]
.sym 122016 basesoc_picorv327[13]
.sym 122017 basesoc_picorv323[0]
.sym 122019 $abc$36039$n4363_1
.sym 122020 $abc$36039$n4374_1
.sym 122021 basesoc_picorv323[2]
.sym 122023 basesoc_picorv327[18]
.sym 122024 basesoc_picorv327[17]
.sym 122025 basesoc_picorv323[0]
.sym 122027 basesoc_picorv323[4]
.sym 122028 $abc$36039$n4440_1
.sym 122029 $abc$36039$n4480
.sym 122031 basesoc_picorv327[16]
.sym 122032 basesoc_picorv327[15]
.sym 122033 basesoc_picorv323[0]
.sym 122035 basesoc_picorv327[10]
.sym 122036 basesoc_picorv327[9]
.sym 122037 basesoc_picorv323[0]
.sym 122039 basesoc_picorv323[4]
.sym 122040 $abc$36039$n4349_1
.sym 122041 $abc$36039$n4480
.sym 122043 basesoc_picorv327[4]
.sym 122044 basesoc_picorv327[3]
.sym 122045 basesoc_picorv323[0]
.sym 122047 $abc$36039$n4372_1
.sym 122048 $abc$36039$n4369_1
.sym 122049 basesoc_picorv323[4]
.sym 122050 basesoc_picorv323[3]
.sym 122051 basesoc_picorv323[4]
.sym 122052 $abc$36039$n4361_1
.sym 122053 $abc$36039$n4368_1
.sym 122054 $abc$36039$n4302
.sym 122055 $abc$36039$n4320
.sym 122056 $abc$36039$n4353_1
.sym 122057 basesoc_picorv323[3]
.sym 122059 $abc$36039$n4355_1
.sym 122060 $abc$36039$n4354_1
.sym 122061 basesoc_picorv323[2]
.sym 122063 $abc$36039$n4440_1
.sym 122064 $abc$36039$n4439_1
.sym 122065 basesoc_picorv323[4]
.sym 122066 $abc$36039$n4302
.sym 122067 $abc$36039$n4349_1
.sym 122068 $abc$36039$n4342
.sym 122069 basesoc_picorv323[4]
.sym 122070 $abc$36039$n4302
.sym 122071 $abc$36039$n4295
.sym 122072 $abc$36039$n4273_1
.sym 122073 basesoc_picorv323[3]
.sym 122074 $abc$36039$n4426
.sym 122075 $abc$36039$n4352_1
.sym 122076 $abc$36039$n4351_1
.sym 122077 basesoc_picorv323[2]
.sym 122079 $abc$36039$n4353_1
.sym 122080 $abc$36039$n4350_1
.sym 122081 basesoc_picorv323[3]
.sym 122083 basesoc_picorv323[4]
.sym 122084 $abc$36039$n4302
.sym 122087 basesoc_picorv327[19]
.sym 122088 basesoc_picorv327[18]
.sym 122089 basesoc_picorv323[0]
.sym 122091 $abc$36039$n4385_1
.sym 122092 $abc$36039$n4384
.sym 122093 basesoc_picorv323[3]
.sym 122095 $abc$36039$n4299
.sym 122096 $abc$36039$n4274
.sym 122097 basesoc_picorv323[2]
.sym 122099 $abc$36039$n4295
.sym 122100 $abc$36039$n4288
.sym 122101 basesoc_picorv323[3]
.sym 122103 $abc$36039$n4276_1
.sym 122104 $abc$36039$n4275
.sym 122105 basesoc_picorv323[1]
.sym 122107 $abc$36039$n4277
.sym 122108 $abc$36039$n4274
.sym 122109 basesoc_picorv323[2]
.sym 122111 basesoc_picorv327[17]
.sym 122112 basesoc_picorv327[16]
.sym 122113 basesoc_picorv323[0]
.sym 122115 $abc$36039$n4278
.sym 122116 $abc$36039$n4276_1
.sym 122117 basesoc_picorv323[1]
.sym 122119 $abc$36039$n4301
.sym 122120 $abc$36039$n4300
.sym 122121 basesoc_picorv323[1]
.sym 122123 $abc$36039$n4298
.sym 122124 $abc$36039$n4297
.sym 122125 basesoc_picorv323[1]
.sym 122127 $abc$36039$n4292
.sym 122128 $abc$36039$n4289
.sym 122129 basesoc_picorv323[2]
.sym 122131 basesoc_picorv327[15]
.sym 122132 basesoc_picorv327[14]
.sym 122133 basesoc_picorv323[0]
.sym 122135 $abc$36039$n4299
.sym 122136 $abc$36039$n4296
.sym 122137 basesoc_picorv323[2]
.sym 122139 $abc$36039$n4300
.sym 122140 $abc$36039$n4298
.sym 122141 basesoc_picorv323[1]
.sym 122143 $abc$36039$n4296
.sym 122144 $abc$36039$n4292
.sym 122145 basesoc_picorv323[2]
.sym 122147 basesoc_picorv327[13]
.sym 122148 basesoc_picorv327[12]
.sym 122149 basesoc_picorv323[0]
.sym 122151 basesoc_picorv327[3]
.sym 122152 basesoc_picorv327[2]
.sym 122153 basesoc_picorv323[0]
.sym 122155 $abc$36039$n4291
.sym 122156 $abc$36039$n4290
.sym 122157 basesoc_picorv323[1]
.sym 122159 $abc$36039$n4297
.sym 122160 $abc$36039$n4294
.sym 122161 basesoc_picorv323[1]
.sym 122163 basesoc_picorv327[5]
.sym 122164 basesoc_picorv327[4]
.sym 122165 basesoc_picorv323[0]
.sym 122167 basesoc_picorv327[9]
.sym 122168 basesoc_picorv327[8]
.sym 122169 basesoc_picorv323[0]
.sym 122171 basesoc_dat_w[3]
.sym 122175 $abc$36039$n4294
.sym 122176 $abc$36039$n4293
.sym 122177 basesoc_picorv323[1]
.sym 122179 basesoc_picorv327[7]
.sym 122180 basesoc_picorv327[6]
.sym 122181 basesoc_picorv323[0]
.sym 122207 waittimer2_count[1]
.sym 122208 user_btn2
.sym 122227 basesoc_dat_w[2]
.sym 122235 basesoc_dat_w[6]
.sym 122247 picorv32.instr_or
.sym 122248 picorv32.instr_ori
.sym 122251 picorv32.mem_rdata_q[12]
.sym 122252 picorv32.mem_rdata_q[13]
.sym 122253 $abc$36039$n3497
.sym 122254 picorv32.mem_rdata_q[14]
.sym 122255 picorv32.mem_rdata_q[12]
.sym 122256 picorv32.mem_rdata_q[13]
.sym 122257 picorv32.is_alu_reg_imm
.sym 122258 picorv32.mem_rdata_q[14]
.sym 122263 picorv32.mem_rdata_q[12]
.sym 122264 $abc$36039$n3497
.sym 122265 picorv32.mem_rdata_q[13]
.sym 122266 picorv32.mem_rdata_q[14]
.sym 122267 picorv32.instr_xor
.sym 122268 picorv32.instr_xori
.sym 122275 picorv32.mem_rdata_q[12]
.sym 122276 picorv32.is_alu_reg_imm
.sym 122277 picorv32.mem_rdata_q[13]
.sym 122278 picorv32.mem_rdata_q[14]
.sym 122279 picorv32.mem_rdata_q[12]
.sym 122280 picorv32.mem_rdata_q[14]
.sym 122281 picorv32.mem_rdata_q[13]
.sym 122282 picorv32.is_alu_reg_imm
.sym 122283 picorv32.is_alu_reg_imm
.sym 122284 picorv32.mem_rdata_q[12]
.sym 122285 picorv32.mem_rdata_q[13]
.sym 122286 picorv32.mem_rdata_q[14]
.sym 122291 $abc$36039$n3497
.sym 122292 picorv32.mem_rdata_q[12]
.sym 122293 picorv32.mem_rdata_q[13]
.sym 122294 picorv32.mem_rdata_q[14]
.sym 122303 picorv32.instr_and
.sym 122304 picorv32.instr_andi
.sym 122311 basesoc_dat_w[6]
.sym 122323 basesoc_dat_w[7]
.sym 122331 basesoc_dat_w[1]
.sym 122335 basesoc_dat_w[4]
.sym 122339 basesoc_ctrl_reset_reset_r
.sym 122343 basesoc_dat_w[7]
.sym 122347 basesoc_dat_w[3]
.sym 122359 basesoc_timer0_reload_storage[2]
.sym 122360 $abc$36039$n6024
.sym 122361 basesoc_timer0_eventmanager_status_w
.sym 122363 basesoc_dat_w[2]
.sym 122367 $abc$36039$n3285
.sym 122368 $abc$36039$n3281
.sym 122369 sys_rst
.sym 122375 basesoc_timer0_reload_storage[12]
.sym 122376 $abc$36039$n6054
.sym 122377 basesoc_timer0_eventmanager_status_w
.sym 122379 basesoc_timer0_load_storage[12]
.sym 122380 $abc$36039$n5068
.sym 122381 basesoc_timer0_en_storage
.sym 122383 basesoc_timer0_value[8]
.sym 122384 basesoc_timer0_value[9]
.sym 122385 basesoc_timer0_value[10]
.sym 122386 basesoc_timer0_value[11]
.sym 122387 $abc$36039$n3313
.sym 122388 $abc$36039$n3314
.sym 122389 $abc$36039$n3315
.sym 122390 $abc$36039$n3316
.sym 122391 basesoc_timer0_load_storage[2]
.sym 122392 $abc$36039$n5048
.sym 122393 basesoc_timer0_en_storage
.sym 122395 basesoc_timer0_value[0]
.sym 122396 basesoc_timer0_value[1]
.sym 122397 basesoc_timer0_value[2]
.sym 122398 basesoc_timer0_value[3]
.sym 122399 basesoc_timer0_load_storage[19]
.sym 122400 $abc$36039$n5082_1
.sym 122401 basesoc_timer0_en_storage
.sym 122403 basesoc_timer0_value[12]
.sym 122404 basesoc_timer0_value[13]
.sym 122405 basesoc_timer0_value[14]
.sym 122406 basesoc_timer0_value[15]
.sym 122408 basesoc_timer0_value[0]
.sym 122412 basesoc_timer0_value[1]
.sym 122413 $PACKER_VCC_NET
.sym 122416 basesoc_timer0_value[2]
.sym 122417 $PACKER_VCC_NET
.sym 122418 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 122420 basesoc_timer0_value[3]
.sym 122421 $PACKER_VCC_NET
.sym 122422 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 122424 basesoc_timer0_value[4]
.sym 122425 $PACKER_VCC_NET
.sym 122426 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 122428 basesoc_timer0_value[5]
.sym 122429 $PACKER_VCC_NET
.sym 122430 $auto$alumacc.cc:474:replace_alu$5981.C[5]
.sym 122432 basesoc_timer0_value[6]
.sym 122433 $PACKER_VCC_NET
.sym 122434 $auto$alumacc.cc:474:replace_alu$5981.C[6]
.sym 122436 basesoc_timer0_value[7]
.sym 122437 $PACKER_VCC_NET
.sym 122438 $auto$alumacc.cc:474:replace_alu$5981.C[7]
.sym 122440 basesoc_timer0_value[8]
.sym 122441 $PACKER_VCC_NET
.sym 122442 $auto$alumacc.cc:474:replace_alu$5981.C[8]
.sym 122444 basesoc_timer0_value[9]
.sym 122445 $PACKER_VCC_NET
.sym 122446 $auto$alumacc.cc:474:replace_alu$5981.C[9]
.sym 122448 basesoc_timer0_value[10]
.sym 122449 $PACKER_VCC_NET
.sym 122450 $auto$alumacc.cc:474:replace_alu$5981.C[10]
.sym 122452 basesoc_timer0_value[11]
.sym 122453 $PACKER_VCC_NET
.sym 122454 $auto$alumacc.cc:474:replace_alu$5981.C[11]
.sym 122456 basesoc_timer0_value[12]
.sym 122457 $PACKER_VCC_NET
.sym 122458 $auto$alumacc.cc:474:replace_alu$5981.C[12]
.sym 122460 basesoc_timer0_value[13]
.sym 122461 $PACKER_VCC_NET
.sym 122462 $auto$alumacc.cc:474:replace_alu$5981.C[13]
.sym 122464 basesoc_timer0_value[14]
.sym 122465 $PACKER_VCC_NET
.sym 122466 $auto$alumacc.cc:474:replace_alu$5981.C[14]
.sym 122468 basesoc_timer0_value[15]
.sym 122469 $PACKER_VCC_NET
.sym 122470 $auto$alumacc.cc:474:replace_alu$5981.C[15]
.sym 122472 basesoc_timer0_value[16]
.sym 122473 $PACKER_VCC_NET
.sym 122474 $auto$alumacc.cc:474:replace_alu$5981.C[16]
.sym 122476 basesoc_timer0_value[17]
.sym 122477 $PACKER_VCC_NET
.sym 122478 $auto$alumacc.cc:474:replace_alu$5981.C[17]
.sym 122480 basesoc_timer0_value[18]
.sym 122481 $PACKER_VCC_NET
.sym 122482 $auto$alumacc.cc:474:replace_alu$5981.C[18]
.sym 122484 basesoc_timer0_value[19]
.sym 122485 $PACKER_VCC_NET
.sym 122486 $auto$alumacc.cc:474:replace_alu$5981.C[19]
.sym 122488 basesoc_timer0_value[20]
.sym 122489 $PACKER_VCC_NET
.sym 122490 $auto$alumacc.cc:474:replace_alu$5981.C[20]
.sym 122492 basesoc_timer0_value[21]
.sym 122493 $PACKER_VCC_NET
.sym 122494 $auto$alumacc.cc:474:replace_alu$5981.C[21]
.sym 122496 basesoc_timer0_value[22]
.sym 122497 $PACKER_VCC_NET
.sym 122498 $auto$alumacc.cc:474:replace_alu$5981.C[22]
.sym 122500 basesoc_timer0_value[23]
.sym 122501 $PACKER_VCC_NET
.sym 122502 $auto$alumacc.cc:474:replace_alu$5981.C[23]
.sym 122504 basesoc_timer0_value[24]
.sym 122505 $PACKER_VCC_NET
.sym 122506 $auto$alumacc.cc:474:replace_alu$5981.C[24]
.sym 122508 basesoc_timer0_value[25]
.sym 122509 $PACKER_VCC_NET
.sym 122510 $auto$alumacc.cc:474:replace_alu$5981.C[25]
.sym 122512 basesoc_timer0_value[26]
.sym 122513 $PACKER_VCC_NET
.sym 122514 $auto$alumacc.cc:474:replace_alu$5981.C[26]
.sym 122516 basesoc_timer0_value[27]
.sym 122517 $PACKER_VCC_NET
.sym 122518 $auto$alumacc.cc:474:replace_alu$5981.C[27]
.sym 122520 basesoc_timer0_value[28]
.sym 122521 $PACKER_VCC_NET
.sym 122522 $auto$alumacc.cc:474:replace_alu$5981.C[28]
.sym 122524 basesoc_timer0_value[29]
.sym 122525 $PACKER_VCC_NET
.sym 122526 $auto$alumacc.cc:474:replace_alu$5981.C[29]
.sym 122528 basesoc_timer0_value[30]
.sym 122529 $PACKER_VCC_NET
.sym 122530 $auto$alumacc.cc:474:replace_alu$5981.C[30]
.sym 122532 basesoc_timer0_value[31]
.sym 122533 $PACKER_VCC_NET
.sym 122534 $auto$alumacc.cc:474:replace_alu$5981.C[31]
.sym 122543 basesoc_timer0_reload_storage[31]
.sym 122544 $abc$36039$n6111
.sym 122545 basesoc_timer0_eventmanager_status_w
.sym 122563 basesoc_timer0_load_storage[31]
.sym 122564 $abc$36039$n5106_1
.sym 122565 basesoc_timer0_en_storage
.sym 122599 spram_dataout01[1]
.sym 122600 spram_dataout11[1]
.sym 122601 array_muxed0[14]
.sym 122602 slave_sel_r[2]
.sym 122603 spram_dataout01[3]
.sym 122604 spram_dataout11[3]
.sym 122605 array_muxed0[14]
.sym 122606 slave_sel_r[2]
.sym 122607 spram_dataout01[2]
.sym 122608 spram_dataout11[2]
.sym 122609 array_muxed0[14]
.sym 122610 slave_sel_r[2]
.sym 122611 spram_dataout01[4]
.sym 122612 spram_dataout11[4]
.sym 122613 array_muxed0[14]
.sym 122614 slave_sel_r[2]
.sym 122615 spram_dataout01[0]
.sym 122616 spram_dataout11[0]
.sym 122617 array_muxed0[14]
.sym 122618 slave_sel_r[2]
.sym 122619 spram_dataout01[8]
.sym 122620 spram_dataout11[8]
.sym 122621 array_muxed0[14]
.sym 122622 slave_sel_r[2]
.sym 122623 spram_dataout01[7]
.sym 122624 spram_dataout11[7]
.sym 122625 array_muxed0[14]
.sym 122626 slave_sel_r[2]
.sym 122627 spram_dataout01[6]
.sym 122628 spram_dataout11[6]
.sym 122629 array_muxed0[14]
.sym 122630 slave_sel_r[2]
.sym 122631 array_muxed0[14]
.sym 122632 array_muxed1[21]
.sym 122635 array_muxed0[14]
.sym 122636 array_muxed1[31]
.sym 122639 array_muxed0[14]
.sym 122640 array_muxed1[22]
.sym 122643 array_muxed0[14]
.sym 122644 array_muxed1[29]
.sym 122647 array_muxed0[14]
.sym 122648 array_muxed1[31]
.sym 122651 array_muxed0[14]
.sym 122652 array_muxed1[21]
.sym 122655 array_muxed0[14]
.sym 122656 array_muxed1[29]
.sym 122659 array_muxed0[14]
.sym 122660 array_muxed1[22]
.sym 122827 $abc$36039$n202
.sym 122828 sys_rst
.sym 122829 por_rst
.sym 122831 sys_rst
.sym 122832 por_rst
.sym 122835 $abc$36039$n202
.sym 122839 $abc$36039$n204
.sym 122843 $abc$36039$n214
.sym 122851 $abc$36039$n204
.sym 122852 por_rst
.sym 122856 reset_delay[0]
.sym 122858 $PACKER_VCC_NET
.sym 122859 por_rst
.sym 122860 $abc$36039$n6434
.sym 122863 $abc$36039$n206
.sym 122867 $abc$36039$n208
.sym 122871 por_rst
.sym 122872 $abc$36039$n6435
.sym 122875 por_rst
.sym 122876 $abc$36039$n6433
.sym 122879 $abc$36039$n2809_1
.sym 122880 $abc$36039$n2810_1
.sym 122881 $abc$36039$n2811
.sym 122883 $abc$36039$n202
.sym 122884 $abc$36039$n204
.sym 122885 $abc$36039$n206
.sym 122886 $abc$36039$n208
.sym 122887 por_rst
.sym 122888 $abc$36039$n6442
.sym 122895 $abc$36039$n222
.sym 122903 $abc$36039$n218
.sym 122904 $abc$36039$n220
.sym 122905 $abc$36039$n222
.sym 122906 $abc$36039$n224
.sym 122907 por_rst
.sym 122908 $abc$36039$n6440
.sym 122911 $abc$36039$n4396
.sym 122912 $abc$36039$n4395_1
.sym 122913 basesoc_picorv323[3]
.sym 122915 $abc$36039$n218
.sym 122919 $abc$36039$n4331
.sym 122920 $abc$36039$n4324
.sym 122921 basesoc_picorv323[2]
.sym 122923 $abc$36039$n4334
.sym 122924 $abc$36039$n4331
.sym 122925 basesoc_picorv323[2]
.sym 122927 $abc$36039$n4330
.sym 122928 $abc$36039$n4323
.sym 122929 basesoc_picorv323[3]
.sym 122935 spiflash_clk1
.sym 122936 csrbankarray_csrbank3_bitbang0_w[1]
.sym 122937 csrbankarray_csrbank3_bitbang_en0_w
.sym 122939 $abc$36039$n4334
.sym 122940 $abc$36039$n4308
.sym 122941 basesoc_picorv323[2]
.sym 122943 spiflash_i
.sym 122959 $abc$36039$n4333
.sym 122960 $abc$36039$n4332
.sym 122961 basesoc_picorv323[1]
.sym 122967 $abc$36039$n4373_1
.sym 122968 $abc$36039$n4371_1
.sym 122969 basesoc_picorv323[2]
.sym 122971 $abc$36039$n4336
.sym 122972 $abc$36039$n4335
.sym 122973 basesoc_picorv323[1]
.sym 122975 $abc$36039$n4335
.sym 122976 $abc$36039$n4333
.sym 122977 basesoc_picorv323[1]
.sym 122979 $abc$36039$n4327
.sym 122980 $abc$36039$n4324
.sym 122981 basesoc_picorv323[2]
.sym 122983 $abc$36039$n4371_1
.sym 122984 $abc$36039$n4370_1
.sym 122985 basesoc_picorv323[2]
.sym 122987 $abc$36039$n4332
.sym 122988 $abc$36039$n4326
.sym 122989 basesoc_picorv323[1]
.sym 122991 $abc$36039$n4328
.sym 122992 $abc$36039$n4325
.sym 122993 basesoc_picorv323[1]
.sym 122995 basesoc_picorv327[8]
.sym 122996 basesoc_picorv327[7]
.sym 122997 basesoc_picorv323[0]
.sym 122999 basesoc_picorv327[2]
.sym 123000 basesoc_picorv327[1]
.sym 123001 basesoc_picorv323[0]
.sym 123003 basesoc_picorv327[6]
.sym 123004 basesoc_picorv327[5]
.sym 123005 basesoc_picorv323[0]
.sym 123007 $abc$36039$n4326
.sym 123008 $abc$36039$n4325
.sym 123009 basesoc_picorv323[1]
.sym 123011 $abc$36039$n4329
.sym 123012 $abc$36039$n4328
.sym 123013 basesoc_picorv323[1]
.sym 123043 $abc$36039$n4350_1
.sym 123044 $abc$36039$n4346
.sym 123045 basesoc_picorv323[3]
.sym 123047 $abc$36039$n4407_1
.sym 123048 $abc$36039$n4406_1
.sym 123049 basesoc_picorv323[3]
.sym 123051 $abc$36039$n4301
.sym 123052 $abc$36039$n4275
.sym 123053 basesoc_picorv323[1]
.sym 123055 $abc$36039$n4351_1
.sym 123056 $abc$36039$n4348
.sym 123057 basesoc_picorv323[2]
.sym 123067 $abc$36039$n4348
.sym 123068 $abc$36039$n4347
.sym 123069 basesoc_picorv323[2]
.sym 123075 $abc$36039$n4346
.sym 123076 $abc$36039$n4343
.sym 123077 basesoc_picorv323[3]
.sym 123083 $abc$36039$n4347
.sym 123084 $abc$36039$n4345
.sym 123085 basesoc_picorv323[2]
.sym 123087 $abc$36039$n4345
.sym 123088 $abc$36039$n4344
.sym 123089 basesoc_picorv323[2]
.sym 123131 $abc$36039$n4293
.sym 123132 $abc$36039$n4290
.sym 123133 basesoc_picorv323[1]
.sym 123155 basesoc_dat_w[1]
.sym 123191 basesoc_dat_w[1]
.sym 123227 basesoc_ctrl_reset_reset_r
.sym 123247 basesoc_dat_w[2]
.sym 123299 basesoc_dat_w[3]
.sym 123311 basesoc_dat_w[6]
.sym 123315 basesoc_dat_w[3]
.sym 123331 basesoc_dat_w[1]
.sym 123335 basesoc_timer0_load_storage[3]
.sym 123336 $abc$36039$n5050
.sym 123337 basesoc_timer0_en_storage
.sym 123339 basesoc_timer0_load_storage[15]
.sym 123340 $abc$36039$n5074
.sym 123341 basesoc_timer0_en_storage
.sym 123343 basesoc_timer0_reload_storage[3]
.sym 123344 $abc$36039$n6027
.sym 123345 basesoc_timer0_eventmanager_status_w
.sym 123347 basesoc_timer0_reload_storage[15]
.sym 123348 $abc$36039$n6063
.sym 123349 basesoc_timer0_eventmanager_status_w
.sym 123351 basesoc_timer0_load_storage[11]
.sym 123352 $abc$36039$n5066
.sym 123353 basesoc_timer0_en_storage
.sym 123355 basesoc_timer0_load_storage[13]
.sym 123356 $abc$36039$n5070_1
.sym 123357 basesoc_timer0_en_storage
.sym 123359 basesoc_timer0_reload_storage[13]
.sym 123360 $abc$36039$n6057
.sym 123361 basesoc_timer0_eventmanager_status_w
.sym 123363 basesoc_timer0_load_storage[14]
.sym 123364 $abc$36039$n5072
.sym 123365 basesoc_timer0_en_storage
.sym 123367 basesoc_timer0_value[7]
.sym 123371 basesoc_timer0_value[3]
.sym 123375 basesoc_timer0_value_status[7]
.sym 123376 $abc$36039$n4841
.sym 123377 $abc$36039$n4837
.sym 123378 basesoc_timer0_value_status[23]
.sym 123379 basesoc_timer0_value[15]
.sym 123383 basesoc_timer0_reload_storage[5]
.sym 123384 $abc$36039$n6033
.sym 123385 basesoc_timer0_eventmanager_status_w
.sym 123387 basesoc_ctrl_reset_reset_r
.sym 123388 $abc$36039$n3281
.sym 123389 $abc$36039$n3319
.sym 123390 sys_rst
.sym 123391 basesoc_timer0_value[13]
.sym 123395 basesoc_timer0_value[2]
.sym 123399 basesoc_timer0_reload_storage[19]
.sym 123400 $abc$36039$n6075
.sym 123401 basesoc_timer0_eventmanager_status_w
.sym 123403 basesoc_timer0_value[18]
.sym 123415 basesoc_timer0_reload_storage[11]
.sym 123416 $abc$36039$n6051
.sym 123417 basesoc_timer0_eventmanager_status_w
.sym 123419 basesoc_timer0_reload_storage[14]
.sym 123420 $abc$36039$n6060
.sym 123421 basesoc_timer0_eventmanager_status_w
.sym 123427 basesoc_timer0_value[23]
.sym 123431 basesoc_timer0_reload_storage[23]
.sym 123432 $abc$36039$n6087
.sym 123433 basesoc_timer0_eventmanager_status_w
.sym 123435 basesoc_timer0_reload_storage[30]
.sym 123436 $abc$36039$n6108
.sym 123437 basesoc_timer0_eventmanager_status_w
.sym 123443 basesoc_timer0_load_storage[30]
.sym 123444 $abc$36039$n5104
.sym 123445 basesoc_timer0_en_storage
.sym 123447 basesoc_timer0_load_storage[16]
.sym 123448 $abc$36039$n5076_1
.sym 123449 basesoc_timer0_en_storage
.sym 123451 basesoc_timer0_load_storage[23]
.sym 123452 $abc$36039$n5090
.sym 123453 basesoc_timer0_en_storage
.sym 123455 basesoc_timer0_reload_storage[18]
.sym 123456 $abc$36039$n6072
.sym 123457 basesoc_timer0_eventmanager_status_w
.sym 123459 basesoc_timer0_reload_storage[16]
.sym 123460 $abc$36039$n6066
.sym 123461 basesoc_timer0_eventmanager_status_w
.sym 123475 basesoc_dat_w[3]
.sym 123479 basesoc_ctrl_reset_reset_r
.sym 123487 basesoc_dat_w[6]
.sym 123523 basesoc_ctrl_reset_reset_r
.sym 123559 spram_dataout01[10]
.sym 123560 spram_dataout11[10]
.sym 123561 array_muxed0[14]
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout01[15]
.sym 123564 spram_dataout11[15]
.sym 123565 array_muxed0[14]
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout01[5]
.sym 123568 spram_dataout11[5]
.sym 123569 array_muxed0[14]
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout01[9]
.sym 123572 spram_dataout11[9]
.sym 123573 array_muxed0[14]
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout01[11]
.sym 123576 spram_dataout11[11]
.sym 123577 array_muxed0[14]
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout01[12]
.sym 123580 spram_dataout11[12]
.sym 123581 array_muxed0[14]
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout01[13]
.sym 123584 spram_dataout11[13]
.sym 123585 array_muxed0[14]
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout01[14]
.sym 123588 spram_dataout11[14]
.sym 123589 array_muxed0[14]
.sym 123590 slave_sel_r[2]
.sym 123591 array_muxed0[14]
.sym 123592 array_muxed1[20]
.sym 123595 array_muxed0[14]
.sym 123596 array_muxed1[16]
.sym 123599 array_muxed0[14]
.sym 123600 array_muxed1[25]
.sym 123603 array_muxed0[14]
.sym 123604 array_muxed1[25]
.sym 123607 array_muxed0[14]
.sym 123608 array_muxed1[16]
.sym 123611 array_muxed0[14]
.sym 123612 array_muxed1[23]
.sym 123615 array_muxed0[14]
.sym 123616 array_muxed1[20]
.sym 123619 array_muxed0[14]
.sym 123620 array_muxed1[23]
.sym 123623 array_muxed0[14]
.sym 123624 array_muxed1[19]
.sym 123627 array_muxed0[14]
.sym 123628 array_muxed1[24]
.sym 123631 array_muxed0[14]
.sym 123632 array_muxed2[3]
.sym 123635 array_muxed0[14]
.sym 123636 array_muxed1[26]
.sym 123639 array_muxed0[14]
.sym 123640 array_muxed1[24]
.sym 123643 array_muxed2[3]
.sym 123644 array_muxed0[14]
.sym 123647 array_muxed0[14]
.sym 123648 array_muxed1[19]
.sym 123651 array_muxed0[14]
.sym 123652 array_muxed1[26]
.sym 123783 $abc$36039$n210
.sym 123784 $abc$36039$n212
.sym 123785 $abc$36039$n214
.sym 123786 $abc$36039$n216
.sym 123787 $abc$36039$n212
.sym 123791 $abc$36039$n210
.sym 123795 por_rst
.sym 123796 $abc$36039$n6438
.sym 123799 $abc$36039$n216
.sym 123803 por_rst
.sym 123804 $abc$36039$n6439
.sym 123807 por_rst
.sym 123808 $abc$36039$n6437
.sym 123811 por_rst
.sym 123812 $abc$36039$n6436
.sym 123816 reset_delay[0]
.sym 123820 reset_delay[1]
.sym 123821 $PACKER_VCC_NET
.sym 123824 reset_delay[2]
.sym 123825 $PACKER_VCC_NET
.sym 123826 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 123828 reset_delay[3]
.sym 123829 $PACKER_VCC_NET
.sym 123830 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 123832 reset_delay[4]
.sym 123833 $PACKER_VCC_NET
.sym 123834 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 123836 reset_delay[5]
.sym 123837 $PACKER_VCC_NET
.sym 123838 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 123840 reset_delay[6]
.sym 123841 $PACKER_VCC_NET
.sym 123842 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 123844 reset_delay[7]
.sym 123845 $PACKER_VCC_NET
.sym 123846 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 123848 reset_delay[8]
.sym 123849 $PACKER_VCC_NET
.sym 123850 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 123852 reset_delay[9]
.sym 123853 $PACKER_VCC_NET
.sym 123854 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 123856 reset_delay[10]
.sym 123857 $PACKER_VCC_NET
.sym 123858 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 123860 reset_delay[11]
.sym 123861 $PACKER_VCC_NET
.sym 123862 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 123863 por_rst
.sym 123864 $abc$36039$n6443
.sym 123867 por_rst
.sym 123868 $abc$36039$n6441
.sym 123871 $abc$36039$n224
.sym 123875 $abc$36039$n220
.sym 124215 $PACKER_GND_NET
.sym 124251 basesoc_dat_w[5]
.sym 124271 basesoc_dat_w[3]
.sym 124283 basesoc_dat_w[5]
.sym 124287 basesoc_dat_w[2]
.sym 124303 basesoc_dat_w[7]
.sym 124307 basesoc_dat_w[2]
.sym 124311 basesoc_dat_w[5]
.sym 124315 basesoc_dat_w[4]
.sym 124327 $abc$36039$n2917
.sym 124328 $abc$36039$n3318
.sym 124347 $abc$36039$n2917
.sym 124379 basesoc_timer0_eventmanager_status_w
.sym 124380 basesoc_timer0_zero_old_trigger
.sym 124383 basesoc_timer0_eventmanager_status_w
.sym 124407 basesoc_dat_w[7]
.sym 124415 basesoc_dat_w[2]
.sym 124419 basesoc_dat_w[3]
