

================================================================
== Vivado HLS Report for 'worker_create_COO'
================================================================
* Date:           Sun Nov 20 12:28:56 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12552|  12552|  12552|  12552|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7550|  7550|       302|          -|          -|    25|    no    |
        | + Loop 1.1  |   300|   300|         3|          -|          -|   100|    no    |
        |- Loop 2     |  5000|  5000|         2|          -|          -|  2500|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    253|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |       12|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    170|
|Register         |        -|      -|     240|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      0|     306|    662|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------+---------------------------+---------+-------+----+-----+
    |worker_fcmp_32ns_32ns_1_1_U1  |worker_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+
    |Total                         |                           |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |temp_col_U  |worker_create_COO_temp_col  |        2|  0|   0|  2500|    7|     1|        17500|
    |temp_row_U  |worker_create_COO_temp_row  |        2|  0|   0|  2500|    5|     1|        12500|
    |temp_val_U  |worker_create_COO_temp_val  |        8|  0|   0|  2500|   32|     1|        80000|
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                            |       12|  0|   0|  7500|   44|     3|       110000|
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |counter_1_fu_352_p2  |     +    |      0|  0|  32|          32|           1|
    |cur_ind_2_fu_405_p2  |     +    |      0|  0|  32|          32|           4|
    |i_3_fu_373_p2        |     +    |      0|  0|  12|          12|           1|
    |i_4_fu_261_p2        |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_283_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul_fu_249_p2   |     +    |      0|  0|  12|          12|           7|
    |start_fu_416_p2      |     +    |      0|  0|  32|          32|           1|
    |tmp_1_fu_293_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_8_fu_339_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_277_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_255_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_367_p2   |   icmp   |      0|  0|   5|          12|          12|
    |notlhs_fu_321_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_327_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_5_fu_411_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_s_fu_379_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_333_p2      |    or    |      0|  0|   1|           1|           1|
    |p_start_fu_422_p3    |  select  |      0|  0|  32|           1|          32|
    |start_0_s_fu_430_p3  |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 253|         267|         183|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          8|    1|          8|
    |counter_fu_58      |  32|          2|   32|         64|
    |cur_ind_1_fu_74    |  32|          2|   32|         64|
    |cur_ind_fu_78      |  32|          2|   32|         64|
    |i1_reg_225         |  12|          2|   12|         24|
    |i_reg_187          |   5|          2|    5|         10|
    |j_reg_212          |   7|          2|    7|         14|
    |phi_mul_reg_200    |  12|          2|   12|         24|
    |temp_col_address0  |  12|          3|   12|         36|
    |temp_row_address0  |  12|          3|   12|         36|
    |temp_val_address0  |  12|          3|   12|         36|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 170|         31|  169|        380|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |counter_fu_58         |  32|   0|   32|          0|
    |counter_load_reg_513  |  32|   0|   32|          0|
    |cur_ind_1_fu_74       |  32|   0|   32|          0|
    |cur_ind_fu_78         |  32|   0|   32|          0|
    |i1_reg_225            |  12|   0|   12|          0|
    |i_3_reg_508           |  12|   0|   12|          0|
    |i_4_reg_463           |   5|   0|    5|          0|
    |i_reg_187             |   5|   0|    5|          0|
    |input_load_reg_495    |  32|   0|   32|          0|
    |j_1_reg_485           |   7|   0|    7|          0|
    |j_reg_212             |   7|   0|    7|          0|
    |next_mul_reg_455      |  12|   0|   12|          0|
    |phi_mul_reg_200       |  12|   0|   12|          0|
    |tmp_s_reg_518         |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 240|   0|  240|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_start          |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_done           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_idle           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_ready          | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_return         | out |   32| ap_ctrl_hs | worker_create_COO | return value |
|input_r_address0  | out |   12|  ap_memory |      input_r      |     array    |
|input_r_ce0       | out |    1|  ap_memory |      input_r      |     array    |
|input_r_q0        |  in |   32|  ap_memory |      input_r      |     array    |
|row_address0      | out |   12|  ap_memory |        row        |     array    |
|row_ce0           | out |    1|  ap_memory |        row        |     array    |
|row_we0           | out |    1|  ap_memory |        row        |     array    |
|row_d0            | out |    5|  ap_memory |        row        |     array    |
|col_address0      | out |   12|  ap_memory |        col        |     array    |
|col_ce0           | out |    1|  ap_memory |        col        |     array    |
|col_we0           | out |    1|  ap_memory |        col        |     array    |
|col_d0            | out |    7|  ap_memory |        col        |     array    |
|val_r_address0    | out |   12|  ap_memory |       val_r       |     array    |
|val_r_ce0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_we0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_d0          | out |   32|  ap_memory |       val_r       |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	6  / (exitcond2)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond)
7 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: counter [1/1] 0.00ns
:0  %counter = alloca i32

ST_1: temp_row [1/1] 2.71ns
:1  %temp_row = alloca [2500 x i5], align 1

ST_1: temp_col [1/1] 2.71ns
:2  %temp_col = alloca [2500 x i7], align 1

ST_1: temp_val [1/1] 2.71ns
:3  %temp_val = alloca [2500 x float], align 16

ST_1: stg_12 [1/1] 1.57ns
:4  store i32 0, i32* %counter

ST_1: stg_13 [1/1] 1.57ns
:5  br label %.loopexit


 <State 2>: 3.48ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_4, %.preheader3 ]

ST_2: phi_mul [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i12 [ 0, %0 ], [ %next_mul, %.preheader3 ]

ST_2: next_mul [1/1] 1.84ns
.loopexit:2  %next_mul = add i12 %phi_mul, 100

ST_2: exitcond2 [1/1] 1.91ns
.loopexit:3  %exitcond2 = icmp eq i5 %i, -7

ST_2: empty [1/1] 0.00ns
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_2: i_4 [1/1] 1.72ns
.loopexit:5  %i_4 = add i5 %i, 1

ST_2: stg_20 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond2, label %.preheader.preheader, label %.preheader3

ST_2: cur_ind_1 [1/1] 0.00ns
.preheader.preheader:0  %cur_ind_1 = alloca i32

ST_2: cur_ind [1/1] 0.00ns
.preheader.preheader:1  %cur_ind = alloca i32

ST_2: stg_23 [1/1] 1.57ns
.preheader.preheader:2  store i32 0, i32* %cur_ind

ST_2: stg_24 [1/1] 1.57ns
.preheader.preheader:3  store i32 1, i32* %cur_ind_1

ST_2: stg_25 [1/1] 1.57ns
.preheader.preheader:4  br label %.preheader


 <State 3>: 4.55ns
ST_3: j [1/1] 0.00ns
.preheader3:0  %j = phi i7 [ %j_1, %.preheader3.backedge ], [ 0, %.loopexit ]

ST_3: exitcond1 [1/1] 1.97ns
.preheader3:1  %exitcond1 = icmp eq i7 %j, -28

ST_3: empty_7 [1/1] 0.00ns
.preheader3:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_3: j_1 [1/1] 1.72ns
.preheader3:3  %j_1 = add i7 %j, 1

ST_3: stg_30 [1/1] 0.00ns
.preheader3:4  br i1 %exitcond1, label %.loopexit, label %branch0

ST_3: tmp_1_cast [1/1] 0.00ns
branch0:0  %tmp_1_cast = zext i7 %j to i12

ST_3: tmp_1 [1/1] 1.84ns
branch0:1  %tmp_1 = add i12 %phi_mul, %tmp_1_cast

ST_3: tmp_12_cast [1/1] 0.00ns
branch0:2  %tmp_12_cast = zext i12 %tmp_1 to i64

ST_3: input_addr [1/1] 0.00ns
branch0:3  %input_addr = getelementptr [2500 x float]* %input_r, i64 0, i64 %tmp_12_cast

ST_3: input_load [2/2] 2.71ns
branch0:4  %input_load = load float* %input_addr, align 4


 <State 4>: 2.71ns
ST_4: input_load [1/2] 2.71ns
branch0:4  %input_load = load float* %input_addr, align 4


 <State 5>: 8.16ns
ST_5: input_load_to_int [1/1] 0.00ns
branch0:5  %input_load_to_int = bitcast float %input_load to i32

ST_5: tmp_7 [1/1] 0.00ns
branch0:6  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)

ST_5: tmp [1/1] 0.00ns
branch0:7  %tmp = trunc i32 %input_load_to_int to i23

ST_5: notlhs [1/1] 2.00ns
branch0:8  %notlhs = icmp ne i8 %tmp_7, -1

ST_5: notrhs [1/1] 2.39ns
branch0:9  %notrhs = icmp eq i23 %tmp, 0

ST_5: tmp_9 [1/1] 0.00ns (grouped into LUT with out node tmp_8)
branch0:10  %tmp_9 = or i1 %notrhs, %notlhs

ST_5: tmp_2 [1/1] 6.79ns
branch0:11  %tmp_2 = fcmp oeq float %input_load, 0.000000e+00

ST_5: tmp_8 [1/1] 1.37ns (out node of the LUT)
branch0:12  %tmp_8 = and i1 %tmp_9, %tmp_2

ST_5: stg_45 [1/1] 0.00ns
branch0:13  br i1 %tmp_8, label %.preheader3.backedge, label %1

ST_5: counter_load_2 [1/1] 0.00ns
:0  %counter_load_2 = load i32* %counter

ST_5: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = sext i32 %counter_load_2 to i64

ST_5: temp_row_addr_1 [1/1] 0.00ns
:2  %temp_row_addr_1 = getelementptr [2500 x i5]* %temp_row, i64 0, i64 %tmp_6

ST_5: stg_49 [1/1] 2.71ns
:3  store i5 %i, i5* %temp_row_addr_1, align 1

ST_5: temp_col_addr_1 [1/1] 0.00ns
:4  %temp_col_addr_1 = getelementptr [2500 x i7]* %temp_col, i64 0, i64 %tmp_6

ST_5: stg_51 [1/1] 2.71ns
:5  store i7 %j, i7* %temp_col_addr_1, align 1

ST_5: temp_val_addr_1 [1/1] 0.00ns
:6  %temp_val_addr_1 = getelementptr inbounds [2500 x float]* %temp_val, i64 0, i64 %tmp_6

ST_5: stg_53 [1/1] 2.71ns
:7  store float %input_load, float* %temp_val_addr_1, align 4

ST_5: counter_1 [1/1] 2.44ns
:8  %counter_1 = add nsw i32 %counter_load_2, 1

ST_5: stg_55 [1/1] 1.57ns
:9  store i32 %counter_1, i32* %counter

ST_5: stg_56 [1/1] 0.00ns
:10  br label %.preheader3.backedge

ST_5: stg_57 [1/1] 0.00ns
.preheader3.backedge:0  br label %.preheader3


 <State 6>: 2.71ns
ST_6: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i12 [ 0, %.preheader.preheader ], [ %i_3, %.preheader.backedge ]

ST_6: i1_cast1 [1/1] 0.00ns
.preheader:1  %i1_cast1 = zext i12 %i1 to i32

ST_6: exitcond [1/1] 2.14ns
.preheader:2  %exitcond = icmp eq i12 %i1, -1596

ST_6: empty_8 [1/1] 0.00ns
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

ST_6: i_3 [1/1] 1.84ns
.preheader:4  %i_3 = add i12 %i1, 1

ST_6: stg_63 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %3, label %2

ST_6: counter_load [1/1] 0.00ns
:0  %counter_load = load i32* %counter

ST_6: tmp_s [1/1] 2.52ns
:1  %tmp_s = icmp slt i32 %i1_cast1, %counter_load

ST_6: stg_66 [1/1] 0.00ns
:2  br i1 %tmp_s, label %branch1, label %.preheader.backedge

ST_6: tmp_3 [1/1] 0.00ns
branch1:2  %tmp_3 = zext i12 %i1 to i64

ST_6: temp_row_addr [1/1] 0.00ns
branch1:3  %temp_row_addr = getelementptr [2500 x i5]* %temp_row, i64 0, i64 %tmp_3

ST_6: temp_row_load [2/2] 2.71ns
branch1:4  %temp_row_load = load i5* %temp_row_addr, align 1

ST_6: temp_col_addr [1/1] 0.00ns
branch1:8  %temp_col_addr = getelementptr [2500 x i7]* %temp_col, i64 0, i64 %tmp_3

ST_6: temp_col_load [2/2] 2.71ns
branch1:9  %temp_col_load = load i7* %temp_col_addr, align 1

ST_6: temp_val_addr [1/1] 0.00ns
branch1:12  %temp_val_addr = getelementptr inbounds [2500 x float]* %temp_val, i64 0, i64 %tmp_3

ST_6: temp_val_load [2/2] 2.71ns
branch1:13  %temp_val_load = load float* %temp_val_addr, align 4

ST_6: counter_load_1 [1/1] 0.00ns
:0  %counter_load_1 = load i32* %counter

ST_6: stg_75 [1/1] 0.00ns
:1  ret i32 %counter_load_1


 <State 7>: 7.90ns
ST_7: cur_ind_1_load [1/1] 0.00ns
branch1:0  %cur_ind_1_load = load i32* %cur_ind_1

ST_7: cur_ind_load [1/1] 0.00ns
branch1:1  %cur_ind_load = load i32* %cur_ind

ST_7: temp_row_load [1/2] 2.71ns
branch1:4  %temp_row_load = load i5* %temp_row_addr, align 1

ST_7: tmp_4 [1/1] 0.00ns
branch1:5  %tmp_4 = sext i32 %cur_ind_load to i64

ST_7: row_addr [1/1] 0.00ns
branch1:6  %row_addr = getelementptr [2500 x i5]* %row, i64 0, i64 %tmp_4

ST_7: stg_81 [1/1] 2.71ns
branch1:7  store i5 %temp_row_load, i5* %row_addr, align 1

ST_7: temp_col_load [1/2] 2.71ns
branch1:9  %temp_col_load = load i7* %temp_col_addr, align 1

ST_7: col_addr [1/1] 0.00ns
branch1:10  %col_addr = getelementptr [2500 x i7]* %col, i64 0, i64 %tmp_4

ST_7: stg_84 [1/1] 2.71ns
branch1:11  store i7 %temp_col_load, i7* %col_addr, align 1

ST_7: temp_val_load [1/2] 2.71ns
branch1:13  %temp_val_load = load float* %temp_val_addr, align 4

ST_7: val_addr [1/1] 0.00ns
branch1:14  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_4

ST_7: stg_87 [1/1] 2.71ns
branch1:15  store float %temp_val_load, float* %val_addr, align 4

ST_7: cur_ind_2 [1/1] 2.44ns
branch1:16  %cur_ind_2 = add nsw i32 %cur_ind_load, 8

ST_7: tmp_5 [1/1] 2.52ns
branch1:17  %tmp_5 = icmp slt i32 %cur_ind_2, %counter_load

ST_7: start [1/1] 2.44ns
branch1:18  %start = add nsw i32 %cur_ind_1_load, 1

ST_7: p_start [1/1] 1.37ns
branch1:19  %p_start = select i1 %tmp_5, i32 %cur_ind_2, i32 %cur_ind_1_load

ST_7: start_0_s [1/1] 1.37ns
branch1:20  %start_0_s = select i1 %tmp_5, i32 %cur_ind_1_load, i32 %start

ST_7: stg_93 [1/1] 1.57ns
branch1:21  store i32 %p_start, i32* %cur_ind

ST_7: stg_94 [1/1] 1.57ns
branch1:22  store i32 %start_0_s, i32* %cur_ind_1

ST_7: stg_95 [1/1] 0.00ns
branch1:23  br label %.preheader.backedge

ST_7: stg_96 [1/1] 0.00ns
.preheader.backedge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
counter           (alloca           ) [ 01111111]
temp_row          (alloca           ) [ 00111111]
temp_col          (alloca           ) [ 00111111]
temp_val          (alloca           ) [ 00111111]
stg_12            (store            ) [ 00000000]
stg_13            (br               ) [ 01111100]
i                 (phi              ) [ 00101100]
phi_mul           (phi              ) [ 00111100]
next_mul          (add              ) [ 01111100]
exitcond2         (icmp             ) [ 00111100]
empty             (speclooptripcount) [ 00000000]
i_4               (add              ) [ 01111100]
stg_20            (br               ) [ 00111100]
cur_ind_1         (alloca           ) [ 00111111]
cur_ind           (alloca           ) [ 00111111]
stg_23            (store            ) [ 00000000]
stg_24            (store            ) [ 00000000]
stg_25            (br               ) [ 00111111]
j                 (phi              ) [ 00011100]
exitcond1         (icmp             ) [ 00111100]
empty_7           (speclooptripcount) [ 00000000]
j_1               (add              ) [ 00111100]
stg_30            (br               ) [ 01111100]
tmp_1_cast        (zext             ) [ 00000000]
tmp_1             (add              ) [ 00000000]
tmp_12_cast       (zext             ) [ 00000000]
input_addr        (getelementptr    ) [ 00001000]
input_load        (load             ) [ 00000100]
input_load_to_int (bitcast          ) [ 00000000]
tmp_7             (partselect       ) [ 00000000]
tmp               (trunc            ) [ 00000000]
notlhs            (icmp             ) [ 00000000]
notrhs            (icmp             ) [ 00000000]
tmp_9             (or               ) [ 00000000]
tmp_2             (fcmp             ) [ 00000000]
tmp_8             (and              ) [ 00111100]
stg_45            (br               ) [ 00000000]
counter_load_2    (load             ) [ 00000000]
tmp_6             (sext             ) [ 00000000]
temp_row_addr_1   (getelementptr    ) [ 00000000]
stg_49            (store            ) [ 00000000]
temp_col_addr_1   (getelementptr    ) [ 00000000]
stg_51            (store            ) [ 00000000]
temp_val_addr_1   (getelementptr    ) [ 00000000]
stg_53            (store            ) [ 00000000]
counter_1         (add              ) [ 00000000]
stg_55            (store            ) [ 00000000]
stg_56            (br               ) [ 00000000]
stg_57            (br               ) [ 00111100]
i1                (phi              ) [ 00000010]
i1_cast1          (zext             ) [ 00000000]
exitcond          (icmp             ) [ 00000011]
empty_8           (speclooptripcount) [ 00000000]
i_3               (add              ) [ 00100011]
stg_63            (br               ) [ 00000000]
counter_load      (load             ) [ 00000001]
tmp_s             (icmp             ) [ 00000011]
stg_66            (br               ) [ 00000000]
tmp_3             (zext             ) [ 00000000]
temp_row_addr     (getelementptr    ) [ 00000001]
temp_col_addr     (getelementptr    ) [ 00000001]
temp_val_addr     (getelementptr    ) [ 00000001]
counter_load_1    (load             ) [ 00000000]
stg_75            (ret              ) [ 00000000]
cur_ind_1_load    (load             ) [ 00000000]
cur_ind_load      (load             ) [ 00000000]
temp_row_load     (load             ) [ 00000000]
tmp_4             (sext             ) [ 00000000]
row_addr          (getelementptr    ) [ 00000000]
stg_81            (store            ) [ 00000000]
temp_col_load     (load             ) [ 00000000]
col_addr          (getelementptr    ) [ 00000000]
stg_84            (store            ) [ 00000000]
temp_val_load     (load             ) [ 00000000]
val_addr          (getelementptr    ) [ 00000000]
stg_87            (store            ) [ 00000000]
cur_ind_2         (add              ) [ 00000000]
tmp_5             (icmp             ) [ 00000000]
start             (add              ) [ 00000000]
p_start           (select           ) [ 00000000]
start_0_s         (select           ) [ 00000000]
stg_93            (store            ) [ 00000000]
stg_94            (store            ) [ 00000000]
stg_95            (br               ) [ 00000000]
stg_96            (br               ) [ 00100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="val_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="counter_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="temp_row_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_row/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp_col_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_col/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp_val_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_val/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cur_ind_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cur_ind_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cur_ind_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cur_ind/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="temp_row_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_row_addr_1/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="3"/>
<pin id="103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_49/5 temp_row_load/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="temp_col_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_col_addr_1/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="2"/>
<pin id="114" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_51/5 temp_col_load/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="temp_val_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_val_addr_1/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_53/5 temp_val_load/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="temp_row_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_row_addr/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp_col_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_col_addr/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="temp_val_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="12" slack="0"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_val_addr/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="row_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="stg_81_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="0" index="1" bw="5" slack="0"/>
<pin id="158" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="col_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="stg_84_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_84/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="val_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="stg_87_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="phi_mul_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="1"/>
<pin id="202" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="phi_mul_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="j_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="1"/>
<pin id="214" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="1"/>
<pin id="227" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i1_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="12" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load_2/5 counter_load/6 counter_load_1/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="stg_12_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="next_mul_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="stg_23_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="stg_24_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_1_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="1"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_12_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="input_load_to_int_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_load_to_int/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_7_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="notlhs_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="notrhs_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="23" slack="0"/>
<pin id="329" dir="0" index="1" bw="23" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_9_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_6_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="counter_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_1/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="stg_55_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="4"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i1_cast1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast1/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="cur_ind_1_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_ind_1_load/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="cur_ind_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_ind_load/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="cur_ind_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cur_ind_2/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="start_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="start/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_start_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_start/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="start_0_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="start_0_s/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="stg_93_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_93/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="stg_94_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_94/7 "/>
</bind>
</comp>

<comp id="448" class="1005" name="counter_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="455" class="1005" name="next_mul_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="463" class="1005" name="i_4_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="468" class="1005" name="cur_ind_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cur_ind_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="cur_ind_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cur_ind "/>
</bind>
</comp>

<comp id="485" class="1005" name="j_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="input_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="input_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_3_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="0"/>
<pin id="510" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="513" class="1005" name="counter_load_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_load "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_s_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="522" class="1005" name="temp_row_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="temp_col_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="1"/>
<pin id="529" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="temp_col_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="temp_val_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="1"/>
<pin id="534" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="temp_val_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="100" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="111" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="122" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="198"><net_src comp="187" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="223"><net_src comp="212" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="204" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="192" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="192" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="217" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="217" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="217" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="200" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="304" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="307" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="321" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="236" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="241" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="356"><net_src comp="241" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="8" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="229" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="229" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="229" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="241" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="229" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="409"><net_src comp="395" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="392" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="8" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="405" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="392" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="411" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="392" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="416" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="422" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="430" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="58" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="458"><net_src comp="249" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="466"><net_src comp="261" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="471"><net_src comp="74" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="478"><net_src comp="78" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="488"><net_src comp="283" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="493"><net_src comp="82" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="498"><net_src comp="89" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="511"><net_src comp="373" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="516"><net_src comp="241" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="521"><net_src comp="379" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="127" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="530"><net_src comp="134" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="535"><net_src comp="141" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: row | {7 }
	Port: col | {7 }
	Port: val_r | {7 }
 - Input state : 
	Port: worker_create_COO : input_r | {3 4 }
  - Chain level:
	State 1
		stg_12 : 1
	State 2
		next_mul : 1
		exitcond2 : 1
		i_4 : 1
		stg_20 : 2
		stg_23 : 1
		stg_24 : 1
	State 3
		exitcond1 : 1
		j_1 : 1
		stg_30 : 2
		tmp_1_cast : 1
		tmp_1 : 2
		tmp_12_cast : 3
		input_addr : 4
		input_load : 5
	State 4
	State 5
		tmp_7 : 1
		tmp : 1
		notlhs : 2
		notrhs : 2
		tmp_9 : 3
		tmp_8 : 3
		stg_45 : 3
		tmp_6 : 1
		temp_row_addr_1 : 2
		stg_49 : 3
		temp_col_addr_1 : 2
		stg_51 : 3
		temp_val_addr_1 : 2
		stg_53 : 3
		counter_1 : 1
		stg_55 : 2
	State 6
		i1_cast1 : 1
		exitcond : 1
		i_3 : 1
		stg_63 : 2
		tmp_s : 2
		stg_66 : 3
		tmp_3 : 1
		temp_row_addr : 2
		temp_row_load : 3
		temp_col_addr : 2
		temp_col_load : 3
		temp_val_addr : 2
		temp_val_load : 3
		stg_75 : 1
	State 7
		tmp_4 : 1
		row_addr : 2
		stg_81 : 3
		col_addr : 2
		stg_84 : 3
		val_addr : 2
		stg_87 : 3
		cur_ind_2 : 1
		tmp_5 : 2
		start : 1
		p_start : 3
		start_0_s : 3
		stg_93 : 4
		stg_94 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_2_fu_236    |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |   next_mul_fu_249  |    0    |    0    |    12   |
|          |     i_4_fu_261     |    0    |    0    |    5    |
|          |     j_1_fu_283     |    0    |    0    |    7    |
|    add   |    tmp_1_fu_293    |    0    |    0    |    12   |
|          |  counter_1_fu_352  |    0    |    0    |    32   |
|          |     i_3_fu_373     |    0    |    0    |    12   |
|          |  cur_ind_2_fu_405  |    0    |    0    |    32   |
|          |    start_fu_416    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|  select  |   p_start_fu_422   |    0    |    0    |    32   |
|          |  start_0_s_fu_430  |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_255  |    0    |    0    |    2    |
|          |  exitcond1_fu_277  |    0    |    0    |    3    |
|          |    notlhs_fu_321   |    0    |    0    |    3    |
|   icmp   |    notrhs_fu_327   |    0    |    0    |    8    |
|          |   exitcond_fu_367  |    0    |    0    |    5    |
|          |    tmp_s_fu_379    |    0    |    0    |    11   |
|          |    tmp_5_fu_411    |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_9_fu_333    |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_8_fu_339    |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_1_cast_fu_289 |    0    |    0    |    0    |
|   zext   | tmp_12_cast_fu_299 |    0    |    0    |    0    |
|          |   i1_cast1_fu_363  |    0    |    0    |    0    |
|          |    tmp_3_fu_385    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_7_fu_307    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |     tmp_fu_317     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |    tmp_6_fu_345    |    0    |    0    |    0    |
|          |    tmp_4_fu_398    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    66   |   492   |
|----------|--------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|temp_col|    2   |    0   |    0   |
|temp_row|    2   |    0   |    0   |
|temp_val|    8   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   12   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| counter_load_reg_513|   32   |
|   counter_reg_448   |   32   |
|  cur_ind_1_reg_468  |   32   |
|   cur_ind_reg_475   |   32   |
|      i1_reg_225     |   12   |
|     i_3_reg_508     |   12   |
|     i_4_reg_463     |    5   |
|      i_reg_187      |    5   |
|  input_addr_reg_490 |   12   |
|  input_load_reg_495 |   32   |
|     j_1_reg_485     |    7   |
|      j_reg_212      |    7   |
|   next_mul_reg_455  |   12   |
|   phi_mul_reg_200   |   12   |
|temp_col_addr_reg_527|   12   |
|temp_row_addr_reg_522|   12   |
|temp_val_addr_reg_532|   12   |
|    tmp_s_reg_518    |    1   |
+---------------------+--------+
|        Total        |   281  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_100 |  p0  |   3  |  12  |   36   ||    12   |
| grp_access_fu_111 |  p0  |   3  |  12  |   36   ||    12   |
| grp_access_fu_122 |  p0  |   3  |  12  |   36   ||    12   |
|     i_reg_187     |  p0  |   2  |   5  |   10   ||    5    |
|  phi_mul_reg_200  |  p0  |   2  |  12  |   24   ||    12   |
|     j_reg_212     |  p0  |   2  |   7  |   14   ||    7    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   180  ||  10.997 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   66   |   492  |
|   Memory  |   12   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |    -   |   281  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |    0   |   10   |   347  |   564  |
+-----------+--------+--------+--------+--------+--------+
