|Shameem_03132022_D_FlipFlop_As_Symbol_VHDL
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
EDGE => inst.CLK
D => inst.DATAIN
PRN => inst.PRESET


