-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed Feb  5 12:59:57 2020
-- Host        : DESKTOP-FPAAR5U running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_32/blk_mem_gen_32_sim_netlist.vhdl
-- Design      : blk_mem_gen_32
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_bindec : entity is "bindec";
end blk_mem_gen_32_bindec;

architecture STRUCTURE of blk_mem_gen_32_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_32_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_32_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[10]\(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(7),
      O => douta(7)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[11]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[11]_0\(0),
      O => douta(8)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[10]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(0),
      O => douta(0)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[10]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(1),
      O => douta(1)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[10]\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(2),
      O => douta(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[10]\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(3),
      O => douta(3)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[10]\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(4),
      O => douta(4)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[10]\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(5),
      O => douta(5)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[10]\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_0\(6),
      O => douta(6)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_32_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_32_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FBFE000007FFFFF7FFFFFFFFFFF31FFFFFFFFFFFC92FFFFFFFFFFFBFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFF6BFA7FFFF10001F80007FFFFFFF6BFFA00009FFF7F3FFFBFFFFFFF",
      INIT_06 => X"E060000000023FFFFFFF6BBA7FFFF0FFFFFFFFFFFFFFFFF6B7A7FFFF0FFFFFFF",
      INIT_07 => X"FFF6BFBF3AEBEE00000007FFFFFFFF6BFAF6BE5BE7FFFFF8BBFFFFFFF6BA8007",
      INIT_08 => X"002F7FFFFFFFF6BFBAECB9FE3FFFFFF7FFFFFFFF6BFBE4DFFDE00000097FFFFF",
      INIT_09 => X"BCE7EBE3E0000F7FFFFFFFF6BEBEF89D3E3D001FF7FFFFFFFF6BEBEDF2EFE3A0",
      INIT_0A => X"FFFFFF6BE3FFFFE7E3FFFFFFFFFFFFFFF6BFAFE7FFFE3CFFF1F7FFFFFFFF6BEA",
      INIT_0B => X"60000001FFFFFFFF6BF869BEDDF8000001FFFFFFFFF6BFAD9FFE7E2FFFFFE7FF",
      INIT_0C => X"BFBFE7FFFAFFFFFFFD7FFFFFFF6BFBBE87FFC00000000FFFFFFFF6BFA3697878",
      INIT_0D => X"F7FFFFFFF6BFB7F73EF7AC00087F7FFFFFFF6BFBFEFEFFCFFFFFFFD7FFFFFFF6",
      INIT_0E => X"E7FF40000DF7FFFFFFF6BFB7FFFE7FF3FFFE5F7FFFFFFF6BFB6FFFE7FE0FFFD2",
      INIT_0F => X"FF6BBA7E7BFFFFFBFDE9F7FFFFFFF6BEB7FFFE6FFFFFFE9F7FFFFFFF6BFBFFFF",
      INIT_10 => X"FE9F7FFFFFFF6BDEFC7FFFFFFFF9E9F7FFFFFFF6BA3FEFF1BFFFE07E9F7FFFFF",
      INIT_11 => X"7E2F7FD3FFEE9F7FFFFFFF6FFEF77873FF7EFFE9F7FFFFFFF7BFC267FFDFF78F",
      INIT_12 => X"FFFFF63FEFFFFF635F30809F7FFFFFFF7D1EF0FDFFFCC50DE9F7FFFFFFF7B3E7",
      INIT_13 => X"EFFFF9F7FFFFFFFBFE6606B931FFFFFF9F7FFFFFFFFFF76393F35FFFFE39F7FF",
      INIT_14 => X"C7FFFFFFFFFFFFFFFFFFFFFFFC0EFFFFFFFF807FFFE17FFFFFFF87EDFF938393",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00001FFFFFFFFFFFFF47FFFFBFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF",
      INIT_1C => X"CFFFFFFBFFFFFFFEFFFFFFFFFFFE5FFFFFEFFFFFFFBFFFFFFFFFFFECFFFFFF00",
      INIT_1D => X"FFFFFFF0001F0000BFFFFFFFFEFFFFFFFEFFFDFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_1E => X"8001FC001FFFFFFFFFDFFFFFFEB9FFE79FFDFFFFFFFFFFFFF3FFE3FFFFFFFFEF",
      INIT_1F => X"F3F1FEFCEBFFFE7DFFFFFFFFFFFF1D3FDFFEBFFFE75FFFFFFFFFFFED0D000DEB",
      INIT_20 => X"FFBFFFFFFF8A3AF7C60BFFFF5DFFFFFFFFFFF72ADF83FE37FFEF9FFFFFFFFFFF",
      INIT_21 => X"E93FFFFEFFFF3FFFFFFF9BF2F07D6E0000FA0016FFFFFFF84ECF3F4EDFFFFFEF",
      INIT_22 => X"FFDDF3F9CE5EBFFFFFFFFF9FFFFFFCFE7FC54EF3FFFFFFFFF3FFFFFFE6B8FA13",
      INIT_23 => X"FCFFFFFFFFFFF0B3EE0ECB40000450003FFFFFFFCCFFEEF4B7FFFF9C000FFFFF",
      INIT_24 => X"617FF7FFED063FFFFFFFFFF0FFFCB0F17FFF72DFFFFFFFFFFFB0001F807FFFF7",
      INIT_25 => X"FFFFFF21511020766FEC601FFFFFFFFFF8000800016FFE4217FFFFFFFFFEDFFE",
      INIT_26 => X"2E0783BFFFFFFFFF21FFE0DFF78AEC6467FFFFFFFFF6000D00087E7E0744FFFF",
      INIT_27 => X"03FEC4AFD07E05602FFFFFFFFFB05FE81DFC05E05405FFFFFFFFFB04FE8EFFDE",
      INIT_28 => X"6FFFFFFFF503FFE037D0EE85B005FFFFFFFF50AFF405FE0BE05E03FFFFFFFFFD",
      INIT_29 => X"89010020100AFFFFFFF50A1CC004301304E400BFFFFFFF60A058004E84204080",
      INIT_2A => X"001C00200411E00040000237FC0030000401005C00030700A7FFFB3C480006E0",
      INIT_2B => X"00100003D00006FFC0027D4FFE600E39003D0001400402994CB0FA00121007D0",
      INIT_2C => X"000000000000000007D00000000000000000000000005D000190030186D60064",
      INIT_2D => X"0000000000000000000000000000800000000000000000000000001800000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"555555555839555555555555555555555555555555555555555555555555556C",
      INIT_01 => X"5555555555555555555625555555555555555555555555555555555555555555",
      INIT_02 => X"5555555555555555555555555555569555555555555555555555555555555555",
      INIT_03 => X"5555555555555555555555555555555555555556995555555555555555555555",
      INIT_04 => X"5555555555555555555555555555555555555555555555555695555555555555",
      INIT_05 => X"5555569555555555555555555555555555555555555555555555555555569555",
      INIT_06 => X"5555555555555556955555555555555555555555555555555555555555555555",
      INIT_07 => X"555555560E555555555555555695555555555555555555555555555555556555",
      INIT_08 => X"555555555555555558BEEE555555555555569555555565555555555555555555",
      INIT_09 => X"2FFD5556AAAAAAAAAA9555555559FFD955555555555556955555552AED555555",
      INIT_0A => X"56955555552FFD5554BBFFFFFFFF8B00000006FFE00000000555555695555555",
      INIT_0B => X"FFFFD5555556955555552FFD5565FFFFFFFFFFCDFFFFFFFFFFFFFFFFFFD55555",
      INIT_0C => X"FFFFFFFFFFFFFFD5555556955555552FFDDAADFFFFFFFFFFCEFFFFFFFFFFFFFF",
      INIT_0D => X"FFAAB9AAAAAAAAAAAAAAAAAA85555556955555552FFDEFFDFFFFFFFFFFCEFFFF",
      INIT_0E => X"EFFEAA3A8BFE2AA6AAAAAAAAAAAAAAAAAAA5555556955555552FFDEFF0AAAAAF",
      INIT_0F => X"5555552FFDEFFD57B763FF2556562AAAAAAAAAAAA99555555556955555552FFD",
      INIT_10 => X"55555556955555552FFDEFFD59FEDDFFB559563FFFFFFFFFFFFE155555555695",
      INIT_11 => X"AAAAABFE1555555556955555552FFDEFFD63FEDB7FED55563FFFFFFFFFFFFE15",
      INIT_12 => X"E5563FE2AAAAAAA2FE1555555556955555552FFDEFFD7BFC953FF755563FFAAA",
      INIT_13 => X"3FFFAAAFFF75563FE000000007FE1555555556955555552FFDEFFD9FF8AA9FFD",
      INIT_14 => X"552FFDEFFCBFFFFFFFFFB5563FFFAAAAAAFFFE1555555556955555552FFDEFFE",
      INIT_15 => X"5556955555552FFDEFF1FFFFFFFFFF65563FFFFFFFFFFFFE1555555556955555",
      INIT_16 => X"FFFE9555555556955555552FFDEFF6FFFFFFFFFF15563FFFFFFFFFFFFF155555",
      INIT_17 => X"96AAAAAAAAAAAAA955555556955555552FFDEFF0BE3FFC56AED955BFFFFFFFFF",
      INIT_18 => X"BFB55555DAAAAAAAAAAAAAAAA955555556955555552FFDEFFED897157ABF956A",
      INIT_19 => X"FDEFFD5554FFB55555FFFFFFFFFFFFFFFFFD95555556955555552FFDEFFD6A54",
      INIT_1A => X"955555552FFDEFFD5554BFB65555EFFFFFFFFFFFFFFFFD95555556955555552F",
      INIT_1B => X"FD95555556955555552FFDEFFDC556FFE555D52FFAAAAAAAAAAAABFD95555556",
      INIT_1C => X"0000000393FD95555556955555552FFDEFFD2FFFFFFFFF15EFE3FFAAAAAAAEF3",
      INIT_1D => X"FF15EFED8FFFFFFFF853FD95555556955555552FFDEFFD2FFFFFFFFF15EFEDB0",
      INIT_1E => X"FD2FFFFFFFFF16EFED4FFFFFFFF863FD95555556955555552FFDEFFDEFFFFFFF",
      INIT_1F => X"55552FFDEFFDBFFDFF9FFF95EFED4FFAAAAFF863FD95555556955555552FFDEF",
      INIT_20 => X"555556955555552FFDEFFD5554BFB5A965EFED4FE3FFF7F863FD955555569555",
      INIT_21 => X"5BF863FD95555556955555552FFDB3FA5558FFB55555EFED4FED5567F863FD95",
      INIT_22 => X"EFED8FFFFFFFF863FD95555556955555552FFD555B0F94FFB55559EFED8FF955",
      INIT_23 => X"FFFFFBAAB5EFE18FFFFFFFF863FD95555556955555552FED5554AA96FF903FE5",
      INIT_24 => X"2FFEAAB4BFFFFFFFFFC5EFF8BA90000BF863FD95555556955555552FF7FFE4FF",
      INIT_25 => X"56955555552FFFFFB4BFFFFFFFFFC6EFFE5A85AA62A763FD9555555695555555",
      INIT_26 => X"63FD95555556955555559FFFFF67ABFFFFFFFFC58FFFFFB5555BF963FD955555",
      INIT_27 => X"FF1555555563FD95555556955555554BFFFF16FC00016ABFC5BBFFFF65555555",
      INIT_28 => X"55555556C000D55555555803955555569555555562FFFFD955556AFFC0356DFF",
      INIT_29 => X"5A9555555555555555555555555555555555555556955555555B000095555555",
      INIT_2A => X"5555555555555555555555555555555555555555555555555556955555555555",
      INIT_2B => X"5555555695555555555555555555555555555555555555555555555555555695",
      INIT_2C => X"5555555555555555569555555555555555555555555555555555555555555555",
      INIT_2D => X"5555555555555555555555555556955555555555555555555555555555555555",
      INIT_2E => X"5555555555555555555555555555555555555695555555555555555555555555",
      INIT_2F => X"5555555555555555555555555555555555555555555555569555555555555555",
      INIT_30 => X"5556955555555555555555555555555555555555555555555555555556955555",
      INIT_31 => X"5555555555555695555555555555555555555555555555555555555555555555",
      INIT_32 => X"5555555555555555555555569555555555555555555555555555555555555555",
      INIT_33 => X"5555555555555555555555555555555556955555555555555555555555555555",
      INIT_34 => X"5555555555555555555555555555555555555555555695555555555555555555",
      INIT_35 => X"9555555555555555555555555555555555555555555555555555569555555555",
      INIT_36 => X"55555555569555555555555555A5555555555555555555555555555555555556",
      INIT_37 => X"AAAAAAAAA9555555555695555555555555560039555555556555555555555555",
      INIT_38 => X"55556CFFFFFFFFFFFFFFCE555555569555555555555554BFD95555555555AAAA",
      INIT_39 => X"5EFFB5555555554BFFFFFFFFFFFFFFF8555555569555555555555559FFC55555",
      INIT_3A => X"5556FFFFFFF6FF8FFFFFFF957BFFFFFFFFFFFFFFF85555555695555555555555",
      INIT_3B => X"55555695555557BFFFFFFFFFFFFFFFFF257BFFFFFFFFFFFFFFF8555555569555",
      INIT_3C => X"F95555575555555695555557BFFFFFFFFFFFFFFFFF657BFFFFFFFFFFFFFFF855",
      INIT_3D => X"6AAAAAABBFE2AAAAA95555555695555557BFFFFFFFFFFFFFFFFF2575555556FF",
      INIT_3E => X"595556FF2555555557BFE15555555555555695555557BFFFFFFFFFFFFFFFFF25",
      INIT_3F => X"BFB55B49555CE559FF2555555557BFE15555555555555695555557BFE555A555",
      INIT_40 => X"5695555557BFB687ED5567DE54FF65955555577FF15555555555555695555557",
      INIT_41 => X"AAAAA5555556955555576A38BFF2558BFDE8AAE5555555567FE1555555555555",
      INIT_42 => X"AAAABFFAAAAAAA86555556955555556ACBFFFB55EFFFD3965AAAAAAAAB7FE3AA",
      INIT_43 => X"FFF8E9FFFFFFFFFFFFFFFFFFD5555556955555556CBFFFE355DBFFFE7A58AAAA",
      INIT_44 => X"D2557BFCCBFFFFC9FFFFFFFFFFFFFFFFFFD555555695555556CBFFFE256BF1BF",
      INIT_45 => X"55555DFFF925557BFD98AFFF79FFFFFFFFFFFFFFFFFFD955555695555558BFFF",
      INIT_46 => X"3555555695555554BF9E555567FED5B6BE18AAAAAAAABFFFFFFFFF8555555695",
      INIT_47 => X"7BFD55555555555556955555567EE5A55667FED65B29DB000000001FFD000000",
      INIT_48 => X"95555555AACBFD9555555555555695555555D3FFFFFFCBFE3FFFF35555555595",
      INIT_49 => X"FFFFFFFFFC955555563FFFFF6555555555555695555555A7FFFFFFFFFFFFFFFC",
      INIT_4A => X"5567FFFFFFFFFFFFFFFC965555563FFBFFA55555555555569555555657FFFFFF",
      INIT_4B => X"555695555555A3FFEEFEFFFFFBFFE8969655563FE6FFD9555555555556955555",
      INIT_4C => X"F89555555555569555555593FF400006FFD00003955695563FE0FFE255555555",
      INIT_4D => X"66563FEE3FFDA5555555555695555555A3FED55559FF895555956CE6563FEFBF",
      INIT_4E => X"FB59555EFF69563FE1DFFFB955555555569555555562FF1A5554BFEE55555ADB",
      INIT_4F => X"FF2555562FFDA6555DFFB5563FE1BBFFEE55555555569555555562FF1955577F",
      INIT_50 => X"9555555592FF265555DFFFB95559FF85563FE163FFF895555555569555555552",
      INIT_51 => X"E2555555569555555592FFB555557BFFF29558FF86563FE169FFFF6955555556",
      INIT_52 => X"FFE256DFFFFDA5555556955555559EFF8AAAA962FFFE2A54BFE2A8BFE2AB7FFF",
      INIT_53 => X"BF8A7FFFFFFFEEAAB6FFFF86555556955555559DFFFAAAA258BFFFE7A7BFFEAA",
      INIT_54 => X"FFE2AAB6FFFFB9EFFFFFFFD9AA98FFFF869555569565A55A99BFFFFFF296DBFF",
      INIT_55 => X"AAAAAA2FFFFFEEAAA8AFFE298BFFFFFFBAAAAA2FFE26A595569AAAAAA5A8BFFF",
      INIT_56 => X"AAAAA699AAAAAAA98BFFFFDEAAA68ABC9A62BAFFA9E6AAAAB6F7A9AAAA9699AA",
      INIT_57 => X"AAAAA9AAAAAAAAA699AAAAAAAA9855557AAAAAA8A7599AB0003A96AAAA589969",
      INIT_58 => X"AAAAAAAAAAAAAAAAAAAAAAAA9A99AAAAAAA969AAAAA5AAA96AAA5996AAAA969A",
      INIT_59 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9B99AAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACEAAAAAAAAAAAAAAAAA",
      INIT_5B => X"000000000000000000000000000000000000000000000000000000003AAAAAAA",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECCEB477",
      INIT_01 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_02 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_03 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEACEB57794CEECEAEAEAEAEAEAEAEA",
      INIT_04 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_05 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_06 => X"EAEAEAEAEAEAEAAEB5CEECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_07 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_08 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_09 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACCEACEAEEAEAEA",
      INIT_0B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEACECEEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_10 => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_11 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_12 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_13 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_14 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_15 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_16 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_17 => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_18 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_19 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1A => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1B => X"ECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_1C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECEAEA",
      INIT_1D => X"EAEAEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_1F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAECD0D9D7F2CEEAECEAEAEAEAEAEAEAEAEAEA",
      INIT_20 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEC",
      INIT_21 => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEACCEAEAEAEAEAEA",
      INIT_22 => X"EAEAEEF7FFFFFDFDFDF9F0CCEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_23 => X"ECECECECECECECECECECECECECECECECECEAEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_24 => X"EAEAEAEAEAEAEAEAEAEAEAECF7FDFDFDDDFBD0EAEAEAEAEAEAEAECECECECECEC",
      INIT_25 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_26 => X"F0F0F0F0EEECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF0FBFFFFFFFFFFD7EAEC",
      INIT_27 => X"F7FFFFFFFFFBD0EAEAEAEAEAEAEAECEEF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_28 => X"D5F1EAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEC",
      INIT_29 => X"D5D5D5D5D5D5D5D5D5D5D9FFFFFFFFFFFDF9D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_2A => X"EAECEEF9FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBF3EED4D5D5D5D5",
      INIT_2B => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0ECEAEAEAEA",
      INIT_2C => X"FFFFFFFFFFFFFDFFFDFDFDFDFDFDFDFDFDFDFDFDFDF7ECECEAEAEAEAEAEAEAEA",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFDF3F2FBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFF",
      INIT_2E => X"EAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAEAECEAEAEACCEEF9FFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFF7ECEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_30 => X"FDF3F2FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFBD0ECF4FBFDDDFDDBF4DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7ECEA",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3F2FDFFFFFFFFFFFFFFFF",
      INIT_35 => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFDF4DB",
      INIT_36 => X"FDFDFDFDFBFBFBFDFDFBFDFBFDFDFBFDDBD5CCEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_37 => X"FFFFFFFDFDFDFBFDF9F0D0F9FDFDFDFDFDFBFDFBFBFBFBFDFDFDFDFDFBFBFBFD",
      INIT_38 => X"EAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFDD3F7FBFDFDFDFDFBFDFDFBFDFFFF",
      INIT_39 => X"ECEEEEEECEECEAECEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_3A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEC",
      INIT_3B => X"F4FDFFFFFFFDF0ECEEEEEEF0F5D0EEECCEF5FDFFFFFFFFDBF1ECEEEEECECECEE",
      INIT_3C => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EA",
      INIT_3D => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBD5EAECECEAECEAEAEAEAEAEAEA",
      INIT_3E => X"FDFBF5EEEAECD7FFFFFFFFFDD3EACCEAEAEAEAEAEAEAEAEED5FBFBFBFBFBFBFB",
      INIT_3F => X"EAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFDF0ECECEACCD4",
      INIT_40 => X"FFFFFFFFFFFFFFFBEFEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_41 => X"FBF0EAEAECCCECECEAEAEAEEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"F9FFFFFFFFFBD0EAF4FDFFFFFFFDF0EAEAECF2FBFFFFFDF9D0EAF2FBFFFFFFFF",
      INIT_43 => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_44 => X"F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1EAECEC",
      INIT_45 => X"FFFBF0ECEAEED9FFFFFFFFF9D0EAECD4FDFFFFFFFFF7EEEAEAEAECEAECECEAEE",
      INIT_46 => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFF",
      INIT_47 => X"FDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFBF1EAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_48 => X"ECEAEAECF7FFFFFFFFFDF7EEEAEAECEAEAEAEAEEF9FFFFFFFFDDFBFDFDFDFDFD",
      INIT_49 => X"EAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBD0EAECD4FDFFFFFFFDD3",
      INIT_4A => X"FFFFFFFBF1EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_4B => X"CEEAEAEAEAEAEAEEF9FFFFFFFFFBF1EEEEEEEEEEEEEEEEEEEEEEEEEEEEF0F9FF",
      INIT_4C => X"FFFBD0EAF4FDFFFFFFFBD0EAF2FBFFFFFFFFFDF5F0F0F0F0F2DBFFFFFFDFFDD7",
      INIT_4D => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFF",
      INIT_4E => X"FFF9D5D5F5F5F5F5F5F5F5F5F5F5F5D5D5D5D9FFFFFFFFFBF1EAEAEAEAEAEAEA",
      INIT_4F => X"F9FFFFFFFFFFFFFDFDFDFDDDFDFDFFFFFFFFFFFDD7EEECEAEAEAEAEEF9FFFFFF",
      INIT_50 => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBD0EE",
      INIT_51 => X"FDFDFDFDFDFDFDFFFFFFFFFBF1EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_52 => X"FFFFFFFFFFFFFFFFF9EECCEAEAEAEAEEF9FFFFFFFFFDFDFDFDFDFDFDFDFDFDFD",
      INIT_53 => X"EAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBF0F5FDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"F1ECEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_55 => X"EAEAECEEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_56 => X"F4FDFFFFFFFBF7DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7ECEAEC",
      INIT_57 => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EA",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBF1EAEAEAEAEAEAEAEAEAEAEA",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD3EAEAECEAEAECEEF9FFFFFFFFFFFFFF",
      INIT_5A => X"EAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFDBF9FDFFFFFFFF",
      INIT_5B => X"F0F0F0F0F0F0F0EEECEAEAECEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_5C => X"FDFDFFF9F0EAEAEAEAEAECECEEF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_5D => X"F9FFFFFFFFFBD0EAF4FDFFFFFFDDF3F5FDFFFFF9F3F0F2F4F4F4F4F7D9D9DBFB",
      INIT_5E => X"EAEAEAECEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5F => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0EE",
      INIT_60 => X"FFFDD0ECF0F9FDD3CCECECD4F9F9F9F9F7F0EEEEEEF0F0EEECECEAEAEEF0F0F0",
      INIT_61 => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFF",
      INIT_62 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBD5EAEAEAECEAEAEAEAEAEAEAEA",
      INIT_63 => X"FDFFFFFDF9EEEAEAEAEAEAEAEAEAEAEAD2FBDBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_64 => X"EAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBD0ECEAEEEEECECECEAD7",
      INIT_65 => X"FFFFFFFFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_66 => X"EAEAEAEAF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFBD0EAF4FDFFFFFFFBD0ECEAEAECEAECECEAD7FFFFFFFFF9EEEAEAEAEAEAEA",
      INIT_68 => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EAEAEAEA",
      INIT_6A => X"ECECECECECECEAD7FFFFFFFFF9EEEAEAEAEAEAEAEAEAEAEAD4FFFFFFFFFFFFFF",
      INIT_6B => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBD0EA",
      INIT_6C => X"FDFDFDFDFDFDFDFDFDFDFDFFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_6D => X"FDF9F9F9F9F9F9F7F0ECEAEAD5FFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_6E => X"EAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBD0EAF2F7F9F9F9F9F9FDFFFFFFFF",
      INIT_6F => X"FFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_70 => X"F4FFFFFFFFFBF3F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F2F9FF",
      INIT_71 => X"F4FDFFFFFFFBD0EAF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3ECEAEA",
      INIT_72 => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EA",
      INIT_73 => X"F7F7F7F7F7F7F7F7F7F7F7F7F7F7D5EEEAEED7FFFFFFFFF7EAEAEAEAEAEAEAEA",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3ECEAEAF4FFFFFFFFF9F0EAECF2F7F7",
      INIT_75 => X"EAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBD0EAF7FFFFFF",
      INIT_76 => X"FDFDFBF1EAEED7FFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_77 => X"FFFFFFFDF3ECEAEAF4FFFFFFFFF9F0EAEEF7FDFFFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_78 => X"F9FFFFFFFFFBD0EAF4FDFFFFFFFBD0EAF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7A => X"FFF9F0EAEED7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1EAECF7FFFFFFFFF7",
      INIT_7B => X"FFFBD0EAF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3EAECEAF4FFFFFF",
      INIT_7C => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0ECF4FDFFFF",
      INIT_7D => X"FDFDFDFDFDFDFDFFFFFFFBF1EAEEF7FFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7E => X"FFFFFFFFFBF5F2F2F2F2F2F0CEEAECEAF4FFFFFFFFF9F0EAEEF7FFFFFFFFFDFD",
      INIT_7F => X"EAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAF4FDFFFFFFFBD0EAEEF2F0F2F2F2F0F9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"EAEEF7FFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_01 => X"EAEAECEAF4FFFFFFFFF9F0EAEEF7FFFFFFFBF5F0F0F0F0F0F0F4FDFFFFFFFBF1",
      INIT_02 => X"FFFBD0ECF4FDFFFFFFFBD0EAECEAEAECEAECEAD7FFFFFFFFD9EEEAECEAEAEAEA",
      INIT_03 => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFF",
      INIT_04 => X"EEF7FFFFFFFBF0EAEAEAEAEAEAF0DBFFFFFFFBF1EAEEF7FFFFFFFFF7EAEAEAEA",
      INIT_05 => X"EAEAEAECEAEAEAD7FFFFFFFFF9EEEAECEAEAEAEAEAEAEAEAF4FFFFFFFFF9F0EA",
      INIT_06 => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EAEEF0F1F2F2F0ECEA",
      INIT_07 => X"F7F9FDFFFFFFFBF1EAEEF7FFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_08 => X"F9EEEAECEAECECECEAEAEAEAF4FFFFFFFFF9EEEAEEF7FFFFFFFDF9F7F7F7F7F7",
      INIT_09 => X"EAEAEAEAF9FFFFFFFFFBD0ECECECEAECEACCECD2F5F5F2F0F0F0ECD7FFFFFFFF",
      INIT_0A => X"FFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_0B => X"F4FFFFFFFFF9F0ECEED9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1EAEEF7FF",
      INIT_0C => X"EAEAEAECEAECEAD7FDFDFBFBDBFBF9FBFFFFFFFFDBD7F5F5F3D2D2F0F0ECEAEA",
      INIT_0D => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFBD0EA",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1EAEEF7FFFFFFFFF7EAEAEAEAEAEAEAEA",
      INIT_0F => X"FFFFFFFFFFFFFFFFFDFDFDFDFDFBFBFBF9D2EAEAF4FFFFFFFFFBD3EAEEF9FFFF",
      INIT_10 => X"EAEAEAEAEAEAEAEAEAEAEAEAF9FFFFFFFFFDF7D2F0F2F2D2F0EEEAD7FFFFFFFF",
      INIT_11 => X"FFFFFBF1EAEEF7FFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_12 => X"FFFFFFFFFFD5EAEAF4FFFFFFFFFDD9F3F0F4FBFBF9F7F7F7F7F7F7F7F7D9FDFF",
      INIT_13 => X"F9FFFFFFFFFFFDDBFBFBFBDDF9D0ECD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_15 => X"FFFFFFFDFBFBFBFDD9F1EEEEEEEEEEEEEEF0F7DBFBDBF5ECEAEEF7FFFFFFFFF7",
      INIT_16 => X"F9CEEAD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5EAEAD4DDFFFF",
      INIT_17 => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAF7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"EAEAEAEAECECEEF0F0F0EEEAEAEEF7FFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDD3EAECF0FBFFFFFFFFFFFFFFFFFFFFFBF0ECEC",
      INIT_1A => X"EAEAEAEAEAEAEAEAF2FBFFFFFFFFFFFFFFFFFFFFD5ECEAD4FBFDFDFDFFFFFFFF",
      INIT_1B => X"EAEEF7FFFFFFFFF7EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_1C => X"FDD3EAECECF4DDFFFFFFFFFFFFFFFFFFF7ECECEAEAEAEAEAECEAEAEAECEAECEC",
      INIT_1D => X"FFFFFFFFFFFFFFFDF1EAEAEEF0F2F2F3F3F3F5F5F5F7F9F9FBFBFDFDFDFFFFFF",
      INIT_1E => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAECECF7FFFF",
      INIT_1F => X"FFFFFFFDD5EAECEAEAEAEAEAEAEAEAECECECEAEAEAEEF7FFFFFFFFF7EAEAEAEA",
      INIT_20 => X"EAEAECEAEAEAEAEAECECEEF0F0F0F2F2F2F3F3F5D3EEECEAECEEF4FBFDFFFFFF",
      INIT_21 => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAECEEF7FBFDFFFFFFFFFFFFFDF0ECEAEA",
      INIT_22 => X"EAEAEAEAEAEAEAEAEAECF0F5F5F5F5F0EAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_23 => X"EAEAEAEAECECECEAEAEAECEAECEAECF0F2F5F5F5F5F5F5F3EEEAECEAEAEAEAEA",
      INIT_24 => X"EAEAEAEAEAEAEEF0F3F5F5F5F7F9F9D5EEECEAEAEAEAEAEAEAEAECECECEAEAEA",
      INIT_25 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_26 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_27 => X"ECEEEEECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_28 => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_29 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_2D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2F => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_30 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_31 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_32 => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_33 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_34 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_35 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_36 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_37 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_38 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_39 => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3C => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_3E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_40 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_41 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_42 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_43 => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_44 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_45 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_46 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_47 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_48 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_49 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4A => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4D => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_50 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_51 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_52 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_53 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_54 => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_55 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_56 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_57 => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_58 => X"ECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_59 => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEAEAECECECECECECECECECECECECECECECEC",
      INIT_5A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECEEEEECEAEAECECEAEAEAEAEA",
      INIT_5B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_5C => X"EAEAEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5D => X"EAEAEAEAEAEAECF2F7F7F5F3F3F0ECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5E => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEAEAEAEAEAEAEA",
      INIT_60 => X"FDF5ECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAECCCEAEAEAEAEAEAEAEAEA",
      INIT_61 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECD7FFFFFFFF",
      INIT_62 => X"F2F2F2F2F2F2F2F2F2F3F0ECEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_63 => X"EAEAEAEAEAEAEAECECEEF2F3F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_64 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAF0FBFFFFFFFFFDD3EAECEAEAEAEAEAEAEAEA",
      INIT_65 => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD1",
      INIT_67 => X"EAECD4FDFFFFFFFFDBD0EAECECECECECECECECECECECECECEAECEAEAEAD5FFFF",
      INIT_68 => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEAEAECECECECECECECECECECECECEC",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1EAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6A => X"F2F2F2F2F2F2F2F2F2F2F0F0EEECEAEAEAD4FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"EAEAEAEAECEAEAEEF0F0F0F2F2F2F2F2F2F2F2F2F2F0F9FFFFFFFFFFFBF3F0F2",
      INIT_6C => X"FFFFFFFFFFFFFBF1EAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_6D => X"F3EAEAECEAD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_6F => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAECEACCF4FDFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1EAEAEAEA",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF5EAECECEAD4FFFFFFFFFFFF",
      INIT_72 => X"CEECEAECEAEAEAEAEAEAEAEAEAEACCD4FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFDFBFBFBFBFBFBFBFBFBFBFBFBF7EEEAEAEAEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_74 => X"FFFFFFFFFFFFFFFFF5EAECEAEAF2FBFBFBFBFBFBFBFBFBFBFBFBFBFDFFFFFFFF",
      INIT_75 => X"EAEAECF4FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"F0F0EEEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEC",
      INIT_77 => X"ECEEF0F0F0F0F0F0F0F0F0F0F0F0EEF4FDFFFFFFFFFBF3F0F0F0F0F0F0F0F0F0",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EAEAEC",
      INIT_79 => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAECEAECEAF4FDFFFFFFFFFFFFFF",
      INIT_7A => X"EAECEAD2FDFFFFFFFFFBF1ECEAEAEAEAEAEAEAEAEAECECEAEAEAEAEAEAEAEAEA",
      INIT_7B => X"F9F9F9F9F9D9D9F9F9F9F9FDFFFFFFFFF5EAEAECEAEAECECEAEAEAEAEAEAEAEC",
      INIT_7C => X"EAEAEAEAEAEAEAECEAECEAF4FDFFFFFFDDF9F9D9D9F9D9F9FBD9F9F9F9F9F9F9",
      INIT_7D => X"EAEAEAEAEAEAEAEAEAEAECECEAEAEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_7E => X"FFFFFFFFF5EAEAECEAEAEAEAEAEAEAEAEAEAEAECEAECEAD2FDFFFFFFFFFBF1EA",
      INIT_7F => X"FDFFFFFFF7EEEAEAEAECEEF2F7D1ECEAEAEAEAEAEAECF2D5F0ECEAEAEAECEEF9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ECECEAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAECEAECEAF4",
      INIT_01 => X"EAEAEAEAEAEAEAECEAECEAD0FDFFFFFFFFFBF1ECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_02 => X"FFF9CEEAECECECEAECF0FBFFFDD5F0ECEAEAEEF9FFFFFFFFD5EAEAECEAEAECEC",
      INIT_03 => X"ECEAEACECEECEAECEAEAEAEAEAEAEAECEAECECD4FDFFFFFFD7EEECEEF0F5FBFF",
      INIT_04 => X"FBFFFFFFFFFBF1EAECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_05 => X"FFFFFDD5EEEED0D7FBFBDBFBD2EAECEAECECECECECECECECECECECECECECECD0",
      INIT_06 => X"EAEAEAECEAEACCF2F9FBFBFBD5EEF0D7FBFFFFFFFFFDD3ECEAEAEAEAEEF7FFFF",
      INIT_07 => X"EEEEEEEEEEEEEEEECEECEAECEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_08 => X"EEEACCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEF2FBFFFFFFFFFBF3F0EEEEEEEE",
      INIT_09 => X"F2F7FDFFFFFFFFFFFFFFF9EEEAEAEAECF2FDFFFFFFFFFFFFFDF9F5F2F0F0F0F0",
      INIT_0A => X"EAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAECEAEAEAECEEF0F0F2",
      INIT_0B => X"FDFDFDFDFDFDFDFDFDFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBF3ECEA",
      INIT_0C => X"EAEAEAECD2D9FDFFFFFFFFFFFFFFFDF9F3EEEEECECECD0FBFDFDFDFDFDFDFDFD",
      INIT_0D => X"CEECEAECEAEAEAEAEAEAEAEAEAEAEAEAECEEF0F7FDFFFFFFFFFFFFFFFDFBD5EE",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5ECEAEAEAEAEAEAEAEAEAECEAEACE",
      INIT_0F => X"FFFFFFFFFFFDF9F3F0ECF2FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"EAEAECEEF0F9FDFFFFFFFFFFFFFDFDF9F5EEEAEAEAEEF0F0F0F0F7FBFBFFFFFF",
      INIT_11 => X"FFFFFFFFFDF5EAEAEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEA",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FDD9F3EEEAEAEAEAECF4FDFDFFFDFDD3F0D9FBFDFFFFFFFFFFFFFFFFFBD3F2FB",
      INIT_14 => X"EAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAEAEAEACED9FFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD5EAEAEAEAEAEA",
      INIT_16 => X"FFFFFFD5ECECD0D7DBFDFFFFFFFFFFFFF7EEF2FDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"EAEAEAEAEAEAEAEAEAEAD2FDFFFFFFFFFFFFDDD9F5CEECECEAEAEAEAECF4FDFF",
      INIT_18 => X"FDFDFDFDFDFDFDFDFDFDFDFDFBF5ECEAEAEAEAEAEAEAEAEAECEAEACECEECEAEC",
      INIT_19 => X"FDFFFFFBD3ECF0FBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFD",
      INIT_1A => X"FFFFFFFFFBF9D0EAEAEAEAECEAEAEAEAECF2FDFFFFFFFFF9CEEAEAECEEF4D9FD",
      INIT_1B => X"F3F0ECECEAEAEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEAEAEAEAECEAEAECF7",
      INIT_1C => X"F5F5F5F5D5F5F5F5F5F5D5D5F7FBFFFFFFFFFDD9D5D5D5F5D5D5D5D5D5D5D5D5",
      INIT_1D => X"ECECECECECF4FDFFFFFFFFF9D0ECECECECECEEF2F9FBFDF7EEEACEF2F5F5F5F5",
      INIT_1E => X"ECEAEACECEECEAECEAEAEAEAEAEAEAEAEAECECF0FBFDFDFBD0ECECECECCCECEC",
      INIT_1F => X"CEF6FFFFFFFFFFF5ECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_20 => X"F5F4F4F4F4F4F4F4F4F4D9F2ECECEAEAEAEAEAEAEAEAEAEAECEAEAEAEAEAECEC",
      INIT_21 => X"EAEAEAEAEAEAEAECF2F9F7D4F4F4F4F4F4F4F4F4F4F4F4F4D4F9FDFFFFFFFFF9",
      INIT_22 => X"EAEAEAEAEAECECECECECECECECECEAEAEAEAEAEAECEAEACECEECEAECEAEAEAEA",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAEAEAECEAEAECEEEEEEEEEED5FFFFFFFFFFD9ECEAECEA",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5",
      INIT_25 => X"ECECEAEAEAEAECECECEAECCECEECEAECECECECECECECECECECECECEAEAF0FBFF",
      INIT_26 => X"ECECECEEF7FFFFFFFFFFFFFFFFFFFFFDD5EAECEAECECECECECECECECECECECEC",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EAEAECECECECECECECECECEC",
      INIT_28 => X"CEECECECECECECECECECECECECECECECECF0FBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFF7ECECECECECECECECECECECECECECECEAEAECECEAEAECECECEAECCE",
      INIT_2A => X"FFFFFFFFFFFFFFF3EAECECECECECECECECECECECECECECEEF9FFFFFFFFFDFBFF",
      INIT_2B => X"ECECECECEAF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"ECECECECECECECECECECECECECEAECECECEAECCECEECECECECECECECECECECEC",
      INIT_2D => X"ECECECECECECECECECECECEEF7FFFFFFFFFBD7FFFFFFFFFFFDD7ECECECECECEC",
      INIT_2E => X"FFFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDD3EAECECEC",
      INIT_2F => X"ECECECECECECECCECEECECECECECECECECECECECECECECECECEEDBFFFFFFFFFF",
      INIT_30 => X"F7FFFFFFFFFBF5F9FFFFFFFFFFFBD3ECECECECECECECECECECECECECECECECEC",
      INIT_31 => X"FFFFFFFFFBF7F5D5F5F5F5F5F5F5F5EEECECECECECEAECEECCECECECECECECEE",
      INIT_32 => X"ECECECECECECECECECECECECECECD9FFFFFFFFFDD9F5F5F5F5F5F5F5F5F5F9FD",
      INIT_33 => X"FFFFFBF3ECECECECECECECECECECECECECECECECECECECECECECECCECEECECEC",
      INIT_34 => X"ECECECECECECECECECEEF0F5D2ECECECECECECEEF7FFFFFFFFFBF0D4FFFFFFFF",
      INIT_35 => X"ECECF9FFFFFFFFFDD0ECCCECECECECECECECF0FBFFFFFFFFFDD3ECECECECECEC",
      INIT_36 => X"ECECECECECECECECECECECECECECECCECEECECECECECECECECECECECECECECEC",
      INIT_37 => X"D5EAECECECECECEEF7FFFFFFFFFBF0D0FBFFFFFFFFFFFFD9ECECECECECECECEC",
      INIT_38 => X"ECECECECECECCCD7FFFFFFFFFFF9F0ECECECECECECECECECECECECEEF2FBFFFF",
      INIT_39 => X"ECECECCECEECECECECECECECECECECECECECECECECECF9FFFFFFFFFFD1EAECEC",
      INIT_3A => X"FFFBF1ECF2FDFFFFFFFFFFFFFBF2ECECECECECECECECECECECECECECECECECEC",
      INIT_3B => X"FFFFF9F0ECECECECECECECECECECF2FDFFFFFFFFD5ECECECECECECEEF7FFFFFF",
      INIT_3C => X"ECECECECECECECECECECF9FFFFFFFFFFF1EAECECECECECECECECECF2FDFFFFFF",
      INIT_3D => X"FFFBF2ECECECECECECECECECECECECECECECECECECECECCECEECECECECECECEC",
      INIT_3E => X"ECECD2FDFFFFFFFFF9F0ECECECECECEEF7FFFFFFFFFBF1ECEEF6FFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFF1EAECECECECECECECECECEEF9FFFFFFFFFFFDD5ECECECECECECECEC",
      INIT_40 => X"ECECECECECECECECECECECCECEECECECECECECECECECECECECECECECECECF9FF",
      INIT_41 => X"ECECECEEF9FFFFFFFFFBF1ECECF0FBFFFFFFFFFFFFFFFBD3CCECCCECECECECEC",
      INIT_42 => X"ECECECECF2FBFFFFFFFFFFFDF9F0ECECECECECECECECF2FBFFFFFFFFFBF1ECEC",
      INIT_43 => X"CEECECECECECECECECECECECECECECECECECF9FFFFFFFFFFD3ECECECECECECEC",
      INIT_44 => X"ECECF0FBFFFFFFFFFFFFFFFDF5ECECECECECECECECECECECECECECECECECECCE",
      INIT_45 => X"FFFDD3ECECECECECECECEED9FFFFFFFFFDD3ECECECECECF0FBFFFFFFFFFBF1EC",
      INIT_46 => X"ECECECECECECF9FFFFFFFFFFF7CEECECECECECECECECECECECD2FDFFFFFFFFFF",
      INIT_47 => X"FFFBD3ECECECECECECECECECECECECECECECECCECEECECECECECECECECECECEC",
      INIT_48 => X"FFFFFFFFFFF9D3CEECECCED5FFFFFFFFFFFBF1ECECECECD0FBFFFFFFFFFFFFFF",
      INIT_49 => X"FBD3ECECECECECEEEECEECECECECF5FDFFFFFFFFFFFFFFDBD3EEECECECECECD5",
      INIT_4A => X"ECECECECECECECCECEECECECECECECECECECECECECECECECECECF4FDFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFDBF1ECECECECECD2FBFFFFFFFFFFFFFFFFFDD7CCECECECECECECEC",
      INIT_4C => X"ECECCCD5FDFFFFFFFFFFFFFFFFFBF9D2ECECECD2FDFFFFFFFFFFFFFDFBFBFDFF",
      INIT_4D => X"ECECECECECECECECECECECECECECF4FDFFFFFFFFFFFDFBFBFBFBFDFDFDFDF3EC",
      INIT_4E => X"ECD2FBFFFFFFFFFFFFFFFFFFFBF1ECECECECECECECECECECECECECCECEECECEC",
      INIT_4F => X"FFFFFFFFFBD3EED0F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F0ECECECECEC",
      INIT_50 => X"ECECF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFDFD3ECECECECCCD4FBFFFFFFFFFFFF",
      INIT_51 => X"F9F1ECECECECECECECECECECECECECCECEECECECECECECECECECECECECECECEC",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDD5ECECECECECECECECD0FBFFFFFFFFFFFFFFFD",
      INIT_53 => X"FFFFFFFFFFFBF1ECECECECECECD2FBFFFFFFFFFFFFFFFFFFD9F0ECECD4FFFFFF",
      INIT_54 => X"ECECECCECEECECECECECECECECECECECECECECECECECCCD7FFFFFFFFFFFFFFFF",
      INIT_55 => X"F9F0ECECECECECECECECECEEF7FDFFFFFFFFFFFBF1CCECECECECECECECECECEC",
      INIT_56 => X"ECECF0F7FDFFFFFFFFFFFFFDD3ECECECF0F9FFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_57 => X"ECECECECECECECECECECECF0F9FFFFFFFFFFFFFFFFFFFFFFFFF9F0ECECECECEC",
      INIT_58 => X"ECD2FBFFFFFFFBF0ECECECECECECECECECECECECECECECCECEECECECECECECEC",
      INIT_59 => X"ECECECECECF0F7FDFDFFFFFFFFFFFFFFFFFFFDF9D0ECECECECECECECECECECEC",
      INIT_5A => X"F0F9FFFFFFFFFFFFFFFFFFFFFFF7EEECECECECECECECECCED0F7FDFFFFDFFDD5",
      INIT_5B => X"ECECECECECECECECECECECCECEECECECECECECECECECECECECECECECECECECEC",
      INIT_5C => X"D7D7D7D7D7F4F0ECECECECECECECECECECECECECECECD0F7FDF7ECECECECECEC",
      INIT_5D => X"FBD2ECECECECECECECECECECECECD0F5FBFFD9F0ECECECECECECECCEF0F4F7D7",
      INIT_5E => X"CEECECECECECECECECECECECECECECECECECECECECCEF0F5F9FBFBFBFBFBFBFB",
      INIT_5F => X"ECECECECECECECECECECECECECCEECECECECECECECECECECECECECECECECECCE",
      INIT_60 => X"ECECECECECD0D0ECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_61 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_62 => X"ECECECECECECECECECECECECECECECECECECECD0CEECECECECECECECECECECEC",
      INIT_63 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_64 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_65 => X"ECECECECECECEED2B0ECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_66 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_67 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_68 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_69 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECEED297D2EEECEC",
      INIT_6A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6C => X"0000000000000000000000000000000097D2EEECECECECECECECECECECECECEC",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_32_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_32_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_32_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_32_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_32_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_32_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_32_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.blk_mem_gen_32_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3),
      \douta[10]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[3].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[2].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[3].ram.r_n_8\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_32_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(2 downto 1),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(1)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_32_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_32_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_32_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_32_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end blk_mem_gen_32_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of blk_mem_gen_32_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_32_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.7617 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_32.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_32.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 11664;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 11664;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 11664;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 11664;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_32_blk_mem_gen_v8_4_4 : entity is "yes";
end blk_mem_gen_32_blk_mem_gen_v8_4_4;

architecture STRUCTURE of blk_mem_gen_32_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_32_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_32 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_32 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_32 : entity is "blk_mem_gen_32,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_32 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_32 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end blk_mem_gen_32;

architecture STRUCTURE of blk_mem_gen_32 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.7617 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_32.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_32.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 11664;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 11664;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 11664;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 11664;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blk_mem_gen_32_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
