{
  "Top": "minkowski_net_14_layer_pipeline",
  "RtlTop": "minkowski_net_14_layer_pipeline",
  "RtlPrefix": "",
  "RtlSubPrefix": "minkowski_net_14_layer_pipeline_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_voxel_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<VoxelData, 0>&",
      "srcSize": "1152",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_voxel_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "final_output_full_cubic": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_output",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "final_output_full_cubic_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "final_output_full_cubic_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "layer_weights": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "layer_weights_0_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_1_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_2_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_3_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_4_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_5_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_6_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_7_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_8_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_9_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_10_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_11_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_12_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_weights_13_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "layer_biases": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "layer_biases_0_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_1_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_2_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_3_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_4_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_5_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_6_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_7_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_8_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_9_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_10_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_11_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_12_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "layer_biases_13_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "pruned_feature_dram_read": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_read",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pruned_feature_dram_read_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pruned_feature_dram_read_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "pruned_feature_dram_write": {
      "index": "5",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_write",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pruned_feature_dram_write_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pruned_feature_dram_write_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "L3_bitmap": {
      "index": "6",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "L3_bitmap_i",
          "name": "L3_bitmap_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "L3_bitmap_o",
          "name": "L3_bitmap_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "L3_bitmap_o_ap_vld",
          "name": "L3_bitmap_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "L2_bitmap": {
      "index": "7",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "L2_bitmap_i",
          "name": "L2_bitmap_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "L2_bitmap_o",
          "name": "L2_bitmap_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "L2_bitmap_o_ap_vld",
          "name": "L2_bitmap_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "L1_bitmap": {
      "index": "8",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "L1_bitmap_i",
          "name": "L1_bitmap_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "L1_bitmap_o",
          "name": "L1_bitmap_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "L1_bitmap_o_ap_vld",
          "name": "L1_bitmap_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "L0_bitmap": {
      "index": "9",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "L0_bitmap_i",
          "name": "L0_bitmap_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "L0_bitmap_o",
          "name": "L0_bitmap_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "L0_bitmap_o_ap_vld",
          "name": "L0_bitmap_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "bitmap_info": {
      "index": "10",
      "direction": "inout",
      "srcType": "PrunedBitmapInfo&",
      "srcSize": "160",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bitmap_info_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bitmap_info_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bitmap_info_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bitmap_info_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bitmap_info_5",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bitmap_info_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "total_processed_voxels": {
      "index": "11",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "total_processed_voxels",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "total_processed_voxels_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_dataflow -default_channel=fifo",
      "config_dataflow -fifo_depth=1024",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_compile -complex-mul-dsp=0",
      "config_compile -enable_auto_rewind=0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "minkowski_net_14_layer_pipeline"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "minkowski_net_14_layer_pipeline",
    "Version": "1.0",
    "DisplayName": "Minkowski_net_14_layer_pipeline",
    "Revision": "2114230675",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_minkowski_net_14_layer_pipeline_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/minkowski_net.cpp",
      "..\/..\/complete_pipeline.cpp",
      "..\/..\/systolic_array.cpp",
      "..\/..\/dynamic_access.cpp",
      "..\/..\/morton_reorder_buffer.cpp",
      "..\/..\/streaming_bitmap_constructor.cpp"
    ],
    "TestBench": ["..\/..\/minkowski_testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_control_s_axi.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_fifo_w60_d1024_A.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_final_layer_output_reconstruction.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_gmem_output_m_axi.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_gmem_read_m_axi.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_gmem_write_m_axi.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_pipeline_bitmap_stage.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1.vhd",
      "impl\/vhdl\/minkowski_net_14_layer_pipeline.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_control_s_axi.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_fifo_w60_d1024_A.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_final_layer_output_reconstruction.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_gmem_output_m_axi.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_gmem_read_m_axi.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_gmem_write_m_axi.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R.dat",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R.dat",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R.dat",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_pipeline_bitmap_stage.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1.v",
      "impl\/verilog\/minkowski_net_14_layer_pipeline.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/data\/minkowski_net_14_layer_pipeline.mdd",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/data\/minkowski_net_14_layer_pipeline.tcl",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/data\/minkowski_net_14_layer_pipeline.yaml",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/src\/xminkowski_net_14_layer_pipeline.c",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/src\/xminkowski_net_14_layer_pipeline.h",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/src\/xminkowski_net_14_layer_pipeline_hw.h",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/src\/xminkowski_net_14_layer_pipeline_linux.c",
      "impl\/misc\/drivers\/minkowski_net_14_layer_pipeline_v1_0\/src\/xminkowski_net_14_layer_pipeline_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/minkowski_net_14_layer_pipeline.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "final_output_full_cubic_1",
          "access": "W",
          "description": "Data signal of final_output_full_cubic",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "final_output_full_cubic",
              "access": "W",
              "description": "Bit 31 to 0 of final_output_full_cubic"
            }]
        },
        {
          "offset": "0x14",
          "name": "final_output_full_cubic_2",
          "access": "W",
          "description": "Data signal of final_output_full_cubic",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "final_output_full_cubic",
              "access": "W",
              "description": "Bit 63 to 32 of final_output_full_cubic"
            }]
        },
        {
          "offset": "0x1c",
          "name": "pruned_feature_dram_read_1",
          "access": "W",
          "description": "Data signal of pruned_feature_dram_read",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pruned_feature_dram_read",
              "access": "W",
              "description": "Bit 31 to 0 of pruned_feature_dram_read"
            }]
        },
        {
          "offset": "0x20",
          "name": "pruned_feature_dram_read_2",
          "access": "W",
          "description": "Data signal of pruned_feature_dram_read",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pruned_feature_dram_read",
              "access": "W",
              "description": "Bit 63 to 32 of pruned_feature_dram_read"
            }]
        },
        {
          "offset": "0x28",
          "name": "pruned_feature_dram_write_1",
          "access": "W",
          "description": "Data signal of pruned_feature_dram_write",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pruned_feature_dram_write",
              "access": "W",
              "description": "Bit 31 to 0 of pruned_feature_dram_write"
            }]
        },
        {
          "offset": "0x2c",
          "name": "pruned_feature_dram_write_2",
          "access": "W",
          "description": "Data signal of pruned_feature_dram_write",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pruned_feature_dram_write",
              "access": "W",
              "description": "Bit 63 to 32 of pruned_feature_dram_write"
            }]
        },
        {
          "offset": "0x34",
          "name": "bitmap_info_1",
          "access": "R",
          "description": "Data signal of bitmap_info",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bitmap_info",
              "access": "R",
              "description": "Bit 31 to 0 of bitmap_info"
            }]
        },
        {
          "offset": "0x38",
          "name": "bitmap_info_2",
          "access": "R",
          "description": "Data signal of bitmap_info",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bitmap_info",
              "access": "R",
              "description": "Bit 63 to 32 of bitmap_info"
            }]
        },
        {
          "offset": "0x3c",
          "name": "bitmap_info_3",
          "access": "R",
          "description": "Data signal of bitmap_info",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bitmap_info",
              "access": "R",
              "description": "Bit 95 to 64 of bitmap_info"
            }]
        },
        {
          "offset": "0x40",
          "name": "bitmap_info_4",
          "access": "R",
          "description": "Data signal of bitmap_info",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bitmap_info",
              "access": "R",
              "description": "Bit 127 to 96 of bitmap_info"
            }]
        },
        {
          "offset": "0x44",
          "name": "bitmap_info_5",
          "access": "R",
          "description": "Data signal of bitmap_info",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bitmap_info",
              "access": "R",
              "description": "Bit 159 to 128 of bitmap_info"
            }]
        },
        {
          "offset": "0x48",
          "name": "bitmap_info_ctrl",
          "access": "R",
          "description": "Control signal of bitmap_info",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "bitmap_info_ap_vld",
              "access": "R",
              "description": "Control signal bitmap_info_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x64",
          "name": "total_processed_voxels",
          "access": "R",
          "description": "Data signal of total_processed_voxels",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "total_processed_voxels",
              "access": "R",
              "description": "Bit 31 to 0 of total_processed_voxels"
            }]
        },
        {
          "offset": "0x68",
          "name": "total_processed_voxels_ctrl",
          "access": "R",
          "description": "Control signal of total_processed_voxels",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "total_processed_voxels_ap_vld",
              "access": "R",
              "description": "Control signal total_processed_voxels_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "final_output_full_cubic"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "pruned_feature_dram_read"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "pruned_feature_dram_write"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "bitmap_info"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "total_processed_voxels"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem_output:m_axi_gmem_read:m_axi_gmem_write",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem_output": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_output_",
      "paramPrefix": "C_M_AXI_GMEM_OUTPUT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_output_ARADDR",
        "m_axi_gmem_output_ARBURST",
        "m_axi_gmem_output_ARCACHE",
        "m_axi_gmem_output_ARID",
        "m_axi_gmem_output_ARLEN",
        "m_axi_gmem_output_ARLOCK",
        "m_axi_gmem_output_ARPROT",
        "m_axi_gmem_output_ARQOS",
        "m_axi_gmem_output_ARREADY",
        "m_axi_gmem_output_ARREGION",
        "m_axi_gmem_output_ARSIZE",
        "m_axi_gmem_output_ARUSER",
        "m_axi_gmem_output_ARVALID",
        "m_axi_gmem_output_AWADDR",
        "m_axi_gmem_output_AWBURST",
        "m_axi_gmem_output_AWCACHE",
        "m_axi_gmem_output_AWID",
        "m_axi_gmem_output_AWLEN",
        "m_axi_gmem_output_AWLOCK",
        "m_axi_gmem_output_AWPROT",
        "m_axi_gmem_output_AWQOS",
        "m_axi_gmem_output_AWREADY",
        "m_axi_gmem_output_AWREGION",
        "m_axi_gmem_output_AWSIZE",
        "m_axi_gmem_output_AWUSER",
        "m_axi_gmem_output_AWVALID",
        "m_axi_gmem_output_BID",
        "m_axi_gmem_output_BREADY",
        "m_axi_gmem_output_BRESP",
        "m_axi_gmem_output_BUSER",
        "m_axi_gmem_output_BVALID",
        "m_axi_gmem_output_RDATA",
        "m_axi_gmem_output_RID",
        "m_axi_gmem_output_RLAST",
        "m_axi_gmem_output_RREADY",
        "m_axi_gmem_output_RRESP",
        "m_axi_gmem_output_RUSER",
        "m_axi_gmem_output_RVALID",
        "m_axi_gmem_output_WDATA",
        "m_axi_gmem_output_WID",
        "m_axi_gmem_output_WLAST",
        "m_axi_gmem_output_WREADY",
        "m_axi_gmem_output_WSTRB",
        "m_axi_gmem_output_WUSER",
        "m_axi_gmem_output_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "final_output_full_cubic"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "final_output_full_cubic"
        }
      ]
    },
    "m_axi_gmem_read": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_read_",
      "paramPrefix": "C_M_AXI_GMEM_READ_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_read_ARADDR",
        "m_axi_gmem_read_ARBURST",
        "m_axi_gmem_read_ARCACHE",
        "m_axi_gmem_read_ARID",
        "m_axi_gmem_read_ARLEN",
        "m_axi_gmem_read_ARLOCK",
        "m_axi_gmem_read_ARPROT",
        "m_axi_gmem_read_ARQOS",
        "m_axi_gmem_read_ARREADY",
        "m_axi_gmem_read_ARREGION",
        "m_axi_gmem_read_ARSIZE",
        "m_axi_gmem_read_ARUSER",
        "m_axi_gmem_read_ARVALID",
        "m_axi_gmem_read_AWADDR",
        "m_axi_gmem_read_AWBURST",
        "m_axi_gmem_read_AWCACHE",
        "m_axi_gmem_read_AWID",
        "m_axi_gmem_read_AWLEN",
        "m_axi_gmem_read_AWLOCK",
        "m_axi_gmem_read_AWPROT",
        "m_axi_gmem_read_AWQOS",
        "m_axi_gmem_read_AWREADY",
        "m_axi_gmem_read_AWREGION",
        "m_axi_gmem_read_AWSIZE",
        "m_axi_gmem_read_AWUSER",
        "m_axi_gmem_read_AWVALID",
        "m_axi_gmem_read_BID",
        "m_axi_gmem_read_BREADY",
        "m_axi_gmem_read_BRESP",
        "m_axi_gmem_read_BUSER",
        "m_axi_gmem_read_BVALID",
        "m_axi_gmem_read_RDATA",
        "m_axi_gmem_read_RID",
        "m_axi_gmem_read_RLAST",
        "m_axi_gmem_read_RREADY",
        "m_axi_gmem_read_RRESP",
        "m_axi_gmem_read_RUSER",
        "m_axi_gmem_read_RVALID",
        "m_axi_gmem_read_WDATA",
        "m_axi_gmem_read_WID",
        "m_axi_gmem_read_WLAST",
        "m_axi_gmem_read_WREADY",
        "m_axi_gmem_read_WSTRB",
        "m_axi_gmem_read_WUSER",
        "m_axi_gmem_read_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "pruned_feature_dram_read"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "pruned_feature_dram_read"
        }
      ]
    },
    "m_axi_gmem_write": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_write_",
      "paramPrefix": "C_M_AXI_GMEM_WRITE_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_write_ARADDR",
        "m_axi_gmem_write_ARBURST",
        "m_axi_gmem_write_ARCACHE",
        "m_axi_gmem_write_ARID",
        "m_axi_gmem_write_ARLEN",
        "m_axi_gmem_write_ARLOCK",
        "m_axi_gmem_write_ARPROT",
        "m_axi_gmem_write_ARQOS",
        "m_axi_gmem_write_ARREADY",
        "m_axi_gmem_write_ARREGION",
        "m_axi_gmem_write_ARSIZE",
        "m_axi_gmem_write_ARUSER",
        "m_axi_gmem_write_ARVALID",
        "m_axi_gmem_write_AWADDR",
        "m_axi_gmem_write_AWBURST",
        "m_axi_gmem_write_AWCACHE",
        "m_axi_gmem_write_AWID",
        "m_axi_gmem_write_AWLEN",
        "m_axi_gmem_write_AWLOCK",
        "m_axi_gmem_write_AWPROT",
        "m_axi_gmem_write_AWQOS",
        "m_axi_gmem_write_AWREADY",
        "m_axi_gmem_write_AWREGION",
        "m_axi_gmem_write_AWSIZE",
        "m_axi_gmem_write_AWUSER",
        "m_axi_gmem_write_AWVALID",
        "m_axi_gmem_write_BID",
        "m_axi_gmem_write_BREADY",
        "m_axi_gmem_write_BRESP",
        "m_axi_gmem_write_BUSER",
        "m_axi_gmem_write_BVALID",
        "m_axi_gmem_write_RDATA",
        "m_axi_gmem_write_RID",
        "m_axi_gmem_write_RLAST",
        "m_axi_gmem_write_RREADY",
        "m_axi_gmem_write_RRESP",
        "m_axi_gmem_write_RUSER",
        "m_axi_gmem_write_RVALID",
        "m_axi_gmem_write_WDATA",
        "m_axi_gmem_write_WID",
        "m_axi_gmem_write_WLAST",
        "m_axi_gmem_write_WREADY",
        "m_axi_gmem_write_WSTRB",
        "m_axi_gmem_write_WUSER",
        "m_axi_gmem_write_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "pruned_feature_dram_write"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "pruned_feature_dram_write"
        }
      ]
    },
    "input_voxel_stream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "1085",
      "portPrefix": "input_voxel_stream_",
      "portMap": {
        "input_voxel_stream_dout": "RD_DATA",
        "input_voxel_stream_empty_n": "EMPTY_N",
        "input_voxel_stream_read": "RD_EN"
      },
      "ports": [
        "input_voxel_stream_dout",
        "input_voxel_stream_empty_n",
        "input_voxel_stream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "input_voxel_stream"
        }]
    },
    "layer_weights_0_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_0_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_0_Addr_A": "ADDR",
        "layer_weights_0_EN_A": "EN",
        "layer_weights_0_WEN_A": "WE",
        "layer_weights_0_Din_A": "DIN",
        "layer_weights_0_Dout_A": "DOUT",
        "layer_weights_0_Clk_A": "CLK",
        "layer_weights_0_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_0_Addr_A",
        "layer_weights_0_Clk_A",
        "layer_weights_0_Din_A",
        "layer_weights_0_Dout_A",
        "layer_weights_0_EN_A",
        "layer_weights_0_Rst_A",
        "layer_weights_0_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_1_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_1_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_1_Addr_A": "ADDR",
        "layer_weights_1_EN_A": "EN",
        "layer_weights_1_WEN_A": "WE",
        "layer_weights_1_Din_A": "DIN",
        "layer_weights_1_Dout_A": "DOUT",
        "layer_weights_1_Clk_A": "CLK",
        "layer_weights_1_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_1_Addr_A",
        "layer_weights_1_Clk_A",
        "layer_weights_1_Din_A",
        "layer_weights_1_Dout_A",
        "layer_weights_1_EN_A",
        "layer_weights_1_Rst_A",
        "layer_weights_1_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_2_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_2_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_2_Addr_A": "ADDR",
        "layer_weights_2_EN_A": "EN",
        "layer_weights_2_WEN_A": "WE",
        "layer_weights_2_Din_A": "DIN",
        "layer_weights_2_Dout_A": "DOUT",
        "layer_weights_2_Clk_A": "CLK",
        "layer_weights_2_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_2_Addr_A",
        "layer_weights_2_Clk_A",
        "layer_weights_2_Din_A",
        "layer_weights_2_Dout_A",
        "layer_weights_2_EN_A",
        "layer_weights_2_Rst_A",
        "layer_weights_2_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_3_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_3_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_3_Addr_A": "ADDR",
        "layer_weights_3_EN_A": "EN",
        "layer_weights_3_WEN_A": "WE",
        "layer_weights_3_Din_A": "DIN",
        "layer_weights_3_Dout_A": "DOUT",
        "layer_weights_3_Clk_A": "CLK",
        "layer_weights_3_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_3_Addr_A",
        "layer_weights_3_Clk_A",
        "layer_weights_3_Din_A",
        "layer_weights_3_Dout_A",
        "layer_weights_3_EN_A",
        "layer_weights_3_Rst_A",
        "layer_weights_3_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_4_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_4_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_4_Addr_A": "ADDR",
        "layer_weights_4_EN_A": "EN",
        "layer_weights_4_WEN_A": "WE",
        "layer_weights_4_Din_A": "DIN",
        "layer_weights_4_Dout_A": "DOUT",
        "layer_weights_4_Clk_A": "CLK",
        "layer_weights_4_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_4_Addr_A",
        "layer_weights_4_Clk_A",
        "layer_weights_4_Din_A",
        "layer_weights_4_Dout_A",
        "layer_weights_4_EN_A",
        "layer_weights_4_Rst_A",
        "layer_weights_4_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_5_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_5_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_5_Addr_A": "ADDR",
        "layer_weights_5_EN_A": "EN",
        "layer_weights_5_WEN_A": "WE",
        "layer_weights_5_Din_A": "DIN",
        "layer_weights_5_Dout_A": "DOUT",
        "layer_weights_5_Clk_A": "CLK",
        "layer_weights_5_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_5_Addr_A",
        "layer_weights_5_Clk_A",
        "layer_weights_5_Din_A",
        "layer_weights_5_Dout_A",
        "layer_weights_5_EN_A",
        "layer_weights_5_Rst_A",
        "layer_weights_5_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_6_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_6_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_6_Addr_A": "ADDR",
        "layer_weights_6_EN_A": "EN",
        "layer_weights_6_WEN_A": "WE",
        "layer_weights_6_Din_A": "DIN",
        "layer_weights_6_Dout_A": "DOUT",
        "layer_weights_6_Clk_A": "CLK",
        "layer_weights_6_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_6_Addr_A",
        "layer_weights_6_Clk_A",
        "layer_weights_6_Din_A",
        "layer_weights_6_Dout_A",
        "layer_weights_6_EN_A",
        "layer_weights_6_Rst_A",
        "layer_weights_6_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_7_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_7_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_7_Addr_A": "ADDR",
        "layer_weights_7_EN_A": "EN",
        "layer_weights_7_WEN_A": "WE",
        "layer_weights_7_Din_A": "DIN",
        "layer_weights_7_Dout_A": "DOUT",
        "layer_weights_7_Clk_A": "CLK",
        "layer_weights_7_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_7_Addr_A",
        "layer_weights_7_Clk_A",
        "layer_weights_7_Din_A",
        "layer_weights_7_Dout_A",
        "layer_weights_7_EN_A",
        "layer_weights_7_Rst_A",
        "layer_weights_7_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_8_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_8_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_8_Addr_A": "ADDR",
        "layer_weights_8_EN_A": "EN",
        "layer_weights_8_WEN_A": "WE",
        "layer_weights_8_Din_A": "DIN",
        "layer_weights_8_Dout_A": "DOUT",
        "layer_weights_8_Clk_A": "CLK",
        "layer_weights_8_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_8_Addr_A",
        "layer_weights_8_Clk_A",
        "layer_weights_8_Din_A",
        "layer_weights_8_Dout_A",
        "layer_weights_8_EN_A",
        "layer_weights_8_Rst_A",
        "layer_weights_8_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_9_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_9_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_9_Addr_A": "ADDR",
        "layer_weights_9_EN_A": "EN",
        "layer_weights_9_WEN_A": "WE",
        "layer_weights_9_Din_A": "DIN",
        "layer_weights_9_Dout_A": "DOUT",
        "layer_weights_9_Clk_A": "CLK",
        "layer_weights_9_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_9_Addr_A",
        "layer_weights_9_Clk_A",
        "layer_weights_9_Din_A",
        "layer_weights_9_Dout_A",
        "layer_weights_9_EN_A",
        "layer_weights_9_Rst_A",
        "layer_weights_9_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_10_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_10_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_10_Addr_A": "ADDR",
        "layer_weights_10_EN_A": "EN",
        "layer_weights_10_WEN_A": "WE",
        "layer_weights_10_Din_A": "DIN",
        "layer_weights_10_Dout_A": "DOUT",
        "layer_weights_10_Clk_A": "CLK",
        "layer_weights_10_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_10_Addr_A",
        "layer_weights_10_Clk_A",
        "layer_weights_10_Din_A",
        "layer_weights_10_Dout_A",
        "layer_weights_10_EN_A",
        "layer_weights_10_Rst_A",
        "layer_weights_10_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_11_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_11_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_11_Addr_A": "ADDR",
        "layer_weights_11_EN_A": "EN",
        "layer_weights_11_WEN_A": "WE",
        "layer_weights_11_Din_A": "DIN",
        "layer_weights_11_Dout_A": "DOUT",
        "layer_weights_11_Clk_A": "CLK",
        "layer_weights_11_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_11_Addr_A",
        "layer_weights_11_Clk_A",
        "layer_weights_11_Din_A",
        "layer_weights_11_Dout_A",
        "layer_weights_11_EN_A",
        "layer_weights_11_Rst_A",
        "layer_weights_11_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_12_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_12_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_12_Addr_A": "ADDR",
        "layer_weights_12_EN_A": "EN",
        "layer_weights_12_WEN_A": "WE",
        "layer_weights_12_Din_A": "DIN",
        "layer_weights_12_Dout_A": "DOUT",
        "layer_weights_12_Clk_A": "CLK",
        "layer_weights_12_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_12_Addr_A",
        "layer_weights_12_Clk_A",
        "layer_weights_12_Din_A",
        "layer_weights_12_Dout_A",
        "layer_weights_12_EN_A",
        "layer_weights_12_Rst_A",
        "layer_weights_12_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_weights_13_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_weights_13_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "113246208",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_weights_13_Addr_A": "ADDR",
        "layer_weights_13_EN_A": "EN",
        "layer_weights_13_WEN_A": "WE",
        "layer_weights_13_Din_A": "DIN",
        "layer_weights_13_Dout_A": "DOUT",
        "layer_weights_13_Clk_A": "CLK",
        "layer_weights_13_Rst_A": "RST"
      },
      "ports": [
        "layer_weights_13_Addr_A",
        "layer_weights_13_Clk_A",
        "layer_weights_13_Din_A",
        "layer_weights_13_Dout_A",
        "layer_weights_13_EN_A",
        "layer_weights_13_Rst_A",
        "layer_weights_13_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_weights"
        }]
    },
    "layer_biases_0_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_0_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_0_Addr_A": "ADDR",
        "layer_biases_0_EN_A": "EN",
        "layer_biases_0_WEN_A": "WE",
        "layer_biases_0_Din_A": "DIN",
        "layer_biases_0_Dout_A": "DOUT",
        "layer_biases_0_Clk_A": "CLK",
        "layer_biases_0_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_0_Addr_A",
        "layer_biases_0_Clk_A",
        "layer_biases_0_Din_A",
        "layer_biases_0_Dout_A",
        "layer_biases_0_EN_A",
        "layer_biases_0_Rst_A",
        "layer_biases_0_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_1_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_1_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_1_Addr_A": "ADDR",
        "layer_biases_1_EN_A": "EN",
        "layer_biases_1_WEN_A": "WE",
        "layer_biases_1_Din_A": "DIN",
        "layer_biases_1_Dout_A": "DOUT",
        "layer_biases_1_Clk_A": "CLK",
        "layer_biases_1_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_1_Addr_A",
        "layer_biases_1_Clk_A",
        "layer_biases_1_Din_A",
        "layer_biases_1_Dout_A",
        "layer_biases_1_EN_A",
        "layer_biases_1_Rst_A",
        "layer_biases_1_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_2_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_2_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_2_Addr_A": "ADDR",
        "layer_biases_2_EN_A": "EN",
        "layer_biases_2_WEN_A": "WE",
        "layer_biases_2_Din_A": "DIN",
        "layer_biases_2_Dout_A": "DOUT",
        "layer_biases_2_Clk_A": "CLK",
        "layer_biases_2_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_2_Addr_A",
        "layer_biases_2_Clk_A",
        "layer_biases_2_Din_A",
        "layer_biases_2_Dout_A",
        "layer_biases_2_EN_A",
        "layer_biases_2_Rst_A",
        "layer_biases_2_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_3_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_3_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_3_Addr_A": "ADDR",
        "layer_biases_3_EN_A": "EN",
        "layer_biases_3_WEN_A": "WE",
        "layer_biases_3_Din_A": "DIN",
        "layer_biases_3_Dout_A": "DOUT",
        "layer_biases_3_Clk_A": "CLK",
        "layer_biases_3_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_3_Addr_A",
        "layer_biases_3_Clk_A",
        "layer_biases_3_Din_A",
        "layer_biases_3_Dout_A",
        "layer_biases_3_EN_A",
        "layer_biases_3_Rst_A",
        "layer_biases_3_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_4_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_4_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_4_Addr_A": "ADDR",
        "layer_biases_4_EN_A": "EN",
        "layer_biases_4_WEN_A": "WE",
        "layer_biases_4_Din_A": "DIN",
        "layer_biases_4_Dout_A": "DOUT",
        "layer_biases_4_Clk_A": "CLK",
        "layer_biases_4_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_4_Addr_A",
        "layer_biases_4_Clk_A",
        "layer_biases_4_Din_A",
        "layer_biases_4_Dout_A",
        "layer_biases_4_EN_A",
        "layer_biases_4_Rst_A",
        "layer_biases_4_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_5_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_5_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_5_Addr_A": "ADDR",
        "layer_biases_5_EN_A": "EN",
        "layer_biases_5_WEN_A": "WE",
        "layer_biases_5_Din_A": "DIN",
        "layer_biases_5_Dout_A": "DOUT",
        "layer_biases_5_Clk_A": "CLK",
        "layer_biases_5_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_5_Addr_A",
        "layer_biases_5_Clk_A",
        "layer_biases_5_Din_A",
        "layer_biases_5_Dout_A",
        "layer_biases_5_EN_A",
        "layer_biases_5_Rst_A",
        "layer_biases_5_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_6_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_6_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_6_Addr_A": "ADDR",
        "layer_biases_6_EN_A": "EN",
        "layer_biases_6_WEN_A": "WE",
        "layer_biases_6_Din_A": "DIN",
        "layer_biases_6_Dout_A": "DOUT",
        "layer_biases_6_Clk_A": "CLK",
        "layer_biases_6_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_6_Addr_A",
        "layer_biases_6_Clk_A",
        "layer_biases_6_Din_A",
        "layer_biases_6_Dout_A",
        "layer_biases_6_EN_A",
        "layer_biases_6_Rst_A",
        "layer_biases_6_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_7_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_7_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_7_Addr_A": "ADDR",
        "layer_biases_7_EN_A": "EN",
        "layer_biases_7_WEN_A": "WE",
        "layer_biases_7_Din_A": "DIN",
        "layer_biases_7_Dout_A": "DOUT",
        "layer_biases_7_Clk_A": "CLK",
        "layer_biases_7_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_7_Addr_A",
        "layer_biases_7_Clk_A",
        "layer_biases_7_Din_A",
        "layer_biases_7_Dout_A",
        "layer_biases_7_EN_A",
        "layer_biases_7_Rst_A",
        "layer_biases_7_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_8_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_8_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_8_Addr_A": "ADDR",
        "layer_biases_8_EN_A": "EN",
        "layer_biases_8_WEN_A": "WE",
        "layer_biases_8_Din_A": "DIN",
        "layer_biases_8_Dout_A": "DOUT",
        "layer_biases_8_Clk_A": "CLK",
        "layer_biases_8_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_8_Addr_A",
        "layer_biases_8_Clk_A",
        "layer_biases_8_Din_A",
        "layer_biases_8_Dout_A",
        "layer_biases_8_EN_A",
        "layer_biases_8_Rst_A",
        "layer_biases_8_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_9_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_9_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_9_Addr_A": "ADDR",
        "layer_biases_9_EN_A": "EN",
        "layer_biases_9_WEN_A": "WE",
        "layer_biases_9_Din_A": "DIN",
        "layer_biases_9_Dout_A": "DOUT",
        "layer_biases_9_Clk_A": "CLK",
        "layer_biases_9_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_9_Addr_A",
        "layer_biases_9_Clk_A",
        "layer_biases_9_Din_A",
        "layer_biases_9_Dout_A",
        "layer_biases_9_EN_A",
        "layer_biases_9_Rst_A",
        "layer_biases_9_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_10_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_10_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_10_Addr_A": "ADDR",
        "layer_biases_10_EN_A": "EN",
        "layer_biases_10_WEN_A": "WE",
        "layer_biases_10_Din_A": "DIN",
        "layer_biases_10_Dout_A": "DOUT",
        "layer_biases_10_Clk_A": "CLK",
        "layer_biases_10_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_10_Addr_A",
        "layer_biases_10_Clk_A",
        "layer_biases_10_Din_A",
        "layer_biases_10_Dout_A",
        "layer_biases_10_EN_A",
        "layer_biases_10_Rst_A",
        "layer_biases_10_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_11_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_11_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_11_Addr_A": "ADDR",
        "layer_biases_11_EN_A": "EN",
        "layer_biases_11_WEN_A": "WE",
        "layer_biases_11_Din_A": "DIN",
        "layer_biases_11_Dout_A": "DOUT",
        "layer_biases_11_Clk_A": "CLK",
        "layer_biases_11_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_11_Addr_A",
        "layer_biases_11_Clk_A",
        "layer_biases_11_Din_A",
        "layer_biases_11_Dout_A",
        "layer_biases_11_EN_A",
        "layer_biases_11_Rst_A",
        "layer_biases_11_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_12_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_12_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_12_Addr_A": "ADDR",
        "layer_biases_12_EN_A": "EN",
        "layer_biases_12_WEN_A": "WE",
        "layer_biases_12_Din_A": "DIN",
        "layer_biases_12_Dout_A": "DOUT",
        "layer_biases_12_Clk_A": "CLK",
        "layer_biases_12_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_12_Addr_A",
        "layer_biases_12_Clk_A",
        "layer_biases_12_Din_A",
        "layer_biases_12_Dout_A",
        "layer_biases_12_EN_A",
        "layer_biases_12_Rst_A",
        "layer_biases_12_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "layer_biases_13_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "layer_biases_13_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "4096",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "layer_biases_13_Addr_A": "ADDR",
        "layer_biases_13_EN_A": "EN",
        "layer_biases_13_WEN_A": "WE",
        "layer_biases_13_Din_A": "DIN",
        "layer_biases_13_Dout_A": "DOUT",
        "layer_biases_13_Clk_A": "CLK",
        "layer_biases_13_Rst_A": "RST"
      },
      "ports": [
        "layer_biases_13_Addr_A",
        "layer_biases_13_Clk_A",
        "layer_biases_13_Din_A",
        "layer_biases_13_Dout_A",
        "layer_biases_13_EN_A",
        "layer_biases_13_Rst_A",
        "layer_biases_13_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "layer_biases"
        }]
    },
    "L3_bitmap_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"L3_bitmap_i": "DATA"},
      "ports": ["L3_bitmap_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L3_bitmap"
        }]
    },
    "L3_bitmap_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "512",
      "portMap": {"L3_bitmap_o": "DATA"},
      "ports": ["L3_bitmap_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L3_bitmap"
        }]
    },
    "L2_bitmap_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"L2_bitmap_i": "DATA"},
      "ports": ["L2_bitmap_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L2_bitmap"
        }]
    },
    "L2_bitmap_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "512",
      "portMap": {"L2_bitmap_o": "DATA"},
      "ports": ["L2_bitmap_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L2_bitmap"
        }]
    },
    "L1_bitmap_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"L1_bitmap_i": "DATA"},
      "ports": ["L1_bitmap_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L1_bitmap"
        }]
    },
    "L1_bitmap_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "512",
      "portMap": {"L1_bitmap_o": "DATA"},
      "ports": ["L1_bitmap_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L1_bitmap"
        }]
    },
    "L0_bitmap_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"L0_bitmap_i": "DATA"},
      "ports": ["L0_bitmap_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L0_bitmap"
        }]
    },
    "L0_bitmap_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "512",
      "portMap": {"L0_bitmap_o": "DATA"},
      "ports": ["L0_bitmap_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "L0_bitmap"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_output_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_output_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_output_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_output_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_output_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_output_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_output_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_output_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_output_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_output_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_output_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_output_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_output_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_output_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_output_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_output_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_output_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_output_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_output_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_output_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_output_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_output_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_output_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_output_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_output_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_output_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_output_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_output_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_output_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_output_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_output_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_output_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_output_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_output_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_output_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_output_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_output_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_read_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_read_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_read_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_read_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_read_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_read_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_read_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_read_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_read_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_read_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_read_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_read_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_read_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_read_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_read_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_read_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_read_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_read_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_read_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_read_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_read_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_read_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_read_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_read_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_read_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_read_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_read_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_read_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_read_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_read_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_read_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_read_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_read_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_read_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_read_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_read_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_write_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_write_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_write_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_write_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_write_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_write_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_write_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_write_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_write_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_write_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_write_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_write_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_write_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_write_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_write_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_write_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_write_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_write_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_write_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_write_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_write_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_write_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_write_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_write_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_write_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_write_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_write_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_write_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_write_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_write_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_write_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_write_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_write_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_write_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_write_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_write_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_voxel_stream_dout": {
      "dir": "in",
      "width": "1085"
    },
    "input_voxel_stream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_voxel_stream_read": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_0_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_0_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_0_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_0_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_0_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_0_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_0_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_1_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_1_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_1_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_1_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_1_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_1_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_1_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_2_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_2_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_2_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_2_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_2_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_2_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_2_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_3_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_3_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_3_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_3_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_3_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_3_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_3_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_4_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_4_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_4_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_4_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_4_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_4_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_4_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_5_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_5_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_5_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_5_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_5_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_5_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_5_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_6_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_6_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_6_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_6_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_6_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_6_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_6_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_7_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_7_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_7_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_7_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_7_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_7_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_7_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_8_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_8_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_8_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_8_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_8_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_8_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_8_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_9_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_9_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_9_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_9_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_9_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_9_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_9_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_10_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_10_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_10_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_10_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_10_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_10_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_10_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_11_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_11_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_11_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_11_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_11_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_11_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_11_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_12_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_12_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_12_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_12_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_12_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_12_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_12_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_13_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_13_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_13_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_weights_13_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_weights_13_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_weights_13_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_weights_13_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_0_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_0_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_0_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_0_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_0_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_0_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_0_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_1_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_1_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_1_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_1_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_1_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_1_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_1_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_2_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_2_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_2_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_2_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_2_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_2_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_2_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_3_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_3_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_3_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_3_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_3_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_3_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_3_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_4_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_4_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_4_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_4_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_4_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_4_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_4_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_5_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_5_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_5_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_5_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_5_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_5_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_5_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_6_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_6_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_6_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_6_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_6_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_6_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_6_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_7_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_7_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_7_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_7_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_7_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_7_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_7_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_8_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_8_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_8_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_8_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_8_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_8_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_8_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_9_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_9_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_9_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_9_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_9_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_9_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_9_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_10_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_10_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_10_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_10_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_10_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_10_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_10_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_11_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_11_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_11_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_11_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_11_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_11_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_11_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_12_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_12_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_12_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_12_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_12_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_12_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_12_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_13_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_13_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_13_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "layer_biases_13_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "layer_biases_13_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "layer_biases_13_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "layer_biases_13_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "L3_bitmap_i": {
      "dir": "in",
      "width": "512"
    },
    "L3_bitmap_o": {
      "dir": "out",
      "width": "512"
    },
    "L3_bitmap_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "L2_bitmap_i": {
      "dir": "in",
      "width": "512"
    },
    "L2_bitmap_o": {
      "dir": "out",
      "width": "512"
    },
    "L2_bitmap_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "L1_bitmap_i": {
      "dir": "in",
      "width": "512"
    },
    "L1_bitmap_o": {
      "dir": "out",
      "width": "512"
    },
    "L1_bitmap_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "L0_bitmap_i": {
      "dir": "in",
      "width": "512"
    },
    "L0_bitmap_o": {
      "dir": "out",
      "width": "512"
    },
    "L0_bitmap_o_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "minkowski_net_14_layer_pipeline",
      "BindInstances": "feature_data_stream_fifo_U write_addr_stream_fifo_U pruned_voxel_count_2_fu_588_p2 sub_ln96_fu_600_p2 add_ln96_fu_618_p2 icmp_ln131_fu_695_p2 add_ln131_fu_701_p2 MINKOWSKI_LAYERS_input_channels_U MINKOWSKI_LAYERS_output_channels_U MINKOWSKI_LAYERS_output_spatial_dim_U control_s_axi_U gmem_output_m_axi_U gmem_read_m_axi_U gmem_write_m_axi_U",
      "Instances": [
        {
          "ModuleName": "pipeline_bitmap_stage",
          "InstanceName": "grp_pipeline_bitmap_stage_fu_462",
          "Instances": [{
              "ModuleName": "streaming_bitmap_constructor",
              "InstanceName": "grp_streaming_bitmap_constructor_fu_74",
              "BindInstances": "icmp_ln105_fu_763_p2 add_ln105_fu_769_p2 icmp_ln109_fu_793_p2 add_ln109_fu_799_p2 add_ln124_fu_860_p2 add_ln125_fu_872_p2 sub_ln150_30_fu_1077_p2 sub_ln150_31_fu_1087_p2 bit_offset_fu_1093_p3 bitset_512ns_512ns_32s_1s_512_1_1_U1 add_ln39_fu_1115_p2 add_ln58_fu_1199_p2 icmp_ln132_fu_1253_p2 add_ln132_1_fu_1259_p2 add_ln132_fu_1275_p2 icmp_ln134_fu_1281_p2 xor_ln132_fu_1287_p2 and_ln132_fu_1293_p2 select_ln132_fu_1299_p3 or_ln156_fu_1469_p2 or_ln156_1_fu_1473_p2 or_ln156_2_fu_1477_p2 or_ln156_3_fu_1483_p2 or_ln156_4_fu_1487_p2 or_ln156_5_fu_1492_p2 l2_has_data_1_fu_1498_p2 sub_ln150_fu_1584_p2 sub_ln150_1_fu_1594_p2 bit_offset_1_fu_1600_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U2 add_ln167_fu_1638_p2 xor_ln150_fu_1659_p2 sub_ln150_2_fu_1668_p2 bit_offset_2_fu_1674_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U3 add_ln167_1_fu_1695_p2 sub_ln150_3_fu_1716_p2 sub_ln150_4_fu_1725_p2 bit_offset_3_fu_1731_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U4 add_ln167_2_fu_1752_p2 sub_ln150_5_fu_1773_p2 sub_ln150_6_fu_1782_p2 bit_offset_4_fu_1788_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U5 add_ln167_3_fu_1809_p2 sub_ln150_7_fu_1830_p2 sub_ln150_8_fu_1839_p2 bit_offset_5_fu_1845_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U6 add_ln167_4_fu_1853_p2 sub_ln150_9_fu_1874_p2 sub_ln150_10_fu_1883_p2 bit_offset_6_fu_1889_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U7 add_ln167_5_fu_1940_p2 sub_ln150_11_fu_1897_p2 sub_ln150_12_fu_1964_p2 bit_offset_7_fu_1970_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U8 add_ln167_6_fu_1991_p2 sub_ln150_13_fu_2012_p2 sub_ln150_14_fu_2021_p2 bit_offset_8_fu_2027_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U9 add_ln169_fu_2048_p2 l1_write_pos_flag_3_fu_2442_p2 l1_write_pos_new_3_fu_2447_p3 bit_idx_assign_9_fu_2053_p3 L1_bitmap_2_fu_2059_p3 or_ln156_7_fu_2187_p2 or_ln156_8_fu_2192_p2 or_ln156_9_fu_2196_p2 or_ln156_10_fu_2453_p2 or_ln156_11_fu_2457_p2 or_ln156_12_fu_2462_p2 l2_has_data_2_fu_2468_p2 sub_ln150_15_fu_2096_p2 sub_ln150_16_fu_2106_p2 bit_offset_9_fu_2112_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U10 add_ln167_7_fu_2120_p2 xor_ln150_1_fu_2142_p2 sub_ln150_17_fu_2152_p2 bit_offset_10_fu_2158_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U11 add_ln167_8_fu_2225_p2 sub_ln150_18_fu_2166_p2 sub_ln150_19_fu_2249_p2 bit_offset_11_fu_2255_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U12 add_ln167_9_fu_2276_p2 sub_ln150_20_fu_2297_p2 sub_ln150_21_fu_2306_p2 bit_offset_12_fu_2312_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U13 add_ln167_10_fu_2333_p2 sub_ln150_22_fu_2354_p2 sub_ln150_23_fu_2363_p2 bit_offset_13_fu_2369_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U14 add_ln167_11_fu_2390_p2 sub_ln150_24_fu_2411_p2 sub_ln150_25_fu_2420_p2 bit_offset_14_fu_2426_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U15 add_ln167_12_fu_2498_p2 sub_ln150_26_fu_2434_p2 sub_ln150_27_fu_2522_p2 bit_offset_15_fu_2528_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U16 add_ln167_13_fu_2549_p2 sub_ln150_28_fu_2570_p2 sub_ln150_29_fu_2579_p2 bit_offset_16_fu_2585_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U17 add_ln169_1_fu_2607_p2 l1_write_pos_flag_4_fu_2612_p2 l1_write_pos_new_4_fu_2618_p3 l1_write_pos_loc_4_fu_2626_p3 L1_bitmap_3_fu_2633_p3 select_ln134_fu_1328_p3 icmp_ln176_fu_2677_p2 add_ln176_fu_2683_p2 bitset_8ns_8ns_32ns_1ns_8_1_1_U18 l3_has_data_1_fu_2719_p2 icmp_ln189_fu_2751_p2 i_9_fu_2757_p2 add_ln191_fu_2770_p2 bitselect_1ns_8ns_32ns_1_1_1_U19 sub_ln150_32_fu_2800_p2 sub_ln150_33_fu_2810_p2 bit_offset_17_fu_2816_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U20 add_ln193_fu_2853_p2 add_ln199_1_fu_2871_p2 L1_temp_U L2_temp_U"
            }]
        },
        {
          "ModuleName": "layer_convolution_with_persistent_accelerator",
          "InstanceName": "grp_layer_convolution_with_persistent_accelerator_fu_496",
          "BindInstances": "output_features_U neighbor_features_U cmp_i_fu_3718_p2 urem_60s_32ns_42_64_seq_1_U72 urem_59s_32ns_42_63_seq_1_U81 urem_59s_32ns_42_63_seq_1_U82 urem_60s_32ns_42_64_seq_1_U73 urem_58s_32ns_42_62_seq_1_U87 urem_58s_32ns_42_62_seq_1_U88 urem_60s_32ns_42_64_seq_1_U74 urem_58s_32ns_42_62_seq_1_U89 urem_58s_32ns_42_62_seq_1_U90 urem_60s_32ns_42_64_seq_1_U75 urem_59s_32ns_42_63_seq_1_U83 urem_59s_32ns_42_63_seq_1_U84 urem_60s_32ns_42_64_seq_1_U76 urem_4ns_32ns_13_8_seq_1_U91 urem_60s_32ns_42_64_seq_1_U77 urem_3ns_32ns_12_7_seq_1_U92 urem_4ns_32ns_13_8_seq_1_U93 urem_60s_32ns_42_64_seq_1_U78 urem_59s_32ns_42_63_seq_1_U85 urem_59s_32ns_42_63_seq_1_U86 urem_60s_32ns_42_64_seq_1_U79 urem_1ns_32ns_1_5_seq_1_U94 urem_4ns_32ns_13_8_seq_1_U95 urem_60s_32ns_42_64_seq_1_U80 urem_3ns_32ns_12_7_seq_1_U96 urem_4ns_32ns_13_8_seq_1_U97 mul_11ns_42s_42_1_1_U53 add_ln229_fu_3745_p2 mul_11ns_42s_42_1_1_U54 add_ln229_1_fu_3762_p2 mul_11ns_42s_42_1_1_U55 add_ln229_2_fu_3779_p2 mul_11ns_42s_42_1_1_U56 add_ln229_3_fu_3796_p2 mul_11ns_42s_42_1_1_U57 add_ln229_4_fu_3813_p2 mul_11ns_42s_42_1_1_U58 add_ln229_5_fu_3830_p2 mul_11ns_42s_42_1_1_U59 add_ln229_6_fu_3847_p2 mul_11ns_42s_42_1_1_U60 add_ln229_7_fu_3864_p2 mul_11ns_42s_42_1_1_U61 add_ln229_8_fu_3881_p2 mul_11ns_42s_42_1_1_U62 add_ln229_9_fu_3898_p2 mul_11ns_42s_42_1_1_U63 add_ln229_10_fu_3915_p2 mul_11ns_42s_42_1_1_U64 add_ln229_11_fu_3932_p2 mul_11ns_42s_42_1_1_U65 add_ln229_12_fu_3949_p2 mul_11ns_13s_13_1_1_U98 add_ln229_13_fu_3979_p2 mul_11ns_42s_42_1_1_U66 add_ln229_14_fu_3996_p2 mul_11ns_12s_12_1_1_U99 add_ln229_15_fu_4026_p2 mul_11ns_13s_13_1_1_U100 add_ln229_16_fu_4053_p2 mul_11ns_42s_42_1_1_U67 add_ln229_17_fu_4070_p2 mul_11ns_42s_42_1_1_U68 add_ln229_18_fu_4087_p2 mul_11ns_42s_42_1_1_U69 add_ln229_19_fu_4104_p2 mul_11ns_42s_42_1_1_U70 add_ln229_20_fu_4121_p2 select_ln229_fu_4127_p3 and_ln229_fu_4135_p2 add_ln229_21_fu_4152_p2 mul_11ns_13s_13_1_1_U101 add_ln229_22_fu_4179_p2 mul_11ns_42s_42_1_1_U71 add_ln229_23_fu_4196_p2 mul_11ns_12s_12_1_1_U102 add_ln229_24_fu_4223_p2 mul_11ns_13s_13_1_1_U103 add_ln229_25_fu_4250_p2 mul_11ns_11ns_22_1_1_U104 add_ln229_28_fu_4815_p2 icmp_ln229_fu_4820_p2 add_ln229_27_fu_4825_p2 add_ln229_26_fu_4843_p2 icmp_ln287_fu_4852_p2 add_ln287_27_fu_4857_p2 add_ln287_fu_4863_p2 icmp_ln288_fu_4869_p2 select_ln287_fu_4874_p3 select_ln287_1_fu_4882_p3 first_iter_0_fu_4927_p2 add_ln290_fu_4911_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_fu_4932_p2 icmp_ln288_1_fu_4937_p2 icmp_ln273_fu_4954_p2 add_ln273_fu_4959_p2 icmp_ln287_1_fu_4978_p2 add_ln287_28_fu_4983_p2 add_ln287_1_fu_4989_p2 icmp_ln288_2_fu_4995_p2 select_ln287_2_fu_5000_p3 select_ln287_3_fu_5008_p3 first_iter_1_fu_5059_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_1_fu_5064_p2 icmp_ln288_3_fu_5069_p2 icmp_ln273_1_fu_5086_p2 add_ln273_1_fu_5091_p2 icmp_ln287_2_fu_5110_p2 add_ln287_29_fu_5115_p2 add_ln287_2_fu_5121_p2 icmp_ln288_4_fu_5127_p2 select_ln287_4_fu_5132_p3 select_ln287_5_fu_5140_p3 first_iter_2_fu_5187_p2 add_ln290_3_fu_5171_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_2_fu_5192_p2 icmp_ln288_5_fu_5197_p2 icmp_ln273_2_fu_5214_p2 add_ln273_2_fu_5219_p2 icmp_ln287_3_fu_5238_p2 add_ln287_30_fu_5243_p2 add_ln287_3_fu_5249_p2 icmp_ln288_6_fu_5255_p2 select_ln287_6_fu_5260_p3 select_ln287_7_fu_5268_p3 first_iter_3_fu_5319_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_3_fu_5324_p2 icmp_ln288_7_fu_5329_p2 icmp_ln273_3_fu_5346_p2 add_ln273_3_fu_5351_p2 icmp_ln287_4_fu_5370_p2 add_ln287_31_fu_5375_p2 add_ln287_4_fu_5381_p2 icmp_ln288_8_fu_5387_p2 select_ln287_8_fu_5392_p3 select_ln287_9_fu_5400_p3 first_iter_4_fu_5451_p2 add_ln290_6_fu_5435_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_4_fu_5456_p2 icmp_ln288_9_fu_5461_p2 icmp_ln273_4_fu_5478_p2 add_ln273_4_fu_5483_p2 icmp_ln287_5_fu_5502_p2 add_ln287_32_fu_5507_p2 add_ln287_5_fu_5513_p2 icmp_ln288_10_fu_5519_p2 select_ln287_10_fu_5524_p3 select_ln287_11_fu_5532_p3 first_iter_5_fu_5583_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_5_fu_5588_p2 icmp_ln288_11_fu_5593_p2 icmp_ln273_5_fu_5610_p2 add_ln273_5_fu_5615_p2 icmp_ln287_6_fu_5634_p2 add_ln287_33_fu_5639_p2 add_ln287_6_fu_5645_p2 icmp_ln288_12_fu_5651_p2 select_ln287_12_fu_5656_p3 select_ln287_13_fu_5664_p3 first_iter_6_fu_5715_p2 add_ln290_9_fu_5699_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_6_fu_5720_p2 icmp_ln288_13_fu_5725_p2 icmp_ln273_6_fu_5742_p2 add_ln273_6_fu_5747_p2 icmp_ln287_7_fu_5766_p2 add_ln287_34_fu_5771_p2 add_ln287_7_fu_5777_p2 icmp_ln288_14_fu_5783_p2 select_ln287_14_fu_5788_p3 select_ln287_15_fu_5796_p3 first_iter_7_fu_5847_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_7_fu_5852_p2 icmp_ln288_15_fu_5857_p2 icmp_ln273_7_fu_5874_p2 add_ln273_7_fu_5879_p2 icmp_ln287_8_fu_5898_p2 add_ln287_35_fu_5903_p2 add_ln287_8_fu_5909_p2 icmp_ln288_16_fu_5915_p2 select_ln287_16_fu_5920_p3 select_ln287_17_fu_5928_p3 first_iter_8_fu_5979_p2 add_ln290_12_fu_5963_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_8_fu_5984_p2 icmp_ln288_17_fu_5989_p2 icmp_ln273_8_fu_6006_p2 add_ln273_8_fu_6011_p2 icmp_ln287_9_fu_6030_p2 add_ln287_36_fu_6035_p2 add_ln287_9_fu_6041_p2 icmp_ln288_18_fu_6047_p2 select_ln287_18_fu_6052_p3 select_ln287_19_fu_6060_p3 first_iter_9_fu_6111_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_9_fu_6116_p2 icmp_ln288_19_fu_6121_p2 icmp_ln273_9_fu_6138_p2 add_ln273_9_fu_6143_p2 icmp_ln287_10_fu_6162_p2 add_ln287_37_fu_6167_p2 add_ln287_10_fu_6173_p2 icmp_ln288_20_fu_6179_p2 select_ln287_20_fu_6184_p3 select_ln287_21_fu_6192_p3 first_iter_10_fu_6239_p2 add_ln290_15_fu_6223_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_10_fu_6244_p2 icmp_ln288_21_fu_6249_p2 icmp_ln273_10_fu_6266_p2 add_ln273_10_fu_6271_p2 icmp_ln287_11_fu_6290_p2 add_ln287_38_fu_6295_p2 add_ln287_11_fu_6301_p2 icmp_ln288_22_fu_6307_p2 select_ln287_22_fu_6312_p3 select_ln287_23_fu_6320_p3 first_iter_11_fu_6371_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_11_fu_6376_p2 icmp_ln288_23_fu_6381_p2 icmp_ln273_11_fu_6398_p2 add_ln273_11_fu_6403_p2 icmp_ln287_12_fu_6422_p2 add_ln287_39_fu_6427_p2 add_ln287_12_fu_6433_p2 icmp_ln288_24_fu_6439_p2 select_ln287_24_fu_6444_p3 select_ln287_25_fu_6452_p3 first_iter_12_fu_6507_p2 add_ln290_18_fu_6491_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_12_fu_6512_p2 icmp_ln288_25_fu_6517_p2 icmp_ln273_12_fu_6534_p2 add_ln273_12_fu_6539_p2 icmp_ln287_13_fu_6558_p2 add_ln287_40_fu_6563_p2 add_ln287_13_fu_6569_p2 icmp_ln288_26_fu_6575_p2 select_ln287_26_fu_6580_p3 select_ln287_27_fu_6588_p3 first_iter_13_fu_6643_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_13_fu_6648_p2 icmp_ln288_27_fu_6653_p2 icmp_ln273_13_fu_6670_p2 add_ln273_13_fu_6675_p2 icmp_ln287_14_fu_6694_p2 add_ln287_41_fu_6699_p2 add_ln287_14_fu_6705_p2 icmp_ln288_28_fu_6711_p2 select_ln287_28_fu_6716_p3 select_ln287_29_fu_6724_p3 first_iter_14_fu_6775_p2 add_ln290_21_fu_6759_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_14_fu_6780_p2 icmp_ln288_29_fu_6785_p2 icmp_ln273_14_fu_6802_p2 add_ln273_14_fu_6807_p2 icmp_ln287_15_fu_6826_p2 add_ln287_42_fu_6831_p2 add_ln287_15_fu_6837_p2 icmp_ln288_30_fu_6843_p2 select_ln287_30_fu_6848_p3 select_ln287_31_fu_6856_p3 first_iter_15_fu_6907_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_15_fu_6912_p2 icmp_ln288_31_fu_6917_p2 icmp_ln273_15_fu_6934_p2 add_ln273_15_fu_6939_p2 icmp_ln287_16_fu_6958_p2 add_ln287_43_fu_6963_p2 add_ln287_16_fu_6969_p2 icmp_ln288_32_fu_6975_p2 select_ln287_32_fu_6980_p3 select_ln287_33_fu_6988_p3 first_iter_16_fu_7035_p2 add_ln290_24_fu_7019_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_16_fu_7040_p2 icmp_ln288_33_fu_7045_p2 icmp_ln273_16_fu_7062_p2 add_ln273_16_fu_7067_p2 icmp_ln287_17_fu_7086_p2 add_ln287_44_fu_7091_p2 add_ln287_17_fu_7097_p2 icmp_ln288_34_fu_7103_p2 select_ln287_34_fu_7108_p3 select_ln287_35_fu_7116_p3 first_iter_17_fu_7167_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_17_fu_7172_p2 icmp_ln288_35_fu_7177_p2 icmp_ln273_17_fu_7194_p2 add_ln273_17_fu_7199_p2 icmp_ln287_18_fu_7218_p2 add_ln287_45_fu_7223_p2 add_ln287_18_fu_7229_p2 icmp_ln288_36_fu_7235_p2 select_ln287_36_fu_7240_p3 select_ln287_37_fu_7248_p3 first_iter_18_fu_7291_p2 add_ln290_27_fu_7275_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_18_fu_7296_p2 icmp_ln288_37_fu_7301_p2 icmp_ln273_18_fu_7318_p2 add_ln273_18_fu_7323_p2 icmp_ln287_19_fu_7342_p2 add_ln287_46_fu_7347_p2 add_ln287_19_fu_7353_p2 icmp_ln288_38_fu_7359_p2 select_ln287_38_fu_7364_p3 select_ln287_39_fu_7372_p3 first_iter_19_fu_7423_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_19_fu_7428_p2 icmp_ln288_39_fu_7433_p2 icmp_ln273_19_fu_7450_p2 add_ln273_19_fu_7455_p2 icmp_ln287_20_fu_7474_p2 add_ln287_47_fu_7479_p2 add_ln287_20_fu_7485_p2 icmp_ln288_40_fu_7491_p2 select_ln287_40_fu_7496_p3 select_ln287_41_fu_7504_p3 first_iter_20_fu_7551_p2 add_ln290_30_fu_7535_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_20_fu_7556_p2 icmp_ln288_41_fu_7561_p2 icmp_ln273_20_fu_7578_p2 add_ln273_20_fu_7583_p2 icmp_ln287_21_fu_7602_p2 add_ln287_48_fu_7607_p2 add_ln287_21_fu_7613_p2 icmp_ln288_42_fu_7619_p2 select_ln287_42_fu_7624_p3 select_ln287_43_fu_7632_p3 first_iter_21_fu_7683_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_21_fu_7688_p2 icmp_ln288_43_fu_7693_p2 icmp_ln273_21_fu_7710_p2 add_ln273_21_fu_7715_p2 icmp_ln287_22_fu_7734_p2 add_ln287_49_fu_7739_p2 add_ln287_22_fu_7745_p2 icmp_ln288_44_fu_7751_p2 select_ln287_44_fu_7756_p3 select_ln287_45_fu_7764_p3 first_iter_22_fu_7807_p2 add_ln290_33_fu_7791_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_22_fu_7812_p2 icmp_ln288_45_fu_7817_p2 icmp_ln273_22_fu_7834_p2 add_ln273_22_fu_7839_p2 icmp_ln287_23_fu_7858_p2 add_ln287_50_fu_7863_p2 add_ln287_23_fu_7869_p2 icmp_ln288_46_fu_7875_p2 select_ln287_46_fu_7880_p3 select_ln287_47_fu_7888_p3 first_iter_23_fu_7939_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_23_fu_7944_p2 icmp_ln288_47_fu_7949_p2 icmp_ln273_23_fu_7966_p2 add_ln273_23_fu_7971_p2 icmp_ln287_24_fu_7990_p2 add_ln287_51_fu_7995_p2 add_ln287_24_fu_8001_p2 icmp_ln288_48_fu_8007_p2 select_ln287_48_fu_8012_p3 select_ln287_49_fu_8020_p3 first_iter_24_fu_8071_p2 add_ln290_36_fu_8055_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_24_fu_8076_p2 icmp_ln288_49_fu_8085_p2 icmp_ln273_24_fu_8097_p2 add_ln273_24_fu_8102_p2 icmp_ln287_25_fu_8121_p2 add_ln287_52_fu_8126_p2 add_ln287_25_fu_8132_p2 icmp_ln288_50_fu_8138_p2 select_ln287_50_fu_8143_p3 select_ln287_51_fu_8151_p3 first_iter_25_fu_8206_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_25_fu_8211_p2 icmp_ln288_51_fu_8216_p2 icmp_ln273_25_fu_8233_p2 add_ln273_25_fu_8238_p2 icmp_ln287_26_fu_8257_p2 add_ln287_53_fu_8262_p2 add_ln287_26_fu_8268_p2 icmp_ln288_52_fu_8274_p2 select_ln287_52_fu_8279_p3 select_ln287_53_fu_8287_p3 first_iter_26_fu_8334_p2 add_ln290_39_fu_8318_p2 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_4_no_dsp_1_U50 add_ln288_26_fu_8339_p2 icmp_ln288_53_fu_8344_p2 icmp_ln296_fu_8361_p2 add_ln296_fu_8366_p2 icmp_ln298_fu_8415_p2 icmp_ln298_1_fu_8421_p2 or_ln298_fu_8427_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U52 and_ln298_fu_8431_p2 icmp_ln311_fu_8437_p2 add_ln311_fu_8442_p2 icmp_ln304_fu_8461_p2 add_ln304_fu_8466_p2",
          "Instances": [
            {
              "ModuleName": "layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS",
              "InstanceName": "grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295",
              "BindInstances": "icmp_ln245_fu_81_p2 add_ln245_fu_86_p2"
            },
            {
              "ModuleName": "layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES",
              "InstanceName": "grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303",
              "BindInstances": "icmp_ln273_fu_98_p2 add_ln273_fu_103_p2"
            }
          ]
        },
        {
          "ModuleName": "final_layer_output_reconstruction",
          "InstanceName": "grp_final_layer_output_reconstruction_fu_543",
          "BindInstances": "icmp_ln408_fu_432_p2 add_ln408_fu_438_p2 icmp_ln416_fu_485_p2 add_ln416_1_fu_491_p2 add_ln416_fu_585_p2 icmp_ln417_fu_591_p2 select_ln414_fu_597_p3 xor_ln414_fu_605_p2 icmp_ln418_fu_611_p2 and_ln414_fu_617_p2 select_ln416_fu_623_p3 add_ln417_fu_631_p2 empty_92_fu_637_p2 x_mid2_fu_643_p3 select_ln417_fu_651_p3 add_ln417_2_fu_720_p2 empty_93_fu_748_p2 add_ln427_2_fu_780_p2 add_ln427_fu_804_p2 add_ln427_1_fu_822_p2 icmp_ln427_fu_497_p2 pruned_addr_fu_514_p2 add_ln433_fu_532_p2 pruned_idx_2_fu_557_p2 add_ln418_fu_662_p2 add_ln417_1_fu_668_p2 select_ln417_1_fu_674_p3"
        }
      ]
    },
    "Info": {
      "streaming_bitmap_constructor": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pipeline_bitmap_stage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "layer_convolution_with_persistent_accelerator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "final_layer_output_reconstruction": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "minkowski_net_14_layer_pipeline": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "streaming_bitmap_constructor": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.520"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_105_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_109_2",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VOXEL_PROCESSING",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "L2_CONSTRUCTION_VITIS_LOOP_134_3",
            "TripCount": "4",
            "Latency": "64",
            "PipelineII": "16",
            "PipelineDepth": "17"
          },
          {
            "Name": "VITIS_LOOP_176_8",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_189_9",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "FF": "7619",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "14233",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "pipeline_bitmap_stage": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.520"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "FF": "10375",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "14316",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "",
          "LatencyWorst": "2049",
          "PipelineIIMin": "33",
          "PipelineIIMax": "2049",
          "PipelineII": "33 ~ 2049",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.400"
        },
        "Loops": [{
            "Name": "INIT_OUTPUT_BIAS",
            "TripCount": "",
            "LatencyMin": "32",
            "LatencyMax": "2048",
            "Latency": "32 ~ 2048",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "",
          "LatencyWorst": "3073",
          "PipelineIIMin": "10",
          "PipelineIIMax": "3073",
          "PipelineII": "10 ~ 3073",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "READ_NEIGHBOR_FEATURES",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "3072",
            "Latency": "9 ~ 3072",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "58",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "layer_convolution_with_persistent_accelerator": {
        "Latency": {
          "LatencyBest": "4674066",
          "LatencyAvg": "",
          "LatencyWorst": "8502419100066",
          "PipelineIIMin": "4674066",
          "PipelineIIMax": "8502419100066",
          "PipelineII": "4674066 ~ 8502419100066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.330"
        },
        "Loops": [{
            "Name": "PROCESS_PRUNED_VOXELS",
            "TripCount": "",
            "LatencyMin": "4674000",
            "LatencyMax": "8502419100000",
            "Latency": "4674000 ~ 8502419100000",
            "PipelineII": "",
            "PipelineDepthMin": "4674",
            "PipelineDepthMax": "85024191",
            "PipelineDepth": "4674 ~ 85024191",
            "Loops": [
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "READ_NEIGHBOR_FEATURES",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "3072",
                "Latency": "9 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "CONV_ACCUMULATE_VITIS_LOOP_288_1",
                "TripCount": "",
                "LatencyMin": "150",
                "LatencyMax": "3145734",
                "Latency": "150 ~ 3145734",
                "PipelineII": "3",
                "PipelineDepth": "10"
              },
              {
                "Name": "RELU_ACTIVATION",
                "TripCount": "",
                "LatencyMin": "48",
                "LatencyMax": "3072",
                "Latency": "48 ~ 3072",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "WRITE_OUTPUT_CROSS_ROW",
                "TripCount": "",
                "LatencyMin": "17",
                "LatencyMax": "1025",
                "Latency": "17 ~ 1025",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "WRITE_OUTPUT_DIRECT",
                "TripCount": "",
                "LatencyMin": "17",
                "LatencyMax": "1025",
                "Latency": "17 ~ 1025",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "48",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "31141",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "28025",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "final_layer_output_reconstruction": {
        "Latency": {
          "LatencyBest": "10485782",
          "LatencyAvg": "10485782",
          "LatencyWorst": "10485782",
          "PipelineII": "10485782",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [
          {
            "Name": "INIT_FULL_OUTPUT",
            "TripCount": "5242880",
            "Latency": "5242880",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2",
            "TripCount": "262144",
            "Latency": "5242894",
            "PipelineII": "20",
            "PipelineDepth": "35"
          }
        ],
        "Area": {
          "FF": "333",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1101",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "minkowski_net_14_layer_pipeline": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.330"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_96_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "10"
          },
          {
            "Name": "LAYER_PROCESSING",
            "TripCount": "14",
            "LatencyMin": "65436994",
            "LatencyMax": "119033867400994",
            "Latency": "65436994 ~ 119033867400994",
            "PipelineII": "",
            "PipelineDepthMin": "4674071",
            "PipelineDepthMax": "8502419100071",
            "PipelineDepth": "4674071 ~ 8502419100071"
          }
        ],
        "Area": {
          "BRAM_18K": "44",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "48",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "49338",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "1",
          "LUT": "48802",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-25 03:55:43 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
