#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 28 12:32:04 2025
# Process ID: 4780
# Current directory: C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17096 C:\Users\marci\Desktop\CCSDS_Projekt\SourceCode\CCSDS_Stack_Projekt.xpr
# Log file: C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/vivado.log
# Journal file: C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode\vivado.jou
# Running On: DESKTOP-HT5OLI6, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 12, Host memory: 17128 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.879 ; gain = 287.977
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TopLevel
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.754 ; gain = 398.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:14]
INFO: [Synth 8-3491] module 'TM_Generator' declared at 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:6' bound to instance 'U_TM_Generator' of component 'TM_Generator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'TM_Generator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:22]
INFO: [Synth 8-638] synthesizing module 'ASM' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/ASM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ASM' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/ASM.vhd:11]
INFO: [Synth 8-638] synthesizing module 'HeaderGenerator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/Header_Generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'HeaderGenerator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/Header_Generator.vhd:14]
INFO: [Synth 8-638] synthesizing module 'PacketSequencer' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/PacketSequencer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'PacketSequencer' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/PacketSequencer.vhd:24]
INFO: [Synth 8-638] synthesizing module 'FIFO_Stack' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FIFO_Stack' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd:25]
INFO: [Synth 8-638] synthesizing module 'OCFGenerator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/OCFGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'OCFGenerator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/OCFGenerator.vhd:14]
INFO: [Synth 8-638] synthesizing module 'FECGenerator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FECGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FECGenerator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FECGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TM_Generator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:22]
INFO: [Synth 8-3491] module 'TM_GEN_TestDriver' declared at 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_GEN_TestDriver.vhd:4' bound to instance 'U_TestDriver' of component 'TM_GEN_TestDriver' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:66]
INFO: [Synth 8-638] synthesizing module 'TM_GEN_TestDriver' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_GEN_TestDriver.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TM_GEN_TestDriver' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_GEN_TestDriver.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:14]
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "fifo_mem_reg" dissolved into registers
WARNING: [Synth 8-7129] Port buffer_out[16399] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16398] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16397] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16396] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16395] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16394] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16393] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16392] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16391] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16390] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16389] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16388] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16387] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16386] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16385] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16384] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16383] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16382] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16381] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16380] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16379] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16378] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16377] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16376] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16375] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16374] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16373] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16372] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16371] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16370] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16369] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16368] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16367] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16366] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16365] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16364] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16363] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16362] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16361] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16360] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16359] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16358] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16357] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16356] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16355] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16354] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16353] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16352] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16351] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16350] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16349] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16348] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16347] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16346] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16345] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16344] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16343] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16342] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16341] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16340] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16339] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16338] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16337] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16336] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16335] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16334] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16333] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16332] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16331] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16330] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16329] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16328] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16327] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16326] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16325] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16324] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16323] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16322] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16321] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16320] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16319] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16318] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16317] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16316] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16315] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16314] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16313] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16312] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16311] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16310] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16309] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16308] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16307] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16306] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16305] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16304] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16303] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16302] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16301] in module TM_GEN_TestDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port buffer_out[16300] in module TM_GEN_TestDriver is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 3541.902 ; gain = 1692.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 3547.715 ; gain = 1698.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 3547.715 ; gain = 1698.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3612.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/constrs_1/new/Ports.xdc]
Finished Parsing XDC File [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/constrs_1/new/Ports.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4289.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 4499.406 ; gain = 2650.082
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:06 . Memory (MB): peak = 4499.406 ; gain = 3044.590
update_compile_order -fileset sources_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed May 28 12:40:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.runs/synth_1/runme.log
[Wed May 28 12:40:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TopLevel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevel_vhdl.prj"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TopLevel'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevel_behav xil_defaultlib.TopLevel -log elaborate.log"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevel_behav xil_defaultlib.TopLevel -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packettypes
Compiling architecture behavioral of entity xil_defaultlib.ASM [asm_default]
Compiling architecture behavioral of entity xil_defaultlib.HeaderGenerator [headergenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.PacketSequencer [packetsequencer_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO_Stack [fifo_stack_default]
Compiling architecture behavioral of entity xil_defaultlib.OCFGenerator [ocfgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.FECGenerator [fecgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.TM_Generator [tm_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevel
Built simulation snapshot TopLevel_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_behav -key {Behavioral:sim_1:Functional:TopLevel} -tclbatch {TopLevel.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TopLevel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4779.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TopLevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4779.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:14]
INFO: [Synth 8-3491] module 'TM_Generator' declared at 'C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:6' bound to instance 'U_TM_Generator' of component 'TM_Generator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:43]
INFO: [Synth 8-638] synthesizing module 'TM_Generator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:22]
INFO: [Synth 8-638] synthesizing module 'ASM' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/ASM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ASM' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/ASM.vhd:11]
INFO: [Synth 8-638] synthesizing module 'HeaderGenerator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/Header_Generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'HeaderGenerator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/Header_Generator.vhd:14]
INFO: [Synth 8-638] synthesizing module 'PacketSequencer' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/PacketSequencer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'PacketSequencer' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/PacketSequencer.vhd:24]
INFO: [Synth 8-638] synthesizing module 'FIFO_Stack' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FIFO_Stack' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd:25]
INFO: [Synth 8-638] synthesizing module 'OCFGenerator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/OCFGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'OCFGenerator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/OCFGenerator.vhd:14]
INFO: [Synth 8-638] synthesizing module 'FECGenerator' [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FECGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FECGenerator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FECGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TM_Generator' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (0#1) [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:14]
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "fifo_mem_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 4779.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 4779.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 4779.000 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4779.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/constrs_1/new/Ports.xdc]
Finished Parsing XDC File [C:/Users/marci/Desktop/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/constrs_1/new/Ports.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4779.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:02 ; elapsed = 00:01:47 . Memory (MB): peak = 4826.863 ; gain = 47.863
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:47 . Memory (MB): peak = 4826.863 ; gain = 47.863
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:38:03 2025...
