/*
 * UART_for_PC.c
 *
 *  Created on: 13 ���. 2023 �.
 *      Author: denlo
 */

#include "UART_for_PC.h"

uint8_t UART_tx_buf[] = "Comitas";


void DMA1_Channel4_5_IRQHandler(void) {
	if ((DMA1->ISR & DMA_ISR_TCIF4) == DMA_ISR_TCIF4) {
		DMA1->IFCR |= DMA_IFCR_CTCIF4;
		DMA1_Channel4->CCR &= ~DMA_CCR_EN;
	}
	if ((DMA1->ISR & DMA_ISR_TCIF5) == DMA_ISR_TCIF5) {
		DMA1->IFCR |= DMA_IFCR_CTCIF5;

		if(UART_data_buf[0] == START_BYTE && rx_data_state == UART_DATA_WAITING) {
			rx_received_cmd = UART_data_buf[1];
			DMA1_Channel5->CCR &= ~DMA_CCR_EN;
			//amount of data and end byte
			size_of_parcel = (UART_data_buf[2] | (UART_data_buf[3] << 8)) + 1;
			DMA1_Channel5->CNDTR = size_of_parcel;
			DMA1_Channel5->CCR |= DMA_CCR_EN;
			rx_data_state = UART_CMD_RECEIVED;
			return;
		}

		if(UART_data_buf[size_of_parcel - 1] == END_BYTE) {
			DMA1_Channel5->CCR &= ~DMA_CCR_EN;
			DMA1_Channel5->CNDTR = 4;
			DMA1_Channel5->CCR |= DMA_CCR_EN;
			rx_data_state = UART_DATA_IN_BUF;
		}
	}
}

void init_GPIO_for_USART() {
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
	GPIOA->CRH |= GPIO_CRH_MODE9 | GPIO_CRH_CNF9_1;
}

void init_USART() {
	init_GPIO_for_USART();
	init_DMA_for_USART();

	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
	USART1->CR1 |= USART_CR1_TE;
	USART1->BRR = SystemCoreClock / 115200;
	USART1->CR3 |= USART_CR3_DMAT;
	USART1->CR1 |= USART_CR1_UE;
}


void init_DMA_for_USART() {
	RCC->AHBENR |= RCC_AHBENR_DMA1EN;
	//remap USART1 DMA on channel 4 and 5

	//USART TX channel - 4
	DMA1_Channel4->CCR |= DMA_CCR_DIR | DMA_CCR_MINC;
	DMA1_Channel4->CMAR = (uint32_t)(&UART_tx_buf[0]);
	DMA1_Channel4->CPAR = (uint32_t)(&(USART1->DR));
	DMA1_Channel4->CCR |= DMA_CCR_TCIE;
	DMA1_Channel4->CNDTR = 0;

	NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
	NVIC_SetPriority(DMA1_Channel4_5_IRQn, 3);
}

void UART_send_data() {
	DMA1_Channel4->CNDTR = 7;
	DMA1_Channel4->CCR |= DMA_CCR_EN;
	while(DMA1_Channel4->CCR & DMA_CCR_EN);
	for(int i = 0; i < 100; i++);
}

