Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 11 10:45:45 2023
| Host         : FBI-SURVEILANCE-TESLA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Elidon_timing_summary_routed.rpt -pb Elidon_timing_summary_routed.pb -rpx Elidon_timing_summary_routed.rpx -warn_on_violation
| Design       : Elidon
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          16          
TIMING-18  Warning   Missing input or output delay  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -30.688     -485.988                     17                  982        0.151        0.000                      0                  982        4.500        0.000                       0                   636  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -30.688     -485.988                     17                  982        0.151        0.000                      0                  982        4.500        0.000                       0                   636  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack      -30.688ns,  Total Violation     -485.988ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.688ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.689ns  (logic 27.399ns (67.338%)  route 13.290ns (32.662%))
  Logic Levels:           111  (CARRY4=90 LUT1=2 LUT3=1 LUT4=1 LUT5=16 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.001    44.133    executeStage/e2mReg_resultOrAdress_reg[7]_i_8_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.456 r  executeStage/e2mReg_resultOrAdress_reg[11]_i_8/O[1]
                         net (fo=1, routed)           0.486    44.943    decodeStage/_e2mReg_resultOrAdress_T_150[9]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.306    45.249 r  decodeStage/e2mReg_resultOrAdress[10]_i_2_comp/O
                         net (fo=1, routed)           0.414    45.662    decodeStage/e2mReg_resultOrAdress[10]_i_2_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I0_O)        0.119    45.781 r  decodeStage/e2mReg_resultOrAdress[10]_i_1/O
                         net (fo=1, routed)           0.000    45.781    executeStage/e2mReg_resultOrAdress_reg[15]_1[10]
    SLICE_X55Y46         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.452    14.793    executeStage/CLK
    SLICE_X55Y46         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[10]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)        0.075    15.093    executeStage/e2mReg_resultOrAdress_reg[10]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -45.781    
  -------------------------------------------------------------------
                         slack                                -30.688    

Slack (VIOLATED) :        -30.656ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.613ns  (logic 27.432ns (67.545%)  route 13.181ns (32.455%))
  Logic Levels:           112  (CARRY4=91 LUT1=2 LUT3=1 LUT4=1 LUT5=15 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.001    44.133    executeStage/e2mReg_resultOrAdress_reg[7]_i_8_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  executeStage/e2mReg_resultOrAdress_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.250    executeStage/e2mReg_resultOrAdress_reg[11]_i_8_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.489 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_10/O[2]
                         net (fo=1, routed)           0.640    45.129    decodeStage/_e2mReg_resultOrAdress_T_150[14]
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.301    45.430 r  decodeStage/e2mReg_resultOrAdress[15]_i_2/O
                         net (fo=1, routed)           0.151    45.581    decodeStage/e2mReg_resultOrAdress[15]_i_2_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I0_O)        0.124    45.705 r  decodeStage/e2mReg_resultOrAdress[15]_i_1/O
                         net (fo=1, routed)           0.000    45.705    executeStage/e2mReg_resultOrAdress_reg[15]_1[15]
    SLICE_X55Y44         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.452    14.793    executeStage/CLK
    SLICE_X55Y44         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[15]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.031    15.049    executeStage/e2mReg_resultOrAdress_reg[15]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -45.705    
  -------------------------------------------------------------------
                         slack                                -30.656    

Slack (VIOLATED) :        -30.616ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.571ns  (logic 27.123ns (66.853%)  route 13.448ns (33.147%))
  Logic Levels:           110  (CARRY4=88 LUT1=2 LUT3=1 LUT4=1 LUT5=18)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    44.051 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/O[1]
                         net (fo=1, routed)           0.754    44.804    decodeStage/_e2mReg_resultOrAdress_T_150[1]
    SLICE_X55Y39         LUT5 (Prop_lut5_I4_O)        0.306    45.110 r  decodeStage/e2mReg_resultOrAdress[2]_i_6/O
                         net (fo=1, routed)           0.151    45.262    decodeStage/e2mReg_resultOrAdress[2]_i_6_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124    45.386 r  decodeStage/e2mReg_resultOrAdress[2]_i_2/O
                         net (fo=1, routed)           0.154    45.540    decodeStage/e2mReg_resultOrAdress[2]_i_2_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124    45.664 r  decodeStage/e2mReg_resultOrAdress[2]_i_1/O
                         net (fo=1, routed)           0.000    45.664    executeStage/e2mReg_resultOrAdress_reg[15]_1[2]
    SLICE_X55Y39         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.450    14.791    executeStage/CLK
    SLICE_X55Y39         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)        0.032    15.048    executeStage/e2mReg_resultOrAdress_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -45.664    
  -------------------------------------------------------------------
                         slack                                -30.616    

Slack (VIOLATED) :        -30.610ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.566ns  (logic 27.406ns (67.559%)  route 13.160ns (32.441%))
  Logic Levels:           112  (CARRY4=91 LUT1=2 LUT3=1 LUT4=1 LUT5=16 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.001    44.133    executeStage/e2mReg_resultOrAdress_reg[7]_i_8_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  executeStage/e2mReg_resultOrAdress_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.250    executeStage/e2mReg_resultOrAdress_reg[11]_i_8_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.469 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.506    44.975    decodeStage/_e2mReg_resultOrAdress_T_150[12]
    SLICE_X55Y43         LUT6 (Prop_lut6_I3_O)        0.295    45.270 r  decodeStage/e2mReg_resultOrAdress[13]_i_2/O
                         net (fo=1, routed)           0.264    45.535    decodeStage/e2mReg_resultOrAdress[13]_i_2_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.124    45.659 r  decodeStage/e2mReg_resultOrAdress[13]_i_1/O
                         net (fo=1, routed)           0.000    45.659    executeStage/e2mReg_resultOrAdress_reg[15]_1[13]
    SLICE_X55Y43         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.452    14.793    executeStage/CLK
    SLICE_X55Y43         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[13]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)        0.031    15.049    executeStage/e2mReg_resultOrAdress_reg[13]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -45.659    
  -------------------------------------------------------------------
                         slack                                -30.610    

Slack (VIOLATED) :        -30.544ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.499ns  (logic 27.198ns (67.156%)  route 13.301ns (32.843%))
  Logic Levels:           110  (CARRY4=89 LUT1=2 LUT3=1 LUT4=1 LUT5=16 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.255 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.758    45.013    decodeStage/_e2mReg_resultOrAdress_T_150[6]
    SLICE_X55Y40         LUT6 (Prop_lut6_I3_O)        0.301    45.314 r  decodeStage/e2mReg_resultOrAdress[7]_i_2/O
                         net (fo=1, routed)           0.154    45.468    decodeStage/e2mReg_resultOrAdress[7]_i_2_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.124    45.592 r  decodeStage/e2mReg_resultOrAdress[7]_i_1/O
                         net (fo=1, routed)           0.000    45.592    executeStage/e2mReg_resultOrAdress_reg[15]_1[7]
    SLICE_X55Y40         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.450    14.791    executeStage/CLK
    SLICE_X55Y40         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[7]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.032    15.048    executeStage/e2mReg_resultOrAdress_reg[7]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -45.592    
  -------------------------------------------------------------------
                         slack                                -30.544    

Slack (VIOLATED) :        -30.491ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.358ns  (logic 27.521ns (68.193%)  route 12.837ns (31.807%))
  Logic Levels:           112  (CARRY4=91 LUT1=2 LUT3=1 LUT4=1 LUT5=15 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.001    44.133    executeStage/e2mReg_resultOrAdress_reg[7]_i_8_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  executeStage/e2mReg_resultOrAdress_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.250    executeStage/e2mReg_resultOrAdress_reg[11]_i_8_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.573 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.295    44.869    decodeStage/_e2mReg_resultOrAdress_T_150[13]
    SLICE_X55Y51         LUT6 (Prop_lut6_I1_O)        0.306    45.175 r  decodeStage/e2mReg_resultOrAdress[14]_i_3/O
                         net (fo=1, routed)           0.151    45.326    decodeStage/e2mReg_resultOrAdress[14]_i_3_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I1_O)        0.124    45.450 r  decodeStage/e2mReg_resultOrAdress[14]_i_1/O
                         net (fo=1, routed)           0.000    45.450    executeStage/e2mReg_resultOrAdress_reg[15]_1[14]
    SLICE_X55Y51         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.443    14.784    executeStage/CLK
    SLICE_X55Y51         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[14]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y51         FDRE (Setup_fdre_C_D)        0.031    14.959    executeStage/e2mReg_resultOrAdress_reg[14]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -45.450    
  -------------------------------------------------------------------
                         slack                                -30.491    

Slack (VIOLATED) :        -30.471ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.428ns  (logic 27.287ns (67.495%)  route 13.141ns (32.505%))
  Logic Levels:           110  (CARRY4=89 LUT1=2 LUT3=1 LUT4=1 LUT5=16 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.339 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.488    44.826    decodeStage/_e2mReg_resultOrAdress_T_150[5]
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.306    45.132 r  decodeStage/e2mReg_resultOrAdress[6]_i_2/O
                         net (fo=1, routed)           0.264    45.397    decodeStage/e2mReg_resultOrAdress[6]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.124    45.521 r  decodeStage/e2mReg_resultOrAdress[6]_i_1/O
                         net (fo=1, routed)           0.000    45.521    executeStage/e2mReg_resultOrAdress_reg[15]_1[6]
    SLICE_X57Y45         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.453    14.794    executeStage/CLK
    SLICE_X57Y45         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[6]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)        0.031    15.050    executeStage/e2mReg_resultOrAdress_reg[6]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -45.521    
  -------------------------------------------------------------------
                         slack                                -30.471    

Slack (VIOLATED) :        -30.446ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.401ns  (logic 27.172ns (67.255%)  route 13.229ns (32.745%))
  Logic Levels:           110  (CARRY4=89 LUT1=2 LUT3=1 LUT4=1 LUT5=16 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.235 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/O[0]
                         net (fo=1, routed)           0.689    44.923    decodeStage/_e2mReg_resultOrAdress_T_150[4]
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.295    45.218 r  decodeStage/e2mReg_resultOrAdress[5]_i_2_comp/O
                         net (fo=1, routed)           0.151    45.369    decodeStage/e2mReg_resultOrAdress[5]_i_2_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    45.493 r  decodeStage/e2mReg_resultOrAdress[5]_i_1/O
                         net (fo=1, routed)           0.000    45.493    executeStage/e2mReg_resultOrAdress_reg[15]_1[5]
    SLICE_X55Y41         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.451    14.792    executeStage/CLK
    SLICE_X55Y41         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.031    15.048    executeStage/e2mReg_resultOrAdress_reg[5]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -45.493    
  -------------------------------------------------------------------
                         slack                                -30.446    

Slack (VIOLATED) :        -30.380ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.337ns  (logic 27.032ns (67.015%)  route 13.305ns (32.984%))
  Logic Levels:           109  (CARRY4=88 LUT1=2 LUT3=1 LUT4=1 LUT5=16 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    44.083 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/O[3]
                         net (fo=1, routed)           0.513    44.596    decodeStage/_e2mReg_resultOrAdress_T_150[3]
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.307    44.903 r  decodeStage/e2mReg_resultOrAdress[4]_i_2/O
                         net (fo=1, routed)           0.402    45.305    decodeStage/e2mReg_resultOrAdress[4]_i_2_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I0_O)        0.124    45.429 r  decodeStage/e2mReg_resultOrAdress[4]_i_1/O
                         net (fo=1, routed)           0.000    45.429    executeStage/e2mReg_resultOrAdress_reg[15]_1[4]
    SLICE_X55Y41         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.451    14.792    executeStage/CLK
    SLICE_X55Y41         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.032    15.049    executeStage/e2mReg_resultOrAdress_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -45.429    
  -------------------------------------------------------------------
                         slack                                -30.380    

Slack (VIOLATED) :        -30.356ns  (required time - arrival time)
  Source:                 decodeStage/d2eReg_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_resultOrAdress_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.313ns  (logic 27.273ns (67.653%)  route 13.040ns (32.347%))
  Logic Levels:           110  (CARRY4=90 LUT1=2 LUT3=1 LUT4=1 LUT5=15 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.571     5.092    decodeStage/clock_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  decodeStage/d2eReg_rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  decodeStage/d2eReg_rs1_reg[0]/Q
                         net (fo=18, routed)          0.165     5.776    decodeStage/DI[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.900 r  decodeStage/i__carry_i_1/O
                         net (fo=1, routed)           0.619     6.519    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16
    SLICE_X55Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.099 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  executeStage/_e2mReg_resultOrAdress_T_1510_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.741     8.381    decodeStage/_e2mReg_resultOrAdress_T_150_carry[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.306     8.687 r  decodeStage/_e2mReg_resultOrAdress_T_150_carry_i_8/O
                         net (fo=1, routed)           0.000     8.687    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.200 r  executeStage/_e2mReg_resultOrAdress_T_150_carry/CO[3]
                         net (fo=1, routed)           0.000     9.200    executeStage/_e2mReg_resultOrAdress_T_150_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.317    executeStage/_e2mReg_resultOrAdress_T_150_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    executeStage/_e2mReg_resultOrAdress_T_150_carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.551    executeStage/_e2mReg_resultOrAdress_T_150_carry__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.708 r  executeStage/_e2mReg_resultOrAdress_T_150_carry__3/CO[1]
                         net (fo=21, routed)          1.044    10.752    executeStage/d2eReg_rs2_reg[15]_rep__0_0[0]
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.332    11.084 r  executeStage/e2mReg_resultOrAdress[15]_i_47/O
                         net (fo=1, routed)           0.000    11.084    executeStage/e2mReg_resultOrAdress[15]_i_47_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.617 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.617    executeStage/e2mReg_resultOrAdress_reg[15]_i_39_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.734    executeStage/e2mReg_resultOrAdress_reg[15]_i_34_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.851    executeStage/e2mReg_resultOrAdress_reg[15]_i_29_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.968    executeStage/e2mReg_resultOrAdress_reg[15]_i_18_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.197 r  executeStage/e2mReg_resultOrAdress_reg[15]_i_8/CO[2]
                         net (fo=23, routed)          0.625    12.822    decodeStage/_e2mReg_resultOrAdress_T_1500_in[1]
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.310    13.132 r  decodeStage/e2mReg_resultOrAdress[13]_i_47/O
                         net (fo=1, routed)           0.000    13.132    decodeStage/e2mReg_resultOrAdress[13]_i_47_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.665 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.665    decodeStage/e2mReg_resultOrAdress_reg[13]_i_30_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    decodeStage/e2mReg_resultOrAdress_reg[13]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.899    decodeStage/e2mReg_resultOrAdress_reg[13]_i_15_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.128 r  decodeStage/e2mReg_resultOrAdress_reg[14]_i_15/CO[2]
                         net (fo=23, routed)          0.673    14.801    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[13]
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.310    15.111 r  decodeStage/e2mReg_resultOrAdress[13]_i_52/O
                         net (fo=1, routed)           0.000    15.111    decodeStage/e2mReg_resultOrAdress[13]_i_52_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.661 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.661    decodeStage/e2mReg_resultOrAdress_reg[13]_i_39_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.775 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.775    decodeStage/e2mReg_resultOrAdress_reg[13]_i_29_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.889 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.889    decodeStage/e2mReg_resultOrAdress_reg[13]_i_19_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.003 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.003    decodeStage/e2mReg_resultOrAdress_reg[13]_i_14_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.231 r  decodeStage/e2mReg_resultOrAdress_reg[13]_i_8/CO[2]
                         net (fo=23, routed)          0.780    17.010    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[12]
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.313    17.323 r  decodeStage/e2mReg_resultOrAdress[12]_i_34/O
                         net (fo=1, routed)           0.000    17.323    decodeStage/e2mReg_resultOrAdress[12]_i_34_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.856 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.856    decodeStage/e2mReg_resultOrAdress_reg[12]_i_26_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.973 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.973    decodeStage/e2mReg_resultOrAdress_reg[12]_i_21_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.090 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.090    decodeStage/e2mReg_resultOrAdress_reg[12]_i_16_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.207 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.207    decodeStage/e2mReg_resultOrAdress_reg[12]_i_11_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.436 r  decodeStage/e2mReg_resultOrAdress_reg[12]_i_7/CO[2]
                         net (fo=23, routed)          0.485    18.921    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[11]
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.310    19.231 r  decodeStage/e2mReg_resultOrAdress[10]_i_53/O
                         net (fo=1, routed)           0.000    19.231    decodeStage/e2mReg_resultOrAdress[10]_i_53_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.764    decodeStage/e2mReg_resultOrAdress_reg[10]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.881    decodeStage/e2mReg_resultOrAdress_reg[10]_i_27_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.998    decodeStage/e2mReg_resultOrAdress_reg[10]_i_17_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.115 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.115    decodeStage/e2mReg_resultOrAdress_reg[10]_i_11_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.344 r  decodeStage/e2mReg_resultOrAdress_reg[11]_i_12/CO[2]
                         net (fo=23, routed)          0.466    20.810    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[10]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.310    21.120 r  decodeStage/e2mReg_resultOrAdress[10]_i_49/O
                         net (fo=1, routed)           0.000    21.120    decodeStage/e2mReg_resultOrAdress[10]_i_49_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.653 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.653    decodeStage/e2mReg_resultOrAdress_reg[10]_i_36_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.770 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.770    decodeStage/e2mReg_resultOrAdress_reg[10]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.887 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.887    decodeStage/e2mReg_resultOrAdress_reg[10]_i_16_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.004 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.004    decodeStage/e2mReg_resultOrAdress_reg[10]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.233 r  decodeStage/e2mReg_resultOrAdress_reg[10]_i_6/CO[2]
                         net (fo=23, routed)          0.485    22.718    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[9]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.310    23.028 r  decodeStage/e2mReg_resultOrAdress[9]_i_32/O
                         net (fo=1, routed)           0.000    23.028    decodeStage/e2mReg_resultOrAdress[9]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.561 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.561    decodeStage/e2mReg_resultOrAdress_reg[9]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.678 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.678    decodeStage/e2mReg_resultOrAdress_reg[9]_i_19_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.795 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.795    decodeStage/e2mReg_resultOrAdress_reg[9]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.912 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.912    decodeStage/e2mReg_resultOrAdress_reg[9]_i_9_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.141 r  decodeStage/e2mReg_resultOrAdress_reg[9]_i_7/CO[2]
                         net (fo=23, routed)          0.548    24.688    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[8]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.310    24.998 r  decodeStage/e2mReg_resultOrAdress[8]_i_34/O
                         net (fo=1, routed)           0.000    24.998    decodeStage/e2mReg_resultOrAdress[8]_i_34_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.531 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.531    decodeStage/e2mReg_resultOrAdress_reg[8]_i_26_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.648    decodeStage/e2mReg_resultOrAdress_reg[8]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.765 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.765    decodeStage/e2mReg_resultOrAdress_reg[8]_i_16_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.882 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.882    decodeStage/e2mReg_resultOrAdress_reg[8]_i_10_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.111 r  decodeStage/e2mReg_resultOrAdress_reg[8]_i_5/CO[2]
                         net (fo=23, routed)          0.846    26.957    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[7]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.310    27.267 r  decodeStage/e2mReg_resultOrAdress[7]_i_57/O
                         net (fo=1, routed)           0.000    27.267    decodeStage/e2mReg_resultOrAdress[7]_i_57_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.817 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.817    decodeStage/e2mReg_resultOrAdress_reg[7]_i_49_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.931 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.009    27.940    decodeStage/e2mReg_resultOrAdress_reg[7]_i_44_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.054 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.054    decodeStage/e2mReg_resultOrAdress_reg[7]_i_35_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.168    decodeStage/e2mReg_resultOrAdress_reg[7]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.396 r  decodeStage/e2mReg_resultOrAdress_reg[7]_i_9/CO[2]
                         net (fo=23, routed)          0.640    29.036    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[6]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.313    29.349 r  decodeStage/e2mReg_resultOrAdress[6]_i_27/O
                         net (fo=1, routed)           0.000    29.349    decodeStage/e2mReg_resultOrAdress[6]_i_27_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.899 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.899    decodeStage/e2mReg_resultOrAdress_reg[6]_i_20_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.013 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.013    decodeStage/e2mReg_resultOrAdress_reg[6]_i_15_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.127 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.127    decodeStage/e2mReg_resultOrAdress_reg[6]_i_10_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.355 r  decodeStage/e2mReg_resultOrAdress_reg[6]_i_7/CO[2]
                         net (fo=23, routed)          1.131    31.485    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[5]
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.313    31.798 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68/O
                         net (fo=1, routed)           0.000    31.798    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_68_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.331 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.331    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.448 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.448    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.565 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.565    decodeStage/e2mReg_resultOrAdress_reg[5]_i_14_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.682 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.682    decodeStage/e2mReg_resultOrAdress_reg[5]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.911 r  decodeStage/e2mReg_resultOrAdress_reg[5]_i_7/CO[2]
                         net (fo=23, routed)          0.485    33.396    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[4]
    SLICE_X54Y23         LUT5 (Prop_lut5_I0_O)        0.310    33.706 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59/O
                         net (fo=1, routed)           0.000    33.706    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_59_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.239 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.239    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_41_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.365    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_36_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.482 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.482    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_31_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.599 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.599    decodeStage/e2mReg_resultOrAdress_reg[4]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.828 r  decodeStage/e2mReg_resultOrAdress_reg[4]_i_6/CO[2]
                         net (fo=23, routed)          0.500    35.328    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.310    35.638 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45/O
                         net (fo=1, routed)           0.000    35.638    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_45_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.171 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.171    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_26_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.288 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.288    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_11_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.405 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.405    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.522 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.522    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_17_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.751 r  decodeStage/e2mReg_resultOrAdress_reg[3]_i_6/CO[2]
                         net (fo=23, routed)          0.500    37.251    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[2]
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.310    37.561 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30/O
                         net (fo=1, routed)           0.000    37.561    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_30_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.094 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.094    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.211 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.211    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_6_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.328 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.328    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_6_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.445 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.445    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_8_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.674 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_7/CO[2]
                         net (fo=23, routed)          0.500    39.174    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[1]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.310    39.484 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16/O
                         net (fo=1, routed)           0.000    39.484    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.017 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.017    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_2_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.134 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.134    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.251 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.251    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.368 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.368    decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.597 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_1/CO[2]
                         net (fo=22, routed)          0.494    41.091    decodeStage/d2eReg_rs2_reg[15]_rep__1_0[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.310    41.401 r  decodeStage/_e2mReg_resultOrAdress_T_150__1101_carry_i_5/O
                         net (fo=1, routed)           0.000    41.401    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_0[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.934 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry/CO[3]
                         net (fo=1, routed)           0.000    41.934    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.051 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.051    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.168 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.168    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.285 r  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.285    executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.442 f  executeStage/_e2mReg_resultOrAdress_T_150__1101_carry__3/CO[1]
                         net (fo=2, routed)           0.458    42.900    executeStage/_e2mReg_resultOrAdress_T_1500_in[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.332    43.232 r  executeStage/e2mReg_resultOrAdress[4]_i_11/O
                         net (fo=1, routed)           0.189    43.421    executeStage/e2mReg_resultOrAdress[4]_i_11_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    44.016 r  executeStage/e2mReg_resultOrAdress_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.016    executeStage/e2mReg_resultOrAdress_reg[4]_i_5_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  executeStage/e2mReg_resultOrAdress_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.001    44.133    executeStage/e2mReg_resultOrAdress_reg[7]_i_8_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.448 r  executeStage/e2mReg_resultOrAdress_reg[11]_i_8/O[3]
                         net (fo=1, routed)           0.650    45.098    decodeStage/_e2mReg_resultOrAdress_T_150[11]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.307    45.405 r  decodeStage/e2mReg_resultOrAdress[12]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    45.405    executeStage/e2mReg_resultOrAdress_reg[15]_1[12]
    SLICE_X57Y42         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.452    14.793    executeStage/CLK
    SLICE_X57Y42         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[12]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.031    15.049    executeStage/e2mReg_resultOrAdress_reg[12]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -45.405    
  -------------------------------------------------------------------
                         slack                                -30.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 decodeStage/d2eReg_instruction_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.560     1.443    decodeStage/clock_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  decodeStage/d2eReg_instruction_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  decodeStage/d2eReg_instruction_reg[8]/Q
                         net (fo=2, routed)           0.098     1.682    decodeStage/decodeStage_io_d2e_instruction[8]
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.727 r  decodeStage/e2mReg_rsdAdressOrStoreValue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    executeStage/e2mReg_rsdAdressOrStoreValue_reg[15]_0[0]
    SLICE_X50Y17         FDRE                                         r  executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.829     1.956    executeStage/CLK
    SLICE_X50Y17         FDRE                                         r  executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.120     1.576    executeStage/e2mReg_rsdAdressOrStoreValue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 fetchStage/pcReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetchStage/f2dReg_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.559     1.442    fetchStage/CLK
    SLICE_X55Y18         FDRE                                         r  fetchStage/pcReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fetchStage/pcReg_reg[7]/Q
                         net (fo=2, routed)           0.125     1.708    fetchStage/D[7]
    SLICE_X57Y17         FDRE                                         r  fetchStage/f2dReg_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.829     1.956    fetchStage/CLK
    SLICE_X57Y17         FDRE                                         r  fetchStage/f2dReg_pc_reg[7]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.072     1.550    fetchStage/f2dReg_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fetchStage/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetchStage/f2dReg_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.016%)  route 0.125ns (46.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.559     1.442    fetchStage/CLK
    SLICE_X55Y18         FDRE                                         r  fetchStage/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fetchStage/pcReg_reg[6]/Q
                         net (fo=2, routed)           0.125     1.708    fetchStage/D[6]
    SLICE_X57Y17         FDRE                                         r  fetchStage/f2dReg_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.829     1.956    fetchStage/CLK
    SLICE_X57Y17         FDRE                                         r  fetchStage/f2dReg_pc_reg[6]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.070     1.548    fetchStage/f2dReg_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fetchStage/pcReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetchStage/f2dReg_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.558     1.441    fetchStage/CLK
    SLICE_X55Y19         FDRE                                         r  fetchStage/pcReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  fetchStage/pcReg_reg[11]/Q
                         net (fo=2, routed)           0.125     1.707    fetchStage/D[11]
    SLICE_X57Y19         FDRE                                         r  fetchStage/f2dReg_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.827     1.954    fetchStage/CLK
    SLICE_X57Y19         FDRE                                         r  fetchStage/f2dReg_pc_reg[11]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.071     1.547    fetchStage/f2dReg_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 executeStage/e2mReg_rsdAdressOrStoreValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryStage/writeValueReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.562     1.445    executeStage/CLK
    SLICE_X53Y15         FDRE                                         r  executeStage/e2mReg_rsdAdressOrStoreValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  executeStage/e2mReg_rsdAdressOrStoreValue_reg[13]/Q
                         net (fo=21, routed)          0.120     1.706    memoryStage/D[13]
    SLICE_X53Y14         FDRE                                         r  memoryStage/writeValueReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.832     1.959    memoryStage/CLK
    SLICE_X53Y14         FDRE                                         r  memoryStage/writeValueReg_reg[13]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.070     1.530    memoryStage/writeValueReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fetchStage/f2dReg_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeStage/d2eReg_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.562     1.445    fetchStage/CLK
    SLICE_X57Y17         FDRE                                         r  fetchStage/f2dReg_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fetchStage/f2dReg_pc_reg[6]/Q
                         net (fo=1, routed)           0.116     1.702    decodeStage/d2eReg_pc_reg[15]_0[6]
    SLICE_X57Y17         FDRE                                         r  decodeStage/d2eReg_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.829     1.956    decodeStage/clock_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  decodeStage/d2eReg_pc_reg[6]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.070     1.515    decodeStage/d2eReg_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fetchStage/f2dReg_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeStage/d2eReg_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.562     1.445    fetchStage/CLK
    SLICE_X57Y17         FDRE                                         r  fetchStage/f2dReg_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fetchStage/f2dReg_pc_reg[7]/Q
                         net (fo=1, routed)           0.116     1.702    decodeStage/d2eReg_pc_reg[15]_0[7]
    SLICE_X57Y17         FDRE                                         r  decodeStage/d2eReg_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.829     1.956    decodeStage/clock_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  decodeStage/d2eReg_pc_reg[7]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.066     1.511    decodeStage/d2eReg_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fetchStage/f2dReg_instruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeStage/d2eReg_instruction_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.561     1.444    fetchStage/CLK
    SLICE_X53Y16         FDRE                                         r  fetchStage/f2dReg_instruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  fetchStage/f2dReg_instruction_reg[12]/Q
                         net (fo=1, routed)           0.116     1.701    decodeStage/Q[8]
    SLICE_X53Y16         FDRE                                         r  decodeStage/d2eReg_instruction_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.830     1.957    decodeStage/clock_IBUF_BUFG
    SLICE_X53Y16         FDRE                                         r  decodeStage/d2eReg_instruction_reg[12]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.066     1.510    decodeStage/d2eReg_instruction_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fetchStage/f2dReg_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeStage/d2eReg_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.561     1.444    fetchStage/CLK
    SLICE_X48Y16         FDRE                                         r  fetchStage/f2dReg_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  fetchStage/f2dReg_pc_reg[3]/Q
                         net (fo=1, routed)           0.119     1.704    decodeStage/d2eReg_pc_reg[15]_0[3]
    SLICE_X48Y16         FDRE                                         r  decodeStage/d2eReg_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.829     1.956    decodeStage/clock_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  decodeStage/d2eReg_pc_reg[3]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.066     1.510    decodeStage/d2eReg_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fetchStage/f2dReg_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeStage/d2eReg_pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.561     1.444    fetchStage/CLK
    SLICE_X48Y16         FDRE                                         r  fetchStage/f2dReg_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  fetchStage/f2dReg_pc_reg[1]/Q
                         net (fo=1, routed)           0.125     1.710    decodeStage/d2eReg_pc_reg[15]_0[1]
    SLICE_X48Y16         FDRE                                         r  decodeStage/d2eReg_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.829     1.956    decodeStage/clock_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  decodeStage/d2eReg_pc_reg[1]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.070     1.514    decodeStage/d2eReg_pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   dataMemory/displayValue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   dataMemory/displayValue_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   dataMemory/displayValue_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   dataMemory/displayValue_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   dataMemory/displayValue_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   dataMemory/displayValue_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   dataMemory/displayValue_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   dataMemory/displayValue_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   dataMemory/displayValue_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   dataMemory/displayValue_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   dataMemory/displayValue_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   dataMemory/displayValue_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   dataMemory/displayValue_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   dataMemory/displayValue_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   dataMemory/displayValue_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   dataMemory/displayValue_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   dataMemory/displayValue_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   dataMemory/displayValue_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   dataMemory/displayValue_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   dataMemory/displayValue_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   dataMemory/displayValue_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   dataMemory/displayValue_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataMemory/displayValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 4.471ns (50.526%)  route 4.378ns (49.474%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.624     5.145    dataMemory/clock_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  dataMemory/displayValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  dataMemory/displayValue_reg[11]/Q
                         net (fo=1, routed)           1.146     6.747    dataMemory/dataMemory_io_displayValue[11]
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.871 r  dataMemory/io_display_segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.167     8.038    dataMemory/io_display_segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.153     8.191 r  dataMemory/io_display_segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065    10.257    io_display_segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    13.995 r  io_display_segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.995    io_display_segments[6]
    U7                                                                r  io_display_segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.224ns (50.588%)  route 4.126ns (49.412%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.624     5.145    dataMemory/clock_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  dataMemory/displayValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  dataMemory/displayValue_reg[11]/Q
                         net (fo=1, routed)           1.146     6.747    dataMemory/dataMemory_io_displayValue[11]
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.871 r  dataMemory/io_display_segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.167     8.038    dataMemory/io_display_segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.162 r  dataMemory/io_display_segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     9.975    io_display_segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.495 r  io_display_segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.495    io_display_segments[4]
    U5                                                                r  io_display_segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 4.467ns (53.498%)  route 3.883ns (46.502%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.624     5.145    dataMemory/clock_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  dataMemory/displayValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  dataMemory/displayValue_reg[2]/Q
                         net (fo=1, routed)           0.954     6.555    dataMemory/dataMemory_io_displayValue[2]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.679 r  dataMemory/io_display_segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.004     7.683    dataMemory/io_display_segments_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.152     7.835 r  dataMemory/io_display_segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924     9.760    io_display_segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    13.494 r  io_display_segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.494    io_display_segments[0]
    W7                                                                r  io_display_segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.133ns  (logic 4.436ns (54.550%)  route 3.696ns (45.450%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.624     5.145    dataMemory/clock_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  dataMemory/displayValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  dataMemory/displayValue_reg[11]/Q
                         net (fo=1, routed)           1.146     6.747    dataMemory/dataMemory_io_displayValue[11]
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.871 r  dataMemory/io_display_segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.832     7.703    dataMemory/io_display_segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.148     7.851 r  dataMemory/io_display_segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     9.570    io_display_segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.278 r  io_display_segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.278    io_display_segments[5]
    V5                                                                r  io_display_segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.233ns (52.187%)  route 3.878ns (47.813%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.620     5.141    displayMultiplexer/CLK
    SLICE_X62Y23         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayMultiplexer/digitReg_reg[1]/Q
                         net (fo=9, routed)           1.214     6.811    dataMemory/io_display_segments_OBUF[6]_inst_i_1_0[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.935 r  dataMemory/io_display_segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.860     7.795    dataMemory/io_display_segments_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.919 r  dataMemory/io_display_segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.805     9.724    io_display_segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.253 r  io_display_segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.253    io_display_segments[1]
    W6                                                                r  io_display_segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 4.239ns (53.724%)  route 3.651ns (46.276%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.624     5.145    dataMemory/clock_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  dataMemory/displayValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  dataMemory/displayValue_reg[11]/Q
                         net (fo=1, routed)           1.146     6.747    dataMemory/dataMemory_io_displayValue[11]
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.871 r  dataMemory/io_display_segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.832     7.703    dataMemory/io_display_segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.827 r  dataMemory/io_display_segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     9.501    io_display_segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.036 r  io_display_segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.036    io_display_segments[2]
    U8                                                                r  io_display_segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/leds_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 3.977ns (51.245%)  route 3.784ns (48.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.139    dataMemory/clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  dataMemory/leds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dataMemory/leds_reg[15]/Q
                         net (fo=1, routed)           3.784     9.380    io_leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.901 r  io_leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.901    io_leds[15]
    L1                                                                r  io_leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.723ns  (logic 4.240ns (54.895%)  route 3.483ns (45.104%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.624     5.145    dataMemory/clock_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  dataMemory/displayValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  dataMemory/displayValue_reg[2]/Q
                         net (fo=1, routed)           0.954     6.555    dataMemory/dataMemory_io_displayValue[2]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.679 r  dataMemory/io_display_segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.004     7.683    dataMemory/io_display_segments_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.807 r  dataMemory/io_display_segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     9.333    io_display_segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.868 r  io_display_segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.868    io_display_segments[3]
    V8                                                                r  io_display_segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.048ns (54.167%)  route 3.425ns (45.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.553     5.074    dataMemory/clock_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  dataMemory/leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  dataMemory/leds_reg[1]/Q
                         net (fo=1, routed)           3.425     9.017    io_leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.547 r  io_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.547    io_leds[1]
    E19                                                               r  io_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/leds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 3.974ns (54.014%)  route 3.383ns (45.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.139    dataMemory/clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  dataMemory/leds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dataMemory/leds_reg[12]/Q
                         net (fo=1, routed)           3.383     8.979    io_leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.497 r  io_leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.497    io_leds[12]
    P3                                                                r  io_leds[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataMemory/leds_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.346ns (74.535%)  route 0.460ns (25.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.582     1.465    dataMemory/clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  dataMemory/leds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dataMemory/leds_reg[11]/Q
                         net (fo=1, routed)           0.460     2.066    io_leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.271 r  io_leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.271    io_leds[11]
    U3                                                                r  io_leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/leds_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.367ns (71.116%)  route 0.555ns (28.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.582     1.465    dataMemory/clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  dataMemory/leds_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dataMemory/leds_reg[10]/Q
                         net (fo=1, routed)           0.555     2.161    io_leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.388 r  io_leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.388    io_leds[10]
    W3                                                                r  io_leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/leds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.350ns (69.258%)  route 0.599ns (30.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.582     1.465    dataMemory/clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  dataMemory/leds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dataMemory/leds_reg[9]/Q
                         net (fo=1, routed)           0.599     2.206    io_leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.415 r  io_leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.415    io_leds[9]
    V3                                                                r  io_leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.386ns (68.394%)  route 0.641ns (31.606%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.583     1.466    displayMultiplexer/CLK
    SLICE_X62Y23         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayMultiplexer/digitReg_reg[1]/Q
                         net (fo=9, routed)           0.189     1.796    displayMultiplexer/Q[1]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  displayMultiplexer/io_display_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.293    io_display_selector_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.493 r  io_display_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.493    io_display_selector[1]
    U4                                                                r  io_display_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.390ns (67.914%)  route 0.657ns (32.086%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.583     1.466    displayMultiplexer/CLK
    SLICE_X62Y23         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=10, routed)          0.197     1.804    displayMultiplexer/Q[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  displayMultiplexer/io_display_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.460     2.309    io_display_selector_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.513 r  io_display_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.513    io_display_selector[0]
    U2                                                                r  io_display_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.469ns (71.178%)  route 0.595ns (28.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.583     1.466    displayMultiplexer/CLK
    SLICE_X62Y23         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=10, routed)          0.208     1.815    displayMultiplexer/Q[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.042     1.857 r  displayMultiplexer/io_display_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.244    io_display_selector_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.530 r  io_display_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.530    io_display_selector[2]
    V4                                                                r  io_display_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.462ns (70.597%)  route 0.609ns (29.403%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.583     1.466    displayMultiplexer/CLK
    SLICE_X62Y23         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=10, routed)          0.197     1.804    displayMultiplexer/Q[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.043     1.847 r  displayMultiplexer/io_display_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.259    io_display_selector_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.538 r  io_display_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.538    io_display_selector[3]
    W4                                                                r  io_display_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.467ns (70.505%)  route 0.614ns (29.495%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.585     1.468    dataMemory/clock_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  dataMemory/displayValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  dataMemory/displayValue_reg[7]/Q
                         net (fo=1, routed)           0.122     1.731    dataMemory/dataMemory_io_displayValue[7]
    SLICE_X58Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  dataMemory/io_display_segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.212     1.988    dataMemory/io_display_segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  dataMemory/io_display_segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.313    io_display_segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.549 r  io_display_segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.549    io_display_segments[3]
    V8                                                                r  io_display_segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.467ns (69.536%)  route 0.643ns (30.464%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.585     1.468    dataMemory/clock_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  dataMemory/displayValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  dataMemory/displayValue_reg[0]/Q
                         net (fo=1, routed)           0.157     1.766    dataMemory/dataMemory_io_displayValue[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  dataMemory/io_display_segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.157     1.968    dataMemory/io_display_segments_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.013 r  dataMemory/io_display_segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.342    io_display_segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.578 r  io_display_segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.578    io_display_segments[2]
    U8                                                                r  io_display_segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMemory/displayValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.452ns (68.123%)  route 0.679ns (31.877%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.585     1.468    dataMemory/clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  dataMemory/displayValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  dataMemory/displayValue_reg[10]/Q
                         net (fo=1, routed)           0.098     1.707    dataMemory/dataMemory_io_displayValue[10]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  dataMemory/io_display_segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.202     1.954    dataMemory/io_display_segments_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.999 r  dataMemory/io_display_segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.379    io_display_segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.599 r  io_display_segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.599    io_display_segments[4]
    U5                                                                r  io_display_segments[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           374 Endpoints
Min Delay           374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            executeStage/e2mReg_resultOrAdress_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.975ns  (logic 1.451ns (16.169%)  route 7.524ns (83.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         7.524     8.975    executeStage/SR[0]
    SLICE_X55Y46         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.452     4.793    executeStage/CLK
    SLICE_X55Y46         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.907ns  (logic 1.575ns (17.685%)  route 7.331ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.664     8.907    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.508     4.849    displayMultiplexer/CLK
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.907ns  (logic 1.575ns (17.685%)  route 7.331ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.664     8.907    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.508     4.849    displayMultiplexer/CLK
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.907ns  (logic 1.575ns (17.685%)  route 7.331ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.664     8.907    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.508     4.849    displayMultiplexer/CLK
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.907ns  (logic 1.575ns (17.685%)  route 7.331ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.664     8.907    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.508     4.849    displayMultiplexer/CLK
    SLICE_X60Y18         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            executeStage/e2mReg_resultOrAdress_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.884ns  (logic 1.451ns (16.334%)  route 7.433ns (83.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         7.433     8.884    executeStage/SR[0]
    SLICE_X55Y51         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.443     4.784    executeStage/CLK
    SLICE_X55Y51         FDRE                                         r  executeStage/e2mReg_resultOrAdress_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.877ns  (logic 1.575ns (17.744%)  route 7.302ns (82.256%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.635     8.877    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.506     4.847    displayMultiplexer/CLK
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.877ns  (logic 1.575ns (17.744%)  route 7.302ns (82.256%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.635     8.877    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.506     4.847    displayMultiplexer/CLK
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.877ns  (logic 1.575ns (17.744%)  route 7.302ns (82.256%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.635     8.877    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.506     4.847    displayMultiplexer/CLK
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.877ns  (logic 1.575ns (17.744%)  route 7.302ns (82.256%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=342, routed)         6.668     8.119    displayMultiplexer/SR[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.243 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.635     8.877    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.506     4.847    displayMultiplexer/CLK
    SLICE_X60Y21         FDRE                                         r  displayMultiplexer/countReg_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_switches[9]
                            (input port)
  Destination:            dataMemory/switches_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.220ns (22.401%)  route 0.763ns (77.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  io_switches[9] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  io_switches_IBUF[9]_inst/O
                         net (fo=1, routed)           0.763     0.983    dataMemory/D[9]
    SLICE_X60Y10         FDRE                                         r  dataMemory/switches_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.862     1.989    dataMemory/clock_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  dataMemory/switches_reg[9]/C

Slack:                    inf
  Source:                 io_switches[8]
                            (input port)
  Destination:            dataMemory/switches_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.223ns (22.506%)  route 0.766ns (77.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  io_switches[8] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_switches_IBUF[8]_inst/O
                         net (fo=1, routed)           0.766     0.989    dataMemory/D[8]
    SLICE_X60Y14         FDRE                                         r  dataMemory/switches_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.859     1.986    dataMemory/clock_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  dataMemory/switches_reg[8]/C

Slack:                    inf
  Source:                 io_switches[11]
                            (input port)
  Destination:            dataMemory/switches_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.232ns (22.913%)  route 0.780ns (77.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  io_switches[11] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_switches_IBUF[11]_inst/O
                         net (fo=1, routed)           0.780     1.012    dataMemory/D[11]
    SLICE_X57Y19         FDRE                                         r  dataMemory/switches_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.827     1.954    dataMemory/clock_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  dataMemory/switches_reg[11]/C

Slack:                    inf
  Source:                 io_switches[14]
                            (input port)
  Destination:            dataMemory/switches_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.223ns (21.808%)  route 0.801ns (78.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  io_switches[14] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_switches_IBUF[14]_inst/O
                         net (fo=1, routed)           0.801     1.024    dataMemory/D[14]
    SLICE_X58Y15         FDRE                                         r  dataMemory/switches_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.858     1.985    dataMemory/clock_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  dataMemory/switches_reg[14]/C

Slack:                    inf
  Source:                 io_switches[3]
                            (input port)
  Destination:            dataMemory/switches_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.217ns (20.638%)  route 0.833ns (79.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_switches_IBUF[3]_inst/O
                         net (fo=1, routed)           0.833     1.050    dataMemory/D[3]
    SLICE_X40Y9          FDRE                                         r  dataMemory/switches_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.832     1.959    dataMemory/clock_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  dataMemory/switches_reg[3]/C

Slack:                    inf
  Source:                 io_switches[12]
                            (input port)
  Destination:            dataMemory/switches_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.237ns (22.378%)  route 0.821ns (77.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  io_switches[12] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  io_switches_IBUF[12]_inst/O
                         net (fo=1, routed)           0.821     1.057    dataMemory/D[12]
    SLICE_X57Y19         FDRE                                         r  dataMemory/switches_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.827     1.954    dataMemory/clock_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  dataMemory/switches_reg[12]/C

Slack:                    inf
  Source:                 io_switches[1]
                            (input port)
  Destination:            dataMemory/switches_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.229ns (20.426%)  route 0.893ns (79.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_switches_IBUF[1]_inst/O
                         net (fo=1, routed)           0.893     1.123    dataMemory/D[1]
    SLICE_X40Y11         FDRE                                         r  dataMemory/switches_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.831     1.958    dataMemory/clock_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  dataMemory/switches_reg[1]/C

Slack:                    inf
  Source:                 io_switches[13]
                            (input port)
  Destination:            dataMemory/switches_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.221ns (19.681%)  route 0.902ns (80.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  io_switches[13] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_switches_IBUF[13]_inst/O
                         net (fo=1, routed)           0.902     1.123    dataMemory/D[13]
    SLICE_X53Y23         FDRE                                         r  dataMemory/switches_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.822     1.949    dataMemory/clock_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  dataMemory/switches_reg[13]/C

Slack:                    inf
  Source:                 io_switches[10]
                            (input port)
  Destination:            dataMemory/switches_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.226ns (20.026%)  route 0.902ns (79.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  io_switches[10] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  io_switches_IBUF[10]_inst/O
                         net (fo=1, routed)           0.902     1.128    dataMemory/D[10]
    SLICE_X60Y11         FDRE                                         r  dataMemory/switches_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.862     1.989    dataMemory/clock_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  dataMemory/switches_reg[10]/C

Slack:                    inf
  Source:                 io_switches[5]
                            (input port)
  Destination:            dataMemory/switches_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.234ns (20.072%)  route 0.932ns (79.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  io_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    io_switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  io_switches_IBUF[5]_inst/O
                         net (fo=1, routed)           0.932     1.166    dataMemory/D[5]
    SLICE_X40Y11         FDRE                                         r  dataMemory/switches_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.831     1.958    dataMemory/clock_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  dataMemory/switches_reg[5]/C





