module PC(re_PC,wr_PC,clk,rst,PCin,PCout);

	input re_PC,wr_PC,clk,rst;
	input [17:0] PCin;    	//Input to the memory address register
	output [17:0] PCout;   	//Output of the MD register
	reg [17:0] PCout,PC;
	
	always @ ( posedge clk )
	begin
	if(rst)               	//Reset condition
		begin
			PCout <= 18'd0;
			PC <= 18'd0;
		end
	
	else if(re_PC)  			//Reading the Memory data value
		begin
			PCout <= PC;
		end
	
	else if(wr_PC) 			//Writing into PC.
		begin
			PC <= PCin;
		end
	
	end

endmodule
