{
  "module_name": "pinctrl-sdx65.c",
  "hash_id": "e0314deb2b3d4f9d91f8647fe5b2eb50164d6360c97dc15ffd9f88cbf3f572a6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sdx65.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_BASE 0x0\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_BASE + REG_SIZE * id,\t\t\t\\\n\t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc sdx65_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"UFS_RESET\"),\n\tPINCTRL_PIN(109, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(110, \"SDC1_CLK\"),\n\tPINCTRL_PIN(111, \"SDC1_CMD\"),\n\tPINCTRL_PIN(112, \"SDC1_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\n\nstatic const unsigned int ufs_reset_pins[] = { 108 };\nstatic const unsigned int sdc1_rclk_pins[] = { 109 };\nstatic const unsigned int sdc1_clk_pins[] = { 110 };\nstatic const unsigned int sdc1_cmd_pins[] = { 111 };\nstatic const unsigned int sdc1_data_pins[] = { 112 };\n\nenum sdx65_functions {\n\tmsm_mux_qlink0_wmss,\n\tmsm_mux_adsp_ext,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_audio_ref,\n\tmsm_mux_bimc_dte0,\n\tmsm_mux_bimc_dte1,\n\tmsm_mux_blsp_i2c1,\n\tmsm_mux_blsp_i2c2,\n\tmsm_mux_blsp_i2c3,\n\tmsm_mux_blsp_i2c4,\n\tmsm_mux_blsp_spi1,\n\tmsm_mux_blsp_spi2,\n\tmsm_mux_blsp_spi3,\n\tmsm_mux_blsp_spi4,\n\tmsm_mux_blsp_uart1,\n\tmsm_mux_blsp_uart2,\n\tmsm_mux_blsp_uart3,\n\tmsm_mux_blsp_uart4,\n\tmsm_mux_char_exec,\n\tmsm_mux_coex_uart,\n\tmsm_mux_coex_uart2,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ebi0_wrcdc,\n\tmsm_mux_ebi2_a,\n\tmsm_mux_ebi2_lcd,\n\tmsm_mux_ext_dbg,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gpio,\n\tmsm_mux_i2s_mclk,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_m_voc,\n\tmsm_mux_mgpi_clk,\n\tmsm_mux_native_char,\n\tmsm_mux_native_tsens,\n\tmsm_mux_native_tsense,\n\tmsm_mux_nav_gpio,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pci_e,\n\tmsm_mux_pcie_clkreq,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_ref,\n\tmsm_mux_pri_mi2s,\n\tmsm_mux_pri_mi2s_ws,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qlink0_en,\n\tmsm_mux_qlink0_req,\n\tmsm_mux_qlink1_en,\n\tmsm_mux_qlink1_req,\n\tmsm_mux_qlink1_wmss,\n\tmsm_mux_qlink2_en,\n\tmsm_mux_qlink2_req,\n\tmsm_mux_qlink2_wmss,\n\tmsm_mux_sdc1_tb,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_spmi_coex,\n\tmsm_mux_spmi_vgi,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_usb2phy_ac,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\",\n};\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio0\",\n};\nstatic const char * const blsp_uart1_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio48\", \"gpio49\", \"gpio80\",\n\t\"gpio81\",\n};\nstatic const char * const ebi0_wrcdc_groups[] = {\n\t\"gpio0\", \"gpio2\",\n};\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio1\",\n};\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio2\",\n};\nstatic const char * const blsp_i2c1_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio82\", \"gpio83\",\n};\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio3\",\n};\nstatic const char * const blsp_spi2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\", \"gpio23\", \"gpio47\", \"gpio62\",\n};\nstatic const char * const blsp_uart2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\", \"gpio63\", \"gpio64\", \"gpio65\",\n\t\"gpio66\",\n};\nstatic const char * const blsp_i2c2_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio65\", \"gpio66\",\n};\nstatic const char * const char_exec_groups[] = {\n\t\"gpio6\", \"gpio7\",\n};\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\", \"gpio12\", \"gpio13\",\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n\t\"gpio33\", \"gpio42\", \"gpio63\", \"gpio64\", \"gpio65\", \"gpio66\",\n};\nstatic const char * const blsp_spi3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio23\", \"gpio47\", \"gpio62\",\n};\nstatic const char * const blsp_uart3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const ext_dbg_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const blsp_i2c3_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const pri_mi2s_ws_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const pri_mi2s_groups[] = {\n\t\"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const native_tsens_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const bimc_dte0_groups[] = {\n\t\"gpio14\", \"gpio59\",\n};\nstatic const char * const bimc_dte1_groups[] = {\n\t\"gpio15\", \"gpio61\",\n};\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char * const blsp_spi4_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio23\", \"gpio47\", \"gpio62\",\n};\nstatic const char * const blsp_uart4_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio22\", \"gpio23\", \"gpio48\",\n\t\"gpio49\",\n};\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio16\", \"gpio16\", \"gpio17\", \"gpio17\", \"gpio54\", \"gpio54\", \"gpio55\",\n\t\"gpio55\", \"gpio59\", \"gpio60\", \"gpio65\", \"gpio65\", \"gpio66\", \"gpio66\",\n\t\"gpio94\", \"gpio94\", \"gpio95\", \"gpio95\",\n};\nstatic const char * const blsp_i2c4_groups[] = {\n\t\"gpio18\", \"gpio19\", \"gpio84\", \"gpio85\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio23\", \"gpio47\", \"gpio62\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\",\n};\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio24\", \"gpio25\",\n};\nstatic const char * const qlink0_wmss_groups[] = {\n\t\"gpio28\",\n};\nstatic const char * const native_tsense_groups[] = {\n\t\"gpio29\", \"gpio72\",\n};\nstatic const char * const nav_gpio_groups[] = {\n\t\"gpio31\", \"gpio32\",\n};\nstatic const char * const pll_ref_groups[] = {\n\t\"gpio32\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio33\",\n};\nstatic const char * const qlink0_en_groups[] = {\n\t\"gpio34\",\n};\nstatic const char * const qlink0_req_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio36\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio38\",\n};\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio40\",\n};\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio41\",\n};\nstatic const char * const coex_uart_groups[] = {\n\t\"gpio44\", \"gpio45\",\n};\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio45\", \"gpio46\",\n};\nstatic const char * const m_voc_groups[] = {\n\t\"gpio46\", \"gpio48\", \"gpio49\", \"gpio59\", \"gpio60\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n};\nstatic const char * const pci_e_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio55\",\n};\nstatic const char * const pcie_clkreq_groups[] = {\n\t\"gpio56\",\n};\nstatic const char * const native_char_groups[] = {\n\t\"gpio26\", \"gpio29\", \"gpio33\", \"gpio42\", \"gpio57\",\n};\nstatic const char * const mgpi_clk_groups[] = {\n\t\"gpio61\", \"gpio71\",\n};\nstatic const char * const qlink2_wmss_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const i2s_mclk_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const atest_char_groups[] = {\n\t\"gpio63\",\n};\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio66\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio67\",\n};\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio67\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio68\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio69\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const qlink2_en_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const qlink1_en_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const qlink1_req_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const qlink1_wmss_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const coex_uart2_groups[] = {\n\t\"gpio75\", \"gpio76\", \"gpio102\", \"gpio103\",\n};\nstatic const char * const spmi_coex_groups[] = {\n\t\"gpio75\", \"gpio76\",\n};\nstatic const char * const qlink2_req_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const spmi_vgi_groups[] = {\n\t\"gpio78\", \"gpio79\",\n};\nstatic const char * const gcc_plltest_groups[] = {\n\t\"gpio81\", \"gpio82\",\n};\nstatic const char * const ebi2_lcd_groups[] = {\n\t\"gpio84\", \"gpio85\", \"gpio90\",\n};\nstatic const char * const ebi2_a_groups[] = {\n\t\"gpio89\",\n};\nstatic const char * const usb2phy_ac_groups[] = {\n\t\"gpio93\",\n};\nstatic const char * const sdc1_tb_groups[] = {\n\t\"gpio106\",\n};\n\nstatic const struct pinfunction sdx65_functions[] = {\n\tMSM_PIN_FUNCTION(qlink0_wmss),\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(bimc_dte0),\n\tMSM_PIN_FUNCTION(bimc_dte1),\n\tMSM_PIN_FUNCTION(blsp_i2c1),\n\tMSM_PIN_FUNCTION(blsp_i2c2),\n\tMSM_PIN_FUNCTION(blsp_i2c3),\n\tMSM_PIN_FUNCTION(blsp_i2c4),\n\tMSM_PIN_FUNCTION(blsp_spi1),\n\tMSM_PIN_FUNCTION(blsp_spi2),\n\tMSM_PIN_FUNCTION(blsp_spi3),\n\tMSM_PIN_FUNCTION(blsp_spi4),\n\tMSM_PIN_FUNCTION(blsp_uart1),\n\tMSM_PIN_FUNCTION(blsp_uart2),\n\tMSM_PIN_FUNCTION(blsp_uart3),\n\tMSM_PIN_FUNCTION(blsp_uart4),\n\tMSM_PIN_FUNCTION(char_exec),\n\tMSM_PIN_FUNCTION(coex_uart),\n\tMSM_PIN_FUNCTION(coex_uart2),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ebi0_wrcdc),\n\tMSM_PIN_FUNCTION(ebi2_a),\n\tMSM_PIN_FUNCTION(ebi2_lcd),\n\tMSM_PIN_FUNCTION(ext_dbg),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(i2s_mclk),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(mgpi_clk),\n\tMSM_PIN_FUNCTION(native_char),\n\tMSM_PIN_FUNCTION(native_tsens),\n\tMSM_PIN_FUNCTION(native_tsense),\n\tMSM_PIN_FUNCTION(nav_gpio),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pci_e),\n\tMSM_PIN_FUNCTION(pcie_clkreq),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_ref),\n\tMSM_PIN_FUNCTION(pri_mi2s),\n\tMSM_PIN_FUNCTION(pri_mi2s_ws),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qlink0_en),\n\tMSM_PIN_FUNCTION(qlink0_req),\n\tMSM_PIN_FUNCTION(qlink1_en),\n\tMSM_PIN_FUNCTION(qlink1_req),\n\tMSM_PIN_FUNCTION(qlink1_wmss),\n\tMSM_PIN_FUNCTION(qlink2_en),\n\tMSM_PIN_FUNCTION(qlink2_req),\n\tMSM_PIN_FUNCTION(qlink2_wmss),\n\tMSM_PIN_FUNCTION(sdc1_tb),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(spmi_coex),\n\tMSM_PIN_FUNCTION(spmi_vgi),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(usb2phy_ac),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n};\n\n \nstatic const struct msm_pingroup sdx65_groups[] = {\n\t[0] = PINGROUP(0, uim2_data, blsp_uart1, ebi0_wrcdc, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, uim2_present, blsp_uart1, _, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, uim2_reset, blsp_uart1, blsp_i2c1, ebi0_wrcdc, _, _, _, _, _),\n\t[3] = PINGROUP(3, uim2_clk, blsp_uart1, blsp_i2c1, _, _, _, _, _, _),\n\t[4] = PINGROUP(4, blsp_spi2, blsp_uart2, _, qdss_gpio, _, _, _, _, _),\n\t[5] = PINGROUP(5, blsp_spi2, blsp_uart2, _, qdss_gpio, _, _, _, _, _),\n\t[6] = PINGROUP(6, blsp_spi2, blsp_uart2, blsp_i2c2, char_exec, _, qdss_gpio, _, _, _),\n\t[7] = PINGROUP(7, blsp_spi2, blsp_uart2, blsp_i2c2, char_exec, _, qdss_gpio, _, _, _),\n\t[8] = PINGROUP(8, blsp_spi3, blsp_uart3, ext_dbg, ldo_en, _, _, _, _, _),\n\t[9] = PINGROUP(9, blsp_spi3, blsp_uart3, ext_dbg, _, _, _, _, _, _),\n\t[10] = PINGROUP(10, blsp_spi3, blsp_uart3, blsp_i2c3, ext_dbg, _, _, _, _, _),\n\t[11] = PINGROUP(11, blsp_spi3, blsp_uart3, blsp_i2c3, ext_dbg, gcc_gp3, _, _, _, _),\n\t[12] = PINGROUP(12, pri_mi2s_ws, _, qdss_gpio, _, _, _, _, _, _),\n\t[13] = PINGROUP(13, pri_mi2s, _, qdss_gpio, vsense_trigger, _, _, _, _, _),\n\t[14] = PINGROUP(14, pri_mi2s, _, _, qdss_gpio, native_tsens, bimc_dte0, _, _, _),\n\t[15] = PINGROUP(15, pri_mi2s, _, _, qdss_gpio, bimc_dte1, _, _, _, _),\n\t[16] = PINGROUP(16, sec_mi2s, blsp_spi4, blsp_uart4, qdss_cti, qdss_cti, _, _, qdss_gpio, _),\n\t[17] = PINGROUP(17, sec_mi2s, blsp_spi4, blsp_uart4, qdss_cti, qdss_cti, _, qdss_gpio, _, _),\n\t[18] = PINGROUP(18, sec_mi2s, blsp_spi4, blsp_uart4, blsp_i2c4, gcc_gp1, qdss_gpio, _, _, _),\n\t[19] = PINGROUP(19, sec_mi2s, blsp_spi4, blsp_uart4, blsp_i2c4, jitter_bist, gcc_gp2, _, qdss_gpio, _),\n\t[20] = PINGROUP(20, _, _, _, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, _, _, _, _, _, _, _, _, _),\n\t[22] = PINGROUP(22, blsp_uart4, pll_bist, _, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, blsp_uart4, blsp_spi2, blsp_spi1, blsp_spi3, blsp_spi4, _, _, _, _),\n\t[24] = PINGROUP(24, adsp_ext, _, _, _, _, _, _, _, _),\n\t[25] = PINGROUP(25, adsp_ext, _, _, _, _, _, _, _, _),\n\t[26] = PINGROUP(26, _, _, _, native_char, _, _, _, _, _),\n\t[27] = PINGROUP(27, _, _, _, _, _, _, _, _, _),\n\t[28] = PINGROUP(28, qlink0_wmss, _, _, _, _, _, _, _, _),\n\t[29] = PINGROUP(29, _, _, _, native_tsense, native_char, _, _, _, _),\n\t[30] = PINGROUP(30, _, _, _, _, _, _, _, _, _),\n\t[31] = PINGROUP(31, nav_gpio, _, _, _, _, _, _, _, _),\n\t[32] = PINGROUP(32, nav_gpio, pll_ref, _, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, _, pa_indicator, qdss_gpio, native_char, _, _, _, _, _),\n\t[34] = PINGROUP(34, qlink0_en, _, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, qlink0_req, dbg_out, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, _, _, cri_trng, _, _, _, _, _, _),\n\t[37] = PINGROUP(37, _, _, _, _, _, _, _, _, _),\n\t[38] = PINGROUP(38, _, _, prng_rosc, _, _, _, _, _, _),\n\t[39] = PINGROUP(39, _, _, _, _, _, _, _, _, _),\n\t[40] = PINGROUP(40, _, _, cri_trng0, _, _, _, _, _, _),\n\t[41] = PINGROUP(41, _, _, cri_trng1, _, _, _, _, _, _),\n\t[42] = PINGROUP(42, _, qdss_gpio, native_char, _, _, _, _, _, _),\n\t[43] = PINGROUP(43, _, _, _, _, _, _, _, _, _),\n\t[44] = PINGROUP(44, coex_uart, _, _, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, coex_uart, ddr_pxi0, _, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, m_voc, ddr_bist, ddr_pxi0, _, _, _, _, _, _),\n\t[47] = PINGROUP(47, ddr_bist, blsp_spi1, blsp_spi2, blsp_spi3, blsp_spi4, _, _, _, _),\n\t[48] = PINGROUP(48, m_voc, blsp_uart1, blsp_uart4, ddr_bist, _, _, _, _, _),\n\t[49] = PINGROUP(49, m_voc, blsp_uart1, blsp_uart4, ddr_bist, _, _, _, _, _),\n\t[50] = PINGROUP(50, _, _, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, _, _, _, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, _, _, _, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, pci_e, _, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, qdss_cti, qdss_cti, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, qdss_cti, qdss_cti, tgu_ch0, _, _, _, _, _,\t_),\n\t[56] = PINGROUP(56, pcie_clkreq, _, _, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, _, native_char, _, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, _, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, qdss_cti, m_voc, bimc_dte0, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, qdss_cti, _, m_voc, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, mgpi_clk, qlink2_wmss, bimc_dte1, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, i2s_mclk, audio_ref, blsp_spi1, blsp_spi2, blsp_spi3, blsp_spi4, ldo_update, _, _),\n\t[63] = PINGROUP(63, blsp_uart2, _, qdss_gpio, atest_char, _, _, _, _, _),\n\t[64] = PINGROUP(64, blsp_uart2, qdss_gpio, atest_char3, _, _, _, _, _, _),\n\t[65] = PINGROUP(65, blsp_uart2, blsp_i2c2, qdss_cti, qdss_cti, _, qdss_gpio, atest_char2, _, _),\n\t[66] = PINGROUP(66, blsp_uart2, blsp_i2c2, qdss_cti, qdss_cti, qdss_gpio, atest_char1, _, _, _),\n\t[67] = PINGROUP(67, uim1_data, atest_char0, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, uim1_present, _, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, uim1_reset, _, _, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, uim1_clk, _, _, _, _, _, _, _, _),\n\t[71] = PINGROUP(71, mgpi_clk, qlink2_en, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, qlink1_en, _, native_tsense, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, qlink1_req, _, _, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, qlink1_wmss, _, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, coex_uart2, spmi_coex, _, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, coex_uart2, spmi_coex, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, _, qlink2_req, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, spmi_vgi, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, spmi_vgi, _, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, _, blsp_spi1, _, blsp_uart1, _, _, _, _, _),\n\t[81] = PINGROUP(81, _, blsp_spi1, _, blsp_uart1, gcc_plltest, _, _, _, _),\n\t[82] = PINGROUP(82, _, blsp_spi1, _, blsp_i2c1, gcc_plltest, _, _, _, _),\n\t[83] = PINGROUP(83, _, blsp_spi1, _, blsp_i2c1, _, _, _, _, _),\n\t[84] = PINGROUP(84, _, ebi2_lcd, _, blsp_i2c4, _, _, _, _, _),\n\t[85] = PINGROUP(85, _, ebi2_lcd, _, blsp_i2c4, _, _, _, _, _),\n\t[86] = PINGROUP(86, _, _, _, _, _, _, _, _, _),\n\t[87] = PINGROUP(87, _, _, _, _, _, _, _, _, _),\n\t[88] = PINGROUP(88, _, _, _, _, _, _, _, _, _),\n\t[89] = PINGROUP(89, _, _, _, _, ebi2_a, _, _, _, _),\n\t[90] = PINGROUP(90, _, _, _, _, ebi2_lcd, _, _, _, _),\n\t[91] = PINGROUP(91, _, _, _, _, _, _, _, _, _),\n\t[92] = PINGROUP(92, _, _, _, _, _, _, _, _, _),\n\t[93] = PINGROUP(93, _, _, usb2phy_ac, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, qdss_cti, qdss_cti, _, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, qdss_cti, qdss_cti, _, _, _, _, _, _, _),\n\t[96] = PINGROUP(96, _, _, _, _, _, _, _, _, _),\n\t[97] = PINGROUP(97, _, _, _, _, _, _, _, _, _),\n\t[98] = PINGROUP(98, _, _, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, _, _, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, _, _, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, _, _, _, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, _, _, coex_uart2, _, _, _, _, _, _),\n\t[103] = PINGROUP(103, _, _, coex_uart2, _, _, _, _, _, _),\n\t[104] = PINGROUP(104, _, _, _, _, _, _, _, _, _),\n\t[105] = PINGROUP(105, _, _, _, _, _, _, _, _, _),\n\t[106] = PINGROUP(106, sdc1_tb, _, _, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, _, _, _, _, _, _, _, _, _),\n\t[108] = UFS_RESET(ufs_reset, 0x0),\n\t[109] = SDC_QDSD_PINGROUP(sdc1_rclk, 0x9a000, 15, 0),\n\t[110] = SDC_QDSD_PINGROUP(sdc1_clk, 0x9a000, 13, 6),\n\t[111] = SDC_QDSD_PINGROUP(sdc1_cmd, 0x9a000, 11, 3),\n\t[112] = SDC_QDSD_PINGROUP(sdc1_data, 0x9a000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sdx65_pdc_map[] = {\n\t{1, 20}, {2, 21}, {5, 22}, {6, 23}, {9, 24}, {10, 25},\n\t{11, 26}, {12, 27}, {13, 28}, {14, 29}, {15, 30}, {16, 31},\n\t{17, 32}, {18, 33}, {19, 34}, {21, 35}, {22, 36}, {23, 70},\n\t{24, 37}, {25, 38}, {35, 40}, {43, 41}, {46, 44}, {48, 45},\n\t{49, 57}, {50, 46}, {52, 47}, {54, 49}, {55, 50}, {60, 53},\n\t{61, 54}, {64, 55}, {65, 81}, {68, 56}, {71, 58}, {73, 59},\n\t{77, 77}, {81, 65}, {83, 63}, {84, 64}, {86, 66}, {88, 67},\n\t{89, 68}, {90, 69}, {93, 71}, {94, 72}, {95, 73}, {96, 74},\n\t{99, 75}, {103, 78}, {104, 79}\n};\n\nstatic const struct msm_pinctrl_soc_data sdx65_pinctrl = {\n\t.pins = sdx65_pins,\n\t.npins = ARRAY_SIZE(sdx65_pins),\n\t.functions = sdx65_functions,\n\t.nfunctions = ARRAY_SIZE(sdx65_functions),\n\t.groups = sdx65_groups,\n\t.ngroups = ARRAY_SIZE(sdx65_groups),\n\t.ngpios = 109,\n\t.wakeirq_map = sdx65_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sdx65_pdc_map),\n};\n\nstatic int sdx65_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sdx65_pinctrl);\n}\n\nstatic const struct of_device_id sdx65_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,sdx65-tlmm\", },\n\t{ },\n};\n\nstatic struct platform_driver sdx65_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"sdx65-tlmm\",\n\t\t.of_match_table = sdx65_pinctrl_of_match,\n\t},\n\t.probe = sdx65_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sdx65_pinctrl_init(void)\n{\n\treturn platform_driver_register(&sdx65_pinctrl_driver);\n}\narch_initcall(sdx65_pinctrl_init);\n\nstatic void __exit sdx65_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&sdx65_pinctrl_driver);\n}\nmodule_exit(sdx65_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI sdx65 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, sdx65_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}