<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="150" />
   <export preferredWidth="211" />
   <name preferredWidth="318" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1371" height="1089" x="415" y="0" />
 <generation path="_PROJECT_NAME_" synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
