Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan 10 23:48:18 2025
| Host         : DESKTOP-QQS53RN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_TEST_timing_summary_routed.rpt -pb UART_TEST_timing_summary_routed.pb -rpx UART_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.813        0.000                      0                  154        0.178        0.000                      0                  154       41.160        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.813        0.000                      0                  154        0.178        0.000                      0                  154       41.160        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.813ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.465ns (44.291%)  route 3.101ns (55.709%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.594 r  uart_tx_inst/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.594    uart_tx_inst/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.917 r  uart_tx_inst/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.917    uart_tx_inst_n_31
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[29]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.109    88.731    delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         88.731    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                 77.813    

Slack (MET) :             77.821ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 2.457ns (44.210%)  route 3.101ns (55.790%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.594 r  uart_tx_inst/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.594    uart_tx_inst/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.909 r  uart_tx_inst/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.909    uart_tx_inst_n_29
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[31]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.109    88.731    delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         88.731    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                 77.821    

Slack (MET) :             77.897ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 2.381ns (43.437%)  route 3.101ns (56.563%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.594 r  uart_tx_inst/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.594    uart_tx_inst/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.833 r  uart_tx_inst/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.833    uart_tx_inst_n_30
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[30]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.109    88.731    delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         88.731    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                 77.897    

Slack (MET) :             77.917ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.361ns (43.230%)  route 3.101ns (56.770%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.594 r  uart_tx_inst/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.594    uart_tx_inst/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.813 r  uart_tx_inst/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.813    uart_tx_inst_n_32
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  delay_counter_reg[28]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.109    88.731    delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         88.731    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 77.917    

Slack (MET) :             77.955ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.348ns (43.094%)  route 3.101ns (56.906%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.800 r  uart_tx_inst/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.800    uart_tx_inst_n_27
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[25]/C
                         clock pessimism              0.305    88.682    
                         clock uncertainty           -0.035    88.647    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.109    88.756    delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         88.756    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                 77.955    

Slack (MET) :             77.963ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 2.340ns (43.011%)  route 3.101ns (56.989%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.792 r  uart_tx_inst/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.792    uart_tx_inst_n_25
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[27]/C
                         clock pessimism              0.305    88.682    
                         clock uncertainty           -0.035    88.647    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.109    88.756    delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         88.756    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                 77.963    

Slack (MET) :             78.039ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 2.264ns (42.203%)  route 3.101ns (57.797%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.716 r  uart_tx_inst/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.716    uart_tx_inst_n_26
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[26]/C
                         clock pessimism              0.305    88.682    
                         clock uncertainty           -0.035    88.647    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.109    88.756    delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         88.756    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                 78.039    

Slack (MET) :             78.048ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.231ns (41.845%)  route 3.101ns (58.155%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 88.378 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.683 r  uart_tx_inst/delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.683    uart_tx_inst_n_23
    SLICE_X2Y106         FDCE                                         r  delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.683    88.378    clk_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  delay_counter_reg[21]/C
                         clock pessimism              0.280    88.658    
                         clock uncertainty           -0.035    88.623    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.109    88.732    delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.732    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                 78.048    

Slack (MET) :             78.056ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.223ns (41.758%)  route 3.101ns (58.242%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 88.378 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.675 r  uart_tx_inst/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.675    uart_tx_inst_n_21
    SLICE_X2Y106         FDCE                                         r  delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.683    88.378    clk_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  delay_counter_reg[23]/C
                         clock pessimism              0.280    88.658    
                         clock uncertainty           -0.035    88.623    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.109    88.732    delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         88.732    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                 78.056    

Slack (MET) :             78.059ns  (required time - arrival time)
  Source:                 delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.244ns (41.987%)  route 3.101ns (58.013%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.870 f  delay_counter_reg[24]/Q
                         net (fo=2, routed)           0.819     6.689    uart_tx_inst/delay_counter_reg[16]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.813 f  uart_tx_inst/counter[7]_i_6/O
                         net (fo=1, routed)           0.151     6.965    uart_tx_inst/counter[7]_i_6_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  uart_tx_inst/counter[7]_i_3/O
                         net (fo=34, routed)          1.941     9.029    uart_tx_inst/counter[7]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  uart_tx_inst/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.189     9.342    uart_tx_inst/delay_counter[0]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.892 r  uart_tx_inst/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    uart_tx_inst/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.009 r  uart_tx_inst/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    uart_tx_inst/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.126 r  uart_tx_inst/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    uart_tx_inst/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.243 r  uart_tx_inst/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.243    uart_tx_inst/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  uart_tx_inst/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.360    uart_tx_inst/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.477 r  uart_tx_inst/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.477    uart_tx_inst/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.696 r  uart_tx_inst/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.696    uart_tx_inst_n_28
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.682    88.377    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  delay_counter_reg[24]/C
                         clock pessimism              0.305    88.682    
                         clock uncertainty           -0.035    88.647    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.109    88.756    delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         88.756    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                 78.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rx_inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.663     1.567    uart_rx_inst/CLK
    SLICE_X1Y123         FDCE                                         r  uart_rx_inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  uart_rx_inst/valid_reg/Q
                         net (fo=3, routed)           0.109     1.817    uart_rx_inst/valid
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.048     1.865 r  uart_rx_inst/leds[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    uart_rx_inst_n_0
    SLICE_X0Y123         FDCE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.935     2.085    clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  leds_reg[1]/C
                         clock pessimism             -0.504     1.580    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.107     1.687    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.663     1.567    uart_rx_inst/CLK
    SLICE_X1Y123         FDCE                                         r  uart_rx_inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  uart_rx_inst/valid_reg/Q
                         net (fo=3, routed)           0.109     1.817    uart_rx_inst/valid
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  uart_rx_inst/leds[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    uart_rx_inst_n_1
    SLICE_X0Y123         FDPE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.935     2.085    clk_IBUF_BUFG
    SLICE_X0Y123         FDPE                                         r  leds_reg[0]/C
                         clock pessimism             -0.504     1.580    
    SLICE_X0Y123         FDPE (Hold_fdpe_C_D)         0.091     1.671    leds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.761%)  route 0.110ns (37.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    clk_IBUF_BUFG
    SLICE_X0Y108         FDPE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.110     1.830    counter_reg_n_0_[3]
    SLICE_X1Y108         LUT6 (Prop_lut6_I4_O)        0.045     1.875 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.875    counter[5]
    SLICE_X1Y108         FDPE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X1Y108         FDPE                                         r  counter_reg[5]/C
                         clock pessimism             -0.507     1.591    
    SLICE_X1Y108         FDPE (Hold_fdpe_C_D)         0.091     1.682    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.848%)  route 0.120ns (39.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    clk_IBUF_BUFG
    SLICE_X0Y108         FDPE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  counter_reg[2]/Q
                         net (fo=7, routed)           0.120     1.839    counter_reg_n_0_[2]
    SLICE_X1Y108         LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    counter[4]
    SLICE_X1Y108         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.507     1.591    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.092     1.683    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.226ns (66.576%)  route 0.113ns (33.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    uart_tx_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_tx_inst/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.128     1.706 f  uart_tx_inst/bit_index_reg[3]/Q
                         net (fo=2, routed)           0.113     1.820    uart_tx_inst/bit_index_reg_n_0_[3]
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.098     1.918 r  uart_tx_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    uart_tx_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    uart_tx_inst/CLK
    SLICE_X1Y107         FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.504     1.594    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091     1.685    uart_tx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/baud_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.663     1.567    uart_rx_inst/CLK
    SLICE_X2Y123         FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDCE (Prop_fdce_C_Q)         0.164     1.731 r  uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.129     1.860    uart_rx_inst/state__0[0]
    SLICE_X3Y123         LUT4 (Prop_lut4_I0_O)        0.045     1.905 r  uart_rx_inst/baud_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    uart_rx_inst/baud_count[0]_i_1__0_n_0
    SLICE_X3Y123         FDCE                                         r  uart_rx_inst/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.935     2.085    uart_rx_inst/CLK
    SLICE_X3Y123         FDCE                                         r  uart_rx_inst/baud_count_reg[0]/C
                         clock pessimism             -0.504     1.580    
    SLICE_X3Y123         FDCE (Hold_fdce_C_D)         0.091     1.671    uart_rx_inst/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (67.928%)  route 0.107ns (32.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    clk_IBUF_BUFG
    SLICE_X0Y108         FDPE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDPE (Prop_fdpe_C_Q)         0.128     1.706 r  counter_reg[1]/Q
                         net (fo=7, routed)           0.107     1.813    counter_reg_n_0_[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.099     1.912 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    counter[2]
    SLICE_X0Y108         FDPE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X0Y108         FDPE                                         r  counter_reg[2]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X0Y108         FDPE (Hold_fdpe_C_D)         0.092     1.670    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_tx_inst/baud_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    uart_tx_inst/CLK
    SLICE_X5Y106         FDCE                                         r  uart_tx_inst/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.719 f  uart_tx_inst/baud_count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.887    uart_tx_inst/baud_count_reg_n_0_[0]
    SLICE_X5Y106         LUT2 (Prop_lut2_I0_O)        0.042     1.929 r  uart_tx_inst/baud_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    uart_tx_inst/baud_count[0]
    SLICE_X5Y106         FDCE                                         r  uart_tx_inst/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.948     2.098    uart_tx_inst/CLK
    SLICE_X5Y106         FDCE                                         r  uart_tx_inst/baud_count_reg[0]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.105     1.683    uart_tx_inst/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/bit_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    uart_tx_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_tx_inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  uart_tx_inst/bit_index_reg[1]/Q
                         net (fo=4, routed)           0.170     1.889    uart_tx_inst/bit_index_reg_n_0_[1]
    SLICE_X3Y107         LUT5 (Prop_lut5_I1_O)        0.043     1.932 r  uart_tx_inst/bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.932    uart_tx_inst/bit_index[3]_i_2_n_0
    SLICE_X3Y107         FDCE                                         r  uart_tx_inst/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    uart_tx_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_tx_inst/bit_index_reg[3]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.107     1.685    uart_tx_inst/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    uart_tx_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_tx_inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  uart_tx_inst/bit_index_reg[1]/Q
                         net (fo=4, routed)           0.170     1.889    uart_tx_inst/bit_index_reg_n_0_[1]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  uart_tx_inst/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    uart_tx_inst/bit_index[2]_i_1_n_0
    SLICE_X3Y107         FDCE                                         r  uart_tx_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    uart_tx_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_tx_inst/bit_index_reg[2]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.092     1.670    uart_tx_inst/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X0Y108   counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X0Y108   counter_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X0Y108   counter_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X0Y108   counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y108   counter_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X1Y108   counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y108   counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y108   counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y101   delay_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y108   counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y108   counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y108   counter_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y108   counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y108   counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y108   counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 3.981ns (49.531%)  route 4.056ns (50.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.808     5.352    uart_tx_inst/CLK
    SLICE_X1Y107         FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDPE (Prop_fdpe_C_Q)         0.456     5.808 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           4.056     9.864    tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.389 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.389    tx
    J18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 4.086ns (70.448%)  route 1.714ns (29.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.791     5.335    clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  leds_reg[1]/Q
                         net (fo=2, routed)           1.714     7.468    leds_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.667    11.135 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.135    leds[1]
    C16                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 3.964ns (69.784%)  route 1.716ns (30.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.791     5.335    clk_IBUF_BUFG
    SLICE_X0Y123         FDPE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.456     5.791 r  leds_reg[0]/Q
                         net (fo=2, routed)           1.716     7.507    leds_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.015 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.015    leds[0]
    A17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.350ns (77.706%)  route 0.387ns (22.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.663     1.567    clk_IBUF_BUFG
    SLICE_X0Y123         FDPE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.141     1.708 r  leds_reg[0]/Q
                         net (fo=2, routed)           0.387     2.095    leds_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.305 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.305    leds[0]
    A17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.375ns (79.161%)  route 0.362ns (20.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.663     1.567    clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.128     1.695 r  leds_reg[1]/Q
                         net (fo=2, routed)           0.362     2.057    leds_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.305 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.305    leds[1]
    C16                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.367ns (50.417%)  route 1.344ns (49.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.578    uart_tx_inst/CLK
    SLICE_X1Y107         FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           1.344     3.063    tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.289 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.289    tx
    J18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.162ns  (logic 1.590ns (30.801%)  route 3.572ns (69.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rx_IBUF_inst/O
                         net (fo=1, routed)           3.572     5.038    uart_rx_inst/rx_IBUF
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124     5.162 r  uart_rx_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.162    uart_rx_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y123         FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.668     5.033    uart_rx_inst/CLK
    SLICE_X2Y123         FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.463ns (33.028%)  route 2.967ns (66.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.967     4.429    uart_rx_inst/reset_IBUF
    SLICE_X5Y124         FDCE                                         f  uart_rx_inst/baud_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.665     5.030    uart_rx_inst/CLK
    SLICE_X5Y124         FDCE                                         r  uart_rx_inst/baud_count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.463ns (33.028%)  route 2.967ns (66.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.967     4.429    uart_rx_inst/reset_IBUF
    SLICE_X5Y124         FDCE                                         f  uart_rx_inst/baud_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.665     5.030    uart_rx_inst/CLK
    SLICE_X5Y124         FDCE                                         r  uart_rx_inst/baud_count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.463ns (33.028%)  route 2.967ns (66.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.967     4.429    uart_rx_inst/reset_IBUF
    SLICE_X5Y124         FDCE                                         f  uart_rx_inst/baud_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.665     5.030    uart_rx_inst/CLK
    SLICE_X5Y124         FDCE                                         r  uart_rx_inst/baud_count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.463ns (33.028%)  route 2.967ns (66.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.967     4.429    uart_rx_inst/reset_IBUF
    SLICE_X5Y124         FDCE                                         f  uart_rx_inst/baud_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.665     5.030    uart_rx_inst/CLK
    SLICE_X5Y124         FDCE                                         r  uart_rx_inst/baud_count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.463ns (33.028%)  route 2.967ns (66.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.967     4.429    uart_rx_inst/reset_IBUF
    SLICE_X5Y124         FDCE                                         f  uart_rx_inst/baud_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.665     5.030    uart_rx_inst/CLK
    SLICE_X5Y124         FDCE                                         r  uart_rx_inst/baud_count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.463ns (33.028%)  route 2.967ns (66.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.967     4.429    uart_rx_inst/reset_IBUF
    SLICE_X5Y124         FDCE                                         f  uart_rx_inst/baud_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.665     5.030    uart_rx_inst/CLK
    SLICE_X5Y124         FDCE                                         r  uart_rx_inst/baud_count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 1.463ns (35.840%)  route 2.619ns (64.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.619     4.082    uart_rx_inst/reset_IBUF
    SLICE_X5Y123         FDCE                                         f  uart_rx_inst/baud_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.667     5.032    uart_rx_inst/CLK
    SLICE_X5Y123         FDCE                                         r  uart_rx_inst/baud_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 1.463ns (35.840%)  route 2.619ns (64.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.619     4.082    uart_rx_inst/reset_IBUF
    SLICE_X5Y123         FDCE                                         f  uart_rx_inst/baud_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.667     5.032    uart_rx_inst/CLK
    SLICE_X5Y123         FDCE                                         r  uart_rx_inst/baud_count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 1.463ns (35.840%)  route 2.619ns (64.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=91, routed)          2.619     4.082    uart_rx_inst/reset_IBUF
    SLICE_X5Y123         FDCE                                         f  uart_rx_inst/baud_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.667     5.032    uart_rx_inst/CLK
    SLICE_X5Y123         FDCE                                         r  uart_rx_inst/baud_count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_start_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.552%)  route 0.501ns (68.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.501     0.732    reset_IBUF
    SLICE_X1Y107         FDCE                                         f  tx_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  tx_start_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.552%)  route 0.501ns (68.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.501     0.732    uart_tx_inst/reset_IBUF
    SLICE_X1Y107         FDCE                                         f  uart_tx_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    uart_tx_inst/CLK
    SLICE_X1Y107         FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.552%)  route 0.501ns (68.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.501     0.732    uart_tx_inst/reset_IBUF
    SLICE_X1Y107         FDCE                                         f  uart_tx_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    uart_tx_inst/CLK
    SLICE_X1Y107         FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/busy_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.552%)  route 0.501ns (68.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.501     0.732    uart_tx_inst/reset_IBUF
    SLICE_X1Y107         FDCE                                         f  uart_tx_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    uart_tx_inst/CLK
    SLICE_X1Y107         FDCE                                         r  uart_tx_inst/busy_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.552%)  route 0.501ns (68.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.501     0.732    uart_tx_inst/reset_IBUF
    SLICE_X1Y107         FDPE                                         f  uart_tx_inst/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    uart_tx_inst/CLK
    SLICE_X1Y107         FDPE                                         r  uart_tx_inst/tx_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.231ns (30.968%)  route 0.515ns (69.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.515     0.746    reset_IBUF
    SLICE_X1Y108         FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.231ns (30.968%)  route 0.515ns (69.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.515     0.746    reset_IBUF
    SLICE_X1Y108         FDPE                                         f  counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X1Y108         FDPE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.231ns (30.968%)  route 0.515ns (69.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.515     0.746    reset_IBUF
    SLICE_X1Y108         FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.231ns (30.789%)  route 0.519ns (69.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.519     0.750    reset_IBUF
    SLICE_X0Y108         FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X0Y108         FDPE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.231ns (30.789%)  route 0.519ns (69.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=91, routed)          0.519     0.750    reset_IBUF
    SLICE_X0Y108         FDPE                                         f  counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.099    clk_IBUF_BUFG
    SLICE_X0Y108         FDPE                                         r  counter_reg[1]/C





