// Seed: 3564651352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_5, id_6 = -1 == id_4;
endmodule
module module_1 (
    input uwire id_0,
    id_15,
    output tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    input wand id_4,
    input supply1 id_5,
    input wand id_6,
    input tri id_7,
    output supply1 id_8,
    id_16,
    input wire id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input tri1 id_13
);
  wire id_17, id_18, id_19;
  or primCall (
      id_1, id_7, id_17, id_18, id_15, id_6, id_2, id_20, id_19, id_16, id_12, id_10, id_5, id_3
  );
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_17
  );
  assign modCall_1.id_6 = 0;
endmodule
