Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Mon Apr 11 22:02:56 2016
| Host             : p218inst09.cse.psu.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.7 (Santiago)
| Command          : report_power -file power.rpt
| Design           : skintone_TopLevel
| Device           : xc7vx690tffg1157-2
| Design State     : Synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.873  |
| Dynamic (W)              | 0.538  |
| Device Static (W)        | 0.334  |
| Effective TJA (C/W)      | 1.4    |
| Max Ambient (C)          | 83.8   |
| Junction Temperature (C) | 26.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.118 |        8 |       --- |             --- |
| Slice Logic             |     0.024 |     1823 |       --- |             --- |
|   LUT as Logic          |     0.012 |      329 |    433200 |            0.07 |
|   Register              |     0.004 |     1054 |    866400 |            0.12 |
|   CARRY4                |     0.004 |       90 |    108300 |            0.08 |
|   LUT as Shift Register |     0.004 |       99 |    174200 |            0.05 |
|   Others                |     0.000 |      155 |       --- |             --- |
| Signals                 |     0.093 |     3350 |       --- |             --- |
| MMCM                    |     0.120 |        1 |        20 |            5.00 |
| DSPs                    |     0.179 |       44 |      3600 |            1.22 |
| I/O                     |     0.004 |        3 |       600 |            0.50 |
| Static Power            |     0.334 |          |           |                 |
| Total                   |     0.873 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.613 |       0.418 |      0.195 |
| Vccaux    |       1.800 |     0.120 |       0.067 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.001 |       0.000 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+------------------------------------------------------+-----------------+
| Clock                                  | Domain                                               | Constraint (ns) |
+----------------------------------------+------------------------------------------------------+-----------------+
| clk_out1_mmcm_i125_o100_o200_o400_o600 | i_clock_synth/clk_out1_mmcm_i125_o100_o200_o400_o600 |            10.0 |
| clk_out2_mmcm_i125_o100_o200_o400_o600 | i_clock_synth/clk_out2_mmcm_i125_o100_o200_o400_o600 |             5.0 |
| clk_out3_mmcm_i125_o100_o200_o400_o600 | i_clock_synth/clk_out3_mmcm_i125_o100_o200_o400_o600 |             2.5 |
| clk_out4_mmcm_i125_o100_o200_o400_o600 | i_clock_synth/clk_out4_mmcm_i125_o100_o200_o400_o600 |             1.7 |
| clkfbout_mmcm_i125_o100_o200_o400_o600 | i_clock_synth/clkfbout_mmcm_i125_o100_o200_o400_o600 |            40.0 |
| sys_clk                                | sys_clk_p                                            |             8.0 |
+----------------------------------------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| skintone_TopLevel                                                             |     0.538 |
|   i_clock_synth                                                               |     0.127 |
|   uut_skintone                                                                |     0.411 |
|     Stage2                                                                    |     0.157 |
|       mult1                                                                   |     0.034 |
|         U0                                                                    |     0.034 |
|           i_mult                                                              |     0.034 |
|             gDSP.gDSP_only.iDSP                                               |     0.034 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.003 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|       mult2                                                                   |     0.033 |
|         U0                                                                    |     0.033 |
|           i_mult                                                              |     0.033 |
|             gDSP.gDSP_only.iDSP                                               |     0.033 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.003 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|       mult3                                                                   |     0.035 |
|         U0                                                                    |     0.035 |
|           i_mult                                                              |     0.035 |
|             gDSP.gDSP_only.iDSP                                               |     0.035 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.002 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|       mult4                                                                   |     0.029 |
|         U0                                                                    |     0.029 |
|           i_mult                                                              |     0.029 |
|             gDSP.gDSP_only.iDSP                                               |     0.029 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.002 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|     Stage4                                                                    |     0.035 |
|       mult1                                                                   |     0.028 |
|         U0                                                                    |     0.028 |
|           i_mult                                                              |     0.028 |
|             gDSP.gDSP_only.iDSP                                               |     0.028 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.002 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|     TransCb                                                                   |     0.031 |
|       mult1                                                                   |     0.016 |
|         U0                                                                    |     0.016 |
|           i_mult                                                              |     0.016 |
|             gDSP.gDSP_only.iDSP                                               |     0.016 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.002 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|     TransCr                                                                   |     0.031 |
|       mult1                                                                   |     0.016 |
|         U0                                                                    |     0.016 |
|           i_mult                                                              |     0.016 |
|             gDSP.gDSP_only.iDSP                                               |     0.016 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.002 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|     stage3                                                                    |     0.158 |
|       mult1                                                                   |     0.037 |
|         U0                                                                    |     0.037 |
|           i_mult                                                              |     0.037 |
|             gDSP.gDSP_only.iDSP                                               |     0.037 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.003 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.003 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.004 |
|       mult2                                                                   |     0.037 |
|         U0                                                                    |     0.037 |
|           i_mult                                                              |     0.037 |
|             gDSP.gDSP_only.iDSP                                               |     0.037 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.003 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.003 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.004 |
|       mult3                                                                   |     0.029 |
|         U0                                                                    |     0.029 |
|           i_mult                                                              |     0.029 |
|             gDSP.gDSP_only.iDSP                                               |     0.029 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.003 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.002 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.003 |
|       mult4                                                                   |     0.036 |
|         U0                                                                    |     0.036 |
|           i_mult                                                              |     0.036 |
|             gDSP.gDSP_only.iDSP                                               |     0.036 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |     0.003 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |     0.003 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |     0.004 |
+-------------------------------------------------------------------------------+-----------+


