// Seed: 4226217162
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic [7:0][1  & module_0 : 1] id_3;
  always @(*) begin : LABEL_0
    assert (1 == 1);
  end
  assign id_3 = id_3[-1];
endmodule
module module_1 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2[1] = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd18,
    parameter id_2 = 32'd70
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_6,
      id_4
  );
  inout wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  input wire _id_2;
  input wire _id_1;
  assign id_5[id_2!=id_1] = id_1 ==? id_5;
endmodule
