m255
K4
z2
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/sim_cordic_ang
vcordic_serial_abs
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
Z1 !s110 1752030988
!i10b 1
!s100 Z4cbS5Lm7fn;lP46EYUfg2
IhLC@_F>IJ<HW1WkbB6a=d3
R0
w1752030975
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
!i122 3
L0 1 83
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2024.2;79
r1
!s85 0
31
Z4 !s108 1752030988.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!i113 0
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
vcordic_serial_abs_tf
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
R1
!i10b 1
!s100 Y>bGbI]U=Dd7K[jD;m5<[3
Inh9VlOZ60jZeJP@`U:>l43
R0
w1752030598
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
!i122 4
L0 18 69
R2
R3
r1
!s85 0
31
R4
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!i113 0
R5
R6
vrom_16x16
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
!s110 1752030989
!i10b 1
!s100 WfgKmPkS;3]?Z;5^6o<`63
IIJW:PU16:_[T`_e_>]S7g1
R0
w1752024868
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
!i122 5
L0 3 64
R2
R3
r1
!s85 0
31
R4
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v|
!i113 0
R5
R6
