{"vcs1":{"timestamp_begin":1731552896.503268809, "rt":1.26, "ut":0.25, "st":0.23}}
{"vcselab":{"timestamp_begin":1731552897.835041785, "rt":1.55, "ut":0.25, "st":0.16}}
{"link":{"timestamp_begin":1731552899.451347822, "rt":0.34, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731552895.954123540}
{"VCS_COMP_START_TIME": 1731552895.954123540}
{"VCS_COMP_END_TIME": 1731552901.161691717}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333048}}
{"stitch_vcselab": {"peak_mem": 231564}}
