
fkingwork.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a178  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000640  0800a448  0800a448  0000b448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800aa88  0800aa88  0000ba88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800aa90  0800aa90  0000ba90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800aa94  0800aa94  0000ba94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000021c  24000000  0800aa98  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000248  2400021c  0800acb4  0000c21c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000464  0800acb4  0000c464  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012c20  00000000  00000000  0000c24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002928  00000000  00000000  0001ee6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000c00  00000000  00000000  00021798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000008d0  00000000  00000000  00022398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032f43  00000000  00000000  00022c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010781  00000000  00000000  00055bab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014480a  00000000  00000000  0006632c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  001aab36  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004624  00000000  00000000  001aabf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000058  00000000  00000000  001af214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00001131  00000000  00000000  001af26c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000040  00000000  00000000  001b039d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400021c 	.word	0x2400021c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a430 	.word	0x0800a430

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000220 	.word	0x24000220
 800030c:	0800a430 	.word	0x0800a430

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295
 8000748:	f04f 30ff 	movne.w	r0, #4294967295
 800074c:	f000 b9c0 	b.w	8000ad0 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	468e      	mov	lr, r1
 80007e0:	4604      	mov	r4, r0
 80007e2:	4688      	mov	r8, r1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d14a      	bne.n	800087e <__udivmoddi4+0xa6>
 80007e8:	428a      	cmp	r2, r1
 80007ea:	4617      	mov	r7, r2
 80007ec:	d962      	bls.n	80008b4 <__udivmoddi4+0xdc>
 80007ee:	fab2 f682 	clz	r6, r2
 80007f2:	b14e      	cbz	r6, 8000808 <__udivmoddi4+0x30>
 80007f4:	f1c6 0320 	rsb	r3, r6, #32
 80007f8:	fa01 f806 	lsl.w	r8, r1, r6
 80007fc:	fa20 f303 	lsr.w	r3, r0, r3
 8000800:	40b7      	lsls	r7, r6
 8000802:	ea43 0808 	orr.w	r8, r3, r8
 8000806:	40b4      	lsls	r4, r6
 8000808:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800080c:	fa1f fc87 	uxth.w	ip, r7
 8000810:	fbb8 f1fe 	udiv	r1, r8, lr
 8000814:	0c23      	lsrs	r3, r4, #16
 8000816:	fb0e 8811 	mls	r8, lr, r1, r8
 800081a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800081e:	fb01 f20c 	mul.w	r2, r1, ip
 8000822:	429a      	cmp	r2, r3
 8000824:	d909      	bls.n	800083a <__udivmoddi4+0x62>
 8000826:	18fb      	adds	r3, r7, r3
 8000828:	f101 30ff 	add.w	r0, r1, #4294967295
 800082c:	f080 80ea 	bcs.w	8000a04 <__udivmoddi4+0x22c>
 8000830:	429a      	cmp	r2, r3
 8000832:	f240 80e7 	bls.w	8000a04 <__udivmoddi4+0x22c>
 8000836:	3902      	subs	r1, #2
 8000838:	443b      	add	r3, r7
 800083a:	1a9a      	subs	r2, r3, r2
 800083c:	b2a3      	uxth	r3, r4
 800083e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000842:	fb0e 2210 	mls	r2, lr, r0, r2
 8000846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800084a:	fb00 fc0c 	mul.w	ip, r0, ip
 800084e:	459c      	cmp	ip, r3
 8000850:	d909      	bls.n	8000866 <__udivmoddi4+0x8e>
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	f100 32ff 	add.w	r2, r0, #4294967295
 8000858:	f080 80d6 	bcs.w	8000a08 <__udivmoddi4+0x230>
 800085c:	459c      	cmp	ip, r3
 800085e:	f240 80d3 	bls.w	8000a08 <__udivmoddi4+0x230>
 8000862:	443b      	add	r3, r7
 8000864:	3802      	subs	r0, #2
 8000866:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800086a:	eba3 030c 	sub.w	r3, r3, ip
 800086e:	2100      	movs	r1, #0
 8000870:	b11d      	cbz	r5, 800087a <__udivmoddi4+0xa2>
 8000872:	40f3      	lsrs	r3, r6
 8000874:	2200      	movs	r2, #0
 8000876:	e9c5 3200 	strd	r3, r2, [r5]
 800087a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800087e:	428b      	cmp	r3, r1
 8000880:	d905      	bls.n	800088e <__udivmoddi4+0xb6>
 8000882:	b10d      	cbz	r5, 8000888 <__udivmoddi4+0xb0>
 8000884:	e9c5 0100 	strd	r0, r1, [r5]
 8000888:	2100      	movs	r1, #0
 800088a:	4608      	mov	r0, r1
 800088c:	e7f5      	b.n	800087a <__udivmoddi4+0xa2>
 800088e:	fab3 f183 	clz	r1, r3
 8000892:	2900      	cmp	r1, #0
 8000894:	d146      	bne.n	8000924 <__udivmoddi4+0x14c>
 8000896:	4573      	cmp	r3, lr
 8000898:	d302      	bcc.n	80008a0 <__udivmoddi4+0xc8>
 800089a:	4282      	cmp	r2, r0
 800089c:	f200 8105 	bhi.w	8000aaa <__udivmoddi4+0x2d2>
 80008a0:	1a84      	subs	r4, r0, r2
 80008a2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008a6:	2001      	movs	r0, #1
 80008a8:	4690      	mov	r8, r2
 80008aa:	2d00      	cmp	r5, #0
 80008ac:	d0e5      	beq.n	800087a <__udivmoddi4+0xa2>
 80008ae:	e9c5 4800 	strd	r4, r8, [r5]
 80008b2:	e7e2      	b.n	800087a <__udivmoddi4+0xa2>
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	f000 8090 	beq.w	80009da <__udivmoddi4+0x202>
 80008ba:	fab2 f682 	clz	r6, r2
 80008be:	2e00      	cmp	r6, #0
 80008c0:	f040 80a4 	bne.w	8000a0c <__udivmoddi4+0x234>
 80008c4:	1a8a      	subs	r2, r1, r2
 80008c6:	0c03      	lsrs	r3, r0, #16
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	b280      	uxth	r0, r0
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	2101      	movs	r1, #1
 80008d2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008d6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008de:	fb04 f20c 	mul.w	r2, r4, ip
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d907      	bls.n	80008f6 <__udivmoddi4+0x11e>
 80008e6:	18fb      	adds	r3, r7, r3
 80008e8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008ec:	d202      	bcs.n	80008f4 <__udivmoddi4+0x11c>
 80008ee:	429a      	cmp	r2, r3
 80008f0:	f200 80e0 	bhi.w	8000ab4 <__udivmoddi4+0x2dc>
 80008f4:	46c4      	mov	ip, r8
 80008f6:	1a9b      	subs	r3, r3, r2
 80008f8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008fc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000900:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000904:	fb02 f404 	mul.w	r4, r2, r4
 8000908:	429c      	cmp	r4, r3
 800090a:	d907      	bls.n	800091c <__udivmoddi4+0x144>
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x142>
 8000914:	429c      	cmp	r4, r3
 8000916:	f200 80ca 	bhi.w	8000aae <__udivmoddi4+0x2d6>
 800091a:	4602      	mov	r2, r0
 800091c:	1b1b      	subs	r3, r3, r4
 800091e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000922:	e7a5      	b.n	8000870 <__udivmoddi4+0x98>
 8000924:	f1c1 0620 	rsb	r6, r1, #32
 8000928:	408b      	lsls	r3, r1
 800092a:	fa22 f706 	lsr.w	r7, r2, r6
 800092e:	431f      	orrs	r7, r3
 8000930:	fa0e f401 	lsl.w	r4, lr, r1
 8000934:	fa20 f306 	lsr.w	r3, r0, r6
 8000938:	fa2e fe06 	lsr.w	lr, lr, r6
 800093c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000940:	4323      	orrs	r3, r4
 8000942:	fa00 f801 	lsl.w	r8, r0, r1
 8000946:	fa1f fc87 	uxth.w	ip, r7
 800094a:	fbbe f0f9 	udiv	r0, lr, r9
 800094e:	0c1c      	lsrs	r4, r3, #16
 8000950:	fb09 ee10 	mls	lr, r9, r0, lr
 8000954:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000958:	fb00 fe0c 	mul.w	lr, r0, ip
 800095c:	45a6      	cmp	lr, r4
 800095e:	fa02 f201 	lsl.w	r2, r2, r1
 8000962:	d909      	bls.n	8000978 <__udivmoddi4+0x1a0>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f100 3aff 	add.w	sl, r0, #4294967295
 800096a:	f080 809c 	bcs.w	8000aa6 <__udivmoddi4+0x2ce>
 800096e:	45a6      	cmp	lr, r4
 8000970:	f240 8099 	bls.w	8000aa6 <__udivmoddi4+0x2ce>
 8000974:	3802      	subs	r0, #2
 8000976:	443c      	add	r4, r7
 8000978:	eba4 040e 	sub.w	r4, r4, lr
 800097c:	fa1f fe83 	uxth.w	lr, r3
 8000980:	fbb4 f3f9 	udiv	r3, r4, r9
 8000984:	fb09 4413 	mls	r4, r9, r3, r4
 8000988:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800098c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000990:	45a4      	cmp	ip, r4
 8000992:	d908      	bls.n	80009a6 <__udivmoddi4+0x1ce>
 8000994:	193c      	adds	r4, r7, r4
 8000996:	f103 3eff 	add.w	lr, r3, #4294967295
 800099a:	f080 8082 	bcs.w	8000aa2 <__udivmoddi4+0x2ca>
 800099e:	45a4      	cmp	ip, r4
 80009a0:	d97f      	bls.n	8000aa2 <__udivmoddi4+0x2ca>
 80009a2:	3b02      	subs	r3, #2
 80009a4:	443c      	add	r4, r7
 80009a6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009aa:	eba4 040c 	sub.w	r4, r4, ip
 80009ae:	fba0 ec02 	umull	lr, ip, r0, r2
 80009b2:	4564      	cmp	r4, ip
 80009b4:	4673      	mov	r3, lr
 80009b6:	46e1      	mov	r9, ip
 80009b8:	d362      	bcc.n	8000a80 <__udivmoddi4+0x2a8>
 80009ba:	d05f      	beq.n	8000a7c <__udivmoddi4+0x2a4>
 80009bc:	b15d      	cbz	r5, 80009d6 <__udivmoddi4+0x1fe>
 80009be:	ebb8 0203 	subs.w	r2, r8, r3
 80009c2:	eb64 0409 	sbc.w	r4, r4, r9
 80009c6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ca:	fa22 f301 	lsr.w	r3, r2, r1
 80009ce:	431e      	orrs	r6, r3
 80009d0:	40cc      	lsrs	r4, r1
 80009d2:	e9c5 6400 	strd	r6, r4, [r5]
 80009d6:	2100      	movs	r1, #0
 80009d8:	e74f      	b.n	800087a <__udivmoddi4+0xa2>
 80009da:	fbb1 fcf2 	udiv	ip, r1, r2
 80009de:	0c01      	lsrs	r1, r0, #16
 80009e0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009e4:	b280      	uxth	r0, r0
 80009e6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ea:	463b      	mov	r3, r7
 80009ec:	4638      	mov	r0, r7
 80009ee:	463c      	mov	r4, r7
 80009f0:	46b8      	mov	r8, r7
 80009f2:	46be      	mov	lr, r7
 80009f4:	2620      	movs	r6, #32
 80009f6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009fa:	eba2 0208 	sub.w	r2, r2, r8
 80009fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a02:	e766      	b.n	80008d2 <__udivmoddi4+0xfa>
 8000a04:	4601      	mov	r1, r0
 8000a06:	e718      	b.n	800083a <__udivmoddi4+0x62>
 8000a08:	4610      	mov	r0, r2
 8000a0a:	e72c      	b.n	8000866 <__udivmoddi4+0x8e>
 8000a0c:	f1c6 0220 	rsb	r2, r6, #32
 8000a10:	fa2e f302 	lsr.w	r3, lr, r2
 8000a14:	40b7      	lsls	r7, r6
 8000a16:	40b1      	lsls	r1, r6
 8000a18:	fa20 f202 	lsr.w	r2, r0, r2
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	430a      	orrs	r2, r1
 8000a22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a26:	b2bc      	uxth	r4, r7
 8000a28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a32:	fb08 f904 	mul.w	r9, r8, r4
 8000a36:	40b0      	lsls	r0, r6
 8000a38:	4589      	cmp	r9, r1
 8000a3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a3e:	b280      	uxth	r0, r0
 8000a40:	d93e      	bls.n	8000ac0 <__udivmoddi4+0x2e8>
 8000a42:	1879      	adds	r1, r7, r1
 8000a44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a48:	d201      	bcs.n	8000a4e <__udivmoddi4+0x276>
 8000a4a:	4589      	cmp	r9, r1
 8000a4c:	d81f      	bhi.n	8000a8e <__udivmoddi4+0x2b6>
 8000a4e:	eba1 0109 	sub.w	r1, r1, r9
 8000a52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a56:	fb09 f804 	mul.w	r8, r9, r4
 8000a5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a5e:	b292      	uxth	r2, r2
 8000a60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a64:	4542      	cmp	r2, r8
 8000a66:	d229      	bcs.n	8000abc <__udivmoddi4+0x2e4>
 8000a68:	18ba      	adds	r2, r7, r2
 8000a6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a6e:	d2c4      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a70:	4542      	cmp	r2, r8
 8000a72:	d2c2      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a74:	f1a9 0102 	sub.w	r1, r9, #2
 8000a78:	443a      	add	r2, r7
 8000a7a:	e7be      	b.n	80009fa <__udivmoddi4+0x222>
 8000a7c:	45f0      	cmp	r8, lr
 8000a7e:	d29d      	bcs.n	80009bc <__udivmoddi4+0x1e4>
 8000a80:	ebbe 0302 	subs.w	r3, lr, r2
 8000a84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a88:	3801      	subs	r0, #1
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	e796      	b.n	80009bc <__udivmoddi4+0x1e4>
 8000a8e:	eba7 0909 	sub.w	r9, r7, r9
 8000a92:	4449      	add	r1, r9
 8000a94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9c:	fb09 f804 	mul.w	r8, r9, r4
 8000aa0:	e7db      	b.n	8000a5a <__udivmoddi4+0x282>
 8000aa2:	4673      	mov	r3, lr
 8000aa4:	e77f      	b.n	80009a6 <__udivmoddi4+0x1ce>
 8000aa6:	4650      	mov	r0, sl
 8000aa8:	e766      	b.n	8000978 <__udivmoddi4+0x1a0>
 8000aaa:	4608      	mov	r0, r1
 8000aac:	e6fd      	b.n	80008aa <__udivmoddi4+0xd2>
 8000aae:	443b      	add	r3, r7
 8000ab0:	3a02      	subs	r2, #2
 8000ab2:	e733      	b.n	800091c <__udivmoddi4+0x144>
 8000ab4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ab8:	443b      	add	r3, r7
 8000aba:	e71c      	b.n	80008f6 <__udivmoddi4+0x11e>
 8000abc:	4649      	mov	r1, r9
 8000abe:	e79c      	b.n	80009fa <__udivmoddi4+0x222>
 8000ac0:	eba1 0109 	sub.w	r1, r1, r9
 8000ac4:	46c4      	mov	ip, r8
 8000ac6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aca:	fb09 f804 	mul.w	r8, r9, r4
 8000ace:	e7c4      	b.n	8000a5a <__udivmoddi4+0x282>

08000ad0 <__aeabi_idiv0>:
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <coeff>:
float32_t scale[2]={};


// funkcja coeff, która bierze 5 punktów i ustawia wartości b,c,d,e,f w coef			//	KOMENTARZ
void coeff(float32_t x[5],float32_t y[5],float32_t coef[5][1])
  {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b0fe      	sub	sp, #504	@ 0x1f8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000ade:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000ae2:	6018      	str	r0, [r3, #0]
 8000ae4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000ae8:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8000aec:	6019      	str	r1, [r3, #0]
 8000aee:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000af2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8000af6:	601a      	str	r2, [r3, #0]
	  float32_t C[5][1];
	  float32_t M[5][5];
	  float32_t MT[5][5];
	  float32_t M1[5][5];
	  float32_t M2[5][5];
	  for(int i =0;i<5;i++){
 8000af8:	2300      	movs	r3, #0
 8000afa:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8000afe:	e083      	b.n	8000c08 <coeff+0x134>
		  M[i][0]=x[i]*y[i];
 8000b00:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000b0a:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000b0e:	6812      	ldr	r2, [r2, #0]
 8000b10:	4413      	add	r3, r2
 8000b12:	ed93 7a00 	vldr	s14, [r3]
 8000b16:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000b20:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8000b24:	6812      	ldr	r2, [r2, #0]
 8000b26:	4413      	add	r3, r2
 8000b28:	edd3 7a00 	vldr	s15, [r3]
 8000b2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b30:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8000b34:	4613      	mov	r3, r2
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	4413      	add	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8000b40:	443b      	add	r3, r7
 8000b42:	3bb8      	subs	r3, #184	@ 0xb8
 8000b44:	edc3 7a00 	vstr	s15, [r3]
		  M[i][1]=y[i]*y[i];
 8000b48:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000b52:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8000b56:	6812      	ldr	r2, [r2, #0]
 8000b58:	4413      	add	r3, r2
 8000b5a:	ed93 7a00 	vldr	s14, [r3]
 8000b5e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000b68:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8000b6c:	6812      	ldr	r2, [r2, #0]
 8000b6e:	4413      	add	r3, r2
 8000b70:	edd3 7a00 	vldr	s15, [r3]
 8000b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b78:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	4413      	add	r3, r2
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8000b88:	443b      	add	r3, r7
 8000b8a:	3bb4      	subs	r3, #180	@ 0xb4
 8000b8c:	edc3 7a00 	vstr	s15, [r3]
		  M[i][2]=x[i];
 8000b90:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000b9a:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000b9e:	6812      	ldr	r2, [r2, #0]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	6819      	ldr	r1, [r3, #0]
 8000ba4:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8000ba8:	4613      	mov	r3, r2
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	4413      	add	r3, r2
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8000bb4:	443b      	add	r3, r7
 8000bb6:	3bb0      	subs	r3, #176	@ 0xb0
 8000bb8:	6019      	str	r1, [r3, #0]
		  M[i][3]=y[i];
 8000bba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000bc4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8000bc8:	6812      	ldr	r2, [r2, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	6819      	ldr	r1, [r3, #0]
 8000bce:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	4413      	add	r3, r2
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8000bde:	443b      	add	r3, r7
 8000be0:	3bac      	subs	r3, #172	@ 0xac
 8000be2:	6019      	str	r1, [r3, #0]
		  M[i][4]=1.0f;
 8000be4:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8000be8:	4613      	mov	r3, r2
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	4413      	add	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8000bf4:	443b      	add	r3, r7
 8000bf6:	3ba8      	subs	r3, #168	@ 0xa8
 8000bf8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000bfc:	601a      	str	r2, [r3, #0]
	  for(int i =0;i<5;i++){
 8000bfe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000c02:	3301      	adds	r3, #1
 8000c04:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8000c08:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000c0c:	2b04      	cmp	r3, #4
 8000c0e:	f77f af77 	ble.w	8000b00 <coeff+0x2c>
	  }

	  for(int i =0;i<5;i++){
 8000c12:	2300      	movs	r3, #0
 8000c14:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8000c18:	e027      	b.n	8000c6a <coeff+0x196>
		  C[i][0]=-x[i]*x[i];
 8000c1a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000c24:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000c28:	6812      	ldr	r2, [r2, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	edd3 7a00 	vldr	s15, [r3]
 8000c30:	eeb1 7a67 	vneg.f32	s14, s15
 8000c34:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000c3e:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000c42:	6812      	ldr	r2, [r2, #0]
 8000c44:	4413      	add	r3, r2
 8000c46:	edd3 7a00 	vldr	s15, [r3]
 8000c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c4e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8000c58:	443b      	add	r3, r7
 8000c5a:	3b54      	subs	r3, #84	@ 0x54
 8000c5c:	edc3 7a00 	vstr	s15, [r3]
	  for(int i =0;i<5;i++){
 8000c60:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c64:	3301      	adds	r3, #1
 8000c66:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8000c6a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	ddd3      	ble.n	8000c1a <coeff+0x146>
	  }

	  arm_mat_init_f32(&mat_M_instance, 5, 5, &M[0][0]);
 8000c72:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000c76:	f507 70f0 	add.w	r0, r7, #480	@ 0x1e0
 8000c7a:	2205      	movs	r2, #5
 8000c7c:	2105      	movs	r1, #5
 8000c7e:	f004 fa07 	bl	8005090 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_C_instance, 5, 1, &C[0][0]);
 8000c82:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 8000c86:	f507 70ec 	add.w	r0, r7, #472	@ 0x1d8
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	2105      	movs	r1, #5
 8000c8e:	f004 f9ff 	bl	8005090 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_coef_instance, 5, 1, &coef[0][0]);
 8000c92:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000c96:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f507 70e8 	add.w	r0, r7, #464	@ 0x1d0
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	2105      	movs	r1, #5
 8000ca4:	f004 f9f4 	bl	8005090 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_MT_instance,5,5,&MT[0][0]);
 8000ca8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000cac:	f507 70e4 	add.w	r0, r7, #456	@ 0x1c8
 8000cb0:	2205      	movs	r2, #5
 8000cb2:	2105      	movs	r1, #5
 8000cb4:	f004 f9ec 	bl	8005090 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_M1_instance,5,5,&M1[0][0]);
 8000cb8:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000cbc:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8000cc0:	2205      	movs	r2, #5
 8000cc2:	2105      	movs	r1, #5
 8000cc4:	f004 f9e4 	bl	8005090 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_M2_instance,5,5,&M2[0][0]);
 8000cc8:	f107 0314 	add.w	r3, r7, #20
 8000ccc:	f507 70dc 	add.w	r0, r7, #440	@ 0x1b8
 8000cd0:	2205      	movs	r2, #5
 8000cd2:	2105      	movs	r1, #5
 8000cd4:	f004 f9dc 	bl	8005090 <arm_mat_init_f32>
	  arm_status status_trans;
	  arm_status status_mult1;
	  arm_status status_mult2;
	  arm_status status_mult3;
	  arm_status status_inv;
	  status_trans=arm_mat_trans_f32(&mat_M_instance,&mat_MT_instance);
 8000cd8:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 8000cdc:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8000ce0:	4611      	mov	r1, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f003 ffd2 	bl	8004c8c <arm_mat_trans_f32>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	f887 31ef 	strb.w	r3, [r7, #495]	@ 0x1ef
	  status_mult1=arm_mat_mult_f32(&mat_MT_instance,&mat_M_instance,&mat_M1_instance);//(Mt*M) in M1
 8000cee:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 8000cf2:	f507 71f0 	add.w	r1, r7, #480	@ 0x1e0
 8000cf6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f004 f822 	bl	8004d44 <arm_mat_mult_f32>
 8000d00:	4603      	mov	r3, r0
 8000d02:	f887 31ee 	strb.w	r3, [r7, #494]	@ 0x1ee
	  status_inv=arm_mat_inverse_f32(&mat_M1_instance,&mat_M2_instance); // (Mt*M)^-1 in M2
 8000d06:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8000d0a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8000d0e:	4611      	mov	r1, r2
 8000d10:	4618      	mov	r0, r3
 8000d12:	f004 f8b7 	bl	8004e84 <arm_mat_inverse_f32>
 8000d16:	4603      	mov	r3, r0
 8000d18:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	  status_mult2=arm_mat_mult_f32(&mat_M2_instance,&mat_MT_instance,&mat_M1_instance); //((Mt*M)^-1 ) * Mt in M1
 8000d1c:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 8000d20:	f507 71e4 	add.w	r1, r7, #456	@ 0x1c8
 8000d24:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f004 f80b 	bl	8004d44 <arm_mat_mult_f32>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec
	  status_mult3=arm_mat_mult_f32(&mat_M1_instance,&mat_C_instance,&mat_coef_instance);//((Mt*M)^-1 ) * Mt * C in coef
 8000d34:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 8000d38:	f507 71ec 	add.w	r1, r7, #472	@ 0x1d8
 8000d3c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 ffff 	bl	8004d44 <arm_mat_mult_f32>
 8000d46:	4603      	mov	r3, r0
 8000d48:	f887 31eb 	strb.w	r3, [r7, #491]	@ 0x1eb

  }
 8000d4c:	bf00      	nop
 8000d4e:	f507 77fc 	add.w	r7, r7, #504	@ 0x1f8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <calc_dc_phi>:


//funkcja calc_dc_phi która liczy dc[0] - OX oraz dc[1] -OY oraz phi
void calc_dc_phi(float32_t coef[5][1],float32_t dc[2],float32_t *phi){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	ed2d 8b02 	vpush	{d8}
 8000d5e:	b08a      	sub	sp, #40	@ 0x28
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
		float32_t b = coef[0][0];
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	623b      	str	r3, [r7, #32]
		float32_t c = coef[1][0];
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	3304      	adds	r3, #4
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	61fb      	str	r3, [r7, #28]
		float32_t d = coef[2][0];
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	3308      	adds	r3, #8
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	61bb      	str	r3, [r7, #24]
		float32_t e = coef[3][0];
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	330c      	adds	r3, #12
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	617b      	str	r3, [r7, #20]

		float32_t den=0.25f*b*b-c;
 8000d86:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d8a:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8000d8e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d92:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d9a:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000da2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		if (den ==0.0f){
 8000da6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000daa:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db2:	d101      	bne.n	8000db8 <calc_dc_phi+0x60>
			den=1E-5;
 8000db4:	4b2d      	ldr	r3, [pc, #180]	@ (8000e6c <calc_dc_phi+0x114>)
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	 	dc[0] = (0.5f * c * d - 0.25f * b * e) / den;
 8000db8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000dbc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000dc0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000dc4:	edd7 7a06 	vldr	s15, [r7, #24]
 8000dc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dcc:	edd7 7a08 	vldr	s15, [r7, #32]
 8000dd0:	eef5 6a00 	vmov.f32	s13, #80	@ 0x3e800000  0.250
 8000dd4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000dd8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000de0:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000de4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000de8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	edc3 7a00 	vstr	s15, [r3]
	    dc[1] = (0.5f* e - 0.25f * b * d) / den;
 8000df2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000df6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000dfa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000dfe:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e02:	eef5 6a00 	vmov.f32	s13, #80	@ 0x3e800000  0.250
 8000e06:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000e0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e12:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	3304      	adds	r3, #4
 8000e1a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e22:	edc3 7a00 	vstr	s15, [r3]
	    *phi = asinf(b/(2*sqrt(c)));
 8000e26:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e2a:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000e2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e32:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e36:	eeb0 0b47 	vmov.f64	d0, d7
 8000e3a:	f008 fbad 	bl	8009598 <sqrt>
 8000e3e:	eeb0 7b40 	vmov.f64	d7, d0
 8000e42:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000e46:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8000e4a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e4e:	eeb0 0a67 	vmov.f32	s0, s15
 8000e52:	f008 fc59 	bl	8009708 <asinf>
 8000e56:	eef0 7a40 	vmov.f32	s15, s0
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	edc3 7a00 	vstr	s15, [r3]
}
 8000e60:	bf00      	nop
 8000e62:	3728      	adds	r7, #40	@ 0x28
 8000e64:	46bd      	mov	sp, r7
 8000e66:	ecbd 8b02 	vpop	{d8}
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	3727c5ac 	.word	0x3727c5ac

08000e70 <calc_scal>:


//funkcja scal, jej nie było w matlabie, słuzy tylko do znalezienia szerokości elipsy, czyli bierze min i max wartości spróbkowanych i oddaje scale[] który jest do skalowania X i Y
void calc_scal(float32_t x[5],float32_t y[5],float32_t *phi,float32_t dc[2],float32_t scale[2]){
 8000e70:	b580      	push	{r7, lr}
 8000e72:	ed2d 8b04 	vpush	{d8-d9}
 8000e76:	b09e      	sub	sp, #120	@ 0x78
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
 8000e80:	603b      	str	r3, [r7, #0]

	float32_t x_buff[5]={};
 8000e82:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]
	float32_t y_buff[5]={};
 8000e92:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]
 8000ea0:	611a      	str	r2, [r3, #16]
	float32_t x_buff_n[5]={};
 8000ea2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]
 8000eb0:	611a      	str	r2, [r3, #16]
	float32_t y_buff_n[5]={};
 8000eb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]
	float32_t max_min_x[2]={30000.0,-300000.0}; // min and max of y and x
 8000ec2:	4a99      	ldr	r2, [pc, #612]	@ (8001128 <calc_scal+0x2b8>)
 8000ec4:	f107 031c 	add.w	r3, r7, #28
 8000ec8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ecc:	e883 0003 	stmia.w	r3, {r0, r1}
	float32_t max_min_y[2]={30000.0,-300000.0};
 8000ed0:	4a95      	ldr	r2, [pc, #596]	@ (8001128 <calc_scal+0x2b8>)
 8000ed2:	f107 0314 	add.w	r3, r7, #20
 8000ed6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eda:	e883 0003 	stmia.w	r3, {r0, r1}

	for(int i=0; i<5;i++){
 8000ede:	2300      	movs	r3, #0
 8000ee0:	677b      	str	r3, [r7, #116]	@ 0x74
 8000ee2:	e0f1      	b.n	80010c8 <calc_scal+0x258>
		x_buff[i]=x[i]-dc[0];
 8000ee4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	4413      	add	r3, r2
 8000eec:	ed93 7a00 	vldr	s14, [r3]
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	edd3 7a00 	vldr	s15, [r3]
 8000ef6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000efa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	3378      	adds	r3, #120	@ 0x78
 8000f00:	443b      	add	r3, r7
 8000f02:	3b18      	subs	r3, #24
 8000f04:	edc3 7a00 	vstr	s15, [r3]
		y_buff[i]=y[i]-dc[1];
 8000f08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	68ba      	ldr	r2, [r7, #8]
 8000f0e:	4413      	add	r3, r2
 8000f10:	ed93 7a00 	vldr	s14, [r3]
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	3304      	adds	r3, #4
 8000f18:	edd3 7a00 	vldr	s15, [r3]
 8000f1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	3378      	adds	r3, #120	@ 0x78
 8000f26:	443b      	add	r3, r7
 8000f28:	3b2c      	subs	r3, #44	@ 0x2c
 8000f2a:	edc3 7a00 	vstr	s15, [r3]
		x_buff_n[i]=x_buff[i]*cos(*phi)-y_buff[i]*sin(*phi);
 8000f2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	3378      	adds	r3, #120	@ 0x78
 8000f34:	443b      	add	r3, r7
 8000f36:	3b18      	subs	r3, #24
 8000f38:	edd3 7a00 	vldr	s15, [r3]
 8000f3c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	edd3 7a00 	vldr	s15, [r3]
 8000f46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f4a:	eeb0 0b47 	vmov.f64	d0, d7
 8000f4e:	f008 fb43 	bl	80095d8 <cos>
 8000f52:	eeb0 7b40 	vmov.f64	d7, d0
 8000f56:	ee28 8b07 	vmul.f64	d8, d8, d7
 8000f5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	3378      	adds	r3, #120	@ 0x78
 8000f60:	443b      	add	r3, r7
 8000f62:	3b2c      	subs	r3, #44	@ 0x2c
 8000f64:	edd3 7a00 	vldr	s15, [r3]
 8000f68:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	edd3 7a00 	vldr	s15, [r3]
 8000f72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f76:	eeb0 0b47 	vmov.f64	d0, d7
 8000f7a:	f008 fb79 	bl	8009670 <sin>
 8000f7e:	eeb0 7b40 	vmov.f64	d7, d0
 8000f82:	ee29 7b07 	vmul.f64	d7, d9, d7
 8000f86:	ee38 7b47 	vsub.f64	d7, d8, d7
 8000f8a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	3378      	adds	r3, #120	@ 0x78
 8000f94:	443b      	add	r3, r7
 8000f96:	3b40      	subs	r3, #64	@ 0x40
 8000f98:	edc3 7a00 	vstr	s15, [r3]
		y_buff_n[i]=x_buff[i]*sin(*phi)+y_buff[i]*cos(*phi);
 8000f9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	3378      	adds	r3, #120	@ 0x78
 8000fa2:	443b      	add	r3, r7
 8000fa4:	3b18      	subs	r3, #24
 8000fa6:	edd3 7a00 	vldr	s15, [r3]
 8000faa:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	edd3 7a00 	vldr	s15, [r3]
 8000fb4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fb8:	eeb0 0b47 	vmov.f64	d0, d7
 8000fbc:	f008 fb58 	bl	8009670 <sin>
 8000fc0:	eeb0 7b40 	vmov.f64	d7, d0
 8000fc4:	ee28 8b07 	vmul.f64	d8, d8, d7
 8000fc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	3378      	adds	r3, #120	@ 0x78
 8000fce:	443b      	add	r3, r7
 8000fd0:	3b2c      	subs	r3, #44	@ 0x2c
 8000fd2:	edd3 7a00 	vldr	s15, [r3]
 8000fd6:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	edd3 7a00 	vldr	s15, [r3]
 8000fe0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fe4:	eeb0 0b47 	vmov.f64	d0, d7
 8000fe8:	f008 faf6 	bl	80095d8 <cos>
 8000fec:	eeb0 7b40 	vmov.f64	d7, d0
 8000ff0:	ee29 7b07 	vmul.f64	d7, d9, d7
 8000ff4:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000ff8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ffc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	3378      	adds	r3, #120	@ 0x78
 8001002:	443b      	add	r3, r7
 8001004:	3b54      	subs	r3, #84	@ 0x54
 8001006:	edc3 7a00 	vstr	s15, [r3]

		max_min_x[0] = MAX(max_min_x[0], x_buff_n[i]);
 800100a:	ed97 7a07 	vldr	s14, [r7, #28]
 800100e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	3378      	adds	r3, #120	@ 0x78
 8001014:	443b      	add	r3, r7
 8001016:	3b40      	subs	r3, #64	@ 0x40
 8001018:	edd3 7a00 	vldr	s15, [r3]
 800101c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001024:	dd01      	ble.n	800102a <calc_scal+0x1ba>
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	e005      	b.n	8001036 <calc_scal+0x1c6>
 800102a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	3378      	adds	r3, #120	@ 0x78
 8001030:	443b      	add	r3, r7
 8001032:	3b40      	subs	r3, #64	@ 0x40
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	61fb      	str	r3, [r7, #28]
		max_min_x[1] = MIN(max_min_x[1], x_buff_n[i]);
 8001038:	ed97 7a08 	vldr	s14, [r7, #32]
 800103c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	3378      	adds	r3, #120	@ 0x78
 8001042:	443b      	add	r3, r7
 8001044:	3b40      	subs	r3, #64	@ 0x40
 8001046:	edd3 7a00 	vldr	s15, [r3]
 800104a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800104e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001052:	d501      	bpl.n	8001058 <calc_scal+0x1e8>
 8001054:	6a3b      	ldr	r3, [r7, #32]
 8001056:	e005      	b.n	8001064 <calc_scal+0x1f4>
 8001058:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	3378      	adds	r3, #120	@ 0x78
 800105e:	443b      	add	r3, r7
 8001060:	3b40      	subs	r3, #64	@ 0x40
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	623b      	str	r3, [r7, #32]
		max_min_y[0] = MAX(max_min_y[0], y_buff_n[i]);
 8001066:	ed97 7a05 	vldr	s14, [r7, #20]
 800106a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	3378      	adds	r3, #120	@ 0x78
 8001070:	443b      	add	r3, r7
 8001072:	3b54      	subs	r3, #84	@ 0x54
 8001074:	edd3 7a00 	vldr	s15, [r3]
 8001078:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800107c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001080:	dd01      	ble.n	8001086 <calc_scal+0x216>
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	e005      	b.n	8001092 <calc_scal+0x222>
 8001086:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	3378      	adds	r3, #120	@ 0x78
 800108c:	443b      	add	r3, r7
 800108e:	3b54      	subs	r3, #84	@ 0x54
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	617b      	str	r3, [r7, #20]
		max_min_y[1] = MIN(max_min_y[1], y_buff_n[i]);
 8001094:	ed97 7a06 	vldr	s14, [r7, #24]
 8001098:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	3378      	adds	r3, #120	@ 0x78
 800109e:	443b      	add	r3, r7
 80010a0:	3b54      	subs	r3, #84	@ 0x54
 80010a2:	edd3 7a00 	vldr	s15, [r3]
 80010a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ae:	d501      	bpl.n	80010b4 <calc_scal+0x244>
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	e005      	b.n	80010c0 <calc_scal+0x250>
 80010b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	3378      	adds	r3, #120	@ 0x78
 80010ba:	443b      	add	r3, r7
 80010bc:	3b54      	subs	r3, #84	@ 0x54
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	61bb      	str	r3, [r7, #24]
	for(int i=0; i<5;i++){
 80010c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80010c4:	3301      	adds	r3, #1
 80010c6:	677b      	str	r3, [r7, #116]	@ 0x74
 80010c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80010ca:	2b04      	cmp	r3, #4
 80010cc:	f77f af0a 	ble.w	8000ee4 <calc_scal+0x74>

	}

	scale[0]=(fabsf(max_min_x[0])+fabsf(max_min_x[1]))/2;
 80010d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80010d4:	eeb0 7ae7 	vabs.f32	s14, s15
 80010d8:	edd7 7a08 	vldr	s15, [r7, #32]
 80010dc:	eef0 7ae7 	vabs.f32	s15, s15
 80010e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80010e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80010f0:	edc3 7a00 	vstr	s15, [r3]
	scale[1]=(fabsf(max_min_y[0])+fabsf(max_min_y[1]))/2;
 80010f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80010f8:	eeb0 7ae7 	vabs.f32	s14, s15
 80010fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001100:	eef0 7ae7 	vabs.f32	s15, s15
 8001104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001108:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800110c:	3304      	adds	r3, #4
 800110e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001112:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001116:	edc3 7a00 	vstr	s15, [r3]
}
 800111a:	bf00      	nop
 800111c:	3778      	adds	r7, #120	@ 0x78
 800111e:	46bd      	mov	sp, r7
 8001120:	ecbd 8b04 	vpop	{d8-d9}
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	0800a448 	.word	0x0800a448

0800112c <transform>:


// funkcja transform która ma być w pętli głównej, przekształca pojedyncze próbki
void transform(float32_t *I, float32_t *Q,float32_t dc[2],float32_t *phi,float32_t scale[2]){
 800112c:	b580      	push	{r7, lr}
 800112e:	ed2d 8b04 	vpush	{d8-d9}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
 800113c:	603b      	str	r3, [r7, #0]
	*I=*I-dc[0];
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	ed93 7a00 	vldr	s14, [r3]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	edd3 7a00 	vldr	s15, [r3]
 800114a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	edc3 7a00 	vstr	s15, [r3]
	*Q=*Q-dc[1];
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	ed93 7a00 	vldr	s14, [r3]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	3304      	adds	r3, #4
 800115e:	edd3 7a00 	vldr	s15, [r3]
 8001162:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	edc3 7a00 	vstr	s15, [r3]
	float32_t I_trans=(*I)*cos(*phi)-(*Q)*sin(*phi);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	edd3 7a00 	vldr	s15, [r3]
 8001172:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	edd3 7a00 	vldr	s15, [r3]
 800117c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001180:	eeb0 0b47 	vmov.f64	d0, d7
 8001184:	f008 fa28 	bl	80095d8 <cos>
 8001188:	eeb0 7b40 	vmov.f64	d7, d0
 800118c:	ee28 8b07 	vmul.f64	d8, d8, d7
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	edd3 7a00 	vldr	s15, [r3]
 8001196:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	edd3 7a00 	vldr	s15, [r3]
 80011a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011a4:	eeb0 0b47 	vmov.f64	d0, d7
 80011a8:	f008 fa62 	bl	8009670 <sin>
 80011ac:	eeb0 7b40 	vmov.f64	d7, d0
 80011b0:	ee29 7b07 	vmul.f64	d7, d9, d7
 80011b4:	ee38 7b47 	vsub.f64	d7, d8, d7
 80011b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80011bc:	edc7 7a05 	vstr	s15, [r7, #20]
	float32_t Q_trans=(*I)*sin(*phi)+(*Q)*cos(*phi);
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011d4:	eeb0 0b47 	vmov.f64	d0, d7
 80011d8:	f008 fa4a 	bl	8009670 <sin>
 80011dc:	eeb0 7b40 	vmov.f64	d7, d0
 80011e0:	ee28 8b07 	vmul.f64	d8, d8, d7
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	edd3 7a00 	vldr	s15, [r3]
 80011f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011f8:	eeb0 0b47 	vmov.f64	d0, d7
 80011fc:	f008 f9ec 	bl	80095d8 <cos>
 8001200:	eeb0 7b40 	vmov.f64	d7, d0
 8001204:	ee29 7b07 	vmul.f64	d7, d9, d7
 8001208:	ee38 7b07 	vadd.f64	d7, d8, d7
 800120c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001210:	edc7 7a04 	vstr	s15, [r7, #16]

	*I=I_trans/scale[0];
 8001214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001216:	ed93 7a00 	vldr	s14, [r3]
 800121a:	edd7 6a05 	vldr	s13, [r7, #20]
 800121e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	edc3 7a00 	vstr	s15, [r3]
	*Q=Q_trans/scale[1];
 8001228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800122a:	3304      	adds	r3, #4
 800122c:	ed93 7a00 	vldr	s14, [r3]
 8001230:	edd7 6a04 	vldr	s13, [r7, #16]
 8001234:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	edc3 7a00 	vstr	s15, [r3]
}
 800123e:	bf00      	nop
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	ecbd 8b04 	vpop	{d8-d9}
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <main>:
  * @retval int
  */


int main(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	//jednorazowe wywołanie funkcji(w zamyśle po kalibracji) 								//	KOMENTARZ
	coeff(mat_x,mat_y,coef);
 8001252:	4a31      	ldr	r2, [pc, #196]	@ (8001318 <main+0xcc>)
 8001254:	4931      	ldr	r1, [pc, #196]	@ (800131c <main+0xd0>)
 8001256:	4832      	ldr	r0, [pc, #200]	@ (8001320 <main+0xd4>)
 8001258:	f7ff fc3c 	bl	8000ad4 <coeff>
	calc_dc_phi(coef,dc,&phi);
 800125c:	4a31      	ldr	r2, [pc, #196]	@ (8001324 <main+0xd8>)
 800125e:	4932      	ldr	r1, [pc, #200]	@ (8001328 <main+0xdc>)
 8001260:	482d      	ldr	r0, [pc, #180]	@ (8001318 <main+0xcc>)
 8001262:	f7ff fd79 	bl	8000d58 <calc_dc_phi>
	calc_scal(mat_x, mat_y,&phi,dc,scale);
 8001266:	4b31      	ldr	r3, [pc, #196]	@ (800132c <main+0xe0>)
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	4b2f      	ldr	r3, [pc, #188]	@ (8001328 <main+0xdc>)
 800126c:	4a2d      	ldr	r2, [pc, #180]	@ (8001324 <main+0xd8>)
 800126e:	492b      	ldr	r1, [pc, #172]	@ (800131c <main+0xd0>)
 8001270:	482b      	ldr	r0, [pc, #172]	@ (8001320 <main+0xd4>)
 8001272:	f7ff fdfd 	bl	8000e70 <calc_scal>


  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001276:	f000 f8f7 	bl	8001468 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800127a:	f000 fcf5 	bl	8001c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127e:	f000 f859 	bl	8001334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001282:	f000 f8c7 	bl	8001414 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8001286:	2000      	movs	r0, #0
 8001288:	f000 fb0a 	bl	80018a0 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800128c:	2001      	movs	r0, #1
 800128e:	f000 fb07 	bl	80018a0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8001292:	2002      	movs	r0, #2
 8001294:	f000 fb04 	bl	80018a0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001298:	2101      	movs	r1, #1
 800129a:	2000      	movs	r0, #0
 800129c:	f000 fb76 	bl	800198c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80012a0:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <main+0xe4>)
 80012a2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012a6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80012a8:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <main+0xe4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80012ae:	4b20      	ldr	r3, [pc, #128]	@ (8001330 <main+0xe4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80012b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001330 <main+0xe4>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80012ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <main+0xe4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80012c0:	491b      	ldr	r1, [pc, #108]	@ (8001330 <main+0xe4>)
 80012c2:	2000      	movs	r0, #0
 80012c4:	f000 fbf2 	bl	8001aac <BSP_COM_Init>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <main+0x86>
  {
    Error_Handler();
 80012ce:	f000 f8f7 	bl	80014c0 <Error_Handler>



  while (1)
  {
	  for(int i=0; i<5; i++){
 80012d2:	2300      	movs	r3, #0
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	e013      	b.n	8001300 <main+0xb4>

		  transform(&mat_x[i],&mat_y[i],dc,&phi,scale); // transformacja pojedynczych próbek						//	KOMENTARZ
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4a10      	ldr	r2, [pc, #64]	@ (8001320 <main+0xd4>)
 80012de:	1898      	adds	r0, r3, r2
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4a0d      	ldr	r2, [pc, #52]	@ (800131c <main+0xd0>)
 80012e6:	1899      	adds	r1, r3, r2
 80012e8:	4b10      	ldr	r3, [pc, #64]	@ (800132c <main+0xe0>)
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <main+0xd8>)
 80012ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001328 <main+0xdc>)
 80012f0:	f7ff ff1c 	bl	800112c <transform>
		  if(i==4)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d006      	beq.n	8001308 <main+0xbc>
	  for(int i=0; i<5; i++){
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3301      	adds	r3, #1
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b04      	cmp	r3, #4
 8001304:	dde8      	ble.n	80012d8 <main+0x8c>
			  break;

	  }
	  break;
 8001306:	e000      	b.n	800130a <main+0xbe>
			  break;
 8001308:	bf00      	nop
	  break;
 800130a:	bf00      	nop
 800130c:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	24000238 	.word	0x24000238
 800131c:	24000014 	.word	0x24000014
 8001320:	24000000 	.word	0x24000000
 8001324:	24000254 	.word	0x24000254
 8001328:	2400024c 	.word	0x2400024c
 800132c:	24000258 	.word	0x24000258
 8001330:	24000260 	.word	0x24000260

08001334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b09c      	sub	sp, #112	@ 0x70
 8001338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800133e:	224c      	movs	r2, #76	@ 0x4c
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f004 fe0b 	bl	8005f5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001348:	1d3b      	adds	r3, r7, #4
 800134a:	2220      	movs	r2, #32
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f004 fe05 	bl	8005f5e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001354:	2002      	movs	r0, #2
 8001356:	f001 f8c7 	bl	80024e8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800135a:	2300      	movs	r3, #0
 800135c:	603b      	str	r3, [r7, #0]
 800135e:	4b2c      	ldr	r3, [pc, #176]	@ (8001410 <SystemClock_Config+0xdc>)
 8001360:	699b      	ldr	r3, [r3, #24]
 8001362:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001366:	4a2a      	ldr	r2, [pc, #168]	@ (8001410 <SystemClock_Config+0xdc>)
 8001368:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800136c:	6193      	str	r3, [r2, #24]
 800136e:	4b28      	ldr	r3, [pc, #160]	@ (8001410 <SystemClock_Config+0xdc>)
 8001370:	699b      	ldr	r3, [r3, #24]
 8001372:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800137a:	bf00      	nop
 800137c:	4b24      	ldr	r3, [pc, #144]	@ (8001410 <SystemClock_Config+0xdc>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001388:	d1f8      	bne.n	800137c <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138a:	2302      	movs	r3, #2
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800138e:	2301      	movs	r3, #1
 8001390:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001392:	2340      	movs	r3, #64	@ 0x40
 8001394:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001396:	2302      	movs	r3, #2
 8001398:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800139a:	2300      	movs	r3, #0
 800139c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800139e:	2304      	movs	r3, #4
 80013a0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80013a2:	230c      	movs	r3, #12
 80013a4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80013a6:	2301      	movs	r3, #1
 80013a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013aa:	2304      	movs	r3, #4
 80013ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013ae:	2302      	movs	r3, #2
 80013b0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013b2:	230c      	movs	r3, #12
 80013b4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c2:	4618      	mov	r0, r3
 80013c4:	f001 f8ca 	bl	800255c <HAL_RCC_OscConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80013ce:	f000 f877 	bl	80014c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d2:	233f      	movs	r3, #63	@ 0x3f
 80013d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d6:	2303      	movs	r3, #3
 80013d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80013de:	2308      	movs	r3, #8
 80013e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013e2:	2340      	movs	r3, #64	@ 0x40
 80013e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80013e6:	2340      	movs	r3, #64	@ 0x40
 80013e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80013ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013ee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80013f0:	2340      	movs	r3, #64	@ 0x40
 80013f2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2101      	movs	r1, #1
 80013f8:	4618      	mov	r0, r3
 80013fa:	f001 fc89 	bl	8002d10 <HAL_RCC_ClockConfig>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001404:	f000 f85c 	bl	80014c0 <Error_Handler>
  }
}
 8001408:	bf00      	nop
 800140a:	3770      	adds	r7, #112	@ 0x70
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	58024800 	.word	0x58024800

08001414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800141a:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <MX_GPIO_Init+0x50>)
 800141c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001420:	4a10      	ldr	r2, [pc, #64]	@ (8001464 <MX_GPIO_Init+0x50>)
 8001422:	f043 0304 	orr.w	r3, r3, #4
 8001426:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800142a:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <MX_GPIO_Init+0x50>)
 800142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001438:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <MX_GPIO_Init+0x50>)
 800143a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800143e:	4a09      	ldr	r2, [pc, #36]	@ (8001464 <MX_GPIO_Init+0x50>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <MX_GPIO_Init+0x50>)
 800144a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	603b      	str	r3, [r7, #0]
 8001454:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	58024400 	.word	0x58024400

08001468 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800146e:	463b      	mov	r3, r7
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800147a:	f000 fd97 	bl	8001fac <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800147e:	2301      	movs	r3, #1
 8001480:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001482:	2300      	movs	r3, #0
 8001484:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800148a:	231f      	movs	r3, #31
 800148c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800148e:	2387      	movs	r3, #135	@ 0x87
 8001490:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001492:	2300      	movs	r3, #0
 8001494:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001496:	2300      	movs	r3, #0
 8001498:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800149a:	2301      	movs	r3, #1
 800149c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800149e:	2301      	movs	r3, #1
 80014a0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80014aa:	463b      	mov	r3, r7
 80014ac:	4618      	mov	r0, r3
 80014ae:	f000 fdb5 	bl	800201c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80014b2:	2004      	movs	r0, #4
 80014b4:	f000 fd92 	bl	8001fdc <HAL_MPU_Enable>

}
 80014b8:	bf00      	nop
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c4:	b672      	cpsid	i
}
 80014c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <Error_Handler+0x8>

080014cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d2:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <HAL_MspInit+0x30>)
 80014d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014d8:	4a08      	ldr	r2, [pc, #32]	@ (80014fc <HAL_MspInit+0x30>)
 80014da:	f043 0302 	orr.w	r3, r3, #2
 80014de:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <HAL_MspInit+0x30>)
 80014e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014e8:	f003 0302 	and.w	r3, r3, #2
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	58024400 	.word	0x58024400

08001500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <NMI_Handler+0x4>

08001508 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <HardFault_Handler+0x4>

08001510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <MemManage_Handler+0x4>

08001518 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <BusFault_Handler+0x4>

08001520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <UsageFault_Handler+0x4>

08001528 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr

08001536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001556:	f000 fbf9 	bl	8001d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}

0800155e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001562:	2000      	movs	r0, #0
 8001564:	f000 fa84 	bl	8001a70 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}

0800156c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return 1;
 8001570:	2301      	movs	r3, #1
}
 8001572:	4618      	mov	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <_kill>:

int _kill(int pid, int sig)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001586:	f004 fd3d 	bl	8006004 <__errno>
 800158a:	4603      	mov	r3, r0
 800158c:	2216      	movs	r2, #22
 800158e:	601a      	str	r2, [r3, #0]
  return -1;
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001594:	4618      	mov	r0, r3
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <_exit>:

void _exit (int status)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f7ff ffe7 	bl	800157c <_kill>
  while (1) {}    /* Make sure we hang here */
 80015ae:	bf00      	nop
 80015b0:	e7fd      	b.n	80015ae <_exit+0x12>

080015b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b086      	sub	sp, #24
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015be:	2300      	movs	r3, #0
 80015c0:	617b      	str	r3, [r7, #20]
 80015c2:	e00a      	b.n	80015da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015c4:	f3af 8000 	nop.w
 80015c8:	4601      	mov	r1, r0
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	60ba      	str	r2, [r7, #8]
 80015d0:	b2ca      	uxtb	r2, r1
 80015d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	3301      	adds	r3, #1
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	429a      	cmp	r2, r3
 80015e0:	dbf0      	blt.n	80015c4 <_read+0x12>
  }

  return len;
 80015e2:	687b      	ldr	r3, [r7, #4]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	e009      	b.n	8001612 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	1c5a      	adds	r2, r3, #1
 8001602:	60ba      	str	r2, [r7, #8]
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f000 fab2 	bl	8001b70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	3301      	adds	r3, #1
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	697a      	ldr	r2, [r7, #20]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	429a      	cmp	r2, r3
 8001618:	dbf1      	blt.n	80015fe <_write+0x12>
  }
  return len;
 800161a:	687b      	ldr	r3, [r7, #4]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <_close>:

int _close(int file)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001630:	4618      	mov	r0, r3
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800164c:	605a      	str	r2, [r3, #4]
  return 0;
 800164e:	2300      	movs	r3, #0
}
 8001650:	4618      	mov	r0, r3
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <_isatty>:

int _isatty(int file)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001664:	2301      	movs	r3, #1
}
 8001666:	4618      	mov	r0, r3
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001672:	b480      	push	{r7}
 8001674:	b085      	sub	sp, #20
 8001676:	af00      	add	r7, sp, #0
 8001678:	60f8      	str	r0, [r7, #12]
 800167a:	60b9      	str	r1, [r7, #8]
 800167c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800167e:	2300      	movs	r3, #0
}
 8001680:	4618      	mov	r0, r3
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001694:	4a14      	ldr	r2, [pc, #80]	@ (80016e8 <_sbrk+0x5c>)
 8001696:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <_sbrk+0x60>)
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a0:	4b13      	ldr	r3, [pc, #76]	@ (80016f0 <_sbrk+0x64>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d102      	bne.n	80016ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a8:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <_sbrk+0x64>)
 80016aa:	4a12      	ldr	r2, [pc, #72]	@ (80016f4 <_sbrk+0x68>)
 80016ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ae:	4b10      	ldr	r3, [pc, #64]	@ (80016f0 <_sbrk+0x64>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4413      	add	r3, r2
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d207      	bcs.n	80016cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016bc:	f004 fca2 	bl	8006004 <__errno>
 80016c0:	4603      	mov	r3, r0
 80016c2:	220c      	movs	r2, #12
 80016c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	e009      	b.n	80016e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016cc:	4b08      	ldr	r3, [pc, #32]	@ (80016f0 <_sbrk+0x64>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016d2:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <_sbrk+0x64>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	4a05      	ldr	r2, [pc, #20]	@ (80016f0 <_sbrk+0x64>)
 80016dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016de:	68fb      	ldr	r3, [r7, #12]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	24050000 	.word	0x24050000
 80016ec:	00000400 	.word	0x00000400
 80016f0:	24000270 	.word	0x24000270
 80016f4:	24000468 	.word	0x24000468

080016f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016fc:	4b3e      	ldr	r3, [pc, #248]	@ (80017f8 <SystemInit+0x100>)
 80016fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001702:	4a3d      	ldr	r2, [pc, #244]	@ (80017f8 <SystemInit+0x100>)
 8001704:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001708:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800170c:	4b3b      	ldr	r3, [pc, #236]	@ (80017fc <SystemInit+0x104>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 030f 	and.w	r3, r3, #15
 8001714:	2b06      	cmp	r3, #6
 8001716:	d807      	bhi.n	8001728 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001718:	4b38      	ldr	r3, [pc, #224]	@ (80017fc <SystemInit+0x104>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f023 030f 	bic.w	r3, r3, #15
 8001720:	4a36      	ldr	r2, [pc, #216]	@ (80017fc <SystemInit+0x104>)
 8001722:	f043 0307 	orr.w	r3, r3, #7
 8001726:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001728:	4b35      	ldr	r3, [pc, #212]	@ (8001800 <SystemInit+0x108>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a34      	ldr	r2, [pc, #208]	@ (8001800 <SystemInit+0x108>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001734:	4b32      	ldr	r3, [pc, #200]	@ (8001800 <SystemInit+0x108>)
 8001736:	2200      	movs	r2, #0
 8001738:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800173a:	4b31      	ldr	r3, [pc, #196]	@ (8001800 <SystemInit+0x108>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	4930      	ldr	r1, [pc, #192]	@ (8001800 <SystemInit+0x108>)
 8001740:	4b30      	ldr	r3, [pc, #192]	@ (8001804 <SystemInit+0x10c>)
 8001742:	4013      	ands	r3, r2
 8001744:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001746:	4b2d      	ldr	r3, [pc, #180]	@ (80017fc <SystemInit+0x104>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0308 	and.w	r3, r3, #8
 800174e:	2b00      	cmp	r3, #0
 8001750:	d007      	beq.n	8001762 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001752:	4b2a      	ldr	r3, [pc, #168]	@ (80017fc <SystemInit+0x104>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f023 030f 	bic.w	r3, r3, #15
 800175a:	4a28      	ldr	r2, [pc, #160]	@ (80017fc <SystemInit+0x104>)
 800175c:	f043 0307 	orr.w	r3, r3, #7
 8001760:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001762:	4b27      	ldr	r3, [pc, #156]	@ (8001800 <SystemInit+0x108>)
 8001764:	2200      	movs	r2, #0
 8001766:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001768:	4b25      	ldr	r3, [pc, #148]	@ (8001800 <SystemInit+0x108>)
 800176a:	2200      	movs	r2, #0
 800176c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800176e:	4b24      	ldr	r3, [pc, #144]	@ (8001800 <SystemInit+0x108>)
 8001770:	2200      	movs	r2, #0
 8001772:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001774:	4b22      	ldr	r3, [pc, #136]	@ (8001800 <SystemInit+0x108>)
 8001776:	4a24      	ldr	r2, [pc, #144]	@ (8001808 <SystemInit+0x110>)
 8001778:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800177a:	4b21      	ldr	r3, [pc, #132]	@ (8001800 <SystemInit+0x108>)
 800177c:	4a23      	ldr	r2, [pc, #140]	@ (800180c <SystemInit+0x114>)
 800177e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001780:	4b1f      	ldr	r3, [pc, #124]	@ (8001800 <SystemInit+0x108>)
 8001782:	4a23      	ldr	r2, [pc, #140]	@ (8001810 <SystemInit+0x118>)
 8001784:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001786:	4b1e      	ldr	r3, [pc, #120]	@ (8001800 <SystemInit+0x108>)
 8001788:	2200      	movs	r2, #0
 800178a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800178c:	4b1c      	ldr	r3, [pc, #112]	@ (8001800 <SystemInit+0x108>)
 800178e:	4a20      	ldr	r2, [pc, #128]	@ (8001810 <SystemInit+0x118>)
 8001790:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001792:	4b1b      	ldr	r3, [pc, #108]	@ (8001800 <SystemInit+0x108>)
 8001794:	2200      	movs	r2, #0
 8001796:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001798:	4b19      	ldr	r3, [pc, #100]	@ (8001800 <SystemInit+0x108>)
 800179a:	4a1d      	ldr	r2, [pc, #116]	@ (8001810 <SystemInit+0x118>)
 800179c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800179e:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <SystemInit+0x108>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <SystemInit+0x108>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a15      	ldr	r2, [pc, #84]	@ (8001800 <SystemInit+0x108>)
 80017aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80017b0:	4b13      	ldr	r3, [pc, #76]	@ (8001800 <SystemInit+0x108>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80017b6:	4b12      	ldr	r3, [pc, #72]	@ (8001800 <SystemInit+0x108>)
 80017b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d113      	bne.n	80017ec <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80017c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001800 <SystemInit+0x108>)
 80017c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001800 <SystemInit+0x108>)
 80017cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001814 <SystemInit+0x11c>)
 80017d6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80017da:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80017dc:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <SystemInit+0x108>)
 80017de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017e2:	4a07      	ldr	r2, [pc, #28]	@ (8001800 <SystemInit+0x108>)
 80017e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80017e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000ed00 	.word	0xe000ed00
 80017fc:	52002000 	.word	0x52002000
 8001800:	58024400 	.word	0x58024400
 8001804:	eaf6ed7f 	.word	0xeaf6ed7f
 8001808:	02020200 	.word	0x02020200
 800180c:	01ff0000 	.word	0x01ff0000
 8001810:	01010280 	.word	0x01010280
 8001814:	52004000 	.word	0x52004000

08001818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800181c:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <ExitRun0Mode+0x2c>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4a08      	ldr	r2, [pc, #32]	@ (8001844 <ExitRun0Mode+0x2c>)
 8001822:	f043 0302 	orr.w	r3, r3, #2
 8001826:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001828:	bf00      	nop
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <ExitRun0Mode+0x2c>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d0f9      	beq.n	800182a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001836:	bf00      	nop
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	58024800 	.word	0x58024800

08001848 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001848:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001884 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800184c:	f7ff ffe4 	bl	8001818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001850:	f7ff ff52 	bl	80016f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001854:	480c      	ldr	r0, [pc, #48]	@ (8001888 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001856:	490d      	ldr	r1, [pc, #52]	@ (800188c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001858:	4a0d      	ldr	r2, [pc, #52]	@ (8001890 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800185a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800185c:	e002      	b.n	8001864 <LoopCopyDataInit>

0800185e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800185e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001862:	3304      	adds	r3, #4

08001864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001868:	d3f9      	bcc.n	800185e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800186a:	4a0a      	ldr	r2, [pc, #40]	@ (8001894 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800186c:	4c0a      	ldr	r4, [pc, #40]	@ (8001898 <LoopFillZerobss+0x22>)
  movs r3, #0
 800186e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001870:	e001      	b.n	8001876 <LoopFillZerobss>

08001872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001874:	3204      	adds	r2, #4

08001876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001878:	d3fb      	bcc.n	8001872 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800187a:	f004 fbc9 	bl	8006010 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800187e:	f7ff fce5 	bl	800124c <main>
  bx  lr
 8001882:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001884:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001888:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800188c:	2400021c 	.word	0x2400021c
  ldr r2, =_sidata
 8001890:	0800aa98 	.word	0x0800aa98
  ldr r2, =_sbss
 8001894:	2400021c 	.word	0x2400021c
  ldr r4, =_ebss
 8001898:	24000464 	.word	0x24000464

0800189c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800189c:	e7fe      	b.n	800189c <ADC3_IRQHandler>
	...

080018a0 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08c      	sub	sp, #48	@ 0x30
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d009      	beq.n	80018c8 <BSP_LED_Init+0x28>
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d006      	beq.n	80018c8 <BSP_LED_Init+0x28>
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d003      	beq.n	80018c8 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80018c0:	f06f 0301 	mvn.w	r3, #1
 80018c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018c6:	e055      	b.n	8001974 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10f      	bne.n	80018ee <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80018ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001980 <BSP_LED_Init+0xe0>)
 80018d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001980 <BSP_LED_Init+0xe0>)
 80018d6:	f043 0302 	orr.w	r3, r3, #2
 80018da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018de:	4b28      	ldr	r3, [pc, #160]	@ (8001980 <BSP_LED_Init+0xe0>)
 80018e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e4:	f003 0302 	and.w	r3, r3, #2
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	e021      	b.n	8001932 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d10f      	bne.n	8001914 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80018f4:	4b22      	ldr	r3, [pc, #136]	@ (8001980 <BSP_LED_Init+0xe0>)
 80018f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018fa:	4a21      	ldr	r2, [pc, #132]	@ (8001980 <BSP_LED_Init+0xe0>)
 80018fc:	f043 0310 	orr.w	r3, r3, #16
 8001900:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001904:	4b1e      	ldr	r3, [pc, #120]	@ (8001980 <BSP_LED_Init+0xe0>)
 8001906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800190a:	f003 0310 	and.w	r3, r3, #16
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	e00e      	b.n	8001932 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001914:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <BSP_LED_Init+0xe0>)
 8001916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800191a:	4a19      	ldr	r2, [pc, #100]	@ (8001980 <BSP_LED_Init+0xe0>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001924:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <BSP_LED_Init+0xe0>)
 8001926:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	4a13      	ldr	r2, [pc, #76]	@ (8001984 <BSP_LED_Init+0xe4>)
 8001936:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800193a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800193c:	2301      	movs	r3, #1
 800193e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	4a0f      	ldr	r2, [pc, #60]	@ (8001988 <BSP_LED_Init+0xe8>)
 800194c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001950:	f107 0218 	add.w	r2, r7, #24
 8001954:	4611      	mov	r1, r2
 8001956:	4618      	mov	r0, r3
 8001958:	f000 fc04 	bl	8002164 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	4a0a      	ldr	r2, [pc, #40]	@ (8001988 <BSP_LED_Init+0xe8>)
 8001960:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	4a07      	ldr	r2, [pc, #28]	@ (8001984 <BSP_LED_Init+0xe4>)
 8001968:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800196c:	2200      	movs	r2, #0
 800196e:	4619      	mov	r1, r3
 8001970:	f000 fda0 	bl	80024b4 <HAL_GPIO_WritePin>
  }

  return ret;
 8001974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001976:	4618      	mov	r0, r3
 8001978:	3730      	adds	r7, #48	@ 0x30
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	58024400 	.word	0x58024400
 8001984:	0800a460 	.word	0x0800a460
 8001988:	24000034 	.word	0x24000034

0800198c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	460a      	mov	r2, r1
 8001996:	71fb      	strb	r3, [r7, #7]
 8001998:	4613      	mov	r3, r2
 800199a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800199c:	4b2e      	ldr	r3, [pc, #184]	@ (8001a58 <BSP_PB_Init+0xcc>)
 800199e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019a2:	4a2d      	ldr	r2, [pc, #180]	@ (8001a58 <BSP_PB_Init+0xcc>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001a58 <BSP_PB_Init+0xcc>)
 80019ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019b2:	f003 0304 	and.w	r3, r3, #4
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80019ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019be:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80019c0:	2302      	movs	r3, #2
 80019c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c4:	2302      	movs	r3, #2
 80019c6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80019c8:	79bb      	ldrb	r3, [r7, #6]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d10c      	bne.n	80019e8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	4a21      	ldr	r2, [pc, #132]	@ (8001a5c <BSP_PB_Init+0xd0>)
 80019d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019da:	f107 020c 	add.w	r2, r7, #12
 80019de:	4611      	mov	r1, r2
 80019e0:	4618      	mov	r0, r3
 80019e2:	f000 fbbf 	bl	8002164 <HAL_GPIO_Init>
 80019e6:	e031      	b.n	8001a4c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80019e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80019ec:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	4a1a      	ldr	r2, [pc, #104]	@ (8001a5c <BSP_PB_Init+0xd0>)
 80019f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f6:	f107 020c 	add.w	r2, r7, #12
 80019fa:	4611      	mov	r1, r2
 80019fc:	4618      	mov	r0, r3
 80019fe:	f000 fbb1 	bl	8002164 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	4a16      	ldr	r2, [pc, #88]	@ (8001a60 <BSP_PB_Init+0xd4>)
 8001a08:	441a      	add	r2, r3
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	4915      	ldr	r1, [pc, #84]	@ (8001a64 <BSP_PB_Init+0xd8>)
 8001a0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a12:	4619      	mov	r1, r3
 8001a14:	4610      	mov	r0, r2
 8001a16:	f000 fb60 	bl	80020da <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	4a10      	ldr	r2, [pc, #64]	@ (8001a60 <BSP_PB_Init+0xd4>)
 8001a20:	1898      	adds	r0, r3, r2
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <BSP_PB_Init+0xdc>)
 8001a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	f000 fb35 	bl	800209c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001a32:	2028      	movs	r0, #40	@ 0x28
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	4a0d      	ldr	r2, [pc, #52]	@ (8001a6c <BSP_PB_Init+0xe0>)
 8001a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f000 fa7f 	bl	8001f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001a44:	2328      	movs	r3, #40	@ 0x28
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 fa95 	bl	8001f76 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3720      	adds	r7, #32
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	58024400 	.word	0x58024400
 8001a5c:	24000040 	.word	0x24000040
 8001a60:	24000274 	.word	0x24000274
 8001a64:	0800a468 	.word	0x0800a468
 8001a68:	24000044 	.word	0x24000044
 8001a6c:	24000048 	.word	0x24000048

08001a70 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	4a04      	ldr	r2, [pc, #16]	@ (8001a90 <BSP_PB_IRQHandler+0x20>)
 8001a80:	4413      	add	r3, r2
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fb3e 	bl	8002104 <HAL_EXTI_IRQHandler>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	24000274 	.word	0x24000274

08001a94 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
	...

08001aac <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	6039      	str	r1, [r7, #0]
 8001ab6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d003      	beq.n	8001aca <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001ac2:	f06f 0301 	mvn.w	r3, #1
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	e018      	b.n	8001afc <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	2294      	movs	r2, #148	@ 0x94
 8001ace:	fb02 f303 	mul.w	r3, r2, r3
 8001ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8001b08 <BSP_COM_Init+0x5c>)
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 f86e 	bl	8001bb8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	2294      	movs	r2, #148	@ 0x94
 8001ae0:	fb02 f303 	mul.w	r3, r2, r3
 8001ae4:	4a08      	ldr	r2, [pc, #32]	@ (8001b08 <BSP_COM_Init+0x5c>)
 8001ae6:	4413      	add	r3, r2
 8001ae8:	6839      	ldr	r1, [r7, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 f80e 	bl	8001b0c <MX_USART3_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d002      	beq.n	8001afc <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001af6:	f06f 0303 	mvn.w	r3, #3
 8001afa:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001afc:	68fb      	ldr	r3, [r7, #12]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	2400027c 	.word	0x2400027c

08001b0c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001b16:	4b15      	ldr	r3, [pc, #84]	@ (8001b6c <MX_USART3_Init+0x60>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	220c      	movs	r2, #12
 8001b2a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	895b      	ldrh	r3, [r3, #10]
 8001b30:	461a      	mov	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685a      	ldr	r2, [r3, #4]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	891b      	ldrh	r3, [r3, #8]
 8001b42:	461a      	mov	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	899b      	ldrh	r3, [r3, #12]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b58:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f001 ff22 	bl	80039a4 <HAL_UART_Init>
 8001b60:	4603      	mov	r3, r0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	24000030 	.word	0x24000030

08001b70 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <__io_putchar+0x30>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	2394      	movs	r3, #148	@ 0x94
 8001b80:	fb02 f303 	mul.w	r3, r2, r3
 8001b84:	4a07      	ldr	r2, [pc, #28]	@ (8001ba4 <__io_putchar+0x34>)
 8001b86:	1898      	adds	r0, r3, r2
 8001b88:	1d39      	adds	r1, r7, #4
 8001b8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f001 ff62 	bl	8003a58 <HAL_UART_Transmit>
  return ch;
 8001b94:	687b      	ldr	r3, [r7, #4]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	24000310 	.word	0x24000310
 8001ba4:	2400027c 	.word	0x2400027c

08001ba8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001bac:	2000      	movs	r0, #0
 8001bae:	f7ff ff71 	bl	8001a94 <BSP_PB_Callback>
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001bc0:	4b27      	ldr	r3, [pc, #156]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bc6:	4a26      	ldr	r2, [pc, #152]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001bc8:	f043 0308 	orr.w	r3, r3, #8
 8001bcc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bd0:	4b23      	ldr	r3, [pc, #140]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001bde:	4b20      	ldr	r3, [pc, #128]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be4:	4a1e      	ldr	r2, [pc, #120]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001be6:	f043 0308 	orr.w	r3, r3, #8
 8001bea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bee:	4b1c      	ldr	r3, [pc, #112]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bf4:	f003 0308 	and.w	r3, r3, #8
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001bfc:	4b18      	ldr	r3, [pc, #96]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001bfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c02:	4a17      	ldr	r2, [pc, #92]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001c04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c0c:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <COM1_MspInit+0xa8>)
 8001c0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001c1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c1e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c24:	2302      	movs	r3, #2
 8001c26:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001c2c:	2307      	movs	r3, #7
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	4619      	mov	r1, r3
 8001c36:	480b      	ldr	r0, [pc, #44]	@ (8001c64 <COM1_MspInit+0xac>)
 8001c38:	f000 fa94 	bl	8002164 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001c3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c40:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001c46:	2307      	movs	r3, #7
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4804      	ldr	r0, [pc, #16]	@ (8001c64 <COM1_MspInit+0xac>)
 8001c52:	f000 fa87 	bl	8002164 <HAL_GPIO_Init>
}
 8001c56:	bf00      	nop
 8001c58:	3728      	adds	r7, #40	@ 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	58024400 	.word	0x58024400
 8001c64:	58020c00 	.word	0x58020c00

08001c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c6e:	2003      	movs	r0, #3
 8001c70:	f000 f95c 	bl	8001f2c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c74:	f001 fa02 	bl	800307c <HAL_RCC_GetSysClockFreq>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <HAL_Init+0x68>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	0a1b      	lsrs	r3, r3, #8
 8001c80:	f003 030f 	and.w	r3, r3, #15
 8001c84:	4913      	ldr	r1, [pc, #76]	@ (8001cd4 <HAL_Init+0x6c>)
 8001c86:	5ccb      	ldrb	r3, [r1, r3]
 8001c88:	f003 031f 	and.w	r3, r3, #31
 8001c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c90:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c92:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd0 <HAL_Init+0x68>)
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	f003 030f 	and.w	r3, r3, #15
 8001c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001cd4 <HAL_Init+0x6c>)
 8001c9c:	5cd3      	ldrb	r3, [r2, r3]
 8001c9e:	f003 031f 	and.w	r3, r3, #31
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd8 <HAL_Init+0x70>)
 8001caa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001cac:	4a0b      	ldr	r2, [pc, #44]	@ (8001cdc <HAL_Init+0x74>)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	f000 f814 	bl	8001ce0 <HAL_InitTick>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e002      	b.n	8001cc8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc2:	f7ff fc03 	bl	80014cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	58024400 	.word	0x58024400
 8001cd4:	0800a450 	.word	0x0800a450
 8001cd8:	2400002c 	.word	0x2400002c
 8001cdc:	24000028 	.word	0x24000028

08001ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ce8:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <HAL_InitTick+0x60>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e021      	b.n	8001d38 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001cf4:	4b13      	ldr	r3, [pc, #76]	@ (8001d44 <HAL_InitTick+0x64>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <HAL_InitTick+0x60>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 f941 	bl	8001f92 <HAL_SYSTICK_Config>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00e      	b.n	8001d38 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2b0f      	cmp	r3, #15
 8001d1e:	d80a      	bhi.n	8001d36 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d20:	2200      	movs	r2, #0
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	f000 f90b 	bl	8001f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d2c:	4a06      	ldr	r2, [pc, #24]	@ (8001d48 <HAL_InitTick+0x68>)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	e000      	b.n	8001d38 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	24000050 	.word	0x24000050
 8001d44:	24000028 	.word	0x24000028
 8001d48:	2400004c 	.word	0x2400004c

08001d4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d50:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_IncTick+0x20>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	461a      	mov	r2, r3
 8001d56:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <HAL_IncTick+0x24>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <HAL_IncTick+0x24>)
 8001d5e:	6013      	str	r3, [r2, #0]
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	24000050 	.word	0x24000050
 8001d70:	24000314 	.word	0x24000314

08001d74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return uwTick;
 8001d78:	4b03      	ldr	r3, [pc, #12]	@ (8001d88 <HAL_GetTick+0x14>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	24000314 	.word	0x24000314

08001d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dcc <__NVIC_SetPriorityGrouping+0x40>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001da8:	4013      	ands	r3, r2
 8001daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001db4:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dba:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <__NVIC_SetPriorityGrouping+0x40>)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	60d3      	str	r3, [r2, #12]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	e000ed00 	.word	0xe000ed00
 8001dd0:	05fa0000 	.word	0x05fa0000

08001dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd8:	4b04      	ldr	r3, [pc, #16]	@ (8001dec <__NVIC_GetPriorityGrouping+0x18>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	0a1b      	lsrs	r3, r3, #8
 8001dde:	f003 0307 	and.w	r3, r3, #7
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	db0b      	blt.n	8001e1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	f003 021f 	and.w	r2, r3, #31
 8001e08:	4907      	ldr	r1, [pc, #28]	@ (8001e28 <__NVIC_EnableIRQ+0x38>)
 8001e0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e0e:	095b      	lsrs	r3, r3, #5
 8001e10:	2001      	movs	r0, #1
 8001e12:	fa00 f202 	lsl.w	r2, r0, r2
 8001e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	e000e100 	.word	0xe000e100

08001e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	6039      	str	r1, [r7, #0]
 8001e36:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	db0a      	blt.n	8001e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	490c      	ldr	r1, [pc, #48]	@ (8001e78 <__NVIC_SetPriority+0x4c>)
 8001e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e4a:	0112      	lsls	r2, r2, #4
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	440b      	add	r3, r1
 8001e50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e54:	e00a      	b.n	8001e6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	4908      	ldr	r1, [pc, #32]	@ (8001e7c <__NVIC_SetPriority+0x50>)
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	3b04      	subs	r3, #4
 8001e64:	0112      	lsls	r2, r2, #4
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	440b      	add	r3, r1
 8001e6a:	761a      	strb	r2, [r3, #24]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000e100 	.word	0xe000e100
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b089      	sub	sp, #36	@ 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f1c3 0307 	rsb	r3, r3, #7
 8001e9a:	2b04      	cmp	r3, #4
 8001e9c:	bf28      	it	cs
 8001e9e:	2304      	movcs	r3, #4
 8001ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	2b06      	cmp	r3, #6
 8001ea8:	d902      	bls.n	8001eb0 <NVIC_EncodePriority+0x30>
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	3b03      	subs	r3, #3
 8001eae:	e000      	b.n	8001eb2 <NVIC_EncodePriority+0x32>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	401a      	ands	r2, r3
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed2:	43d9      	mvns	r1, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	4313      	orrs	r3, r2
         );
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3724      	adds	r7, #36	@ 0x24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
	...

08001ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ef8:	d301      	bcc.n	8001efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001efa:	2301      	movs	r3, #1
 8001efc:	e00f      	b.n	8001f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001efe:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <SysTick_Config+0x40>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f06:	210f      	movs	r1, #15
 8001f08:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0c:	f7ff ff8e 	bl	8001e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f10:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <SysTick_Config+0x40>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f16:	4b04      	ldr	r3, [pc, #16]	@ (8001f28 <SysTick_Config+0x40>)
 8001f18:	2207      	movs	r2, #7
 8001f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e000e010 	.word	0xe000e010

08001f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff ff29 	bl	8001d8c <__NVIC_SetPriorityGrouping>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b086      	sub	sp, #24
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	4603      	mov	r3, r0
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
 8001f4e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f50:	f7ff ff40 	bl	8001dd4 <__NVIC_GetPriorityGrouping>
 8001f54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	68b9      	ldr	r1, [r7, #8]
 8001f5a:	6978      	ldr	r0, [r7, #20]
 8001f5c:	f7ff ff90 	bl	8001e80 <NVIC_EncodePriority>
 8001f60:	4602      	mov	r2, r0
 8001f62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff5f 	bl	8001e2c <__NVIC_SetPriority>
}
 8001f6e:	bf00      	nop
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff33 	bl	8001df0 <__NVIC_EnableIRQ>
}
 8001f8a:	bf00      	nop
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b082      	sub	sp, #8
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff ffa4 	bl	8001ee8 <SysTick_Config>
 8001fa0:	4603      	mov	r3, r0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001fb0:	f3bf 8f5f 	dmb	sy
}
 8001fb4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001fb6:	4b07      	ldr	r3, [pc, #28]	@ (8001fd4 <HAL_MPU_Disable+0x28>)
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fba:	4a06      	ldr	r2, [pc, #24]	@ (8001fd4 <HAL_MPU_Disable+0x28>)
 8001fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fc0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001fc2:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <HAL_MPU_Disable+0x2c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	605a      	str	r2, [r3, #4]
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	e000ed00 	.word	0xe000ed00
 8001fd8:	e000ed90 	.word	0xe000ed90

08001fdc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001fe4:	4a0b      	ldr	r2, [pc, #44]	@ (8002014 <HAL_MPU_Enable+0x38>)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001fee:	4b0a      	ldr	r3, [pc, #40]	@ (8002018 <HAL_MPU_Enable+0x3c>)
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff2:	4a09      	ldr	r2, [pc, #36]	@ (8002018 <HAL_MPU_Enable+0x3c>)
 8001ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ff8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001ffa:	f3bf 8f4f 	dsb	sy
}
 8001ffe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002000:	f3bf 8f6f 	isb	sy
}
 8002004:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	e000ed90 	.word	0xe000ed90
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	785a      	ldrb	r2, [r3, #1]
 8002028:	4b1b      	ldr	r3, [pc, #108]	@ (8002098 <HAL_MPU_ConfigRegion+0x7c>)
 800202a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800202c:	4b1a      	ldr	r3, [pc, #104]	@ (8002098 <HAL_MPU_ConfigRegion+0x7c>)
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	4a19      	ldr	r2, [pc, #100]	@ (8002098 <HAL_MPU_ConfigRegion+0x7c>)
 8002032:	f023 0301 	bic.w	r3, r3, #1
 8002036:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002038:	4a17      	ldr	r2, [pc, #92]	@ (8002098 <HAL_MPU_ConfigRegion+0x7c>)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	7b1b      	ldrb	r3, [r3, #12]
 8002044:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	7adb      	ldrb	r3, [r3, #11]
 800204a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800204c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	7a9b      	ldrb	r3, [r3, #10]
 8002052:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002054:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	7b5b      	ldrb	r3, [r3, #13]
 800205a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800205c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	7b9b      	ldrb	r3, [r3, #14]
 8002062:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002064:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	7bdb      	ldrb	r3, [r3, #15]
 800206a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800206c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	7a5b      	ldrb	r3, [r3, #9]
 8002072:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002074:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7a1b      	ldrb	r3, [r3, #8]
 800207a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800207c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	7812      	ldrb	r2, [r2, #0]
 8002082:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002084:	4a04      	ldr	r2, [pc, #16]	@ (8002098 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002086:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002088:	6113      	str	r3, [r2, #16]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed90 	.word	0xe000ed90

0800209c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800209c:	b480      	push	{r7}
 800209e:	b087      	sub	sp, #28
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	460b      	mov	r3, r1
 80020a6:	607a      	str	r2, [r7, #4]
 80020a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d101      	bne.n	80020b8 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e00a      	b.n	80020ce <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80020b8:	7afb      	ldrb	r3, [r7, #11]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d103      	bne.n	80020c6 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	605a      	str	r2, [r3, #4]
      break;
 80020c4:	e002      	b.n	80020cc <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	75fb      	strb	r3, [r7, #23]
      break;
 80020ca:	bf00      	nop
  }

  return status;
 80020cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	371c      	adds	r7, #28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e003      	b.n	80020f6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80020f4:	2300      	movs	r3, #0
  }
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
	...

08002104 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	0c1b      	lsrs	r3, r3, #16
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 031f 	and.w	r3, r3, #31
 8002120:	2201      	movs	r2, #1
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	011a      	lsls	r2, r3, #4
 800212c:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <HAL_EXTI_IRQHandler+0x5c>)
 800212e:	4413      	add	r3, r2
 8002130:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4013      	ands	r3, r2
 800213a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d009      	beq.n	8002156 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	4798      	blx	r3
    }
  }
}
 8002156:	bf00      	nop
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	58000088 	.word	0x58000088

08002164 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002164:	b480      	push	{r7}
 8002166:	b089      	sub	sp, #36	@ 0x24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002172:	4b86      	ldr	r3, [pc, #536]	@ (800238c <HAL_GPIO_Init+0x228>)
 8002174:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002176:	e18c      	b.n	8002492 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2101      	movs	r1, #1
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	fa01 f303 	lsl.w	r3, r1, r3
 8002184:	4013      	ands	r3, r2
 8002186:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 817e 	beq.w	800248c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	2b01      	cmp	r3, #1
 800219a:	d005      	beq.n	80021a8 <HAL_GPIO_Init+0x44>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d130      	bne.n	800220a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021de:	2201      	movs	r2, #1
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 0201 	and.w	r2, r3, #1
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b03      	cmp	r3, #3
 8002214:	d017      	beq.n	8002246 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	2203      	movs	r2, #3
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	4013      	ands	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	689a      	ldr	r2, [r3, #8]
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	4313      	orrs	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 0303 	and.w	r3, r3, #3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d123      	bne.n	800229a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	08da      	lsrs	r2, r3, #3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3208      	adds	r2, #8
 800225a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	220f      	movs	r2, #15
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43db      	mvns	r3, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4013      	ands	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	691a      	ldr	r2, [r3, #16]
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4313      	orrs	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	08da      	lsrs	r2, r3, #3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3208      	adds	r2, #8
 8002294:	69b9      	ldr	r1, [r7, #24]
 8002296:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	2203      	movs	r2, #3
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0203 	and.w	r2, r3, #3
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f000 80d8 	beq.w	800248c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002390 <HAL_GPIO_Init+0x22c>)
 80022de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002390 <HAL_GPIO_Init+0x22c>)
 80022e4:	f043 0302 	orr.w	r3, r3, #2
 80022e8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80022ec:	4b28      	ldr	r3, [pc, #160]	@ (8002390 <HAL_GPIO_Init+0x22c>)
 80022ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022fa:	4a26      	ldr	r2, [pc, #152]	@ (8002394 <HAL_GPIO_Init+0x230>)
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	089b      	lsrs	r3, r3, #2
 8002300:	3302      	adds	r3, #2
 8002302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002306:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	f003 0303 	and.w	r3, r3, #3
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	220f      	movs	r2, #15
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43db      	mvns	r3, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4013      	ands	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a1d      	ldr	r2, [pc, #116]	@ (8002398 <HAL_GPIO_Init+0x234>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d04a      	beq.n	80023bc <HAL_GPIO_Init+0x258>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a1c      	ldr	r2, [pc, #112]	@ (800239c <HAL_GPIO_Init+0x238>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d02b      	beq.n	8002386 <HAL_GPIO_Init+0x222>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a1b      	ldr	r2, [pc, #108]	@ (80023a0 <HAL_GPIO_Init+0x23c>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d025      	beq.n	8002382 <HAL_GPIO_Init+0x21e>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a1a      	ldr	r2, [pc, #104]	@ (80023a4 <HAL_GPIO_Init+0x240>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d01f      	beq.n	800237e <HAL_GPIO_Init+0x21a>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a19      	ldr	r2, [pc, #100]	@ (80023a8 <HAL_GPIO_Init+0x244>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d019      	beq.n	800237a <HAL_GPIO_Init+0x216>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a18      	ldr	r2, [pc, #96]	@ (80023ac <HAL_GPIO_Init+0x248>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d013      	beq.n	8002376 <HAL_GPIO_Init+0x212>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a17      	ldr	r2, [pc, #92]	@ (80023b0 <HAL_GPIO_Init+0x24c>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d00d      	beq.n	8002372 <HAL_GPIO_Init+0x20e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a16      	ldr	r2, [pc, #88]	@ (80023b4 <HAL_GPIO_Init+0x250>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d007      	beq.n	800236e <HAL_GPIO_Init+0x20a>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a15      	ldr	r2, [pc, #84]	@ (80023b8 <HAL_GPIO_Init+0x254>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d101      	bne.n	800236a <HAL_GPIO_Init+0x206>
 8002366:	2309      	movs	r3, #9
 8002368:	e029      	b.n	80023be <HAL_GPIO_Init+0x25a>
 800236a:	230a      	movs	r3, #10
 800236c:	e027      	b.n	80023be <HAL_GPIO_Init+0x25a>
 800236e:	2307      	movs	r3, #7
 8002370:	e025      	b.n	80023be <HAL_GPIO_Init+0x25a>
 8002372:	2306      	movs	r3, #6
 8002374:	e023      	b.n	80023be <HAL_GPIO_Init+0x25a>
 8002376:	2305      	movs	r3, #5
 8002378:	e021      	b.n	80023be <HAL_GPIO_Init+0x25a>
 800237a:	2304      	movs	r3, #4
 800237c:	e01f      	b.n	80023be <HAL_GPIO_Init+0x25a>
 800237e:	2303      	movs	r3, #3
 8002380:	e01d      	b.n	80023be <HAL_GPIO_Init+0x25a>
 8002382:	2302      	movs	r3, #2
 8002384:	e01b      	b.n	80023be <HAL_GPIO_Init+0x25a>
 8002386:	2301      	movs	r3, #1
 8002388:	e019      	b.n	80023be <HAL_GPIO_Init+0x25a>
 800238a:	bf00      	nop
 800238c:	58000080 	.word	0x58000080
 8002390:	58024400 	.word	0x58024400
 8002394:	58000400 	.word	0x58000400
 8002398:	58020000 	.word	0x58020000
 800239c:	58020400 	.word	0x58020400
 80023a0:	58020800 	.word	0x58020800
 80023a4:	58020c00 	.word	0x58020c00
 80023a8:	58021000 	.word	0x58021000
 80023ac:	58021400 	.word	0x58021400
 80023b0:	58021800 	.word	0x58021800
 80023b4:	58021c00 	.word	0x58021c00
 80023b8:	58022400 	.word	0x58022400
 80023bc:	2300      	movs	r3, #0
 80023be:	69fa      	ldr	r2, [r7, #28]
 80023c0:	f002 0203 	and.w	r2, r2, #3
 80023c4:	0092      	lsls	r2, r2, #2
 80023c6:	4093      	lsls	r3, r2
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023ce:	4938      	ldr	r1, [pc, #224]	@ (80024b0 <HAL_GPIO_Init+0x34c>)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	089b      	lsrs	r3, r3, #2
 80023d4:	3302      	adds	r3, #2
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4013      	ands	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002402:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800240a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	43db      	mvns	r3, r3
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	4013      	ands	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d003      	beq.n	8002430 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	4313      	orrs	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002430:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d003      	beq.n	800245c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	43db      	mvns	r3, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4013      	ands	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	3301      	adds	r3, #1
 8002490:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	fa22 f303 	lsr.w	r3, r2, r3
 800249c:	2b00      	cmp	r3, #0
 800249e:	f47f ae6b 	bne.w	8002178 <HAL_GPIO_Init+0x14>
  }
}
 80024a2:	bf00      	nop
 80024a4:	bf00      	nop
 80024a6:	3724      	adds	r7, #36	@ 0x24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	58000400 	.word	0x58000400

080024b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	807b      	strh	r3, [r7, #2]
 80024c0:	4613      	mov	r3, r2
 80024c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024c4:	787b      	ldrb	r3, [r7, #1]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024ca:	887a      	ldrh	r2, [r7, #2]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80024d0:	e003      	b.n	80024da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80024d2:	887b      	ldrh	r3, [r7, #2]
 80024d4:	041a      	lsls	r2, r3, #16
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	619a      	str	r2, [r3, #24]
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
	...

080024e8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80024f0:	4b19      	ldr	r3, [pc, #100]	@ (8002558 <HAL_PWREx_ConfigSupply+0x70>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d00a      	beq.n	8002512 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80024fc:	4b16      	ldr	r3, [pc, #88]	@ (8002558 <HAL_PWREx_ConfigSupply+0x70>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f003 0307 	and.w	r3, r3, #7
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	429a      	cmp	r2, r3
 8002508:	d001      	beq.n	800250e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e01f      	b.n	800254e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800250e:	2300      	movs	r3, #0
 8002510:	e01d      	b.n	800254e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002512:	4b11      	ldr	r3, [pc, #68]	@ (8002558 <HAL_PWREx_ConfigSupply+0x70>)
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	f023 0207 	bic.w	r2, r3, #7
 800251a:	490f      	ldr	r1, [pc, #60]	@ (8002558 <HAL_PWREx_ConfigSupply+0x70>)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4313      	orrs	r3, r2
 8002520:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002522:	f7ff fc27 	bl	8001d74 <HAL_GetTick>
 8002526:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002528:	e009      	b.n	800253e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800252a:	f7ff fc23 	bl	8001d74 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002538:	d901      	bls.n	800253e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e007      	b.n	800254e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800253e:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_PWREx_ConfigSupply+0x70>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002546:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800254a:	d1ee      	bne.n	800252a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	58024800 	.word	0x58024800

0800255c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b08c      	sub	sp, #48	@ 0x30
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e3c8      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 8087 	beq.w	800268a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800257c:	4b88      	ldr	r3, [pc, #544]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002586:	4b86      	ldr	r3, [pc, #536]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800258c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258e:	2b10      	cmp	r3, #16
 8002590:	d007      	beq.n	80025a2 <HAL_RCC_OscConfig+0x46>
 8002592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002594:	2b18      	cmp	r3, #24
 8002596:	d110      	bne.n	80025ba <HAL_RCC_OscConfig+0x5e>
 8002598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d10b      	bne.n	80025ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a2:	4b7f      	ldr	r3, [pc, #508]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d06c      	beq.n	8002688 <HAL_RCC_OscConfig+0x12c>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d168      	bne.n	8002688 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e3a2      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025c2:	d106      	bne.n	80025d2 <HAL_RCC_OscConfig+0x76>
 80025c4:	4b76      	ldr	r3, [pc, #472]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a75      	ldr	r2, [pc, #468]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80025ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025ce:	6013      	str	r3, [r2, #0]
 80025d0:	e02e      	b.n	8002630 <HAL_RCC_OscConfig+0xd4>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d10c      	bne.n	80025f4 <HAL_RCC_OscConfig+0x98>
 80025da:	4b71      	ldr	r3, [pc, #452]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a70      	ldr	r2, [pc, #448]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80025e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e4:	6013      	str	r3, [r2, #0]
 80025e6:	4b6e      	ldr	r3, [pc, #440]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a6d      	ldr	r2, [pc, #436]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80025ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	e01d      	b.n	8002630 <HAL_RCC_OscConfig+0xd4>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025fc:	d10c      	bne.n	8002618 <HAL_RCC_OscConfig+0xbc>
 80025fe:	4b68      	ldr	r3, [pc, #416]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a67      	ldr	r2, [pc, #412]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	4b65      	ldr	r3, [pc, #404]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a64      	ldr	r2, [pc, #400]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	e00b      	b.n	8002630 <HAL_RCC_OscConfig+0xd4>
 8002618:	4b61      	ldr	r3, [pc, #388]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a60      	ldr	r2, [pc, #384]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800261e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002622:	6013      	str	r3, [r2, #0]
 8002624:	4b5e      	ldr	r3, [pc, #376]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a5d      	ldr	r2, [pc, #372]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800262a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800262e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d013      	beq.n	8002660 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002638:	f7ff fb9c 	bl	8001d74 <HAL_GetTick>
 800263c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002640:	f7ff fb98 	bl	8001d74 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b64      	cmp	r3, #100	@ 0x64
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e356      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002652:	4b53      	ldr	r3, [pc, #332]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0f0      	beq.n	8002640 <HAL_RCC_OscConfig+0xe4>
 800265e:	e014      	b.n	800268a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002660:	f7ff fb88 	bl	8001d74 <HAL_GetTick>
 8002664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002668:	f7ff fb84 	bl	8001d74 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b64      	cmp	r3, #100	@ 0x64
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e342      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800267a:	4b49      	ldr	r3, [pc, #292]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f0      	bne.n	8002668 <HAL_RCC_OscConfig+0x10c>
 8002686:	e000      	b.n	800268a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 808c 	beq.w	80027b0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002698:	4b41      	ldr	r3, [pc, #260]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026a2:	4b3f      	ldr	r3, [pc, #252]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80026a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80026a8:	6a3b      	ldr	r3, [r7, #32]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d007      	beq.n	80026be <HAL_RCC_OscConfig+0x162>
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	2b18      	cmp	r3, #24
 80026b2:	d137      	bne.n	8002724 <HAL_RCC_OscConfig+0x1c8>
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d132      	bne.n	8002724 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026be:	4b38      	ldr	r3, [pc, #224]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0304 	and.w	r3, r3, #4
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_RCC_OscConfig+0x17a>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e314      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80026d6:	4b32      	ldr	r3, [pc, #200]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 0219 	bic.w	r2, r3, #25
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	492f      	ldr	r1, [pc, #188]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f7ff fb44 	bl	8001d74 <HAL_GetTick>
 80026ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f0:	f7ff fb40 	bl	8001d74 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e2fe      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002702:	4b27      	ldr	r3, [pc, #156]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0304 	and.w	r3, r3, #4
 800270a:	2b00      	cmp	r3, #0
 800270c:	d0f0      	beq.n	80026f0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270e:	4b24      	ldr	r3, [pc, #144]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	061b      	lsls	r3, r3, #24
 800271c:	4920      	ldr	r1, [pc, #128]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800271e:	4313      	orrs	r3, r2
 8002720:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002722:	e045      	b.n	80027b0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d026      	beq.n	800277a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800272c:	4b1c      	ldr	r3, [pc, #112]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f023 0219 	bic.w	r2, r3, #25
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	4919      	ldr	r1, [pc, #100]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800273a:	4313      	orrs	r3, r2
 800273c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273e:	f7ff fb19 	bl	8001d74 <HAL_GetTick>
 8002742:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002744:	e008      	b.n	8002758 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002746:	f7ff fb15 	bl	8001d74 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d901      	bls.n	8002758 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e2d3      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002758:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0304 	and.w	r3, r3, #4
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0f0      	beq.n	8002746 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002764:	4b0e      	ldr	r3, [pc, #56]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	061b      	lsls	r3, r3, #24
 8002772:	490b      	ldr	r1, [pc, #44]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002774:	4313      	orrs	r3, r2
 8002776:	604b      	str	r3, [r1, #4]
 8002778:	e01a      	b.n	80027b0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800277a:	4b09      	ldr	r3, [pc, #36]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a08      	ldr	r2, [pc, #32]	@ (80027a0 <HAL_RCC_OscConfig+0x244>)
 8002780:	f023 0301 	bic.w	r3, r3, #1
 8002784:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002786:	f7ff faf5 	bl	8001d74 <HAL_GetTick>
 800278a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800278c:	e00a      	b.n	80027a4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800278e:	f7ff faf1 	bl	8001d74 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d903      	bls.n	80027a4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e2af      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
 80027a0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027a4:	4b96      	ldr	r3, [pc, #600]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1ee      	bne.n	800278e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0310 	and.w	r3, r3, #16
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d06a      	beq.n	8002892 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027bc:	4b90      	ldr	r3, [pc, #576]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027c4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027c6:	4b8e      	ldr	r3, [pc, #568]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80027c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ca:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	2b08      	cmp	r3, #8
 80027d0:	d007      	beq.n	80027e2 <HAL_RCC_OscConfig+0x286>
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	2b18      	cmp	r3, #24
 80027d6:	d11b      	bne.n	8002810 <HAL_RCC_OscConfig+0x2b4>
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d116      	bne.n	8002810 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027e2:	4b87      	ldr	r3, [pc, #540]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d005      	beq.n	80027fa <HAL_RCC_OscConfig+0x29e>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	2b80      	cmp	r3, #128	@ 0x80
 80027f4:	d001      	beq.n	80027fa <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e282      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027fa:	4b81      	ldr	r3, [pc, #516]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	061b      	lsls	r3, r3, #24
 8002808:	497d      	ldr	r1, [pc, #500]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 800280a:	4313      	orrs	r3, r2
 800280c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800280e:	e040      	b.n	8002892 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69db      	ldr	r3, [r3, #28]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d023      	beq.n	8002860 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002818:	4b79      	ldr	r3, [pc, #484]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a78      	ldr	r2, [pc, #480]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 800281e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002824:	f7ff faa6 	bl	8001d74 <HAL_GetTick>
 8002828:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800282c:	f7ff faa2 	bl	8001d74 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e260      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800283e:	4b70      	ldr	r3, [pc, #448]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f0      	beq.n	800282c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800284a:	4b6d      	ldr	r3, [pc, #436]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a1b      	ldr	r3, [r3, #32]
 8002856:	061b      	lsls	r3, r3, #24
 8002858:	4969      	ldr	r1, [pc, #420]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 800285a:	4313      	orrs	r3, r2
 800285c:	60cb      	str	r3, [r1, #12]
 800285e:	e018      	b.n	8002892 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002860:	4b67      	ldr	r3, [pc, #412]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a66      	ldr	r2, [pc, #408]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800286a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286c:	f7ff fa82 	bl	8001d74 <HAL_GetTick>
 8002870:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002874:	f7ff fa7e 	bl	8001d74 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e23c      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002886:	4b5e      	ldr	r3, [pc, #376]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d036      	beq.n	800290c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d019      	beq.n	80028da <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028a6:	4b56      	ldr	r3, [pc, #344]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80028a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028aa:	4a55      	ldr	r2, [pc, #340]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b2:	f7ff fa5f 	bl	8001d74 <HAL_GetTick>
 80028b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ba:	f7ff fa5b 	bl	8001d74 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e219      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028cc:	4b4c      	ldr	r3, [pc, #304]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80028ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0f0      	beq.n	80028ba <HAL_RCC_OscConfig+0x35e>
 80028d8:	e018      	b.n	800290c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028da:	4b49      	ldr	r3, [pc, #292]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80028dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028de:	4a48      	ldr	r2, [pc, #288]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80028e0:	f023 0301 	bic.w	r3, r3, #1
 80028e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e6:	f7ff fa45 	bl	8001d74 <HAL_GetTick>
 80028ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ee:	f7ff fa41 	bl	8001d74 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e1ff      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002900:	4b3f      	ldr	r3, [pc, #252]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002902:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f0      	bne.n	80028ee <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b00      	cmp	r3, #0
 8002916:	d036      	beq.n	8002986 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d019      	beq.n	8002954 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002920:	4b37      	ldr	r3, [pc, #220]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a36      	ldr	r2, [pc, #216]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002926:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800292a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800292c:	f7ff fa22 	bl	8001d74 <HAL_GetTick>
 8002930:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002932:	e008      	b.n	8002946 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002934:	f7ff fa1e 	bl	8001d74 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e1dc      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002946:	4b2e      	ldr	r3, [pc, #184]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0f0      	beq.n	8002934 <HAL_RCC_OscConfig+0x3d8>
 8002952:	e018      	b.n	8002986 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002954:	4b2a      	ldr	r3, [pc, #168]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a29      	ldr	r2, [pc, #164]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 800295a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800295e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002960:	f7ff fa08 	bl	8001d74 <HAL_GetTick>
 8002964:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002966:	e008      	b.n	800297a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002968:	f7ff fa04 	bl	8001d74 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b02      	cmp	r3, #2
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e1c2      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800297a:	4b21      	ldr	r3, [pc, #132]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f0      	bne.n	8002968 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 8086 	beq.w	8002aa0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002994:	4b1b      	ldr	r3, [pc, #108]	@ (8002a04 <HAL_RCC_OscConfig+0x4a8>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a1a      	ldr	r2, [pc, #104]	@ (8002a04 <HAL_RCC_OscConfig+0x4a8>)
 800299a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029a0:	f7ff f9e8 	bl	8001d74 <HAL_GetTick>
 80029a4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a8:	f7ff f9e4 	bl	8001d74 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b64      	cmp	r3, #100	@ 0x64
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e1a2      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029ba:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <HAL_RCC_OscConfig+0x4a8>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d106      	bne.n	80029dc <HAL_RCC_OscConfig+0x480>
 80029ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80029d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80029da:	e032      	b.n	8002a42 <HAL_RCC_OscConfig+0x4e6>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d111      	bne.n	8002a08 <HAL_RCC_OscConfig+0x4ac>
 80029e4:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80029e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e8:	4a05      	ldr	r2, [pc, #20]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80029ea:	f023 0301 	bic.w	r3, r3, #1
 80029ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f0:	4b03      	ldr	r3, [pc, #12]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80029f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029f4:	4a02      	ldr	r2, [pc, #8]	@ (8002a00 <HAL_RCC_OscConfig+0x4a4>)
 80029f6:	f023 0304 	bic.w	r3, r3, #4
 80029fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80029fc:	e021      	b.n	8002a42 <HAL_RCC_OscConfig+0x4e6>
 80029fe:	bf00      	nop
 8002a00:	58024400 	.word	0x58024400
 8002a04:	58024800 	.word	0x58024800
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	2b05      	cmp	r3, #5
 8002a0e:	d10c      	bne.n	8002a2a <HAL_RCC_OscConfig+0x4ce>
 8002a10:	4b83      	ldr	r3, [pc, #524]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a14:	4a82      	ldr	r2, [pc, #520]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a16:	f043 0304 	orr.w	r3, r3, #4
 8002a1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a1c:	4b80      	ldr	r3, [pc, #512]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a20:	4a7f      	ldr	r2, [pc, #508]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a28:	e00b      	b.n	8002a42 <HAL_RCC_OscConfig+0x4e6>
 8002a2a:	4b7d      	ldr	r3, [pc, #500]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a2e:	4a7c      	ldr	r2, [pc, #496]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a30:	f023 0301 	bic.w	r3, r3, #1
 8002a34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a36:	4b7a      	ldr	r3, [pc, #488]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3a:	4a79      	ldr	r2, [pc, #484]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a3c:	f023 0304 	bic.w	r3, r3, #4
 8002a40:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d015      	beq.n	8002a76 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a4a:	f7ff f993 	bl	8001d74 <HAL_GetTick>
 8002a4e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a50:	e00a      	b.n	8002a68 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a52:	f7ff f98f 	bl	8001d74 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e14b      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a68:	4b6d      	ldr	r3, [pc, #436]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0ee      	beq.n	8002a52 <HAL_RCC_OscConfig+0x4f6>
 8002a74:	e014      	b.n	8002aa0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a76:	f7ff f97d 	bl	8001d74 <HAL_GetTick>
 8002a7a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a7c:	e00a      	b.n	8002a94 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a7e:	f7ff f979 	bl	8001d74 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e135      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a94:	4b62      	ldr	r3, [pc, #392]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1ee      	bne.n	8002a7e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 812a 	beq.w	8002cfe <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ab2:	2b18      	cmp	r3, #24
 8002ab4:	f000 80ba 	beq.w	8002c2c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	f040 8095 	bne.w	8002bec <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ac2:	4b57      	ldr	r3, [pc, #348]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a56      	ldr	r2, [pc, #344]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002ac8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002acc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ace:	f7ff f951 	bl	8001d74 <HAL_GetTick>
 8002ad2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ad4:	e008      	b.n	8002ae8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad6:	f7ff f94d 	bl	8001d74 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e10b      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ae8:	4b4d      	ldr	r3, [pc, #308]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1f0      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002af4:	4b4a      	ldr	r3, [pc, #296]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002af6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002af8:	4b4a      	ldr	r3, [pc, #296]	@ (8002c24 <HAL_RCC_OscConfig+0x6c8>)
 8002afa:	4013      	ands	r3, r2
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b04:	0112      	lsls	r2, r2, #4
 8002b06:	430a      	orrs	r2, r1
 8002b08:	4945      	ldr	r1, [pc, #276]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	628b      	str	r3, [r1, #40]	@ 0x28
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b12:	3b01      	subs	r3, #1
 8002b14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	025b      	lsls	r3, r3, #9
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	041b      	lsls	r3, r3, #16
 8002b2c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002b30:	431a      	orrs	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b36:	3b01      	subs	r3, #1
 8002b38:	061b      	lsls	r3, r3, #24
 8002b3a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002b3e:	4938      	ldr	r1, [pc, #224]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002b44:	4b36      	ldr	r3, [pc, #216]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b48:	4a35      	ldr	r2, [pc, #212]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b4a:	f023 0301 	bic.w	r3, r3, #1
 8002b4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b50:	4b33      	ldr	r3, [pc, #204]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b54:	4b34      	ldr	r3, [pc, #208]	@ (8002c28 <HAL_RCC_OscConfig+0x6cc>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b5c:	00d2      	lsls	r2, r2, #3
 8002b5e:	4930      	ldr	r1, [pc, #192]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002b64:	4b2e      	ldr	r3, [pc, #184]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b68:	f023 020c 	bic.w	r2, r3, #12
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	492b      	ldr	r1, [pc, #172]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002b76:	4b2a      	ldr	r3, [pc, #168]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7a:	f023 0202 	bic.w	r2, r3, #2
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b82:	4927      	ldr	r1, [pc, #156]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002b88:	4b25      	ldr	r3, [pc, #148]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8c:	4a24      	ldr	r2, [pc, #144]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b94:	4b22      	ldr	r3, [pc, #136]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b98:	4a21      	ldr	r2, [pc, #132]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ba0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba4:	4a1e      	ldr	r2, [pc, #120]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002ba6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002baa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002bac:	4b1c      	ldr	r3, [pc, #112]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bb8:	4b19      	ldr	r3, [pc, #100]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a18      	ldr	r2, [pc, #96]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002bbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc4:	f7ff f8d6 	bl	8001d74 <HAL_GetTick>
 8002bc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bcc:	f7ff f8d2 	bl	8001d74 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e090      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bde:	4b10      	ldr	r3, [pc, #64]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0f0      	beq.n	8002bcc <HAL_RCC_OscConfig+0x670>
 8002bea:	e088      	b.n	8002cfe <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bec:	4b0c      	ldr	r3, [pc, #48]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002bf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7ff f8bc 	bl	8001d74 <HAL_GetTick>
 8002bfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c00:	f7ff f8b8 	bl	8001d74 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e076      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c12:	4b03      	ldr	r3, [pc, #12]	@ (8002c20 <HAL_RCC_OscConfig+0x6c4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x6a4>
 8002c1e:	e06e      	b.n	8002cfe <HAL_RCC_OscConfig+0x7a2>
 8002c20:	58024400 	.word	0x58024400
 8002c24:	fffffc0c 	.word	0xfffffc0c
 8002c28:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002c2c:	4b36      	ldr	r3, [pc, #216]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002c32:	4b35      	ldr	r3, [pc, #212]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c36:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d031      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f003 0203 	and.w	r2, r3, #3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d12a      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	091b      	lsrs	r3, r3, #4
 8002c52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d122      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c68:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d11a      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	0a5b      	lsrs	r3, r3, #9
 8002c72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c7a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d111      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	0c1b      	lsrs	r3, r3, #16
 8002c84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c8c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d108      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	0e1b      	lsrs	r3, r3, #24
 8002c96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c9e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d001      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e02b      	b.n	8002d00 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002ca8:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cac:	08db      	lsrs	r3, r3, #3
 8002cae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002cb2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d01f      	beq.n	8002cfe <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002cbe:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc2:	4a11      	ldr	r2, [pc, #68]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002cc4:	f023 0301 	bic.w	r3, r3, #1
 8002cc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cca:	f7ff f853 	bl	8001d74 <HAL_GetTick>
 8002cce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002cd0:	bf00      	nop
 8002cd2:	f7ff f84f 	bl	8001d74 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d0f9      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cde:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002ce0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d0c <HAL_RCC_OscConfig+0x7b0>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cea:	00d2      	lsls	r2, r2, #3
 8002cec:	4906      	ldr	r1, [pc, #24]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002cf2:	4b05      	ldr	r3, [pc, #20]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf6:	4a04      	ldr	r2, [pc, #16]	@ (8002d08 <HAL_RCC_OscConfig+0x7ac>)
 8002cf8:	f043 0301 	orr.w	r3, r3, #1
 8002cfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3730      	adds	r7, #48	@ 0x30
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	58024400 	.word	0x58024400
 8002d0c:	ffff0007 	.word	0xffff0007

08002d10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e19c      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d24:	4b8a      	ldr	r3, [pc, #552]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 030f 	and.w	r3, r3, #15
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d910      	bls.n	8002d54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d32:	4b87      	ldr	r3, [pc, #540]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f023 020f 	bic.w	r2, r3, #15
 8002d3a:	4985      	ldr	r1, [pc, #532]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	4b83      	ldr	r3, [pc, #524]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d001      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e184      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d010      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	4b7b      	ldr	r3, [pc, #492]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d908      	bls.n	8002d82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d70:	4b78      	ldr	r3, [pc, #480]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	4975      	ldr	r1, [pc, #468]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d010      	beq.n	8002db0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	4b70      	ldr	r3, [pc, #448]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d908      	bls.n	8002db0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d9e:	4b6d      	ldr	r3, [pc, #436]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	496a      	ldr	r1, [pc, #424]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d010      	beq.n	8002dde <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	699a      	ldr	r2, [r3, #24]
 8002dc0:	4b64      	ldr	r3, [pc, #400]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002dc2:	69db      	ldr	r3, [r3, #28]
 8002dc4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d908      	bls.n	8002dde <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002dcc:	4b61      	ldr	r3, [pc, #388]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	495e      	ldr	r1, [pc, #376]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0320 	and.w	r3, r3, #32
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d010      	beq.n	8002e0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69da      	ldr	r2, [r3, #28]
 8002dee:	4b59      	ldr	r3, [pc, #356]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d908      	bls.n	8002e0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002dfa:	4b56      	ldr	r3, [pc, #344]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	4953      	ldr	r1, [pc, #332]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d010      	beq.n	8002e3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	f003 030f 	and.w	r3, r3, #15
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d908      	bls.n	8002e3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e28:	4b4a      	ldr	r3, [pc, #296]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	f023 020f 	bic.w	r2, r3, #15
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	4947      	ldr	r1, [pc, #284]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d055      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002e46:	4b43      	ldr	r3, [pc, #268]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	4940      	ldr	r1, [pc, #256]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d107      	bne.n	8002e70 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e60:	4b3c      	ldr	r3, [pc, #240]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d121      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e0f6      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b03      	cmp	r3, #3
 8002e76:	d107      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e78:	4b36      	ldr	r3, [pc, #216]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d115      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e0ea      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d107      	bne.n	8002ea0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002e90:	4b30      	ldr	r3, [pc, #192]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d109      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e0de      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ea0:	4b2c      	ldr	r3, [pc, #176]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0304 	and.w	r3, r3, #4
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d101      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e0d6      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002eb0:	4b28      	ldr	r3, [pc, #160]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	f023 0207 	bic.w	r2, r3, #7
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	4925      	ldr	r1, [pc, #148]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ec2:	f7fe ff57 	bl	8001d74 <HAL_GetTick>
 8002ec6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ec8:	e00a      	b.n	8002ee0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eca:	f7fe ff53 	bl	8001d74 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d901      	bls.n	8002ee0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e0be      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d1eb      	bne.n	8002eca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d010      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68da      	ldr	r2, [r3, #12]
 8002f02:	4b14      	ldr	r3, [pc, #80]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	f003 030f 	and.w	r3, r3, #15
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d208      	bcs.n	8002f20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f0e:	4b11      	ldr	r3, [pc, #68]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f023 020f 	bic.w	r2, r3, #15
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	490e      	ldr	r1, [pc, #56]	@ (8002f54 <HAL_RCC_ClockConfig+0x244>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f20:	4b0b      	ldr	r3, [pc, #44]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 030f 	and.w	r3, r3, #15
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d214      	bcs.n	8002f58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b08      	ldr	r3, [pc, #32]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f023 020f 	bic.w	r2, r3, #15
 8002f36:	4906      	ldr	r1, [pc, #24]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3e:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <HAL_RCC_ClockConfig+0x240>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d005      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e086      	b.n	800305e <HAL_RCC_ClockConfig+0x34e>
 8002f50:	52002000 	.word	0x52002000
 8002f54:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d010      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	691a      	ldr	r2, [r3, #16]
 8002f68:	4b3f      	ldr	r3, [pc, #252]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d208      	bcs.n	8002f86 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f74:	4b3c      	ldr	r3, [pc, #240]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	4939      	ldr	r1, [pc, #228]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d010      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	695a      	ldr	r2, [r3, #20]
 8002f96:	4b34      	ldr	r3, [pc, #208]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d208      	bcs.n	8002fb4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002fa2:	4b31      	ldr	r3, [pc, #196]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	492e      	ldr	r1, [pc, #184]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0310 	and.w	r3, r3, #16
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d010      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	699a      	ldr	r2, [r3, #24]
 8002fc4:	4b28      	ldr	r3, [pc, #160]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d208      	bcs.n	8002fe2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002fd0:	4b25      	ldr	r3, [pc, #148]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	4922      	ldr	r1, [pc, #136]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0320 	and.w	r3, r3, #32
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d010      	beq.n	8003010 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69da      	ldr	r2, [r3, #28]
 8002ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d208      	bcs.n	8003010 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	69db      	ldr	r3, [r3, #28]
 800300a:	4917      	ldr	r1, [pc, #92]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 800300c:	4313      	orrs	r3, r2
 800300e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003010:	f000 f834 	bl	800307c <HAL_RCC_GetSysClockFreq>
 8003014:	4602      	mov	r2, r0
 8003016:	4b14      	ldr	r3, [pc, #80]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	0a1b      	lsrs	r3, r3, #8
 800301c:	f003 030f 	and.w	r3, r3, #15
 8003020:	4912      	ldr	r1, [pc, #72]	@ (800306c <HAL_RCC_ClockConfig+0x35c>)
 8003022:	5ccb      	ldrb	r3, [r1, r3]
 8003024:	f003 031f 	and.w	r3, r3, #31
 8003028:	fa22 f303 	lsr.w	r3, r2, r3
 800302c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800302e:	4b0e      	ldr	r3, [pc, #56]	@ (8003068 <HAL_RCC_ClockConfig+0x358>)
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	4a0d      	ldr	r2, [pc, #52]	@ (800306c <HAL_RCC_ClockConfig+0x35c>)
 8003038:	5cd3      	ldrb	r3, [r2, r3]
 800303a:	f003 031f 	and.w	r3, r3, #31
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	fa22 f303 	lsr.w	r3, r2, r3
 8003044:	4a0a      	ldr	r2, [pc, #40]	@ (8003070 <HAL_RCC_ClockConfig+0x360>)
 8003046:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003048:	4a0a      	ldr	r2, [pc, #40]	@ (8003074 <HAL_RCC_ClockConfig+0x364>)
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800304e:	4b0a      	ldr	r3, [pc, #40]	@ (8003078 <HAL_RCC_ClockConfig+0x368>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f7fe fe44 	bl	8001ce0 <HAL_InitTick>
 8003058:	4603      	mov	r3, r0
 800305a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800305c:	7bfb      	ldrb	r3, [r7, #15]
}
 800305e:	4618      	mov	r0, r3
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	58024400 	.word	0x58024400
 800306c:	0800a450 	.word	0x0800a450
 8003070:	2400002c 	.word	0x2400002c
 8003074:	24000028 	.word	0x24000028
 8003078:	2400004c 	.word	0x2400004c

0800307c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800307c:	b480      	push	{r7}
 800307e:	b089      	sub	sp, #36	@ 0x24
 8003080:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003082:	4bb3      	ldr	r3, [pc, #716]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800308a:	2b18      	cmp	r3, #24
 800308c:	f200 8155 	bhi.w	800333a <HAL_RCC_GetSysClockFreq+0x2be>
 8003090:	a201      	add	r2, pc, #4	@ (adr r2, 8003098 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003096:	bf00      	nop
 8003098:	080030fd 	.word	0x080030fd
 800309c:	0800333b 	.word	0x0800333b
 80030a0:	0800333b 	.word	0x0800333b
 80030a4:	0800333b 	.word	0x0800333b
 80030a8:	0800333b 	.word	0x0800333b
 80030ac:	0800333b 	.word	0x0800333b
 80030b0:	0800333b 	.word	0x0800333b
 80030b4:	0800333b 	.word	0x0800333b
 80030b8:	08003123 	.word	0x08003123
 80030bc:	0800333b 	.word	0x0800333b
 80030c0:	0800333b 	.word	0x0800333b
 80030c4:	0800333b 	.word	0x0800333b
 80030c8:	0800333b 	.word	0x0800333b
 80030cc:	0800333b 	.word	0x0800333b
 80030d0:	0800333b 	.word	0x0800333b
 80030d4:	0800333b 	.word	0x0800333b
 80030d8:	08003129 	.word	0x08003129
 80030dc:	0800333b 	.word	0x0800333b
 80030e0:	0800333b 	.word	0x0800333b
 80030e4:	0800333b 	.word	0x0800333b
 80030e8:	0800333b 	.word	0x0800333b
 80030ec:	0800333b 	.word	0x0800333b
 80030f0:	0800333b 	.word	0x0800333b
 80030f4:	0800333b 	.word	0x0800333b
 80030f8:	0800312f 	.word	0x0800312f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030fc:	4b94      	ldr	r3, [pc, #592]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0320 	and.w	r3, r3, #32
 8003104:	2b00      	cmp	r3, #0
 8003106:	d009      	beq.n	800311c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003108:	4b91      	ldr	r3, [pc, #580]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	08db      	lsrs	r3, r3, #3
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	4a90      	ldr	r2, [pc, #576]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003114:	fa22 f303 	lsr.w	r3, r2, r3
 8003118:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800311a:	e111      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800311c:	4b8d      	ldr	r3, [pc, #564]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800311e:	61bb      	str	r3, [r7, #24]
      break;
 8003120:	e10e      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003122:	4b8d      	ldr	r3, [pc, #564]	@ (8003358 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003124:	61bb      	str	r3, [r7, #24]
      break;
 8003126:	e10b      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800312a:	61bb      	str	r3, [r7, #24]
      break;
 800312c:	e108      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800312e:	4b88      	ldr	r3, [pc, #544]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003132:	f003 0303 	and.w	r3, r3, #3
 8003136:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003138:	4b85      	ldr	r3, [pc, #532]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800313a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003142:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003144:	4b82      	ldr	r3, [pc, #520]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800314e:	4b80      	ldr	r3, [pc, #512]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003152:	08db      	lsrs	r3, r3, #3
 8003154:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	fb02 f303 	mul.w	r3, r2, r3
 800315e:	ee07 3a90 	vmov	s15, r3
 8003162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003166:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2b00      	cmp	r3, #0
 800316e:	f000 80e1 	beq.w	8003334 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b02      	cmp	r3, #2
 8003176:	f000 8083 	beq.w	8003280 <HAL_RCC_GetSysClockFreq+0x204>
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	2b02      	cmp	r3, #2
 800317e:	f200 80a1 	bhi.w	80032c4 <HAL_RCC_GetSysClockFreq+0x248>
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d003      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0x114>
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d056      	beq.n	800323c <HAL_RCC_GetSysClockFreq+0x1c0>
 800318e:	e099      	b.n	80032c4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003190:	4b6f      	ldr	r3, [pc, #444]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0320 	and.w	r3, r3, #32
 8003198:	2b00      	cmp	r3, #0
 800319a:	d02d      	beq.n	80031f8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800319c:	4b6c      	ldr	r3, [pc, #432]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	08db      	lsrs	r3, r3, #3
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	4a6b      	ldr	r2, [pc, #428]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031a8:	fa22 f303 	lsr.w	r3, r2, r3
 80031ac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	ee07 3a90 	vmov	s15, r3
 80031b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	ee07 3a90 	vmov	s15, r3
 80031be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031c6:	4b62      	ldr	r3, [pc, #392]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ce:	ee07 3a90 	vmov	s15, r3
 80031d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80031da:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003360 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80031f6:	e087      	b.n	8003308 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	ee07 3a90 	vmov	s15, r3
 80031fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003202:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003364 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003206:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800320a:	4b51      	ldr	r3, [pc, #324]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003212:	ee07 3a90 	vmov	s15, r3
 8003216:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800321a:	ed97 6a02 	vldr	s12, [r7, #8]
 800321e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003360 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003222:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003226:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800322a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800322e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003236:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800323a:	e065      	b.n	8003308 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	ee07 3a90 	vmov	s15, r3
 8003242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003246:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003368 <HAL_RCC_GetSysClockFreq+0x2ec>
 800324a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800324e:	4b40      	ldr	r3, [pc, #256]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003256:	ee07 3a90 	vmov	s15, r3
 800325a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800325e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003262:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003360 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003266:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800326a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800326e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003272:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800327a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800327e:	e043      	b.n	8003308 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	ee07 3a90 	vmov	s15, r3
 8003286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800328a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800336c <HAL_RCC_GetSysClockFreq+0x2f0>
 800328e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003292:	4b2f      	ldr	r3, [pc, #188]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800329a:	ee07 3a90 	vmov	s15, r3
 800329e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80032a6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003360 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032c2:	e021      	b.n	8003308 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	ee07 3a90 	vmov	s15, r3
 80032ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003368 <HAL_RCC_GetSysClockFreq+0x2ec>
 80032d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032de:	ee07 3a90 	vmov	s15, r3
 80032e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80032ea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003360 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003302:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003306:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003308:	4b11      	ldr	r3, [pc, #68]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800330a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330c:	0a5b      	lsrs	r3, r3, #9
 800330e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003312:	3301      	adds	r3, #1
 8003314:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	ee07 3a90 	vmov	s15, r3
 800331c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003320:	edd7 6a07 	vldr	s13, [r7, #28]
 8003324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800332c:	ee17 3a90 	vmov	r3, s15
 8003330:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003332:	e005      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003334:	2300      	movs	r3, #0
 8003336:	61bb      	str	r3, [r7, #24]
      break;
 8003338:	e002      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800333a:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800333c:	61bb      	str	r3, [r7, #24]
      break;
 800333e:	bf00      	nop
  }

  return sysclockfreq;
 8003340:	69bb      	ldr	r3, [r7, #24]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	@ 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	58024400 	.word	0x58024400
 8003354:	03d09000 	.word	0x03d09000
 8003358:	003d0900 	.word	0x003d0900
 800335c:	007a1200 	.word	0x007a1200
 8003360:	46000000 	.word	0x46000000
 8003364:	4c742400 	.word	0x4c742400
 8003368:	4a742400 	.word	0x4a742400
 800336c:	4af42400 	.word	0x4af42400

08003370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003376:	f7ff fe81 	bl	800307c <HAL_RCC_GetSysClockFreq>
 800337a:	4602      	mov	r2, r0
 800337c:	4b10      	ldr	r3, [pc, #64]	@ (80033c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	0a1b      	lsrs	r3, r3, #8
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	490f      	ldr	r1, [pc, #60]	@ (80033c4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003388:	5ccb      	ldrb	r3, [r1, r3]
 800338a:	f003 031f 	and.w	r3, r3, #31
 800338e:	fa22 f303 	lsr.w	r3, r2, r3
 8003392:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003394:	4b0a      	ldr	r3, [pc, #40]	@ (80033c0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	f003 030f 	and.w	r3, r3, #15
 800339c:	4a09      	ldr	r2, [pc, #36]	@ (80033c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800339e:	5cd3      	ldrb	r3, [r2, r3]
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	fa22 f303 	lsr.w	r3, r2, r3
 80033aa:	4a07      	ldr	r2, [pc, #28]	@ (80033c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80033ac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80033ae:	4a07      	ldr	r2, [pc, #28]	@ (80033cc <HAL_RCC_GetHCLKFreq+0x5c>)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80033b4:	4b04      	ldr	r3, [pc, #16]	@ (80033c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80033b6:	681b      	ldr	r3, [r3, #0]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3708      	adds	r7, #8
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	58024400 	.word	0x58024400
 80033c4:	0800a450 	.word	0x0800a450
 80033c8:	2400002c 	.word	0x2400002c
 80033cc:	24000028 	.word	0x24000028

080033d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80033d4:	f7ff ffcc 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b06      	ldr	r3, [pc, #24]	@ (80033f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	091b      	lsrs	r3, r3, #4
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	4904      	ldr	r1, [pc, #16]	@ (80033f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	58024400 	.word	0x58024400
 80033f8:	0800a450 	.word	0x0800a450

080033fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003400:	f7ff ffb6 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 8003404:	4602      	mov	r2, r0
 8003406:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	f003 0307 	and.w	r3, r3, #7
 8003410:	4904      	ldr	r1, [pc, #16]	@ (8003424 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003412:	5ccb      	ldrb	r3, [r1, r3]
 8003414:	f003 031f 	and.w	r3, r3, #31
 8003418:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800341c:	4618      	mov	r0, r3
 800341e:	bd80      	pop	{r7, pc}
 8003420:	58024400 	.word	0x58024400
 8003424:	0800a450 	.word	0x0800a450

08003428 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800342c:	f7ff ffa0 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 8003430:	4602      	mov	r2, r0
 8003432:	4b06      	ldr	r3, [pc, #24]	@ (800344c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	091b      	lsrs	r3, r3, #4
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	4904      	ldr	r1, [pc, #16]	@ (8003450 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800343e:	5ccb      	ldrb	r3, [r1, r3]
 8003440:	f003 031f 	and.w	r3, r3, #31
 8003444:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003448:	4618      	mov	r0, r3
 800344a:	bd80      	pop	{r7, pc}
 800344c:	58024400 	.word	0x58024400
 8003450:	0800a450 	.word	0x0800a450

08003454 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003454:	b480      	push	{r7}
 8003456:	b089      	sub	sp, #36	@ 0x24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800345c:	4ba1      	ldr	r3, [pc, #644]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003466:	4b9f      	ldr	r3, [pc, #636]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346a:	0b1b      	lsrs	r3, r3, #12
 800346c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003470:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003472:	4b9c      	ldr	r3, [pc, #624]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003476:	091b      	lsrs	r3, r3, #4
 8003478:	f003 0301 	and.w	r3, r3, #1
 800347c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800347e:	4b99      	ldr	r3, [pc, #612]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003482:	08db      	lsrs	r3, r3, #3
 8003484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	ee07 3a90 	vmov	s15, r3
 8003492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003496:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 8111 	beq.w	80036c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	f000 8083 	beq.w	80035b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	f200 80a1 	bhi.w	80035f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d003      	beq.n	80034c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d056      	beq.n	800356c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80034be:	e099      	b.n	80035f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034c0:	4b88      	ldr	r3, [pc, #544]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0320 	and.w	r3, r3, #32
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d02d      	beq.n	8003528 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80034cc:	4b85      	ldr	r3, [pc, #532]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	08db      	lsrs	r3, r3, #3
 80034d2:	f003 0303 	and.w	r3, r3, #3
 80034d6:	4a84      	ldr	r2, [pc, #528]	@ (80036e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80034d8:	fa22 f303 	lsr.w	r3, r2, r3
 80034dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	ee07 3a90 	vmov	s15, r3
 80034e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	ee07 3a90 	vmov	s15, r3
 80034ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034f6:	4b7b      	ldr	r3, [pc, #492]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80034f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034fe:	ee07 3a90 	vmov	s15, r3
 8003502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003506:	ed97 6a03 	vldr	s12, [r7, #12]
 800350a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80036ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800350e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800351a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800351e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003522:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003526:	e087      	b.n	8003638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	ee07 3a90 	vmov	s15, r3
 800352e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003532:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80036f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800353a:	4b6a      	ldr	r3, [pc, #424]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003542:	ee07 3a90 	vmov	s15, r3
 8003546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800354a:	ed97 6a03 	vldr	s12, [r7, #12]
 800354e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80036ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800355a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800355e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800356a:	e065      	b.n	8003638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	ee07 3a90 	vmov	s15, r3
 8003572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003576:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80036f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800357a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800357e:	4b59      	ldr	r3, [pc, #356]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003586:	ee07 3a90 	vmov	s15, r3
 800358a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800358e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003592:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80036ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800359a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800359e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035ae:	e043      	b.n	8003638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80036f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80035be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035c2:	4b48      	ldr	r3, [pc, #288]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80035c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ca:	ee07 3a90 	vmov	s15, r3
 80035ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80035d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80036ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80035da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035f2:	e021      	b.n	8003638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	ee07 3a90 	vmov	s15, r3
 80035fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80036f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003606:	4b37      	ldr	r3, [pc, #220]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800360a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800360e:	ee07 3a90 	vmov	s15, r3
 8003612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003616:	ed97 6a03 	vldr	s12, [r7, #12]
 800361a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80036ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800361e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800362a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800362e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003636:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003638:	4b2a      	ldr	r3, [pc, #168]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800363a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800363c:	0a5b      	lsrs	r3, r3, #9
 800363e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003642:	ee07 3a90 	vmov	s15, r3
 8003646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800364a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800364e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003652:	edd7 6a07 	vldr	s13, [r7, #28]
 8003656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800365a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800365e:	ee17 2a90 	vmov	r2, s15
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003666:	4b1f      	ldr	r3, [pc, #124]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800366a:	0c1b      	lsrs	r3, r3, #16
 800366c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003670:	ee07 3a90 	vmov	s15, r3
 8003674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003678:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800367c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003680:	edd7 6a07 	vldr	s13, [r7, #28]
 8003684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800368c:	ee17 2a90 	vmov	r2, s15
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003694:	4b13      	ldr	r3, [pc, #76]	@ (80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003698:	0e1b      	lsrs	r3, r3, #24
 800369a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800369e:	ee07 3a90 	vmov	s15, r3
 80036a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80036b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ba:	ee17 2a90 	vmov	r2, s15
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80036c2:	e008      	b.n	80036d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	609a      	str	r2, [r3, #8]
}
 80036d6:	bf00      	nop
 80036d8:	3724      	adds	r7, #36	@ 0x24
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	58024400 	.word	0x58024400
 80036e8:	03d09000 	.word	0x03d09000
 80036ec:	46000000 	.word	0x46000000
 80036f0:	4c742400 	.word	0x4c742400
 80036f4:	4a742400 	.word	0x4a742400
 80036f8:	4af42400 	.word	0x4af42400

080036fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b089      	sub	sp, #36	@ 0x24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003704:	4ba1      	ldr	r3, [pc, #644]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003708:	f003 0303 	and.w	r3, r3, #3
 800370c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800370e:	4b9f      	ldr	r3, [pc, #636]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003712:	0d1b      	lsrs	r3, r3, #20
 8003714:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003718:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800371a:	4b9c      	ldr	r3, [pc, #624]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800371c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371e:	0a1b      	lsrs	r3, r3, #8
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003726:	4b99      	ldr	r3, [pc, #612]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800372a:	08db      	lsrs	r3, r3, #3
 800372c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	fb02 f303 	mul.w	r3, r2, r3
 8003736:	ee07 3a90 	vmov	s15, r3
 800373a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800373e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8111 	beq.w	800396c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	2b02      	cmp	r3, #2
 800374e:	f000 8083 	beq.w	8003858 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	2b02      	cmp	r3, #2
 8003756:	f200 80a1 	bhi.w	800389c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d003      	beq.n	8003768 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d056      	beq.n	8003814 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003766:	e099      	b.n	800389c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003768:	4b88      	ldr	r3, [pc, #544]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0320 	and.w	r3, r3, #32
 8003770:	2b00      	cmp	r3, #0
 8003772:	d02d      	beq.n	80037d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003774:	4b85      	ldr	r3, [pc, #532]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	08db      	lsrs	r3, r3, #3
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	4a84      	ldr	r2, [pc, #528]	@ (8003990 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003780:	fa22 f303 	lsr.w	r3, r2, r3
 8003784:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	ee07 3a90 	vmov	s15, r3
 800378c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	ee07 3a90 	vmov	s15, r3
 8003796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800379a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800379e:	4b7b      	ldr	r3, [pc, #492]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037a6:	ee07 3a90 	vmov	s15, r3
 80037aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80037b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80037b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80037ce:	e087      	b.n	80038e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	ee07 3a90 	vmov	s15, r3
 80037d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003998 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80037de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037e2:	4b6a      	ldr	r3, [pc, #424]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80037e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ea:	ee07 3a90 	vmov	s15, r3
 80037ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80037f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80037fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800380a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800380e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003812:	e065      	b.n	80038e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	ee07 3a90 	vmov	s15, r3
 800381a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800381e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800399c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003826:	4b59      	ldr	r3, [pc, #356]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800382e:	ee07 3a90 	vmov	s15, r3
 8003832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003836:	ed97 6a03 	vldr	s12, [r7, #12]
 800383a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800383e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800384a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003856:	e043      	b.n	80038e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	ee07 3a90 	vmov	s15, r3
 800385e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003862:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80039a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800386a:	4b48      	ldr	r3, [pc, #288]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800386c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003872:	ee07 3a90 	vmov	s15, r3
 8003876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800387a:	ed97 6a03 	vldr	s12, [r7, #12]
 800387e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800388a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800388e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800389a:	e021      	b.n	80038e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	ee07 3a90 	vmov	s15, r3
 80038a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800399c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80038aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ae:	4b37      	ldr	r3, [pc, #220]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038b6:	ee07 3a90 	vmov	s15, r3
 80038ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038be:	ed97 6a03 	vldr	s12, [r7, #12]
 80038c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80038c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80038de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80038e0:	4b2a      	ldr	r3, [pc, #168]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80038e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e4:	0a5b      	lsrs	r3, r3, #9
 80038e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038ea:	ee07 3a90 	vmov	s15, r3
 80038ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80038fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80038fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003906:	ee17 2a90 	vmov	r2, s15
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800390e:	4b1f      	ldr	r3, [pc, #124]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	0c1b      	lsrs	r3, r3, #16
 8003914:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003918:	ee07 3a90 	vmov	s15, r3
 800391c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003920:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003924:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003928:	edd7 6a07 	vldr	s13, [r7, #28]
 800392c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003930:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003934:	ee17 2a90 	vmov	r2, s15
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800393c:	4b13      	ldr	r3, [pc, #76]	@ (800398c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	0e1b      	lsrs	r3, r3, #24
 8003942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003946:	ee07 3a90 	vmov	s15, r3
 800394a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800394e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003952:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003956:	edd7 6a07 	vldr	s13, [r7, #28]
 800395a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800395e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003962:	ee17 2a90 	vmov	r2, s15
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800396a:	e008      	b.n	800397e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	609a      	str	r2, [r3, #8]
}
 800397e:	bf00      	nop
 8003980:	3724      	adds	r7, #36	@ 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	58024400 	.word	0x58024400
 8003990:	03d09000 	.word	0x03d09000
 8003994:	46000000 	.word	0x46000000
 8003998:	4c742400 	.word	0x4c742400
 800399c:	4a742400 	.word	0x4a742400
 80039a0:	4af42400 	.word	0x4af42400

080039a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e042      	b.n	8003a3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d106      	bne.n	80039ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f83b 	bl	8003a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2224      	movs	r2, #36	@ 0x24
 80039d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0201 	bic.w	r2, r2, #1
 80039e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 ff2c 	bl	800484c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f8bd 	bl	8003b74 <UART_SetConfig>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d101      	bne.n	8003a04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e01b      	b.n	8003a3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f042 0201 	orr.w	r2, r2, #1
 8003a32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 ffab 	bl	8004990 <UART_CheckIdleState>
 8003a3a:	4603      	mov	r3, r0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	@ 0x28
 8003a5c:	af02      	add	r7, sp, #8
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	603b      	str	r3, [r7, #0]
 8003a64:	4613      	mov	r3, r2
 8003a66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6e:	2b20      	cmp	r3, #32
 8003a70:	d17b      	bne.n	8003b6a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d002      	beq.n	8003a7e <HAL_UART_Transmit+0x26>
 8003a78:	88fb      	ldrh	r3, [r7, #6]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e074      	b.n	8003b6c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2221      	movs	r2, #33	@ 0x21
 8003a8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a92:	f7fe f96f 	bl	8001d74 <HAL_GetTick>
 8003a96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	88fa      	ldrh	r2, [r7, #6]
 8003a9c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	88fa      	ldrh	r2, [r7, #6]
 8003aa4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ab0:	d108      	bne.n	8003ac4 <HAL_UART_Transmit+0x6c>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d104      	bne.n	8003ac4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	61bb      	str	r3, [r7, #24]
 8003ac2:	e003      	b.n	8003acc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003acc:	e030      	b.n	8003b30 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2180      	movs	r1, #128	@ 0x80
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f001 f803 	bl	8004ae4 <UART_WaitOnFlagUntilTimeout>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d005      	beq.n	8003af0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e03d      	b.n	8003b6c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10b      	bne.n	8003b0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	881b      	ldrh	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b04:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	3302      	adds	r3, #2
 8003b0a:	61bb      	str	r3, [r7, #24]
 8003b0c:	e007      	b.n	8003b1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	781a      	ldrb	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1c8      	bne.n	8003ace <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	2200      	movs	r2, #0
 8003b44:	2140      	movs	r1, #64	@ 0x40
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 ffcc 	bl	8004ae4 <UART_WaitOnFlagUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2220      	movs	r2, #32
 8003b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e006      	b.n	8003b6c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003b66:	2300      	movs	r3, #0
 8003b68:	e000      	b.n	8003b6c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003b6a:	2302      	movs	r3, #2
  }
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3720      	adds	r7, #32
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b78:	b092      	sub	sp, #72	@ 0x48
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	431a      	orrs	r2, r3
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	4bbe      	ldr	r3, [pc, #760]	@ (8003e9c <UART_SetConfig+0x328>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	6812      	ldr	r2, [r2, #0]
 8003baa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003bac:	430b      	orrs	r3, r1
 8003bae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4ab3      	ldr	r2, [pc, #716]	@ (8003ea0 <UART_SetConfig+0x32c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d004      	beq.n	8003be0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689a      	ldr	r2, [r3, #8]
 8003be6:	4baf      	ldr	r3, [pc, #700]	@ (8003ea4 <UART_SetConfig+0x330>)
 8003be8:	4013      	ands	r3, r2
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003bf0:	430b      	orrs	r3, r1
 8003bf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfa:	f023 010f 	bic.w	r1, r3, #15
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4aa6      	ldr	r2, [pc, #664]	@ (8003ea8 <UART_SetConfig+0x334>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d177      	bne.n	8003d04 <UART_SetConfig+0x190>
 8003c14:	4ba5      	ldr	r3, [pc, #660]	@ (8003eac <UART_SetConfig+0x338>)
 8003c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c1c:	2b28      	cmp	r3, #40	@ 0x28
 8003c1e:	d86d      	bhi.n	8003cfc <UART_SetConfig+0x188>
 8003c20:	a201      	add	r2, pc, #4	@ (adr r2, 8003c28 <UART_SetConfig+0xb4>)
 8003c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c26:	bf00      	nop
 8003c28:	08003ccd 	.word	0x08003ccd
 8003c2c:	08003cfd 	.word	0x08003cfd
 8003c30:	08003cfd 	.word	0x08003cfd
 8003c34:	08003cfd 	.word	0x08003cfd
 8003c38:	08003cfd 	.word	0x08003cfd
 8003c3c:	08003cfd 	.word	0x08003cfd
 8003c40:	08003cfd 	.word	0x08003cfd
 8003c44:	08003cfd 	.word	0x08003cfd
 8003c48:	08003cd5 	.word	0x08003cd5
 8003c4c:	08003cfd 	.word	0x08003cfd
 8003c50:	08003cfd 	.word	0x08003cfd
 8003c54:	08003cfd 	.word	0x08003cfd
 8003c58:	08003cfd 	.word	0x08003cfd
 8003c5c:	08003cfd 	.word	0x08003cfd
 8003c60:	08003cfd 	.word	0x08003cfd
 8003c64:	08003cfd 	.word	0x08003cfd
 8003c68:	08003cdd 	.word	0x08003cdd
 8003c6c:	08003cfd 	.word	0x08003cfd
 8003c70:	08003cfd 	.word	0x08003cfd
 8003c74:	08003cfd 	.word	0x08003cfd
 8003c78:	08003cfd 	.word	0x08003cfd
 8003c7c:	08003cfd 	.word	0x08003cfd
 8003c80:	08003cfd 	.word	0x08003cfd
 8003c84:	08003cfd 	.word	0x08003cfd
 8003c88:	08003ce5 	.word	0x08003ce5
 8003c8c:	08003cfd 	.word	0x08003cfd
 8003c90:	08003cfd 	.word	0x08003cfd
 8003c94:	08003cfd 	.word	0x08003cfd
 8003c98:	08003cfd 	.word	0x08003cfd
 8003c9c:	08003cfd 	.word	0x08003cfd
 8003ca0:	08003cfd 	.word	0x08003cfd
 8003ca4:	08003cfd 	.word	0x08003cfd
 8003ca8:	08003ced 	.word	0x08003ced
 8003cac:	08003cfd 	.word	0x08003cfd
 8003cb0:	08003cfd 	.word	0x08003cfd
 8003cb4:	08003cfd 	.word	0x08003cfd
 8003cb8:	08003cfd 	.word	0x08003cfd
 8003cbc:	08003cfd 	.word	0x08003cfd
 8003cc0:	08003cfd 	.word	0x08003cfd
 8003cc4:	08003cfd 	.word	0x08003cfd
 8003cc8:	08003cf5 	.word	0x08003cf5
 8003ccc:	2301      	movs	r3, #1
 8003cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003cd2:	e326      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003cd4:	2304      	movs	r3, #4
 8003cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003cda:	e322      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003cdc:	2308      	movs	r3, #8
 8003cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ce2:	e31e      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003ce4:	2310      	movs	r3, #16
 8003ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003cea:	e31a      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003cec:	2320      	movs	r3, #32
 8003cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003cf2:	e316      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003cf4:	2340      	movs	r3, #64	@ 0x40
 8003cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003cfa:	e312      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003cfc:	2380      	movs	r3, #128	@ 0x80
 8003cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d02:	e30e      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a69      	ldr	r2, [pc, #420]	@ (8003eb0 <UART_SetConfig+0x33c>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d130      	bne.n	8003d70 <UART_SetConfig+0x1fc>
 8003d0e:	4b67      	ldr	r3, [pc, #412]	@ (8003eac <UART_SetConfig+0x338>)
 8003d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	2b05      	cmp	r3, #5
 8003d18:	d826      	bhi.n	8003d68 <UART_SetConfig+0x1f4>
 8003d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d20 <UART_SetConfig+0x1ac>)
 8003d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d20:	08003d39 	.word	0x08003d39
 8003d24:	08003d41 	.word	0x08003d41
 8003d28:	08003d49 	.word	0x08003d49
 8003d2c:	08003d51 	.word	0x08003d51
 8003d30:	08003d59 	.word	0x08003d59
 8003d34:	08003d61 	.word	0x08003d61
 8003d38:	2300      	movs	r3, #0
 8003d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d3e:	e2f0      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d40:	2304      	movs	r3, #4
 8003d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d46:	e2ec      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d48:	2308      	movs	r3, #8
 8003d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d4e:	e2e8      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d50:	2310      	movs	r3, #16
 8003d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d56:	e2e4      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d58:	2320      	movs	r3, #32
 8003d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d5e:	e2e0      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d60:	2340      	movs	r3, #64	@ 0x40
 8003d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d66:	e2dc      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d68:	2380      	movs	r3, #128	@ 0x80
 8003d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d6e:	e2d8      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a4f      	ldr	r2, [pc, #316]	@ (8003eb4 <UART_SetConfig+0x340>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d130      	bne.n	8003ddc <UART_SetConfig+0x268>
 8003d7a:	4b4c      	ldr	r3, [pc, #304]	@ (8003eac <UART_SetConfig+0x338>)
 8003d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	2b05      	cmp	r3, #5
 8003d84:	d826      	bhi.n	8003dd4 <UART_SetConfig+0x260>
 8003d86:	a201      	add	r2, pc, #4	@ (adr r2, 8003d8c <UART_SetConfig+0x218>)
 8003d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d8c:	08003da5 	.word	0x08003da5
 8003d90:	08003dad 	.word	0x08003dad
 8003d94:	08003db5 	.word	0x08003db5
 8003d98:	08003dbd 	.word	0x08003dbd
 8003d9c:	08003dc5 	.word	0x08003dc5
 8003da0:	08003dcd 	.word	0x08003dcd
 8003da4:	2300      	movs	r3, #0
 8003da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003daa:	e2ba      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003dac:	2304      	movs	r3, #4
 8003dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003db2:	e2b6      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003db4:	2308      	movs	r3, #8
 8003db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dba:	e2b2      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003dbc:	2310      	movs	r3, #16
 8003dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dc2:	e2ae      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003dc4:	2320      	movs	r3, #32
 8003dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dca:	e2aa      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003dcc:	2340      	movs	r3, #64	@ 0x40
 8003dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dd2:	e2a6      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003dd4:	2380      	movs	r3, #128	@ 0x80
 8003dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dda:	e2a2      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a35      	ldr	r2, [pc, #212]	@ (8003eb8 <UART_SetConfig+0x344>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d130      	bne.n	8003e48 <UART_SetConfig+0x2d4>
 8003de6:	4b31      	ldr	r3, [pc, #196]	@ (8003eac <UART_SetConfig+0x338>)
 8003de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dea:	f003 0307 	and.w	r3, r3, #7
 8003dee:	2b05      	cmp	r3, #5
 8003df0:	d826      	bhi.n	8003e40 <UART_SetConfig+0x2cc>
 8003df2:	a201      	add	r2, pc, #4	@ (adr r2, 8003df8 <UART_SetConfig+0x284>)
 8003df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df8:	08003e11 	.word	0x08003e11
 8003dfc:	08003e19 	.word	0x08003e19
 8003e00:	08003e21 	.word	0x08003e21
 8003e04:	08003e29 	.word	0x08003e29
 8003e08:	08003e31 	.word	0x08003e31
 8003e0c:	08003e39 	.word	0x08003e39
 8003e10:	2300      	movs	r3, #0
 8003e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e16:	e284      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e18:	2304      	movs	r3, #4
 8003e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e1e:	e280      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e20:	2308      	movs	r3, #8
 8003e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e26:	e27c      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e28:	2310      	movs	r3, #16
 8003e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e2e:	e278      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e30:	2320      	movs	r3, #32
 8003e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e36:	e274      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e38:	2340      	movs	r3, #64	@ 0x40
 8003e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e3e:	e270      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e40:	2380      	movs	r3, #128	@ 0x80
 8003e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e46:	e26c      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1b      	ldr	r2, [pc, #108]	@ (8003ebc <UART_SetConfig+0x348>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d142      	bne.n	8003ed8 <UART_SetConfig+0x364>
 8003e52:	4b16      	ldr	r3, [pc, #88]	@ (8003eac <UART_SetConfig+0x338>)
 8003e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	2b05      	cmp	r3, #5
 8003e5c:	d838      	bhi.n	8003ed0 <UART_SetConfig+0x35c>
 8003e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003e64 <UART_SetConfig+0x2f0>)
 8003e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e64:	08003e7d 	.word	0x08003e7d
 8003e68:	08003e85 	.word	0x08003e85
 8003e6c:	08003e8d 	.word	0x08003e8d
 8003e70:	08003e95 	.word	0x08003e95
 8003e74:	08003ec1 	.word	0x08003ec1
 8003e78:	08003ec9 	.word	0x08003ec9
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e82:	e24e      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e84:	2304      	movs	r3, #4
 8003e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e8a:	e24a      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e8c:	2308      	movs	r3, #8
 8003e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e92:	e246      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e94:	2310      	movs	r3, #16
 8003e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e9a:	e242      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003e9c:	cfff69f3 	.word	0xcfff69f3
 8003ea0:	58000c00 	.word	0x58000c00
 8003ea4:	11fff4ff 	.word	0x11fff4ff
 8003ea8:	40011000 	.word	0x40011000
 8003eac:	58024400 	.word	0x58024400
 8003eb0:	40004400 	.word	0x40004400
 8003eb4:	40004800 	.word	0x40004800
 8003eb8:	40004c00 	.word	0x40004c00
 8003ebc:	40005000 	.word	0x40005000
 8003ec0:	2320      	movs	r3, #32
 8003ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ec6:	e22c      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003ec8:	2340      	movs	r3, #64	@ 0x40
 8003eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ece:	e228      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003ed0:	2380      	movs	r3, #128	@ 0x80
 8003ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ed6:	e224      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4ab1      	ldr	r2, [pc, #708]	@ (80041a4 <UART_SetConfig+0x630>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d176      	bne.n	8003fd0 <UART_SetConfig+0x45c>
 8003ee2:	4bb1      	ldr	r3, [pc, #708]	@ (80041a8 <UART_SetConfig+0x634>)
 8003ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003eea:	2b28      	cmp	r3, #40	@ 0x28
 8003eec:	d86c      	bhi.n	8003fc8 <UART_SetConfig+0x454>
 8003eee:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef4 <UART_SetConfig+0x380>)
 8003ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef4:	08003f99 	.word	0x08003f99
 8003ef8:	08003fc9 	.word	0x08003fc9
 8003efc:	08003fc9 	.word	0x08003fc9
 8003f00:	08003fc9 	.word	0x08003fc9
 8003f04:	08003fc9 	.word	0x08003fc9
 8003f08:	08003fc9 	.word	0x08003fc9
 8003f0c:	08003fc9 	.word	0x08003fc9
 8003f10:	08003fc9 	.word	0x08003fc9
 8003f14:	08003fa1 	.word	0x08003fa1
 8003f18:	08003fc9 	.word	0x08003fc9
 8003f1c:	08003fc9 	.word	0x08003fc9
 8003f20:	08003fc9 	.word	0x08003fc9
 8003f24:	08003fc9 	.word	0x08003fc9
 8003f28:	08003fc9 	.word	0x08003fc9
 8003f2c:	08003fc9 	.word	0x08003fc9
 8003f30:	08003fc9 	.word	0x08003fc9
 8003f34:	08003fa9 	.word	0x08003fa9
 8003f38:	08003fc9 	.word	0x08003fc9
 8003f3c:	08003fc9 	.word	0x08003fc9
 8003f40:	08003fc9 	.word	0x08003fc9
 8003f44:	08003fc9 	.word	0x08003fc9
 8003f48:	08003fc9 	.word	0x08003fc9
 8003f4c:	08003fc9 	.word	0x08003fc9
 8003f50:	08003fc9 	.word	0x08003fc9
 8003f54:	08003fb1 	.word	0x08003fb1
 8003f58:	08003fc9 	.word	0x08003fc9
 8003f5c:	08003fc9 	.word	0x08003fc9
 8003f60:	08003fc9 	.word	0x08003fc9
 8003f64:	08003fc9 	.word	0x08003fc9
 8003f68:	08003fc9 	.word	0x08003fc9
 8003f6c:	08003fc9 	.word	0x08003fc9
 8003f70:	08003fc9 	.word	0x08003fc9
 8003f74:	08003fb9 	.word	0x08003fb9
 8003f78:	08003fc9 	.word	0x08003fc9
 8003f7c:	08003fc9 	.word	0x08003fc9
 8003f80:	08003fc9 	.word	0x08003fc9
 8003f84:	08003fc9 	.word	0x08003fc9
 8003f88:	08003fc9 	.word	0x08003fc9
 8003f8c:	08003fc9 	.word	0x08003fc9
 8003f90:	08003fc9 	.word	0x08003fc9
 8003f94:	08003fc1 	.word	0x08003fc1
 8003f98:	2301      	movs	r3, #1
 8003f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003f9e:	e1c0      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003fa0:	2304      	movs	r3, #4
 8003fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003fa6:	e1bc      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003fa8:	2308      	movs	r3, #8
 8003faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003fae:	e1b8      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003fb0:	2310      	movs	r3, #16
 8003fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003fb6:	e1b4      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003fb8:	2320      	movs	r3, #32
 8003fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003fbe:	e1b0      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003fc0:	2340      	movs	r3, #64	@ 0x40
 8003fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003fc6:	e1ac      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003fc8:	2380      	movs	r3, #128	@ 0x80
 8003fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003fce:	e1a8      	b.n	8004322 <UART_SetConfig+0x7ae>
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a75      	ldr	r2, [pc, #468]	@ (80041ac <UART_SetConfig+0x638>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d130      	bne.n	800403c <UART_SetConfig+0x4c8>
 8003fda:	4b73      	ldr	r3, [pc, #460]	@ (80041a8 <UART_SetConfig+0x634>)
 8003fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fde:	f003 0307 	and.w	r3, r3, #7
 8003fe2:	2b05      	cmp	r3, #5
 8003fe4:	d826      	bhi.n	8004034 <UART_SetConfig+0x4c0>
 8003fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8003fec <UART_SetConfig+0x478>)
 8003fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fec:	08004005 	.word	0x08004005
 8003ff0:	0800400d 	.word	0x0800400d
 8003ff4:	08004015 	.word	0x08004015
 8003ff8:	0800401d 	.word	0x0800401d
 8003ffc:	08004025 	.word	0x08004025
 8004000:	0800402d 	.word	0x0800402d
 8004004:	2300      	movs	r3, #0
 8004006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800400a:	e18a      	b.n	8004322 <UART_SetConfig+0x7ae>
 800400c:	2304      	movs	r3, #4
 800400e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004012:	e186      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004014:	2308      	movs	r3, #8
 8004016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800401a:	e182      	b.n	8004322 <UART_SetConfig+0x7ae>
 800401c:	2310      	movs	r3, #16
 800401e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004022:	e17e      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004024:	2320      	movs	r3, #32
 8004026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800402a:	e17a      	b.n	8004322 <UART_SetConfig+0x7ae>
 800402c:	2340      	movs	r3, #64	@ 0x40
 800402e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004032:	e176      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004034:	2380      	movs	r3, #128	@ 0x80
 8004036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800403a:	e172      	b.n	8004322 <UART_SetConfig+0x7ae>
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a5b      	ldr	r2, [pc, #364]	@ (80041b0 <UART_SetConfig+0x63c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d130      	bne.n	80040a8 <UART_SetConfig+0x534>
 8004046:	4b58      	ldr	r3, [pc, #352]	@ (80041a8 <UART_SetConfig+0x634>)
 8004048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	2b05      	cmp	r3, #5
 8004050:	d826      	bhi.n	80040a0 <UART_SetConfig+0x52c>
 8004052:	a201      	add	r2, pc, #4	@ (adr r2, 8004058 <UART_SetConfig+0x4e4>)
 8004054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004058:	08004071 	.word	0x08004071
 800405c:	08004079 	.word	0x08004079
 8004060:	08004081 	.word	0x08004081
 8004064:	08004089 	.word	0x08004089
 8004068:	08004091 	.word	0x08004091
 800406c:	08004099 	.word	0x08004099
 8004070:	2300      	movs	r3, #0
 8004072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004076:	e154      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004078:	2304      	movs	r3, #4
 800407a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800407e:	e150      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004080:	2308      	movs	r3, #8
 8004082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004086:	e14c      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004088:	2310      	movs	r3, #16
 800408a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800408e:	e148      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004090:	2320      	movs	r3, #32
 8004092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004096:	e144      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004098:	2340      	movs	r3, #64	@ 0x40
 800409a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800409e:	e140      	b.n	8004322 <UART_SetConfig+0x7ae>
 80040a0:	2380      	movs	r3, #128	@ 0x80
 80040a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80040a6:	e13c      	b.n	8004322 <UART_SetConfig+0x7ae>
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a41      	ldr	r2, [pc, #260]	@ (80041b4 <UART_SetConfig+0x640>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	f040 8082 	bne.w	80041b8 <UART_SetConfig+0x644>
 80040b4:	4b3c      	ldr	r3, [pc, #240]	@ (80041a8 <UART_SetConfig+0x634>)
 80040b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040bc:	2b28      	cmp	r3, #40	@ 0x28
 80040be:	d86d      	bhi.n	800419c <UART_SetConfig+0x628>
 80040c0:	a201      	add	r2, pc, #4	@ (adr r2, 80040c8 <UART_SetConfig+0x554>)
 80040c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c6:	bf00      	nop
 80040c8:	0800416d 	.word	0x0800416d
 80040cc:	0800419d 	.word	0x0800419d
 80040d0:	0800419d 	.word	0x0800419d
 80040d4:	0800419d 	.word	0x0800419d
 80040d8:	0800419d 	.word	0x0800419d
 80040dc:	0800419d 	.word	0x0800419d
 80040e0:	0800419d 	.word	0x0800419d
 80040e4:	0800419d 	.word	0x0800419d
 80040e8:	08004175 	.word	0x08004175
 80040ec:	0800419d 	.word	0x0800419d
 80040f0:	0800419d 	.word	0x0800419d
 80040f4:	0800419d 	.word	0x0800419d
 80040f8:	0800419d 	.word	0x0800419d
 80040fc:	0800419d 	.word	0x0800419d
 8004100:	0800419d 	.word	0x0800419d
 8004104:	0800419d 	.word	0x0800419d
 8004108:	0800417d 	.word	0x0800417d
 800410c:	0800419d 	.word	0x0800419d
 8004110:	0800419d 	.word	0x0800419d
 8004114:	0800419d 	.word	0x0800419d
 8004118:	0800419d 	.word	0x0800419d
 800411c:	0800419d 	.word	0x0800419d
 8004120:	0800419d 	.word	0x0800419d
 8004124:	0800419d 	.word	0x0800419d
 8004128:	08004185 	.word	0x08004185
 800412c:	0800419d 	.word	0x0800419d
 8004130:	0800419d 	.word	0x0800419d
 8004134:	0800419d 	.word	0x0800419d
 8004138:	0800419d 	.word	0x0800419d
 800413c:	0800419d 	.word	0x0800419d
 8004140:	0800419d 	.word	0x0800419d
 8004144:	0800419d 	.word	0x0800419d
 8004148:	0800418d 	.word	0x0800418d
 800414c:	0800419d 	.word	0x0800419d
 8004150:	0800419d 	.word	0x0800419d
 8004154:	0800419d 	.word	0x0800419d
 8004158:	0800419d 	.word	0x0800419d
 800415c:	0800419d 	.word	0x0800419d
 8004160:	0800419d 	.word	0x0800419d
 8004164:	0800419d 	.word	0x0800419d
 8004168:	08004195 	.word	0x08004195
 800416c:	2301      	movs	r3, #1
 800416e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004172:	e0d6      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004174:	2304      	movs	r3, #4
 8004176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800417a:	e0d2      	b.n	8004322 <UART_SetConfig+0x7ae>
 800417c:	2308      	movs	r3, #8
 800417e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004182:	e0ce      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004184:	2310      	movs	r3, #16
 8004186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800418a:	e0ca      	b.n	8004322 <UART_SetConfig+0x7ae>
 800418c:	2320      	movs	r3, #32
 800418e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004192:	e0c6      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004194:	2340      	movs	r3, #64	@ 0x40
 8004196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800419a:	e0c2      	b.n	8004322 <UART_SetConfig+0x7ae>
 800419c:	2380      	movs	r3, #128	@ 0x80
 800419e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041a2:	e0be      	b.n	8004322 <UART_SetConfig+0x7ae>
 80041a4:	40011400 	.word	0x40011400
 80041a8:	58024400 	.word	0x58024400
 80041ac:	40007800 	.word	0x40007800
 80041b0:	40007c00 	.word	0x40007c00
 80041b4:	40011800 	.word	0x40011800
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4aad      	ldr	r2, [pc, #692]	@ (8004474 <UART_SetConfig+0x900>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d176      	bne.n	80042b0 <UART_SetConfig+0x73c>
 80041c2:	4bad      	ldr	r3, [pc, #692]	@ (8004478 <UART_SetConfig+0x904>)
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041ca:	2b28      	cmp	r3, #40	@ 0x28
 80041cc:	d86c      	bhi.n	80042a8 <UART_SetConfig+0x734>
 80041ce:	a201      	add	r2, pc, #4	@ (adr r2, 80041d4 <UART_SetConfig+0x660>)
 80041d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d4:	08004279 	.word	0x08004279
 80041d8:	080042a9 	.word	0x080042a9
 80041dc:	080042a9 	.word	0x080042a9
 80041e0:	080042a9 	.word	0x080042a9
 80041e4:	080042a9 	.word	0x080042a9
 80041e8:	080042a9 	.word	0x080042a9
 80041ec:	080042a9 	.word	0x080042a9
 80041f0:	080042a9 	.word	0x080042a9
 80041f4:	08004281 	.word	0x08004281
 80041f8:	080042a9 	.word	0x080042a9
 80041fc:	080042a9 	.word	0x080042a9
 8004200:	080042a9 	.word	0x080042a9
 8004204:	080042a9 	.word	0x080042a9
 8004208:	080042a9 	.word	0x080042a9
 800420c:	080042a9 	.word	0x080042a9
 8004210:	080042a9 	.word	0x080042a9
 8004214:	08004289 	.word	0x08004289
 8004218:	080042a9 	.word	0x080042a9
 800421c:	080042a9 	.word	0x080042a9
 8004220:	080042a9 	.word	0x080042a9
 8004224:	080042a9 	.word	0x080042a9
 8004228:	080042a9 	.word	0x080042a9
 800422c:	080042a9 	.word	0x080042a9
 8004230:	080042a9 	.word	0x080042a9
 8004234:	08004291 	.word	0x08004291
 8004238:	080042a9 	.word	0x080042a9
 800423c:	080042a9 	.word	0x080042a9
 8004240:	080042a9 	.word	0x080042a9
 8004244:	080042a9 	.word	0x080042a9
 8004248:	080042a9 	.word	0x080042a9
 800424c:	080042a9 	.word	0x080042a9
 8004250:	080042a9 	.word	0x080042a9
 8004254:	08004299 	.word	0x08004299
 8004258:	080042a9 	.word	0x080042a9
 800425c:	080042a9 	.word	0x080042a9
 8004260:	080042a9 	.word	0x080042a9
 8004264:	080042a9 	.word	0x080042a9
 8004268:	080042a9 	.word	0x080042a9
 800426c:	080042a9 	.word	0x080042a9
 8004270:	080042a9 	.word	0x080042a9
 8004274:	080042a1 	.word	0x080042a1
 8004278:	2301      	movs	r3, #1
 800427a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800427e:	e050      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004280:	2304      	movs	r3, #4
 8004282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004286:	e04c      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004288:	2308      	movs	r3, #8
 800428a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800428e:	e048      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004290:	2310      	movs	r3, #16
 8004292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004296:	e044      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004298:	2320      	movs	r3, #32
 800429a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800429e:	e040      	b.n	8004322 <UART_SetConfig+0x7ae>
 80042a0:	2340      	movs	r3, #64	@ 0x40
 80042a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042a6:	e03c      	b.n	8004322 <UART_SetConfig+0x7ae>
 80042a8:	2380      	movs	r3, #128	@ 0x80
 80042aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042ae:	e038      	b.n	8004322 <UART_SetConfig+0x7ae>
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a71      	ldr	r2, [pc, #452]	@ (800447c <UART_SetConfig+0x908>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d130      	bne.n	800431c <UART_SetConfig+0x7a8>
 80042ba:	4b6f      	ldr	r3, [pc, #444]	@ (8004478 <UART_SetConfig+0x904>)
 80042bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042be:	f003 0307 	and.w	r3, r3, #7
 80042c2:	2b05      	cmp	r3, #5
 80042c4:	d826      	bhi.n	8004314 <UART_SetConfig+0x7a0>
 80042c6:	a201      	add	r2, pc, #4	@ (adr r2, 80042cc <UART_SetConfig+0x758>)
 80042c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042cc:	080042e5 	.word	0x080042e5
 80042d0:	080042ed 	.word	0x080042ed
 80042d4:	080042f5 	.word	0x080042f5
 80042d8:	080042fd 	.word	0x080042fd
 80042dc:	08004305 	.word	0x08004305
 80042e0:	0800430d 	.word	0x0800430d
 80042e4:	2302      	movs	r3, #2
 80042e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042ea:	e01a      	b.n	8004322 <UART_SetConfig+0x7ae>
 80042ec:	2304      	movs	r3, #4
 80042ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042f2:	e016      	b.n	8004322 <UART_SetConfig+0x7ae>
 80042f4:	2308      	movs	r3, #8
 80042f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042fa:	e012      	b.n	8004322 <UART_SetConfig+0x7ae>
 80042fc:	2310      	movs	r3, #16
 80042fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004302:	e00e      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004304:	2320      	movs	r3, #32
 8004306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800430a:	e00a      	b.n	8004322 <UART_SetConfig+0x7ae>
 800430c:	2340      	movs	r3, #64	@ 0x40
 800430e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004312:	e006      	b.n	8004322 <UART_SetConfig+0x7ae>
 8004314:	2380      	movs	r3, #128	@ 0x80
 8004316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800431a:	e002      	b.n	8004322 <UART_SetConfig+0x7ae>
 800431c:	2380      	movs	r3, #128	@ 0x80
 800431e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a55      	ldr	r2, [pc, #340]	@ (800447c <UART_SetConfig+0x908>)
 8004328:	4293      	cmp	r3, r2
 800432a:	f040 80f8 	bne.w	800451e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800432e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004332:	2b20      	cmp	r3, #32
 8004334:	dc46      	bgt.n	80043c4 <UART_SetConfig+0x850>
 8004336:	2b02      	cmp	r3, #2
 8004338:	db75      	blt.n	8004426 <UART_SetConfig+0x8b2>
 800433a:	3b02      	subs	r3, #2
 800433c:	2b1e      	cmp	r3, #30
 800433e:	d872      	bhi.n	8004426 <UART_SetConfig+0x8b2>
 8004340:	a201      	add	r2, pc, #4	@ (adr r2, 8004348 <UART_SetConfig+0x7d4>)
 8004342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004346:	bf00      	nop
 8004348:	080043cb 	.word	0x080043cb
 800434c:	08004427 	.word	0x08004427
 8004350:	080043d3 	.word	0x080043d3
 8004354:	08004427 	.word	0x08004427
 8004358:	08004427 	.word	0x08004427
 800435c:	08004427 	.word	0x08004427
 8004360:	080043e3 	.word	0x080043e3
 8004364:	08004427 	.word	0x08004427
 8004368:	08004427 	.word	0x08004427
 800436c:	08004427 	.word	0x08004427
 8004370:	08004427 	.word	0x08004427
 8004374:	08004427 	.word	0x08004427
 8004378:	08004427 	.word	0x08004427
 800437c:	08004427 	.word	0x08004427
 8004380:	080043f3 	.word	0x080043f3
 8004384:	08004427 	.word	0x08004427
 8004388:	08004427 	.word	0x08004427
 800438c:	08004427 	.word	0x08004427
 8004390:	08004427 	.word	0x08004427
 8004394:	08004427 	.word	0x08004427
 8004398:	08004427 	.word	0x08004427
 800439c:	08004427 	.word	0x08004427
 80043a0:	08004427 	.word	0x08004427
 80043a4:	08004427 	.word	0x08004427
 80043a8:	08004427 	.word	0x08004427
 80043ac:	08004427 	.word	0x08004427
 80043b0:	08004427 	.word	0x08004427
 80043b4:	08004427 	.word	0x08004427
 80043b8:	08004427 	.word	0x08004427
 80043bc:	08004427 	.word	0x08004427
 80043c0:	08004419 	.word	0x08004419
 80043c4:	2b40      	cmp	r3, #64	@ 0x40
 80043c6:	d02a      	beq.n	800441e <UART_SetConfig+0x8aa>
 80043c8:	e02d      	b.n	8004426 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80043ca:	f7ff f82d 	bl	8003428 <HAL_RCCEx_GetD3PCLK1Freq>
 80043ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80043d0:	e02f      	b.n	8004432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80043d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7ff f83c 	bl	8003454 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80043dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043e0:	e027      	b.n	8004432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80043e2:	f107 0318 	add.w	r3, r7, #24
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7ff f988 	bl	80036fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043f0:	e01f      	b.n	8004432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043f2:	4b21      	ldr	r3, [pc, #132]	@ (8004478 <UART_SetConfig+0x904>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0320 	and.w	r3, r3, #32
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d009      	beq.n	8004412 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80043fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004478 <UART_SetConfig+0x904>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	08db      	lsrs	r3, r3, #3
 8004404:	f003 0303 	and.w	r3, r3, #3
 8004408:	4a1d      	ldr	r2, [pc, #116]	@ (8004480 <UART_SetConfig+0x90c>)
 800440a:	fa22 f303 	lsr.w	r3, r2, r3
 800440e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004410:	e00f      	b.n	8004432 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004412:	4b1b      	ldr	r3, [pc, #108]	@ (8004480 <UART_SetConfig+0x90c>)
 8004414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004416:	e00c      	b.n	8004432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004418:	4b1a      	ldr	r3, [pc, #104]	@ (8004484 <UART_SetConfig+0x910>)
 800441a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800441c:	e009      	b.n	8004432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800441e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004424:	e005      	b.n	8004432 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004430:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 81ee 	beq.w	8004816 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443e:	4a12      	ldr	r2, [pc, #72]	@ (8004488 <UART_SetConfig+0x914>)
 8004440:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004444:	461a      	mov	r2, r3
 8004446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004448:	fbb3 f3f2 	udiv	r3, r3, r2
 800444c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	4413      	add	r3, r2
 8004458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800445a:	429a      	cmp	r2, r3
 800445c:	d305      	bcc.n	800446a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004466:	429a      	cmp	r2, r3
 8004468:	d910      	bls.n	800448c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004470:	e1d1      	b.n	8004816 <UART_SetConfig+0xca2>
 8004472:	bf00      	nop
 8004474:	40011c00 	.word	0x40011c00
 8004478:	58024400 	.word	0x58024400
 800447c:	58000c00 	.word	0x58000c00
 8004480:	03d09000 	.word	0x03d09000
 8004484:	003d0900 	.word	0x003d0900
 8004488:	0800a46c 	.word	0x0800a46c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800448c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800448e:	2200      	movs	r2, #0
 8004490:	60bb      	str	r3, [r7, #8]
 8004492:	60fa      	str	r2, [r7, #12]
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	4ac0      	ldr	r2, [pc, #768]	@ (800479c <UART_SetConfig+0xc28>)
 800449a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800449e:	b29b      	uxth	r3, r3
 80044a0:	2200      	movs	r2, #0
 80044a2:	603b      	str	r3, [r7, #0]
 80044a4:	607a      	str	r2, [r7, #4]
 80044a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80044ae:	f7fc f943 	bl	8000738 <__aeabi_uldivmod>
 80044b2:	4602      	mov	r2, r0
 80044b4:	460b      	mov	r3, r1
 80044b6:	4610      	mov	r0, r2
 80044b8:	4619      	mov	r1, r3
 80044ba:	f04f 0200 	mov.w	r2, #0
 80044be:	f04f 0300 	mov.w	r3, #0
 80044c2:	020b      	lsls	r3, r1, #8
 80044c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80044c8:	0202      	lsls	r2, r0, #8
 80044ca:	6979      	ldr	r1, [r7, #20]
 80044cc:	6849      	ldr	r1, [r1, #4]
 80044ce:	0849      	lsrs	r1, r1, #1
 80044d0:	2000      	movs	r0, #0
 80044d2:	460c      	mov	r4, r1
 80044d4:	4605      	mov	r5, r0
 80044d6:	eb12 0804 	adds.w	r8, r2, r4
 80044da:	eb43 0905 	adc.w	r9, r3, r5
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	469a      	mov	sl, r3
 80044e6:	4693      	mov	fp, r2
 80044e8:	4652      	mov	r2, sl
 80044ea:	465b      	mov	r3, fp
 80044ec:	4640      	mov	r0, r8
 80044ee:	4649      	mov	r1, r9
 80044f0:	f7fc f922 	bl	8000738 <__aeabi_uldivmod>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4613      	mov	r3, r2
 80044fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004502:	d308      	bcc.n	8004516 <UART_SetConfig+0x9a2>
 8004504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800450a:	d204      	bcs.n	8004516 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004512:	60da      	str	r2, [r3, #12]
 8004514:	e17f      	b.n	8004816 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800451c:	e17b      	b.n	8004816 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004526:	f040 80bd 	bne.w	80046a4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800452a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800452e:	2b20      	cmp	r3, #32
 8004530:	dc48      	bgt.n	80045c4 <UART_SetConfig+0xa50>
 8004532:	2b00      	cmp	r3, #0
 8004534:	db7b      	blt.n	800462e <UART_SetConfig+0xaba>
 8004536:	2b20      	cmp	r3, #32
 8004538:	d879      	bhi.n	800462e <UART_SetConfig+0xaba>
 800453a:	a201      	add	r2, pc, #4	@ (adr r2, 8004540 <UART_SetConfig+0x9cc>)
 800453c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004540:	080045cb 	.word	0x080045cb
 8004544:	080045d3 	.word	0x080045d3
 8004548:	0800462f 	.word	0x0800462f
 800454c:	0800462f 	.word	0x0800462f
 8004550:	080045db 	.word	0x080045db
 8004554:	0800462f 	.word	0x0800462f
 8004558:	0800462f 	.word	0x0800462f
 800455c:	0800462f 	.word	0x0800462f
 8004560:	080045eb 	.word	0x080045eb
 8004564:	0800462f 	.word	0x0800462f
 8004568:	0800462f 	.word	0x0800462f
 800456c:	0800462f 	.word	0x0800462f
 8004570:	0800462f 	.word	0x0800462f
 8004574:	0800462f 	.word	0x0800462f
 8004578:	0800462f 	.word	0x0800462f
 800457c:	0800462f 	.word	0x0800462f
 8004580:	080045fb 	.word	0x080045fb
 8004584:	0800462f 	.word	0x0800462f
 8004588:	0800462f 	.word	0x0800462f
 800458c:	0800462f 	.word	0x0800462f
 8004590:	0800462f 	.word	0x0800462f
 8004594:	0800462f 	.word	0x0800462f
 8004598:	0800462f 	.word	0x0800462f
 800459c:	0800462f 	.word	0x0800462f
 80045a0:	0800462f 	.word	0x0800462f
 80045a4:	0800462f 	.word	0x0800462f
 80045a8:	0800462f 	.word	0x0800462f
 80045ac:	0800462f 	.word	0x0800462f
 80045b0:	0800462f 	.word	0x0800462f
 80045b4:	0800462f 	.word	0x0800462f
 80045b8:	0800462f 	.word	0x0800462f
 80045bc:	0800462f 	.word	0x0800462f
 80045c0:	08004621 	.word	0x08004621
 80045c4:	2b40      	cmp	r3, #64	@ 0x40
 80045c6:	d02e      	beq.n	8004626 <UART_SetConfig+0xab2>
 80045c8:	e031      	b.n	800462e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045ca:	f7fe ff01 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 80045ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80045d0:	e033      	b.n	800463a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045d2:	f7fe ff13 	bl	80033fc <HAL_RCC_GetPCLK2Freq>
 80045d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80045d8:	e02f      	b.n	800463a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80045da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fe ff38 	bl	8003454 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80045e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80045e8:	e027      	b.n	800463a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80045ea:	f107 0318 	add.w	r3, r7, #24
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7ff f884 	bl	80036fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80045f8:	e01f      	b.n	800463a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045fa:	4b69      	ldr	r3, [pc, #420]	@ (80047a0 <UART_SetConfig+0xc2c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0320 	and.w	r3, r3, #32
 8004602:	2b00      	cmp	r3, #0
 8004604:	d009      	beq.n	800461a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004606:	4b66      	ldr	r3, [pc, #408]	@ (80047a0 <UART_SetConfig+0xc2c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	08db      	lsrs	r3, r3, #3
 800460c:	f003 0303 	and.w	r3, r3, #3
 8004610:	4a64      	ldr	r2, [pc, #400]	@ (80047a4 <UART_SetConfig+0xc30>)
 8004612:	fa22 f303 	lsr.w	r3, r2, r3
 8004616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004618:	e00f      	b.n	800463a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800461a:	4b62      	ldr	r3, [pc, #392]	@ (80047a4 <UART_SetConfig+0xc30>)
 800461c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800461e:	e00c      	b.n	800463a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004620:	4b61      	ldr	r3, [pc, #388]	@ (80047a8 <UART_SetConfig+0xc34>)
 8004622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004624:	e009      	b.n	800463a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800462a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800462c:	e005      	b.n	800463a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800462e:	2300      	movs	r3, #0
 8004630:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004638:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800463a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 80ea 	beq.w	8004816 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	4a55      	ldr	r2, [pc, #340]	@ (800479c <UART_SetConfig+0xc28>)
 8004648:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800464c:	461a      	mov	r2, r3
 800464e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004650:	fbb3 f3f2 	udiv	r3, r3, r2
 8004654:	005a      	lsls	r2, r3, #1
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	085b      	lsrs	r3, r3, #1
 800465c:	441a      	add	r2, r3
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	fbb2 f3f3 	udiv	r3, r2, r3
 8004666:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466a:	2b0f      	cmp	r3, #15
 800466c:	d916      	bls.n	800469c <UART_SetConfig+0xb28>
 800466e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004674:	d212      	bcs.n	800469c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004678:	b29b      	uxth	r3, r3
 800467a:	f023 030f 	bic.w	r3, r3, #15
 800467e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004682:	085b      	lsrs	r3, r3, #1
 8004684:	b29b      	uxth	r3, r3
 8004686:	f003 0307 	and.w	r3, r3, #7
 800468a:	b29a      	uxth	r2, r3
 800468c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800468e:	4313      	orrs	r3, r2
 8004690:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004698:	60da      	str	r2, [r3, #12]
 800469a:	e0bc      	b.n	8004816 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80046a2:	e0b8      	b.n	8004816 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80046a8:	2b20      	cmp	r3, #32
 80046aa:	dc4b      	bgt.n	8004744 <UART_SetConfig+0xbd0>
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f2c0 8087 	blt.w	80047c0 <UART_SetConfig+0xc4c>
 80046b2:	2b20      	cmp	r3, #32
 80046b4:	f200 8084 	bhi.w	80047c0 <UART_SetConfig+0xc4c>
 80046b8:	a201      	add	r2, pc, #4	@ (adr r2, 80046c0 <UART_SetConfig+0xb4c>)
 80046ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046be:	bf00      	nop
 80046c0:	0800474b 	.word	0x0800474b
 80046c4:	08004753 	.word	0x08004753
 80046c8:	080047c1 	.word	0x080047c1
 80046cc:	080047c1 	.word	0x080047c1
 80046d0:	0800475b 	.word	0x0800475b
 80046d4:	080047c1 	.word	0x080047c1
 80046d8:	080047c1 	.word	0x080047c1
 80046dc:	080047c1 	.word	0x080047c1
 80046e0:	0800476b 	.word	0x0800476b
 80046e4:	080047c1 	.word	0x080047c1
 80046e8:	080047c1 	.word	0x080047c1
 80046ec:	080047c1 	.word	0x080047c1
 80046f0:	080047c1 	.word	0x080047c1
 80046f4:	080047c1 	.word	0x080047c1
 80046f8:	080047c1 	.word	0x080047c1
 80046fc:	080047c1 	.word	0x080047c1
 8004700:	0800477b 	.word	0x0800477b
 8004704:	080047c1 	.word	0x080047c1
 8004708:	080047c1 	.word	0x080047c1
 800470c:	080047c1 	.word	0x080047c1
 8004710:	080047c1 	.word	0x080047c1
 8004714:	080047c1 	.word	0x080047c1
 8004718:	080047c1 	.word	0x080047c1
 800471c:	080047c1 	.word	0x080047c1
 8004720:	080047c1 	.word	0x080047c1
 8004724:	080047c1 	.word	0x080047c1
 8004728:	080047c1 	.word	0x080047c1
 800472c:	080047c1 	.word	0x080047c1
 8004730:	080047c1 	.word	0x080047c1
 8004734:	080047c1 	.word	0x080047c1
 8004738:	080047c1 	.word	0x080047c1
 800473c:	080047c1 	.word	0x080047c1
 8004740:	080047b3 	.word	0x080047b3
 8004744:	2b40      	cmp	r3, #64	@ 0x40
 8004746:	d037      	beq.n	80047b8 <UART_SetConfig+0xc44>
 8004748:	e03a      	b.n	80047c0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800474a:	f7fe fe41 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 800474e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004750:	e03c      	b.n	80047cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004752:	f7fe fe53 	bl	80033fc <HAL_RCC_GetPCLK2Freq>
 8004756:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004758:	e038      	b.n	80047cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800475a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800475e:	4618      	mov	r0, r3
 8004760:	f7fe fe78 	bl	8003454 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004768:	e030      	b.n	80047cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800476a:	f107 0318 	add.w	r3, r7, #24
 800476e:	4618      	mov	r0, r3
 8004770:	f7fe ffc4 	bl	80036fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004778:	e028      	b.n	80047cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800477a:	4b09      	ldr	r3, [pc, #36]	@ (80047a0 <UART_SetConfig+0xc2c>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0320 	and.w	r3, r3, #32
 8004782:	2b00      	cmp	r3, #0
 8004784:	d012      	beq.n	80047ac <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004786:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <UART_SetConfig+0xc2c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	08db      	lsrs	r3, r3, #3
 800478c:	f003 0303 	and.w	r3, r3, #3
 8004790:	4a04      	ldr	r2, [pc, #16]	@ (80047a4 <UART_SetConfig+0xc30>)
 8004792:	fa22 f303 	lsr.w	r3, r2, r3
 8004796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004798:	e018      	b.n	80047cc <UART_SetConfig+0xc58>
 800479a:	bf00      	nop
 800479c:	0800a46c 	.word	0x0800a46c
 80047a0:	58024400 	.word	0x58024400
 80047a4:	03d09000 	.word	0x03d09000
 80047a8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80047ac:	4b24      	ldr	r3, [pc, #144]	@ (8004840 <UART_SetConfig+0xccc>)
 80047ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047b0:	e00c      	b.n	80047cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80047b2:	4b24      	ldr	r3, [pc, #144]	@ (8004844 <UART_SetConfig+0xcd0>)
 80047b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047b6:	e009      	b.n	80047cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047be:	e005      	b.n	80047cc <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80047ca:	bf00      	nop
    }

    if (pclk != 0U)
 80047cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d021      	beq.n	8004816 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004848 <UART_SetConfig+0xcd4>)
 80047d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047dc:	461a      	mov	r2, r3
 80047de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	085b      	lsrs	r3, r3, #1
 80047ea:	441a      	add	r2, r3
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f8:	2b0f      	cmp	r3, #15
 80047fa:	d909      	bls.n	8004810 <UART_SetConfig+0xc9c>
 80047fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004802:	d205      	bcs.n	8004810 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004806:	b29a      	uxth	r2, r3
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	60da      	str	r2, [r3, #12]
 800480e:	e002      	b.n	8004816 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	2201      	movs	r2, #1
 800481a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2201      	movs	r2, #1
 8004822:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2200      	movs	r2, #0
 800482a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2200      	movs	r2, #0
 8004830:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004832:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8004836:	4618      	mov	r0, r3
 8004838:	3748      	adds	r7, #72	@ 0x48
 800483a:	46bd      	mov	sp, r7
 800483c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004840:	03d09000 	.word	0x03d09000
 8004844:	003d0900 	.word	0x003d0900
 8004848:	0800a46c 	.word	0x0800a46c

0800484c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00a      	beq.n	8004876 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	430a      	orrs	r2, r1
 8004874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00a      	beq.n	8004898 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048be:	f003 0304 	and.w	r3, r3, #4
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e0:	f003 0310 	and.w	r3, r3, #16
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004902:	f003 0320 	and.w	r3, r3, #32
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004928:	2b00      	cmp	r3, #0
 800492a:	d01a      	beq.n	8004962 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004946:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800494a:	d10a      	bne.n	8004962 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00a      	beq.n	8004984 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	605a      	str	r2, [r3, #4]
  }
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b098      	sub	sp, #96	@ 0x60
 8004994:	af02      	add	r7, sp, #8
 8004996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049a0:	f7fd f9e8 	bl	8001d74 <HAL_GetTick>
 80049a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0308 	and.w	r3, r3, #8
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d12f      	bne.n	8004a14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049b8:	9300      	str	r3, [sp, #0]
 80049ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049bc:	2200      	movs	r2, #0
 80049be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f88e 	bl	8004ae4 <UART_WaitOnFlagUntilTimeout>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d022      	beq.n	8004a14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d6:	e853 3f00 	ldrex	r3, [r3]
 80049da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	461a      	mov	r2, r3
 80049ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049f4:	e841 2300 	strex	r3, r2, [r1]
 80049f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1e6      	bne.n	80049ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2220      	movs	r2, #32
 8004a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a10:	2303      	movs	r3, #3
 8004a12:	e063      	b.n	8004adc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0304 	and.w	r3, r3, #4
 8004a1e:	2b04      	cmp	r3, #4
 8004a20:	d149      	bne.n	8004ab6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a26:	9300      	str	r3, [sp, #0]
 8004a28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f857 	bl	8004ae4 <UART_WaitOnFlagUntilTimeout>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d03c      	beq.n	8004ab6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a44:	e853 3f00 	ldrex	r3, [r3]
 8004a48:	623b      	str	r3, [r7, #32]
   return(result);
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	461a      	mov	r2, r3
 8004a58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a62:	e841 2300 	strex	r3, r2, [r1]
 8004a66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1e6      	bne.n	8004a3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	3308      	adds	r3, #8
 8004a74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	e853 3f00 	ldrex	r3, [r3]
 8004a7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f023 0301 	bic.w	r3, r3, #1
 8004a84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3308      	adds	r3, #8
 8004a8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a8e:	61fa      	str	r2, [r7, #28]
 8004a90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a92:	69b9      	ldr	r1, [r7, #24]
 8004a94:	69fa      	ldr	r2, [r7, #28]
 8004a96:	e841 2300 	strex	r3, r2, [r1]
 8004a9a:	617b      	str	r3, [r7, #20]
   return(result);
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1e5      	bne.n	8004a6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e012      	b.n	8004adc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3758      	adds	r7, #88	@ 0x58
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	603b      	str	r3, [r7, #0]
 8004af0:	4613      	mov	r3, r2
 8004af2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004af4:	e04f      	b.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afc:	d04b      	beq.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004afe:	f7fd f939 	bl	8001d74 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d302      	bcc.n	8004b14 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e04e      	b.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d037      	beq.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b80      	cmp	r3, #128	@ 0x80
 8004b2a:	d034      	beq.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b40      	cmp	r3, #64	@ 0x40
 8004b30:	d031      	beq.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	69db      	ldr	r3, [r3, #28]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d110      	bne.n	8004b62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2208      	movs	r2, #8
 8004b46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f000 f839 	bl	8004bc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2208      	movs	r2, #8
 8004b52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e029      	b.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b70:	d111      	bne.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 f81f 	bl	8004bc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2220      	movs	r2, #32
 8004b86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e00f      	b.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	69da      	ldr	r2, [r3, #28]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	bf0c      	ite	eq
 8004ba6:	2301      	moveq	r3, #1
 8004ba8:	2300      	movne	r3, #0
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	461a      	mov	r2, r3
 8004bae:	79fb      	ldrb	r3, [r7, #7]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d0a0      	beq.n	8004af6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b095      	sub	sp, #84	@ 0x54
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bd0:	e853 3f00 	ldrex	r3, [r3]
 8004bd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	461a      	mov	r2, r3
 8004be4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004be6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004be8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bee:	e841 2300 	strex	r3, r2, [r1]
 8004bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1e6      	bne.n	8004bc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	3308      	adds	r3, #8
 8004c00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	e853 3f00 	ldrex	r3, [r3]
 8004c08:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	4b1e      	ldr	r3, [pc, #120]	@ (8004c88 <UART_EndRxTransfer+0xc8>)
 8004c0e:	4013      	ands	r3, r2
 8004c10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	3308      	adds	r3, #8
 8004c18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c22:	e841 2300 	strex	r3, r2, [r1]
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1e5      	bne.n	8004bfa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d118      	bne.n	8004c68 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	e853 3f00 	ldrex	r3, [r3]
 8004c42:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	f023 0310 	bic.w	r3, r3, #16
 8004c4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	461a      	mov	r2, r3
 8004c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c54:	61bb      	str	r3, [r7, #24]
 8004c56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c58:	6979      	ldr	r1, [r7, #20]
 8004c5a:	69ba      	ldr	r2, [r7, #24]
 8004c5c:	e841 2300 	strex	r3, r2, [r1]
 8004c60:	613b      	str	r3, [r7, #16]
   return(result);
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1e6      	bne.n	8004c36 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c7c:	bf00      	nop
 8004c7e:	3754      	adds	r7, #84	@ 0x54
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	effffffe 	.word	0xeffffffe

08004c8c <arm_mat_trans_f32>:
 8004c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c90:	8802      	ldrh	r2, [r0, #0]
 8004c92:	884b      	ldrh	r3, [r1, #2]
 8004c94:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8004c98:	684f      	ldr	r7, [r1, #4]
 8004c9a:	8840      	ldrh	r0, [r0, #2]
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	d14c      	bne.n	8004d3c <arm_mat_trans_f32+0xb0>
 8004ca2:	f8b1 e000 	ldrh.w	lr, [r1]
 8004ca6:	4586      	cmp	lr, r0
 8004ca8:	d148      	bne.n	8004d3c <arm_mat_trans_f32+0xb0>
 8004caa:	ea4f 089e 	mov.w	r8, lr, lsr #2
 8004cae:	009c      	lsls	r4, r3, #2
 8004cb0:	f00e 0e03 	and.w	lr, lr, #3
 8004cb4:	fb08 f904 	mul.w	r9, r8, r4
 8004cb8:	ea4f 028e 	mov.w	r2, lr, lsl #2
 8004cbc:	011d      	lsls	r5, r3, #4
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8004cc4:	eb07 0a04 	add.w	sl, r7, r4
 8004cc8:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 8004ccc:	9201      	str	r2, [sp, #4]
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	463b      	mov	r3, r7
 8004cd2:	f1b8 0f00 	cmp.w	r8, #0
 8004cd6:	d01d      	beq.n	8004d14 <arm_mat_trans_f32+0x88>
 8004cd8:	9900      	ldr	r1, [sp, #0]
 8004cda:	f10c 0210 	add.w	r2, ip, #16
 8004cde:	4439      	add	r1, r7
 8004ce0:	4640      	mov	r0, r8
 8004ce2:	f852 6c10 	ldr.w	r6, [r2, #-16]
 8004ce6:	601e      	str	r6, [r3, #0]
 8004ce8:	ed52 7a03 	vldr	s15, [r2, #-12]
 8004cec:	191e      	adds	r6, r3, r4
 8004cee:	edc6 7a00 	vstr	s15, [r6]
 8004cf2:	f852 6c08 	ldr.w	r6, [r2, #-8]
 8004cf6:	600e      	str	r6, [r1, #0]
 8004cf8:	ed52 7a01 	vldr	s15, [r2, #-4]
 8004cfc:	190e      	adds	r6, r1, r4
 8004cfe:	3801      	subs	r0, #1
 8004d00:	442b      	add	r3, r5
 8004d02:	f102 0210 	add.w	r2, r2, #16
 8004d06:	edc6 7a00 	vstr	s15, [r6]
 8004d0a:	4429      	add	r1, r5
 8004d0c:	d1e9      	bne.n	8004ce2 <arm_mat_trans_f32+0x56>
 8004d0e:	44dc      	add	ip, fp
 8004d10:	eb09 0307 	add.w	r3, r9, r7
 8004d14:	f1be 0f00 	cmp.w	lr, #0
 8004d18:	d009      	beq.n	8004d2e <arm_mat_trans_f32+0xa2>
 8004d1a:	4672      	mov	r2, lr
 8004d1c:	4661      	mov	r1, ip
 8004d1e:	f851 0b04 	ldr.w	r0, [r1], #4
 8004d22:	6018      	str	r0, [r3, #0]
 8004d24:	3a01      	subs	r2, #1
 8004d26:	4423      	add	r3, r4
 8004d28:	d1f9      	bne.n	8004d1e <arm_mat_trans_f32+0x92>
 8004d2a:	9b01      	ldr	r3, [sp, #4]
 8004d2c:	449c      	add	ip, r3
 8004d2e:	3704      	adds	r7, #4
 8004d30:	4557      	cmp	r7, sl
 8004d32:	d1cd      	bne.n	8004cd0 <arm_mat_trans_f32+0x44>
 8004d34:	2000      	movs	r0, #0
 8004d36:	b003      	add	sp, #12
 8004d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3c:	f06f 0002 	mvn.w	r0, #2
 8004d40:	e7f9      	b.n	8004d36 <arm_mat_trans_f32+0xaa>
 8004d42:	bf00      	nop

08004d44 <arm_mat_mult_f32>:
 8004d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d48:	8845      	ldrh	r5, [r0, #2]
 8004d4a:	880b      	ldrh	r3, [r1, #0]
 8004d4c:	8806      	ldrh	r6, [r0, #0]
 8004d4e:	6847      	ldr	r7, [r0, #4]
 8004d50:	6854      	ldr	r4, [r2, #4]
 8004d52:	6848      	ldr	r0, [r1, #4]
 8004d54:	b08b      	sub	sp, #44	@ 0x2c
 8004d56:	42ab      	cmp	r3, r5
 8004d58:	9109      	str	r1, [sp, #36]	@ 0x24
 8004d5a:	9604      	str	r6, [sp, #16]
 8004d5c:	8849      	ldrh	r1, [r1, #2]
 8004d5e:	f040 808a 	bne.w	8004e76 <arm_mat_mult_f32+0x132>
 8004d62:	8815      	ldrh	r5, [r2, #0]
 8004d64:	42b5      	cmp	r5, r6
 8004d66:	f040 8086 	bne.w	8004e76 <arm_mat_mult_f32+0x132>
 8004d6a:	8852      	ldrh	r2, [r2, #2]
 8004d6c:	428a      	cmp	r2, r1
 8004d6e:	f040 8082 	bne.w	8004e76 <arm_mat_mult_f32+0x132>
 8004d72:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8004d76:	1d01      	adds	r1, r0, #4
 8004d78:	0116      	lsls	r6, r2, #4
 8004d7a:	9108      	str	r1, [sp, #32]
 8004d7c:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 8004d80:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 8004d84:	9101      	str	r1, [sp, #4]
 8004d86:	fb06 f108 	mul.w	r1, r6, r8
 8004d8a:	0095      	lsls	r5, r2, #2
 8004d8c:	9103      	str	r1, [sp, #12]
 8004d8e:	00d2      	lsls	r2, r2, #3
 8004d90:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8004d94:	f003 0903 	and.w	r9, r3, #3
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	f107 0b10 	add.w	fp, r7, #16
 8004d9e:	eb04 0a05 	add.w	sl, r4, r5
 8004da2:	9107      	str	r1, [sp, #28]
 8004da4:	9202      	str	r2, [sp, #8]
 8004da6:	9306      	str	r3, [sp, #24]
 8004da8:	f1ab 0310 	sub.w	r3, fp, #16
 8004dac:	9305      	str	r3, [sp, #20]
 8004dae:	9b07      	ldr	r3, [sp, #28]
 8004db0:	f8dd e020 	ldr.w	lr, [sp, #32]
 8004db4:	eb03 0c0a 	add.w	ip, r3, sl
 8004db8:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8004e80 <arm_mat_mult_f32+0x13c>
 8004dbc:	f1b8 0f00 	cmp.w	r8, #0
 8004dc0:	d053      	beq.n	8004e6a <arm_mat_mult_f32+0x126>
 8004dc2:	9b02      	ldr	r3, [sp, #8]
 8004dc4:	4644      	mov	r4, r8
 8004dc6:	18c1      	adds	r1, r0, r3
 8004dc8:	4602      	mov	r2, r0
 8004dca:	465b      	mov	r3, fp
 8004dcc:	ed92 6a00 	vldr	s12, [r2]
 8004dd0:	ed13 7a04 	vldr	s14, [r3, #-16]
 8004dd4:	ed53 4a03 	vldr	s9, [r3, #-12]
 8004dd8:	ed53 6a02 	vldr	s13, [r3, #-8]
 8004ddc:	ed91 5a00 	vldr	s10, [r1]
 8004de0:	ed53 5a01 	vldr	s11, [r3, #-4]
 8004de4:	1957      	adds	r7, r2, r5
 8004de6:	ee27 7a06 	vmul.f32	s14, s14, s12
 8004dea:	ed97 6a00 	vldr	s12, [r7]
 8004dee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004df2:	ee26 6a24 	vmul.f32	s12, s12, s9
 8004df6:	194f      	adds	r7, r1, r5
 8004df8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004dfc:	ee26 7a85 	vmul.f32	s14, s13, s10
 8004e00:	edd7 7a00 	vldr	s15, [r7]
 8004e04:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004e08:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004e0c:	3c01      	subs	r4, #1
 8004e0e:	4432      	add	r2, r6
 8004e10:	4431      	add	r1, r6
 8004e12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e16:	f103 0310 	add.w	r3, r3, #16
 8004e1a:	d1d7      	bne.n	8004dcc <arm_mat_mult_f32+0x88>
 8004e1c:	9b03      	ldr	r3, [sp, #12]
 8004e1e:	9a01      	ldr	r2, [sp, #4]
 8004e20:	4418      	add	r0, r3
 8004e22:	f1b9 0f00 	cmp.w	r9, #0
 8004e26:	d00b      	beq.n	8004e40 <arm_mat_mult_f32+0xfc>
 8004e28:	464b      	mov	r3, r9
 8004e2a:	edd0 6a00 	vldr	s13, [r0]
 8004e2e:	ecb2 7a01 	vldmia	r2!, {s14}
 8004e32:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004e36:	3b01      	subs	r3, #1
 8004e38:	4428      	add	r0, r5
 8004e3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e3e:	d1f4      	bne.n	8004e2a <arm_mat_mult_f32+0xe6>
 8004e40:	ecec 7a01 	vstmia	ip!, {s15}
 8004e44:	45d4      	cmp	ip, sl
 8004e46:	4670      	mov	r0, lr
 8004e48:	f10e 0e04 	add.w	lr, lr, #4
 8004e4c:	d1b4      	bne.n	8004db8 <arm_mat_mult_f32+0x74>
 8004e4e:	9a01      	ldr	r2, [sp, #4]
 8004e50:	9b06      	ldr	r3, [sp, #24]
 8004e52:	4611      	mov	r1, r2
 8004e54:	4419      	add	r1, r3
 8004e56:	449b      	add	fp, r3
 8004e58:	9b04      	ldr	r3, [sp, #16]
 8004e5a:	9101      	str	r1, [sp, #4]
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	44aa      	add	sl, r5
 8004e60:	9304      	str	r3, [sp, #16]
 8004e62:	d004      	beq.n	8004e6e <arm_mat_mult_f32+0x12a>
 8004e64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e66:	6858      	ldr	r0, [r3, #4]
 8004e68:	e79e      	b.n	8004da8 <arm_mat_mult_f32+0x64>
 8004e6a:	9a05      	ldr	r2, [sp, #20]
 8004e6c:	e7d9      	b.n	8004e22 <arm_mat_mult_f32+0xde>
 8004e6e:	4618      	mov	r0, r3
 8004e70:	b00b      	add	sp, #44	@ 0x2c
 8004e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e76:	f06f 0002 	mvn.w	r0, #2
 8004e7a:	b00b      	add	sp, #44	@ 0x2c
 8004e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e80:	00000000 	.word	0x00000000

08004e84 <arm_mat_inverse_f32>:
 8004e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e88:	8843      	ldrh	r3, [r0, #2]
 8004e8a:	8804      	ldrh	r4, [r0, #0]
 8004e8c:	684e      	ldr	r6, [r1, #4]
 8004e8e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8004e92:	b087      	sub	sp, #28
 8004e94:	429c      	cmp	r4, r3
 8004e96:	9301      	str	r3, [sp, #4]
 8004e98:	9603      	str	r6, [sp, #12]
 8004e9a:	f040 80ea 	bne.w	8005072 <arm_mat_inverse_f32+0x1ee>
 8004e9e:	880a      	ldrh	r2, [r1, #0]
 8004ea0:	884b      	ldrh	r3, [r1, #2]
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	f040 80e5 	bne.w	8005072 <arm_mat_inverse_f32+0x1ee>
 8004ea8:	429c      	cmp	r4, r3
 8004eaa:	f040 80e2 	bne.w	8005072 <arm_mat_inverse_f32+0x1ee>
 8004eae:	9005      	str	r0, [sp, #20]
 8004eb0:	b30c      	cbz	r4, 8004ef6 <arm_mat_inverse_f32+0x72>
 8004eb2:	f04f 5b7e 	mov.w	fp, #1065353216	@ 0x3f800000
 8004eb6:	1e67      	subs	r7, r4, #1
 8004eb8:	f846 bb04 	str.w	fp, [r6], #4
 8004ebc:	d01b      	beq.n	8004ef6 <arm_mat_inverse_f32+0x72>
 8004ebe:	f04f 0801 	mov.w	r8, #1
 8004ec2:	00ba      	lsls	r2, r7, #2
 8004ec4:	eb06 0a02 	add.w	sl, r6, r2
 8004ec8:	ea4f 0588 	mov.w	r5, r8, lsl #2
 8004ecc:	4630      	mov	r0, r6
 8004ece:	2100      	movs	r1, #0
 8004ed0:	f001 f845 	bl	8005f5e <memset>
 8004ed4:	eb0a 0605 	add.w	r6, sl, r5
 8004ed8:	462a      	mov	r2, r5
 8004eda:	2100      	movs	r1, #0
 8004edc:	4650      	mov	r0, sl
 8004ede:	f1b8 0f00 	cmp.w	r8, #0
 8004ee2:	f000 80cb 	beq.w	800507c <arm_mat_inverse_f32+0x1f8>
 8004ee6:	f001 f83a 	bl	8005f5e <memset>
 8004eea:	3f01      	subs	r7, #1
 8004eec:	f108 0801 	add.w	r8, r8, #1
 8004ef0:	f846 bb04 	str.w	fp, [r6], #4
 8004ef4:	d1e5      	bne.n	8004ec2 <arm_mat_inverse_f32+0x3e>
 8004ef6:	9b01      	ldr	r3, [sp, #4]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f000 80b5 	beq.w	8005068 <arm_mat_inverse_f32+0x1e4>
 8004efe:	009d      	lsls	r5, r3, #2
 8004f00:	eb09 0205 	add.w	r2, r9, r5
 8004f04:	46cc      	mov	ip, r9
 8004f06:	9202      	str	r2, [sp, #8]
 8004f08:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004f0c:	1d2a      	adds	r2, r5, #4
 8004f0e:	9204      	str	r2, [sp, #16]
 8004f10:	462f      	mov	r7, r5
 8004f12:	469e      	mov	lr, r3
 8004f14:	2600      	movs	r6, #0
 8004f16:	9b02      	ldr	r3, [sp, #8]
 8004f18:	eddc 6a00 	vldr	s13, [ip]
 8004f1c:	42b4      	cmp	r4, r6
 8004f1e:	eba3 0b07 	sub.w	fp, r3, r7
 8004f22:	f000 80a1 	beq.w	8005068 <arm_mat_inverse_f32+0x1e4>
 8004f26:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800508c <arm_mat_inverse_f32+0x208>
 8004f2a:	4632      	mov	r2, r6
 8004f2c:	4663      	mov	r3, ip
 8004f2e:	e00b      	b.n	8004f48 <arm_mat_inverse_f32+0xc4>
 8004f30:	eef4 7a47 	vcmp.f32	s15, s14
 8004f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f38:	f102 0201 	add.w	r2, r2, #1
 8004f3c:	bfc8      	it	gt
 8004f3e:	eeb0 7a67 	vmovgt.f32	s14, s15
 8004f42:	42a2      	cmp	r2, r4
 8004f44:	442b      	add	r3, r5
 8004f46:	d014      	beq.n	8004f72 <arm_mat_inverse_f32+0xee>
 8004f48:	edd3 7a00 	vldr	s15, [r3]
 8004f4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f54:	eeb1 6a67 	vneg.f32	s12, s15
 8004f58:	dcea      	bgt.n	8004f30 <arm_mat_inverse_f32+0xac>
 8004f5a:	eeb4 6a47 	vcmp.f32	s12, s14
 8004f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f62:	f102 0201 	add.w	r2, r2, #1
 8004f66:	bfc8      	it	gt
 8004f68:	eeb0 7a46 	vmovgt.f32	s14, s12
 8004f6c:	42a2      	cmp	r2, r4
 8004f6e:	442b      	add	r3, r5
 8004f70:	d1ea      	bne.n	8004f48 <arm_mat_inverse_f32+0xc4>
 8004f72:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8004f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7a:	d075      	beq.n	8005068 <arm_mat_inverse_f32+0x1e4>
 8004f7c:	eef5 6a40 	vcmp.f32	s13, #0.0
 8004f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f84:	d070      	beq.n	8005068 <arm_mat_inverse_f32+0x1e4>
 8004f86:	4672      	mov	r2, lr
 8004f88:	4663      	mov	r3, ip
 8004f8a:	ed93 7a00 	vldr	s14, [r3]
 8004f8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f92:	3a01      	subs	r2, #1
 8004f94:	ece3 7a01 	vstmia	r3!, {s15}
 8004f98:	d1f7      	bne.n	8004f8a <arm_mat_inverse_f32+0x106>
 8004f9a:	9901      	ldr	r1, [sp, #4]
 8004f9c:	464b      	mov	r3, r9
 8004f9e:	ed93 7a00 	vldr	s14, [r3]
 8004fa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004fa6:	3901      	subs	r1, #1
 8004fa8:	ece3 7a01 	vstmia	r3!, {s15}
 8004fac:	d1f7      	bne.n	8004f9e <arm_mat_inverse_f32+0x11a>
 8004fae:	9803      	ldr	r0, [sp, #12]
 8004fb0:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8004fb4:	42b1      	cmp	r1, r6
 8004fb6:	d039      	beq.n	800502c <arm_mat_inverse_f32+0x1a8>
 8004fb8:	eddb 6a00 	vldr	s13, [fp]
 8004fbc:	465a      	mov	r2, fp
 8004fbe:	4673      	mov	r3, lr
 8004fc0:	46e2      	mov	sl, ip
 8004fc2:	ecba 7a01 	vldmia	sl!, {s14}
 8004fc6:	edd2 7a00 	vldr	s15, [r2]
 8004fca:	ee26 7a87 	vmul.f32	s14, s13, s14
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004fd4:	ece2 7a01 	vstmia	r2!, {s15}
 8004fd8:	d1f3      	bne.n	8004fc2 <arm_mat_inverse_f32+0x13e>
 8004fda:	9b01      	ldr	r3, [sp, #4]
 8004fdc:	44bb      	add	fp, r7
 8004fde:	4602      	mov	r2, r0
 8004fe0:	46ca      	mov	sl, r9
 8004fe2:	ecba 7a01 	vldmia	sl!, {s14}
 8004fe6:	edd2 7a00 	vldr	s15, [r2]
 8004fea:	ee26 7a87 	vmul.f32	s14, s13, s14
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004ff4:	ece2 7a01 	vstmia	r2!, {s15}
 8004ff8:	d1f3      	bne.n	8004fe2 <arm_mat_inverse_f32+0x15e>
 8004ffa:	4428      	add	r0, r5
 8004ffc:	3101      	adds	r1, #1
 8004ffe:	428c      	cmp	r4, r1
 8005000:	44c3      	add	fp, r8
 8005002:	d1d7      	bne.n	8004fb4 <arm_mat_inverse_f32+0x130>
 8005004:	9b04      	ldr	r3, [sp, #16]
 8005006:	f1be 0e01 	subs.w	lr, lr, #1
 800500a:	f106 0601 	add.w	r6, r6, #1
 800500e:	449c      	add	ip, r3
 8005010:	f1a7 0704 	sub.w	r7, r7, #4
 8005014:	44a9      	add	r9, r5
 8005016:	f47f af7e 	bne.w	8004f16 <arm_mat_inverse_f32+0x92>
 800501a:	eef5 6a40 	vcmp.f32	s13, #0.0
 800501e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005022:	d006      	beq.n	8005032 <arm_mat_inverse_f32+0x1ae>
 8005024:	2000      	movs	r0, #0
 8005026:	b007      	add	sp, #28
 8005028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800502c:	44bb      	add	fp, r7
 800502e:	4428      	add	r0, r5
 8005030:	e7e4      	b.n	8004ffc <arm_mat_inverse_f32+0x178>
 8005032:	9b05      	ldr	r3, [sp, #20]
 8005034:	9a01      	ldr	r2, [sp, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	edd3 7a00 	vldr	s15, [r3]
 800503c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005040:	fb02 f204 	mul.w	r2, r2, r4
 8005044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005048:	4614      	mov	r4, r2
 800504a:	bf08      	it	eq
 800504c:	3304      	addeq	r3, #4
 800504e:	d007      	beq.n	8005060 <arm_mat_inverse_f32+0x1dc>
 8005050:	e7e8      	b.n	8005024 <arm_mat_inverse_f32+0x1a0>
 8005052:	ecf3 7a01 	vldmia	r3!, {s15}
 8005056:	eef5 7a40 	vcmp.f32	s15, #0.0
 800505a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800505e:	d1e1      	bne.n	8005024 <arm_mat_inverse_f32+0x1a0>
 8005060:	f10e 0e01 	add.w	lr, lr, #1
 8005064:	4574      	cmp	r4, lr
 8005066:	d1f4      	bne.n	8005052 <arm_mat_inverse_f32+0x1ce>
 8005068:	f06f 0004 	mvn.w	r0, #4
 800506c:	b007      	add	sp, #28
 800506e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005072:	f06f 0002 	mvn.w	r0, #2
 8005076:	b007      	add	sp, #28
 8005078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800507c:	4656      	mov	r6, sl
 800507e:	3f01      	subs	r7, #1
 8005080:	f846 bb04 	str.w	fp, [r6], #4
 8005084:	f47f af1b 	bne.w	8004ebe <arm_mat_inverse_f32+0x3a>
 8005088:	e735      	b.n	8004ef6 <arm_mat_inverse_f32+0x72>
 800508a:	bf00      	nop
 800508c:	00000000 	.word	0x00000000

08005090 <arm_mat_init_f32>:
 8005090:	8001      	strh	r1, [r0, #0]
 8005092:	8042      	strh	r2, [r0, #2]
 8005094:	6043      	str	r3, [r0, #4]
 8005096:	4770      	bx	lr

08005098 <__cvt>:
 8005098:	b5f0      	push	{r4, r5, r6, r7, lr}
 800509a:	ed2d 8b02 	vpush	{d8}
 800509e:	eeb0 8b40 	vmov.f64	d8, d0
 80050a2:	b085      	sub	sp, #20
 80050a4:	4617      	mov	r7, r2
 80050a6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80050a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80050aa:	ee18 2a90 	vmov	r2, s17
 80050ae:	f025 0520 	bic.w	r5, r5, #32
 80050b2:	2a00      	cmp	r2, #0
 80050b4:	bfb6      	itet	lt
 80050b6:	222d      	movlt	r2, #45	@ 0x2d
 80050b8:	2200      	movge	r2, #0
 80050ba:	eeb1 8b40 	vneglt.f64	d8, d0
 80050be:	2d46      	cmp	r5, #70	@ 0x46
 80050c0:	460c      	mov	r4, r1
 80050c2:	701a      	strb	r2, [r3, #0]
 80050c4:	d004      	beq.n	80050d0 <__cvt+0x38>
 80050c6:	2d45      	cmp	r5, #69	@ 0x45
 80050c8:	d100      	bne.n	80050cc <__cvt+0x34>
 80050ca:	3401      	adds	r4, #1
 80050cc:	2102      	movs	r1, #2
 80050ce:	e000      	b.n	80050d2 <__cvt+0x3a>
 80050d0:	2103      	movs	r1, #3
 80050d2:	ab03      	add	r3, sp, #12
 80050d4:	9301      	str	r3, [sp, #4]
 80050d6:	ab02      	add	r3, sp, #8
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	4622      	mov	r2, r4
 80050dc:	4633      	mov	r3, r6
 80050de:	eeb0 0b48 	vmov.f64	d0, d8
 80050e2:	f001 f84d 	bl	8006180 <_dtoa_r>
 80050e6:	2d47      	cmp	r5, #71	@ 0x47
 80050e8:	d114      	bne.n	8005114 <__cvt+0x7c>
 80050ea:	07fb      	lsls	r3, r7, #31
 80050ec:	d50a      	bpl.n	8005104 <__cvt+0x6c>
 80050ee:	1902      	adds	r2, r0, r4
 80050f0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80050f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f8:	bf08      	it	eq
 80050fa:	9203      	streq	r2, [sp, #12]
 80050fc:	2130      	movs	r1, #48	@ 0x30
 80050fe:	9b03      	ldr	r3, [sp, #12]
 8005100:	4293      	cmp	r3, r2
 8005102:	d319      	bcc.n	8005138 <__cvt+0xa0>
 8005104:	9b03      	ldr	r3, [sp, #12]
 8005106:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005108:	1a1b      	subs	r3, r3, r0
 800510a:	6013      	str	r3, [r2, #0]
 800510c:	b005      	add	sp, #20
 800510e:	ecbd 8b02 	vpop	{d8}
 8005112:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005114:	2d46      	cmp	r5, #70	@ 0x46
 8005116:	eb00 0204 	add.w	r2, r0, r4
 800511a:	d1e9      	bne.n	80050f0 <__cvt+0x58>
 800511c:	7803      	ldrb	r3, [r0, #0]
 800511e:	2b30      	cmp	r3, #48	@ 0x30
 8005120:	d107      	bne.n	8005132 <__cvt+0x9a>
 8005122:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800512a:	bf1c      	itt	ne
 800512c:	f1c4 0401 	rsbne	r4, r4, #1
 8005130:	6034      	strne	r4, [r6, #0]
 8005132:	6833      	ldr	r3, [r6, #0]
 8005134:	441a      	add	r2, r3
 8005136:	e7db      	b.n	80050f0 <__cvt+0x58>
 8005138:	1c5c      	adds	r4, r3, #1
 800513a:	9403      	str	r4, [sp, #12]
 800513c:	7019      	strb	r1, [r3, #0]
 800513e:	e7de      	b.n	80050fe <__cvt+0x66>

08005140 <__exponent>:
 8005140:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005142:	2900      	cmp	r1, #0
 8005144:	bfba      	itte	lt
 8005146:	4249      	neglt	r1, r1
 8005148:	232d      	movlt	r3, #45	@ 0x2d
 800514a:	232b      	movge	r3, #43	@ 0x2b
 800514c:	2909      	cmp	r1, #9
 800514e:	7002      	strb	r2, [r0, #0]
 8005150:	7043      	strb	r3, [r0, #1]
 8005152:	dd29      	ble.n	80051a8 <__exponent+0x68>
 8005154:	f10d 0307 	add.w	r3, sp, #7
 8005158:	461d      	mov	r5, r3
 800515a:	270a      	movs	r7, #10
 800515c:	461a      	mov	r2, r3
 800515e:	fbb1 f6f7 	udiv	r6, r1, r7
 8005162:	fb07 1416 	mls	r4, r7, r6, r1
 8005166:	3430      	adds	r4, #48	@ 0x30
 8005168:	f802 4c01 	strb.w	r4, [r2, #-1]
 800516c:	460c      	mov	r4, r1
 800516e:	2c63      	cmp	r4, #99	@ 0x63
 8005170:	f103 33ff 	add.w	r3, r3, #4294967295
 8005174:	4631      	mov	r1, r6
 8005176:	dcf1      	bgt.n	800515c <__exponent+0x1c>
 8005178:	3130      	adds	r1, #48	@ 0x30
 800517a:	1e94      	subs	r4, r2, #2
 800517c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005180:	1c41      	adds	r1, r0, #1
 8005182:	4623      	mov	r3, r4
 8005184:	42ab      	cmp	r3, r5
 8005186:	d30a      	bcc.n	800519e <__exponent+0x5e>
 8005188:	f10d 0309 	add.w	r3, sp, #9
 800518c:	1a9b      	subs	r3, r3, r2
 800518e:	42ac      	cmp	r4, r5
 8005190:	bf88      	it	hi
 8005192:	2300      	movhi	r3, #0
 8005194:	3302      	adds	r3, #2
 8005196:	4403      	add	r3, r0
 8005198:	1a18      	subs	r0, r3, r0
 800519a:	b003      	add	sp, #12
 800519c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800519e:	f813 6b01 	ldrb.w	r6, [r3], #1
 80051a2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80051a6:	e7ed      	b.n	8005184 <__exponent+0x44>
 80051a8:	2330      	movs	r3, #48	@ 0x30
 80051aa:	3130      	adds	r1, #48	@ 0x30
 80051ac:	7083      	strb	r3, [r0, #2]
 80051ae:	70c1      	strb	r1, [r0, #3]
 80051b0:	1d03      	adds	r3, r0, #4
 80051b2:	e7f1      	b.n	8005198 <__exponent+0x58>
 80051b4:	0000      	movs	r0, r0
	...

080051b8 <_printf_float>:
 80051b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051bc:	b08d      	sub	sp, #52	@ 0x34
 80051be:	460c      	mov	r4, r1
 80051c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80051c4:	4616      	mov	r6, r2
 80051c6:	461f      	mov	r7, r3
 80051c8:	4605      	mov	r5, r0
 80051ca:	f000 fed1 	bl	8005f70 <_localeconv_r>
 80051ce:	f8d0 b000 	ldr.w	fp, [r0]
 80051d2:	4658      	mov	r0, fp
 80051d4:	f7fb f8ec 	bl	80003b0 <strlen>
 80051d8:	2300      	movs	r3, #0
 80051da:	930a      	str	r3, [sp, #40]	@ 0x28
 80051dc:	f8d8 3000 	ldr.w	r3, [r8]
 80051e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80051e4:	6822      	ldr	r2, [r4, #0]
 80051e6:	9005      	str	r0, [sp, #20]
 80051e8:	3307      	adds	r3, #7
 80051ea:	f023 0307 	bic.w	r3, r3, #7
 80051ee:	f103 0108 	add.w	r1, r3, #8
 80051f2:	f8c8 1000 	str.w	r1, [r8]
 80051f6:	ed93 0b00 	vldr	d0, [r3]
 80051fa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005458 <_printf_float+0x2a0>
 80051fe:	eeb0 7bc0 	vabs.f64	d7, d0
 8005202:	eeb4 7b46 	vcmp.f64	d7, d6
 8005206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800520e:	dd24      	ble.n	800525a <_printf_float+0xa2>
 8005210:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005218:	d502      	bpl.n	8005220 <_printf_float+0x68>
 800521a:	232d      	movs	r3, #45	@ 0x2d
 800521c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005220:	498f      	ldr	r1, [pc, #572]	@ (8005460 <_printf_float+0x2a8>)
 8005222:	4b90      	ldr	r3, [pc, #576]	@ (8005464 <_printf_float+0x2ac>)
 8005224:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005228:	bf8c      	ite	hi
 800522a:	4688      	movhi	r8, r1
 800522c:	4698      	movls	r8, r3
 800522e:	f022 0204 	bic.w	r2, r2, #4
 8005232:	2303      	movs	r3, #3
 8005234:	6123      	str	r3, [r4, #16]
 8005236:	6022      	str	r2, [r4, #0]
 8005238:	f04f 0a00 	mov.w	sl, #0
 800523c:	9700      	str	r7, [sp, #0]
 800523e:	4633      	mov	r3, r6
 8005240:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005242:	4621      	mov	r1, r4
 8005244:	4628      	mov	r0, r5
 8005246:	f000 f9d1 	bl	80055ec <_printf_common>
 800524a:	3001      	adds	r0, #1
 800524c:	f040 8089 	bne.w	8005362 <_printf_float+0x1aa>
 8005250:	f04f 30ff 	mov.w	r0, #4294967295
 8005254:	b00d      	add	sp, #52	@ 0x34
 8005256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800525a:	eeb4 0b40 	vcmp.f64	d0, d0
 800525e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005262:	d709      	bvc.n	8005278 <_printf_float+0xc0>
 8005264:	ee10 3a90 	vmov	r3, s1
 8005268:	2b00      	cmp	r3, #0
 800526a:	bfbc      	itt	lt
 800526c:	232d      	movlt	r3, #45	@ 0x2d
 800526e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005272:	497d      	ldr	r1, [pc, #500]	@ (8005468 <_printf_float+0x2b0>)
 8005274:	4b7d      	ldr	r3, [pc, #500]	@ (800546c <_printf_float+0x2b4>)
 8005276:	e7d5      	b.n	8005224 <_printf_float+0x6c>
 8005278:	6863      	ldr	r3, [r4, #4]
 800527a:	1c59      	adds	r1, r3, #1
 800527c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005280:	d139      	bne.n	80052f6 <_printf_float+0x13e>
 8005282:	2306      	movs	r3, #6
 8005284:	6063      	str	r3, [r4, #4]
 8005286:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800528a:	2300      	movs	r3, #0
 800528c:	6022      	str	r2, [r4, #0]
 800528e:	9303      	str	r3, [sp, #12]
 8005290:	ab0a      	add	r3, sp, #40	@ 0x28
 8005292:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005296:	ab09      	add	r3, sp, #36	@ 0x24
 8005298:	9300      	str	r3, [sp, #0]
 800529a:	6861      	ldr	r1, [r4, #4]
 800529c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80052a0:	4628      	mov	r0, r5
 80052a2:	f7ff fef9 	bl	8005098 <__cvt>
 80052a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80052ac:	4680      	mov	r8, r0
 80052ae:	d129      	bne.n	8005304 <_printf_float+0x14c>
 80052b0:	1cc8      	adds	r0, r1, #3
 80052b2:	db02      	blt.n	80052ba <_printf_float+0x102>
 80052b4:	6863      	ldr	r3, [r4, #4]
 80052b6:	4299      	cmp	r1, r3
 80052b8:	dd41      	ble.n	800533e <_printf_float+0x186>
 80052ba:	f1a9 0902 	sub.w	r9, r9, #2
 80052be:	fa5f f989 	uxtb.w	r9, r9
 80052c2:	3901      	subs	r1, #1
 80052c4:	464a      	mov	r2, r9
 80052c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80052ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80052cc:	f7ff ff38 	bl	8005140 <__exponent>
 80052d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052d2:	1813      	adds	r3, r2, r0
 80052d4:	2a01      	cmp	r2, #1
 80052d6:	4682      	mov	sl, r0
 80052d8:	6123      	str	r3, [r4, #16]
 80052da:	dc02      	bgt.n	80052e2 <_printf_float+0x12a>
 80052dc:	6822      	ldr	r2, [r4, #0]
 80052de:	07d2      	lsls	r2, r2, #31
 80052e0:	d501      	bpl.n	80052e6 <_printf_float+0x12e>
 80052e2:	3301      	adds	r3, #1
 80052e4:	6123      	str	r3, [r4, #16]
 80052e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d0a6      	beq.n	800523c <_printf_float+0x84>
 80052ee:	232d      	movs	r3, #45	@ 0x2d
 80052f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052f4:	e7a2      	b.n	800523c <_printf_float+0x84>
 80052f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052fa:	d1c4      	bne.n	8005286 <_printf_float+0xce>
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1c2      	bne.n	8005286 <_printf_float+0xce>
 8005300:	2301      	movs	r3, #1
 8005302:	e7bf      	b.n	8005284 <_printf_float+0xcc>
 8005304:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005308:	d9db      	bls.n	80052c2 <_printf_float+0x10a>
 800530a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800530e:	d118      	bne.n	8005342 <_printf_float+0x18a>
 8005310:	2900      	cmp	r1, #0
 8005312:	6863      	ldr	r3, [r4, #4]
 8005314:	dd0b      	ble.n	800532e <_printf_float+0x176>
 8005316:	6121      	str	r1, [r4, #16]
 8005318:	b913      	cbnz	r3, 8005320 <_printf_float+0x168>
 800531a:	6822      	ldr	r2, [r4, #0]
 800531c:	07d0      	lsls	r0, r2, #31
 800531e:	d502      	bpl.n	8005326 <_printf_float+0x16e>
 8005320:	3301      	adds	r3, #1
 8005322:	440b      	add	r3, r1
 8005324:	6123      	str	r3, [r4, #16]
 8005326:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005328:	f04f 0a00 	mov.w	sl, #0
 800532c:	e7db      	b.n	80052e6 <_printf_float+0x12e>
 800532e:	b913      	cbnz	r3, 8005336 <_printf_float+0x17e>
 8005330:	6822      	ldr	r2, [r4, #0]
 8005332:	07d2      	lsls	r2, r2, #31
 8005334:	d501      	bpl.n	800533a <_printf_float+0x182>
 8005336:	3302      	adds	r3, #2
 8005338:	e7f4      	b.n	8005324 <_printf_float+0x16c>
 800533a:	2301      	movs	r3, #1
 800533c:	e7f2      	b.n	8005324 <_printf_float+0x16c>
 800533e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8005342:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005344:	4299      	cmp	r1, r3
 8005346:	db05      	blt.n	8005354 <_printf_float+0x19c>
 8005348:	6823      	ldr	r3, [r4, #0]
 800534a:	6121      	str	r1, [r4, #16]
 800534c:	07d8      	lsls	r0, r3, #31
 800534e:	d5ea      	bpl.n	8005326 <_printf_float+0x16e>
 8005350:	1c4b      	adds	r3, r1, #1
 8005352:	e7e7      	b.n	8005324 <_printf_float+0x16c>
 8005354:	2900      	cmp	r1, #0
 8005356:	bfd4      	ite	le
 8005358:	f1c1 0202 	rsble	r2, r1, #2
 800535c:	2201      	movgt	r2, #1
 800535e:	4413      	add	r3, r2
 8005360:	e7e0      	b.n	8005324 <_printf_float+0x16c>
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	055a      	lsls	r2, r3, #21
 8005366:	d407      	bmi.n	8005378 <_printf_float+0x1c0>
 8005368:	6923      	ldr	r3, [r4, #16]
 800536a:	4642      	mov	r2, r8
 800536c:	4631      	mov	r1, r6
 800536e:	4628      	mov	r0, r5
 8005370:	47b8      	blx	r7
 8005372:	3001      	adds	r0, #1
 8005374:	d12a      	bne.n	80053cc <_printf_float+0x214>
 8005376:	e76b      	b.n	8005250 <_printf_float+0x98>
 8005378:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800537c:	f240 80e0 	bls.w	8005540 <_printf_float+0x388>
 8005380:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005384:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800538c:	d133      	bne.n	80053f6 <_printf_float+0x23e>
 800538e:	4a38      	ldr	r2, [pc, #224]	@ (8005470 <_printf_float+0x2b8>)
 8005390:	2301      	movs	r3, #1
 8005392:	4631      	mov	r1, r6
 8005394:	4628      	mov	r0, r5
 8005396:	47b8      	blx	r7
 8005398:	3001      	adds	r0, #1
 800539a:	f43f af59 	beq.w	8005250 <_printf_float+0x98>
 800539e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80053a2:	4543      	cmp	r3, r8
 80053a4:	db02      	blt.n	80053ac <_printf_float+0x1f4>
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	07d8      	lsls	r0, r3, #31
 80053aa:	d50f      	bpl.n	80053cc <_printf_float+0x214>
 80053ac:	9b05      	ldr	r3, [sp, #20]
 80053ae:	465a      	mov	r2, fp
 80053b0:	4631      	mov	r1, r6
 80053b2:	4628      	mov	r0, r5
 80053b4:	47b8      	blx	r7
 80053b6:	3001      	adds	r0, #1
 80053b8:	f43f af4a 	beq.w	8005250 <_printf_float+0x98>
 80053bc:	f04f 0900 	mov.w	r9, #0
 80053c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80053c4:	f104 0a1a 	add.w	sl, r4, #26
 80053c8:	45c8      	cmp	r8, r9
 80053ca:	dc09      	bgt.n	80053e0 <_printf_float+0x228>
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	079b      	lsls	r3, r3, #30
 80053d0:	f100 8107 	bmi.w	80055e2 <_printf_float+0x42a>
 80053d4:	68e0      	ldr	r0, [r4, #12]
 80053d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053d8:	4298      	cmp	r0, r3
 80053da:	bfb8      	it	lt
 80053dc:	4618      	movlt	r0, r3
 80053de:	e739      	b.n	8005254 <_printf_float+0x9c>
 80053e0:	2301      	movs	r3, #1
 80053e2:	4652      	mov	r2, sl
 80053e4:	4631      	mov	r1, r6
 80053e6:	4628      	mov	r0, r5
 80053e8:	47b8      	blx	r7
 80053ea:	3001      	adds	r0, #1
 80053ec:	f43f af30 	beq.w	8005250 <_printf_float+0x98>
 80053f0:	f109 0901 	add.w	r9, r9, #1
 80053f4:	e7e8      	b.n	80053c8 <_printf_float+0x210>
 80053f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	dc3b      	bgt.n	8005474 <_printf_float+0x2bc>
 80053fc:	4a1c      	ldr	r2, [pc, #112]	@ (8005470 <_printf_float+0x2b8>)
 80053fe:	2301      	movs	r3, #1
 8005400:	4631      	mov	r1, r6
 8005402:	4628      	mov	r0, r5
 8005404:	47b8      	blx	r7
 8005406:	3001      	adds	r0, #1
 8005408:	f43f af22 	beq.w	8005250 <_printf_float+0x98>
 800540c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005410:	ea59 0303 	orrs.w	r3, r9, r3
 8005414:	d102      	bne.n	800541c <_printf_float+0x264>
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	07d9      	lsls	r1, r3, #31
 800541a:	d5d7      	bpl.n	80053cc <_printf_float+0x214>
 800541c:	9b05      	ldr	r3, [sp, #20]
 800541e:	465a      	mov	r2, fp
 8005420:	4631      	mov	r1, r6
 8005422:	4628      	mov	r0, r5
 8005424:	47b8      	blx	r7
 8005426:	3001      	adds	r0, #1
 8005428:	f43f af12 	beq.w	8005250 <_printf_float+0x98>
 800542c:	f04f 0a00 	mov.w	sl, #0
 8005430:	f104 0b1a 	add.w	fp, r4, #26
 8005434:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005436:	425b      	negs	r3, r3
 8005438:	4553      	cmp	r3, sl
 800543a:	dc01      	bgt.n	8005440 <_printf_float+0x288>
 800543c:	464b      	mov	r3, r9
 800543e:	e794      	b.n	800536a <_printf_float+0x1b2>
 8005440:	2301      	movs	r3, #1
 8005442:	465a      	mov	r2, fp
 8005444:	4631      	mov	r1, r6
 8005446:	4628      	mov	r0, r5
 8005448:	47b8      	blx	r7
 800544a:	3001      	adds	r0, #1
 800544c:	f43f af00 	beq.w	8005250 <_printf_float+0x98>
 8005450:	f10a 0a01 	add.w	sl, sl, #1
 8005454:	e7ee      	b.n	8005434 <_printf_float+0x27c>
 8005456:	bf00      	nop
 8005458:	ffffffff 	.word	0xffffffff
 800545c:	7fefffff 	.word	0x7fefffff
 8005460:	0800a488 	.word	0x0800a488
 8005464:	0800a484 	.word	0x0800a484
 8005468:	0800a490 	.word	0x0800a490
 800546c:	0800a48c 	.word	0x0800a48c
 8005470:	0800a494 	.word	0x0800a494
 8005474:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005476:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800547a:	4553      	cmp	r3, sl
 800547c:	bfa8      	it	ge
 800547e:	4653      	movge	r3, sl
 8005480:	2b00      	cmp	r3, #0
 8005482:	4699      	mov	r9, r3
 8005484:	dc37      	bgt.n	80054f6 <_printf_float+0x33e>
 8005486:	2300      	movs	r3, #0
 8005488:	9307      	str	r3, [sp, #28]
 800548a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800548e:	f104 021a 	add.w	r2, r4, #26
 8005492:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005494:	9907      	ldr	r1, [sp, #28]
 8005496:	9306      	str	r3, [sp, #24]
 8005498:	eba3 0309 	sub.w	r3, r3, r9
 800549c:	428b      	cmp	r3, r1
 800549e:	dc31      	bgt.n	8005504 <_printf_float+0x34c>
 80054a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054a2:	459a      	cmp	sl, r3
 80054a4:	dc3b      	bgt.n	800551e <_printf_float+0x366>
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	07da      	lsls	r2, r3, #31
 80054aa:	d438      	bmi.n	800551e <_printf_float+0x366>
 80054ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ae:	ebaa 0903 	sub.w	r9, sl, r3
 80054b2:	9b06      	ldr	r3, [sp, #24]
 80054b4:	ebaa 0303 	sub.w	r3, sl, r3
 80054b8:	4599      	cmp	r9, r3
 80054ba:	bfa8      	it	ge
 80054bc:	4699      	movge	r9, r3
 80054be:	f1b9 0f00 	cmp.w	r9, #0
 80054c2:	dc34      	bgt.n	800552e <_printf_float+0x376>
 80054c4:	f04f 0800 	mov.w	r8, #0
 80054c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054cc:	f104 0b1a 	add.w	fp, r4, #26
 80054d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054d2:	ebaa 0303 	sub.w	r3, sl, r3
 80054d6:	eba3 0309 	sub.w	r3, r3, r9
 80054da:	4543      	cmp	r3, r8
 80054dc:	f77f af76 	ble.w	80053cc <_printf_float+0x214>
 80054e0:	2301      	movs	r3, #1
 80054e2:	465a      	mov	r2, fp
 80054e4:	4631      	mov	r1, r6
 80054e6:	4628      	mov	r0, r5
 80054e8:	47b8      	blx	r7
 80054ea:	3001      	adds	r0, #1
 80054ec:	f43f aeb0 	beq.w	8005250 <_printf_float+0x98>
 80054f0:	f108 0801 	add.w	r8, r8, #1
 80054f4:	e7ec      	b.n	80054d0 <_printf_float+0x318>
 80054f6:	4642      	mov	r2, r8
 80054f8:	4631      	mov	r1, r6
 80054fa:	4628      	mov	r0, r5
 80054fc:	47b8      	blx	r7
 80054fe:	3001      	adds	r0, #1
 8005500:	d1c1      	bne.n	8005486 <_printf_float+0x2ce>
 8005502:	e6a5      	b.n	8005250 <_printf_float+0x98>
 8005504:	2301      	movs	r3, #1
 8005506:	4631      	mov	r1, r6
 8005508:	4628      	mov	r0, r5
 800550a:	9206      	str	r2, [sp, #24]
 800550c:	47b8      	blx	r7
 800550e:	3001      	adds	r0, #1
 8005510:	f43f ae9e 	beq.w	8005250 <_printf_float+0x98>
 8005514:	9b07      	ldr	r3, [sp, #28]
 8005516:	9a06      	ldr	r2, [sp, #24]
 8005518:	3301      	adds	r3, #1
 800551a:	9307      	str	r3, [sp, #28]
 800551c:	e7b9      	b.n	8005492 <_printf_float+0x2da>
 800551e:	9b05      	ldr	r3, [sp, #20]
 8005520:	465a      	mov	r2, fp
 8005522:	4631      	mov	r1, r6
 8005524:	4628      	mov	r0, r5
 8005526:	47b8      	blx	r7
 8005528:	3001      	adds	r0, #1
 800552a:	d1bf      	bne.n	80054ac <_printf_float+0x2f4>
 800552c:	e690      	b.n	8005250 <_printf_float+0x98>
 800552e:	9a06      	ldr	r2, [sp, #24]
 8005530:	464b      	mov	r3, r9
 8005532:	4442      	add	r2, r8
 8005534:	4631      	mov	r1, r6
 8005536:	4628      	mov	r0, r5
 8005538:	47b8      	blx	r7
 800553a:	3001      	adds	r0, #1
 800553c:	d1c2      	bne.n	80054c4 <_printf_float+0x30c>
 800553e:	e687      	b.n	8005250 <_printf_float+0x98>
 8005540:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8005544:	f1b9 0f01 	cmp.w	r9, #1
 8005548:	dc01      	bgt.n	800554e <_printf_float+0x396>
 800554a:	07db      	lsls	r3, r3, #31
 800554c:	d536      	bpl.n	80055bc <_printf_float+0x404>
 800554e:	2301      	movs	r3, #1
 8005550:	4642      	mov	r2, r8
 8005552:	4631      	mov	r1, r6
 8005554:	4628      	mov	r0, r5
 8005556:	47b8      	blx	r7
 8005558:	3001      	adds	r0, #1
 800555a:	f43f ae79 	beq.w	8005250 <_printf_float+0x98>
 800555e:	9b05      	ldr	r3, [sp, #20]
 8005560:	465a      	mov	r2, fp
 8005562:	4631      	mov	r1, r6
 8005564:	4628      	mov	r0, r5
 8005566:	47b8      	blx	r7
 8005568:	3001      	adds	r0, #1
 800556a:	f43f ae71 	beq.w	8005250 <_printf_float+0x98>
 800556e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005572:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800557a:	f109 39ff 	add.w	r9, r9, #4294967295
 800557e:	d018      	beq.n	80055b2 <_printf_float+0x3fa>
 8005580:	464b      	mov	r3, r9
 8005582:	f108 0201 	add.w	r2, r8, #1
 8005586:	4631      	mov	r1, r6
 8005588:	4628      	mov	r0, r5
 800558a:	47b8      	blx	r7
 800558c:	3001      	adds	r0, #1
 800558e:	d10c      	bne.n	80055aa <_printf_float+0x3f2>
 8005590:	e65e      	b.n	8005250 <_printf_float+0x98>
 8005592:	2301      	movs	r3, #1
 8005594:	465a      	mov	r2, fp
 8005596:	4631      	mov	r1, r6
 8005598:	4628      	mov	r0, r5
 800559a:	47b8      	blx	r7
 800559c:	3001      	adds	r0, #1
 800559e:	f43f ae57 	beq.w	8005250 <_printf_float+0x98>
 80055a2:	f108 0801 	add.w	r8, r8, #1
 80055a6:	45c8      	cmp	r8, r9
 80055a8:	dbf3      	blt.n	8005592 <_printf_float+0x3da>
 80055aa:	4653      	mov	r3, sl
 80055ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80055b0:	e6dc      	b.n	800536c <_printf_float+0x1b4>
 80055b2:	f04f 0800 	mov.w	r8, #0
 80055b6:	f104 0b1a 	add.w	fp, r4, #26
 80055ba:	e7f4      	b.n	80055a6 <_printf_float+0x3ee>
 80055bc:	2301      	movs	r3, #1
 80055be:	4642      	mov	r2, r8
 80055c0:	e7e1      	b.n	8005586 <_printf_float+0x3ce>
 80055c2:	2301      	movs	r3, #1
 80055c4:	464a      	mov	r2, r9
 80055c6:	4631      	mov	r1, r6
 80055c8:	4628      	mov	r0, r5
 80055ca:	47b8      	blx	r7
 80055cc:	3001      	adds	r0, #1
 80055ce:	f43f ae3f 	beq.w	8005250 <_printf_float+0x98>
 80055d2:	f108 0801 	add.w	r8, r8, #1
 80055d6:	68e3      	ldr	r3, [r4, #12]
 80055d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80055da:	1a5b      	subs	r3, r3, r1
 80055dc:	4543      	cmp	r3, r8
 80055de:	dcf0      	bgt.n	80055c2 <_printf_float+0x40a>
 80055e0:	e6f8      	b.n	80053d4 <_printf_float+0x21c>
 80055e2:	f04f 0800 	mov.w	r8, #0
 80055e6:	f104 0919 	add.w	r9, r4, #25
 80055ea:	e7f4      	b.n	80055d6 <_printf_float+0x41e>

080055ec <_printf_common>:
 80055ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055f0:	4616      	mov	r6, r2
 80055f2:	4698      	mov	r8, r3
 80055f4:	688a      	ldr	r2, [r1, #8]
 80055f6:	690b      	ldr	r3, [r1, #16]
 80055f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055fc:	4293      	cmp	r3, r2
 80055fe:	bfb8      	it	lt
 8005600:	4613      	movlt	r3, r2
 8005602:	6033      	str	r3, [r6, #0]
 8005604:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005608:	4607      	mov	r7, r0
 800560a:	460c      	mov	r4, r1
 800560c:	b10a      	cbz	r2, 8005612 <_printf_common+0x26>
 800560e:	3301      	adds	r3, #1
 8005610:	6033      	str	r3, [r6, #0]
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	0699      	lsls	r1, r3, #26
 8005616:	bf42      	ittt	mi
 8005618:	6833      	ldrmi	r3, [r6, #0]
 800561a:	3302      	addmi	r3, #2
 800561c:	6033      	strmi	r3, [r6, #0]
 800561e:	6825      	ldr	r5, [r4, #0]
 8005620:	f015 0506 	ands.w	r5, r5, #6
 8005624:	d106      	bne.n	8005634 <_printf_common+0x48>
 8005626:	f104 0a19 	add.w	sl, r4, #25
 800562a:	68e3      	ldr	r3, [r4, #12]
 800562c:	6832      	ldr	r2, [r6, #0]
 800562e:	1a9b      	subs	r3, r3, r2
 8005630:	42ab      	cmp	r3, r5
 8005632:	dc26      	bgt.n	8005682 <_printf_common+0x96>
 8005634:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005638:	6822      	ldr	r2, [r4, #0]
 800563a:	3b00      	subs	r3, #0
 800563c:	bf18      	it	ne
 800563e:	2301      	movne	r3, #1
 8005640:	0692      	lsls	r2, r2, #26
 8005642:	d42b      	bmi.n	800569c <_printf_common+0xb0>
 8005644:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005648:	4641      	mov	r1, r8
 800564a:	4638      	mov	r0, r7
 800564c:	47c8      	blx	r9
 800564e:	3001      	adds	r0, #1
 8005650:	d01e      	beq.n	8005690 <_printf_common+0xa4>
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	6922      	ldr	r2, [r4, #16]
 8005656:	f003 0306 	and.w	r3, r3, #6
 800565a:	2b04      	cmp	r3, #4
 800565c:	bf02      	ittt	eq
 800565e:	68e5      	ldreq	r5, [r4, #12]
 8005660:	6833      	ldreq	r3, [r6, #0]
 8005662:	1aed      	subeq	r5, r5, r3
 8005664:	68a3      	ldr	r3, [r4, #8]
 8005666:	bf0c      	ite	eq
 8005668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800566c:	2500      	movne	r5, #0
 800566e:	4293      	cmp	r3, r2
 8005670:	bfc4      	itt	gt
 8005672:	1a9b      	subgt	r3, r3, r2
 8005674:	18ed      	addgt	r5, r5, r3
 8005676:	2600      	movs	r6, #0
 8005678:	341a      	adds	r4, #26
 800567a:	42b5      	cmp	r5, r6
 800567c:	d11a      	bne.n	80056b4 <_printf_common+0xc8>
 800567e:	2000      	movs	r0, #0
 8005680:	e008      	b.n	8005694 <_printf_common+0xa8>
 8005682:	2301      	movs	r3, #1
 8005684:	4652      	mov	r2, sl
 8005686:	4641      	mov	r1, r8
 8005688:	4638      	mov	r0, r7
 800568a:	47c8      	blx	r9
 800568c:	3001      	adds	r0, #1
 800568e:	d103      	bne.n	8005698 <_printf_common+0xac>
 8005690:	f04f 30ff 	mov.w	r0, #4294967295
 8005694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005698:	3501      	adds	r5, #1
 800569a:	e7c6      	b.n	800562a <_printf_common+0x3e>
 800569c:	18e1      	adds	r1, r4, r3
 800569e:	1c5a      	adds	r2, r3, #1
 80056a0:	2030      	movs	r0, #48	@ 0x30
 80056a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056a6:	4422      	add	r2, r4
 80056a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056b0:	3302      	adds	r3, #2
 80056b2:	e7c7      	b.n	8005644 <_printf_common+0x58>
 80056b4:	2301      	movs	r3, #1
 80056b6:	4622      	mov	r2, r4
 80056b8:	4641      	mov	r1, r8
 80056ba:	4638      	mov	r0, r7
 80056bc:	47c8      	blx	r9
 80056be:	3001      	adds	r0, #1
 80056c0:	d0e6      	beq.n	8005690 <_printf_common+0xa4>
 80056c2:	3601      	adds	r6, #1
 80056c4:	e7d9      	b.n	800567a <_printf_common+0x8e>
	...

080056c8 <_printf_i>:
 80056c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056cc:	7e0f      	ldrb	r7, [r1, #24]
 80056ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056d0:	2f78      	cmp	r7, #120	@ 0x78
 80056d2:	4691      	mov	r9, r2
 80056d4:	4680      	mov	r8, r0
 80056d6:	460c      	mov	r4, r1
 80056d8:	469a      	mov	sl, r3
 80056da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056de:	d807      	bhi.n	80056f0 <_printf_i+0x28>
 80056e0:	2f62      	cmp	r7, #98	@ 0x62
 80056e2:	d80a      	bhi.n	80056fa <_printf_i+0x32>
 80056e4:	2f00      	cmp	r7, #0
 80056e6:	f000 80d1 	beq.w	800588c <_printf_i+0x1c4>
 80056ea:	2f58      	cmp	r7, #88	@ 0x58
 80056ec:	f000 80b8 	beq.w	8005860 <_printf_i+0x198>
 80056f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056f8:	e03a      	b.n	8005770 <_printf_i+0xa8>
 80056fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056fe:	2b15      	cmp	r3, #21
 8005700:	d8f6      	bhi.n	80056f0 <_printf_i+0x28>
 8005702:	a101      	add	r1, pc, #4	@ (adr r1, 8005708 <_printf_i+0x40>)
 8005704:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005708:	08005761 	.word	0x08005761
 800570c:	08005775 	.word	0x08005775
 8005710:	080056f1 	.word	0x080056f1
 8005714:	080056f1 	.word	0x080056f1
 8005718:	080056f1 	.word	0x080056f1
 800571c:	080056f1 	.word	0x080056f1
 8005720:	08005775 	.word	0x08005775
 8005724:	080056f1 	.word	0x080056f1
 8005728:	080056f1 	.word	0x080056f1
 800572c:	080056f1 	.word	0x080056f1
 8005730:	080056f1 	.word	0x080056f1
 8005734:	08005873 	.word	0x08005873
 8005738:	0800579f 	.word	0x0800579f
 800573c:	0800582d 	.word	0x0800582d
 8005740:	080056f1 	.word	0x080056f1
 8005744:	080056f1 	.word	0x080056f1
 8005748:	08005895 	.word	0x08005895
 800574c:	080056f1 	.word	0x080056f1
 8005750:	0800579f 	.word	0x0800579f
 8005754:	080056f1 	.word	0x080056f1
 8005758:	080056f1 	.word	0x080056f1
 800575c:	08005835 	.word	0x08005835
 8005760:	6833      	ldr	r3, [r6, #0]
 8005762:	1d1a      	adds	r2, r3, #4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6032      	str	r2, [r6, #0]
 8005768:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800576c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005770:	2301      	movs	r3, #1
 8005772:	e09c      	b.n	80058ae <_printf_i+0x1e6>
 8005774:	6833      	ldr	r3, [r6, #0]
 8005776:	6820      	ldr	r0, [r4, #0]
 8005778:	1d19      	adds	r1, r3, #4
 800577a:	6031      	str	r1, [r6, #0]
 800577c:	0606      	lsls	r6, r0, #24
 800577e:	d501      	bpl.n	8005784 <_printf_i+0xbc>
 8005780:	681d      	ldr	r5, [r3, #0]
 8005782:	e003      	b.n	800578c <_printf_i+0xc4>
 8005784:	0645      	lsls	r5, r0, #25
 8005786:	d5fb      	bpl.n	8005780 <_printf_i+0xb8>
 8005788:	f9b3 5000 	ldrsh.w	r5, [r3]
 800578c:	2d00      	cmp	r5, #0
 800578e:	da03      	bge.n	8005798 <_printf_i+0xd0>
 8005790:	232d      	movs	r3, #45	@ 0x2d
 8005792:	426d      	negs	r5, r5
 8005794:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005798:	4858      	ldr	r0, [pc, #352]	@ (80058fc <_printf_i+0x234>)
 800579a:	230a      	movs	r3, #10
 800579c:	e011      	b.n	80057c2 <_printf_i+0xfa>
 800579e:	6821      	ldr	r1, [r4, #0]
 80057a0:	6833      	ldr	r3, [r6, #0]
 80057a2:	0608      	lsls	r0, r1, #24
 80057a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80057a8:	d402      	bmi.n	80057b0 <_printf_i+0xe8>
 80057aa:	0649      	lsls	r1, r1, #25
 80057ac:	bf48      	it	mi
 80057ae:	b2ad      	uxthmi	r5, r5
 80057b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80057b2:	4852      	ldr	r0, [pc, #328]	@ (80058fc <_printf_i+0x234>)
 80057b4:	6033      	str	r3, [r6, #0]
 80057b6:	bf14      	ite	ne
 80057b8:	230a      	movne	r3, #10
 80057ba:	2308      	moveq	r3, #8
 80057bc:	2100      	movs	r1, #0
 80057be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057c2:	6866      	ldr	r6, [r4, #4]
 80057c4:	60a6      	str	r6, [r4, #8]
 80057c6:	2e00      	cmp	r6, #0
 80057c8:	db05      	blt.n	80057d6 <_printf_i+0x10e>
 80057ca:	6821      	ldr	r1, [r4, #0]
 80057cc:	432e      	orrs	r6, r5
 80057ce:	f021 0104 	bic.w	r1, r1, #4
 80057d2:	6021      	str	r1, [r4, #0]
 80057d4:	d04b      	beq.n	800586e <_printf_i+0x1a6>
 80057d6:	4616      	mov	r6, r2
 80057d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80057dc:	fb03 5711 	mls	r7, r3, r1, r5
 80057e0:	5dc7      	ldrb	r7, [r0, r7]
 80057e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057e6:	462f      	mov	r7, r5
 80057e8:	42bb      	cmp	r3, r7
 80057ea:	460d      	mov	r5, r1
 80057ec:	d9f4      	bls.n	80057d8 <_printf_i+0x110>
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d10b      	bne.n	800580a <_printf_i+0x142>
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	07df      	lsls	r7, r3, #31
 80057f6:	d508      	bpl.n	800580a <_printf_i+0x142>
 80057f8:	6923      	ldr	r3, [r4, #16]
 80057fa:	6861      	ldr	r1, [r4, #4]
 80057fc:	4299      	cmp	r1, r3
 80057fe:	bfde      	ittt	le
 8005800:	2330      	movle	r3, #48	@ 0x30
 8005802:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005806:	f106 36ff 	addle.w	r6, r6, #4294967295
 800580a:	1b92      	subs	r2, r2, r6
 800580c:	6122      	str	r2, [r4, #16]
 800580e:	f8cd a000 	str.w	sl, [sp]
 8005812:	464b      	mov	r3, r9
 8005814:	aa03      	add	r2, sp, #12
 8005816:	4621      	mov	r1, r4
 8005818:	4640      	mov	r0, r8
 800581a:	f7ff fee7 	bl	80055ec <_printf_common>
 800581e:	3001      	adds	r0, #1
 8005820:	d14a      	bne.n	80058b8 <_printf_i+0x1f0>
 8005822:	f04f 30ff 	mov.w	r0, #4294967295
 8005826:	b004      	add	sp, #16
 8005828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800582c:	6823      	ldr	r3, [r4, #0]
 800582e:	f043 0320 	orr.w	r3, r3, #32
 8005832:	6023      	str	r3, [r4, #0]
 8005834:	4832      	ldr	r0, [pc, #200]	@ (8005900 <_printf_i+0x238>)
 8005836:	2778      	movs	r7, #120	@ 0x78
 8005838:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	6831      	ldr	r1, [r6, #0]
 8005840:	061f      	lsls	r7, r3, #24
 8005842:	f851 5b04 	ldr.w	r5, [r1], #4
 8005846:	d402      	bmi.n	800584e <_printf_i+0x186>
 8005848:	065f      	lsls	r7, r3, #25
 800584a:	bf48      	it	mi
 800584c:	b2ad      	uxthmi	r5, r5
 800584e:	6031      	str	r1, [r6, #0]
 8005850:	07d9      	lsls	r1, r3, #31
 8005852:	bf44      	itt	mi
 8005854:	f043 0320 	orrmi.w	r3, r3, #32
 8005858:	6023      	strmi	r3, [r4, #0]
 800585a:	b11d      	cbz	r5, 8005864 <_printf_i+0x19c>
 800585c:	2310      	movs	r3, #16
 800585e:	e7ad      	b.n	80057bc <_printf_i+0xf4>
 8005860:	4826      	ldr	r0, [pc, #152]	@ (80058fc <_printf_i+0x234>)
 8005862:	e7e9      	b.n	8005838 <_printf_i+0x170>
 8005864:	6823      	ldr	r3, [r4, #0]
 8005866:	f023 0320 	bic.w	r3, r3, #32
 800586a:	6023      	str	r3, [r4, #0]
 800586c:	e7f6      	b.n	800585c <_printf_i+0x194>
 800586e:	4616      	mov	r6, r2
 8005870:	e7bd      	b.n	80057ee <_printf_i+0x126>
 8005872:	6833      	ldr	r3, [r6, #0]
 8005874:	6825      	ldr	r5, [r4, #0]
 8005876:	6961      	ldr	r1, [r4, #20]
 8005878:	1d18      	adds	r0, r3, #4
 800587a:	6030      	str	r0, [r6, #0]
 800587c:	062e      	lsls	r6, r5, #24
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	d501      	bpl.n	8005886 <_printf_i+0x1be>
 8005882:	6019      	str	r1, [r3, #0]
 8005884:	e002      	b.n	800588c <_printf_i+0x1c4>
 8005886:	0668      	lsls	r0, r5, #25
 8005888:	d5fb      	bpl.n	8005882 <_printf_i+0x1ba>
 800588a:	8019      	strh	r1, [r3, #0]
 800588c:	2300      	movs	r3, #0
 800588e:	6123      	str	r3, [r4, #16]
 8005890:	4616      	mov	r6, r2
 8005892:	e7bc      	b.n	800580e <_printf_i+0x146>
 8005894:	6833      	ldr	r3, [r6, #0]
 8005896:	1d1a      	adds	r2, r3, #4
 8005898:	6032      	str	r2, [r6, #0]
 800589a:	681e      	ldr	r6, [r3, #0]
 800589c:	6862      	ldr	r2, [r4, #4]
 800589e:	2100      	movs	r1, #0
 80058a0:	4630      	mov	r0, r6
 80058a2:	f7fa fd35 	bl	8000310 <memchr>
 80058a6:	b108      	cbz	r0, 80058ac <_printf_i+0x1e4>
 80058a8:	1b80      	subs	r0, r0, r6
 80058aa:	6060      	str	r0, [r4, #4]
 80058ac:	6863      	ldr	r3, [r4, #4]
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	2300      	movs	r3, #0
 80058b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058b6:	e7aa      	b.n	800580e <_printf_i+0x146>
 80058b8:	6923      	ldr	r3, [r4, #16]
 80058ba:	4632      	mov	r2, r6
 80058bc:	4649      	mov	r1, r9
 80058be:	4640      	mov	r0, r8
 80058c0:	47d0      	blx	sl
 80058c2:	3001      	adds	r0, #1
 80058c4:	d0ad      	beq.n	8005822 <_printf_i+0x15a>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	079b      	lsls	r3, r3, #30
 80058ca:	d413      	bmi.n	80058f4 <_printf_i+0x22c>
 80058cc:	68e0      	ldr	r0, [r4, #12]
 80058ce:	9b03      	ldr	r3, [sp, #12]
 80058d0:	4298      	cmp	r0, r3
 80058d2:	bfb8      	it	lt
 80058d4:	4618      	movlt	r0, r3
 80058d6:	e7a6      	b.n	8005826 <_printf_i+0x15e>
 80058d8:	2301      	movs	r3, #1
 80058da:	4632      	mov	r2, r6
 80058dc:	4649      	mov	r1, r9
 80058de:	4640      	mov	r0, r8
 80058e0:	47d0      	blx	sl
 80058e2:	3001      	adds	r0, #1
 80058e4:	d09d      	beq.n	8005822 <_printf_i+0x15a>
 80058e6:	3501      	adds	r5, #1
 80058e8:	68e3      	ldr	r3, [r4, #12]
 80058ea:	9903      	ldr	r1, [sp, #12]
 80058ec:	1a5b      	subs	r3, r3, r1
 80058ee:	42ab      	cmp	r3, r5
 80058f0:	dcf2      	bgt.n	80058d8 <_printf_i+0x210>
 80058f2:	e7eb      	b.n	80058cc <_printf_i+0x204>
 80058f4:	2500      	movs	r5, #0
 80058f6:	f104 0619 	add.w	r6, r4, #25
 80058fa:	e7f5      	b.n	80058e8 <_printf_i+0x220>
 80058fc:	0800a496 	.word	0x0800a496
 8005900:	0800a4a7 	.word	0x0800a4a7

08005904 <_scanf_float>:
 8005904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005908:	b087      	sub	sp, #28
 800590a:	4691      	mov	r9, r2
 800590c:	9303      	str	r3, [sp, #12]
 800590e:	688b      	ldr	r3, [r1, #8]
 8005910:	1e5a      	subs	r2, r3, #1
 8005912:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005916:	bf81      	itttt	hi
 8005918:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800591c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005920:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005924:	608b      	strhi	r3, [r1, #8]
 8005926:	680b      	ldr	r3, [r1, #0]
 8005928:	460a      	mov	r2, r1
 800592a:	f04f 0500 	mov.w	r5, #0
 800592e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005932:	f842 3b1c 	str.w	r3, [r2], #28
 8005936:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800593a:	4680      	mov	r8, r0
 800593c:	460c      	mov	r4, r1
 800593e:	bf98      	it	ls
 8005940:	f04f 0b00 	movls.w	fp, #0
 8005944:	9201      	str	r2, [sp, #4]
 8005946:	4616      	mov	r6, r2
 8005948:	46aa      	mov	sl, r5
 800594a:	462f      	mov	r7, r5
 800594c:	9502      	str	r5, [sp, #8]
 800594e:	68a2      	ldr	r2, [r4, #8]
 8005950:	b15a      	cbz	r2, 800596a <_scanf_float+0x66>
 8005952:	f8d9 3000 	ldr.w	r3, [r9]
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	2b4e      	cmp	r3, #78	@ 0x4e
 800595a:	d863      	bhi.n	8005a24 <_scanf_float+0x120>
 800595c:	2b40      	cmp	r3, #64	@ 0x40
 800595e:	d83b      	bhi.n	80059d8 <_scanf_float+0xd4>
 8005960:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005964:	b2c8      	uxtb	r0, r1
 8005966:	280e      	cmp	r0, #14
 8005968:	d939      	bls.n	80059de <_scanf_float+0xda>
 800596a:	b11f      	cbz	r7, 8005974 <_scanf_float+0x70>
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005972:	6023      	str	r3, [r4, #0]
 8005974:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005978:	f1ba 0f01 	cmp.w	sl, #1
 800597c:	f200 8114 	bhi.w	8005ba8 <_scanf_float+0x2a4>
 8005980:	9b01      	ldr	r3, [sp, #4]
 8005982:	429e      	cmp	r6, r3
 8005984:	f200 8105 	bhi.w	8005b92 <_scanf_float+0x28e>
 8005988:	2001      	movs	r0, #1
 800598a:	b007      	add	sp, #28
 800598c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005990:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005994:	2a0d      	cmp	r2, #13
 8005996:	d8e8      	bhi.n	800596a <_scanf_float+0x66>
 8005998:	a101      	add	r1, pc, #4	@ (adr r1, 80059a0 <_scanf_float+0x9c>)
 800599a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800599e:	bf00      	nop
 80059a0:	08005ae9 	.word	0x08005ae9
 80059a4:	0800596b 	.word	0x0800596b
 80059a8:	0800596b 	.word	0x0800596b
 80059ac:	0800596b 	.word	0x0800596b
 80059b0:	08005b45 	.word	0x08005b45
 80059b4:	08005b1f 	.word	0x08005b1f
 80059b8:	0800596b 	.word	0x0800596b
 80059bc:	0800596b 	.word	0x0800596b
 80059c0:	08005af7 	.word	0x08005af7
 80059c4:	0800596b 	.word	0x0800596b
 80059c8:	0800596b 	.word	0x0800596b
 80059cc:	0800596b 	.word	0x0800596b
 80059d0:	0800596b 	.word	0x0800596b
 80059d4:	08005ab3 	.word	0x08005ab3
 80059d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80059dc:	e7da      	b.n	8005994 <_scanf_float+0x90>
 80059de:	290e      	cmp	r1, #14
 80059e0:	d8c3      	bhi.n	800596a <_scanf_float+0x66>
 80059e2:	a001      	add	r0, pc, #4	@ (adr r0, 80059e8 <_scanf_float+0xe4>)
 80059e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80059e8:	08005aa3 	.word	0x08005aa3
 80059ec:	0800596b 	.word	0x0800596b
 80059f0:	08005aa3 	.word	0x08005aa3
 80059f4:	08005b33 	.word	0x08005b33
 80059f8:	0800596b 	.word	0x0800596b
 80059fc:	08005a45 	.word	0x08005a45
 8005a00:	08005a89 	.word	0x08005a89
 8005a04:	08005a89 	.word	0x08005a89
 8005a08:	08005a89 	.word	0x08005a89
 8005a0c:	08005a89 	.word	0x08005a89
 8005a10:	08005a89 	.word	0x08005a89
 8005a14:	08005a89 	.word	0x08005a89
 8005a18:	08005a89 	.word	0x08005a89
 8005a1c:	08005a89 	.word	0x08005a89
 8005a20:	08005a89 	.word	0x08005a89
 8005a24:	2b6e      	cmp	r3, #110	@ 0x6e
 8005a26:	d809      	bhi.n	8005a3c <_scanf_float+0x138>
 8005a28:	2b60      	cmp	r3, #96	@ 0x60
 8005a2a:	d8b1      	bhi.n	8005990 <_scanf_float+0x8c>
 8005a2c:	2b54      	cmp	r3, #84	@ 0x54
 8005a2e:	d07b      	beq.n	8005b28 <_scanf_float+0x224>
 8005a30:	2b59      	cmp	r3, #89	@ 0x59
 8005a32:	d19a      	bne.n	800596a <_scanf_float+0x66>
 8005a34:	2d07      	cmp	r5, #7
 8005a36:	d198      	bne.n	800596a <_scanf_float+0x66>
 8005a38:	2508      	movs	r5, #8
 8005a3a:	e02f      	b.n	8005a9c <_scanf_float+0x198>
 8005a3c:	2b74      	cmp	r3, #116	@ 0x74
 8005a3e:	d073      	beq.n	8005b28 <_scanf_float+0x224>
 8005a40:	2b79      	cmp	r3, #121	@ 0x79
 8005a42:	e7f6      	b.n	8005a32 <_scanf_float+0x12e>
 8005a44:	6821      	ldr	r1, [r4, #0]
 8005a46:	05c8      	lsls	r0, r1, #23
 8005a48:	d51e      	bpl.n	8005a88 <_scanf_float+0x184>
 8005a4a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005a4e:	6021      	str	r1, [r4, #0]
 8005a50:	3701      	adds	r7, #1
 8005a52:	f1bb 0f00 	cmp.w	fp, #0
 8005a56:	d003      	beq.n	8005a60 <_scanf_float+0x15c>
 8005a58:	3201      	adds	r2, #1
 8005a5a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a5e:	60a2      	str	r2, [r4, #8]
 8005a60:	68a3      	ldr	r3, [r4, #8]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	60a3      	str	r3, [r4, #8]
 8005a66:	6923      	ldr	r3, [r4, #16]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	6123      	str	r3, [r4, #16]
 8005a6c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005a70:	3b01      	subs	r3, #1
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f8c9 3004 	str.w	r3, [r9, #4]
 8005a78:	f340 8082 	ble.w	8005b80 <_scanf_float+0x27c>
 8005a7c:	f8d9 3000 	ldr.w	r3, [r9]
 8005a80:	3301      	adds	r3, #1
 8005a82:	f8c9 3000 	str.w	r3, [r9]
 8005a86:	e762      	b.n	800594e <_scanf_float+0x4a>
 8005a88:	eb1a 0105 	adds.w	r1, sl, r5
 8005a8c:	f47f af6d 	bne.w	800596a <_scanf_float+0x66>
 8005a90:	6822      	ldr	r2, [r4, #0]
 8005a92:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005a96:	6022      	str	r2, [r4, #0]
 8005a98:	460d      	mov	r5, r1
 8005a9a:	468a      	mov	sl, r1
 8005a9c:	f806 3b01 	strb.w	r3, [r6], #1
 8005aa0:	e7de      	b.n	8005a60 <_scanf_float+0x15c>
 8005aa2:	6822      	ldr	r2, [r4, #0]
 8005aa4:	0610      	lsls	r0, r2, #24
 8005aa6:	f57f af60 	bpl.w	800596a <_scanf_float+0x66>
 8005aaa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005aae:	6022      	str	r2, [r4, #0]
 8005ab0:	e7f4      	b.n	8005a9c <_scanf_float+0x198>
 8005ab2:	f1ba 0f00 	cmp.w	sl, #0
 8005ab6:	d10c      	bne.n	8005ad2 <_scanf_float+0x1ce>
 8005ab8:	b977      	cbnz	r7, 8005ad8 <_scanf_float+0x1d4>
 8005aba:	6822      	ldr	r2, [r4, #0]
 8005abc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005ac0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005ac4:	d108      	bne.n	8005ad8 <_scanf_float+0x1d4>
 8005ac6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005aca:	6022      	str	r2, [r4, #0]
 8005acc:	f04f 0a01 	mov.w	sl, #1
 8005ad0:	e7e4      	b.n	8005a9c <_scanf_float+0x198>
 8005ad2:	f1ba 0f02 	cmp.w	sl, #2
 8005ad6:	d050      	beq.n	8005b7a <_scanf_float+0x276>
 8005ad8:	2d01      	cmp	r5, #1
 8005ada:	d002      	beq.n	8005ae2 <_scanf_float+0x1de>
 8005adc:	2d04      	cmp	r5, #4
 8005ade:	f47f af44 	bne.w	800596a <_scanf_float+0x66>
 8005ae2:	3501      	adds	r5, #1
 8005ae4:	b2ed      	uxtb	r5, r5
 8005ae6:	e7d9      	b.n	8005a9c <_scanf_float+0x198>
 8005ae8:	f1ba 0f01 	cmp.w	sl, #1
 8005aec:	f47f af3d 	bne.w	800596a <_scanf_float+0x66>
 8005af0:	f04f 0a02 	mov.w	sl, #2
 8005af4:	e7d2      	b.n	8005a9c <_scanf_float+0x198>
 8005af6:	b975      	cbnz	r5, 8005b16 <_scanf_float+0x212>
 8005af8:	2f00      	cmp	r7, #0
 8005afa:	f47f af37 	bne.w	800596c <_scanf_float+0x68>
 8005afe:	6822      	ldr	r2, [r4, #0]
 8005b00:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005b04:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005b08:	f040 80fc 	bne.w	8005d04 <_scanf_float+0x400>
 8005b0c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005b10:	6022      	str	r2, [r4, #0]
 8005b12:	2501      	movs	r5, #1
 8005b14:	e7c2      	b.n	8005a9c <_scanf_float+0x198>
 8005b16:	2d03      	cmp	r5, #3
 8005b18:	d0e3      	beq.n	8005ae2 <_scanf_float+0x1de>
 8005b1a:	2d05      	cmp	r5, #5
 8005b1c:	e7df      	b.n	8005ade <_scanf_float+0x1da>
 8005b1e:	2d02      	cmp	r5, #2
 8005b20:	f47f af23 	bne.w	800596a <_scanf_float+0x66>
 8005b24:	2503      	movs	r5, #3
 8005b26:	e7b9      	b.n	8005a9c <_scanf_float+0x198>
 8005b28:	2d06      	cmp	r5, #6
 8005b2a:	f47f af1e 	bne.w	800596a <_scanf_float+0x66>
 8005b2e:	2507      	movs	r5, #7
 8005b30:	e7b4      	b.n	8005a9c <_scanf_float+0x198>
 8005b32:	6822      	ldr	r2, [r4, #0]
 8005b34:	0591      	lsls	r1, r2, #22
 8005b36:	f57f af18 	bpl.w	800596a <_scanf_float+0x66>
 8005b3a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005b3e:	6022      	str	r2, [r4, #0]
 8005b40:	9702      	str	r7, [sp, #8]
 8005b42:	e7ab      	b.n	8005a9c <_scanf_float+0x198>
 8005b44:	6822      	ldr	r2, [r4, #0]
 8005b46:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005b4a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005b4e:	d005      	beq.n	8005b5c <_scanf_float+0x258>
 8005b50:	0550      	lsls	r0, r2, #21
 8005b52:	f57f af0a 	bpl.w	800596a <_scanf_float+0x66>
 8005b56:	2f00      	cmp	r7, #0
 8005b58:	f000 80d4 	beq.w	8005d04 <_scanf_float+0x400>
 8005b5c:	0591      	lsls	r1, r2, #22
 8005b5e:	bf58      	it	pl
 8005b60:	9902      	ldrpl	r1, [sp, #8]
 8005b62:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005b66:	bf58      	it	pl
 8005b68:	1a79      	subpl	r1, r7, r1
 8005b6a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005b6e:	bf58      	it	pl
 8005b70:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005b74:	6022      	str	r2, [r4, #0]
 8005b76:	2700      	movs	r7, #0
 8005b78:	e790      	b.n	8005a9c <_scanf_float+0x198>
 8005b7a:	f04f 0a03 	mov.w	sl, #3
 8005b7e:	e78d      	b.n	8005a9c <_scanf_float+0x198>
 8005b80:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005b84:	4649      	mov	r1, r9
 8005b86:	4640      	mov	r0, r8
 8005b88:	4798      	blx	r3
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	f43f aedf 	beq.w	800594e <_scanf_float+0x4a>
 8005b90:	e6eb      	b.n	800596a <_scanf_float+0x66>
 8005b92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005b96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005b9a:	464a      	mov	r2, r9
 8005b9c:	4640      	mov	r0, r8
 8005b9e:	4798      	blx	r3
 8005ba0:	6923      	ldr	r3, [r4, #16]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	6123      	str	r3, [r4, #16]
 8005ba6:	e6eb      	b.n	8005980 <_scanf_float+0x7c>
 8005ba8:	1e6b      	subs	r3, r5, #1
 8005baa:	2b06      	cmp	r3, #6
 8005bac:	d824      	bhi.n	8005bf8 <_scanf_float+0x2f4>
 8005bae:	2d02      	cmp	r5, #2
 8005bb0:	d836      	bhi.n	8005c20 <_scanf_float+0x31c>
 8005bb2:	9b01      	ldr	r3, [sp, #4]
 8005bb4:	429e      	cmp	r6, r3
 8005bb6:	f67f aee7 	bls.w	8005988 <_scanf_float+0x84>
 8005bba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005bbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005bc2:	464a      	mov	r2, r9
 8005bc4:	4640      	mov	r0, r8
 8005bc6:	4798      	blx	r3
 8005bc8:	6923      	ldr	r3, [r4, #16]
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	6123      	str	r3, [r4, #16]
 8005bce:	e7f0      	b.n	8005bb2 <_scanf_float+0x2ae>
 8005bd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005bd4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005bd8:	464a      	mov	r2, r9
 8005bda:	4640      	mov	r0, r8
 8005bdc:	4798      	blx	r3
 8005bde:	6923      	ldr	r3, [r4, #16]
 8005be0:	3b01      	subs	r3, #1
 8005be2:	6123      	str	r3, [r4, #16]
 8005be4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005be8:	fa5f fa8a 	uxtb.w	sl, sl
 8005bec:	f1ba 0f02 	cmp.w	sl, #2
 8005bf0:	d1ee      	bne.n	8005bd0 <_scanf_float+0x2cc>
 8005bf2:	3d03      	subs	r5, #3
 8005bf4:	b2ed      	uxtb	r5, r5
 8005bf6:	1b76      	subs	r6, r6, r5
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	05da      	lsls	r2, r3, #23
 8005bfc:	d530      	bpl.n	8005c60 <_scanf_float+0x35c>
 8005bfe:	055b      	lsls	r3, r3, #21
 8005c00:	d511      	bpl.n	8005c26 <_scanf_float+0x322>
 8005c02:	9b01      	ldr	r3, [sp, #4]
 8005c04:	429e      	cmp	r6, r3
 8005c06:	f67f aebf 	bls.w	8005988 <_scanf_float+0x84>
 8005c0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c12:	464a      	mov	r2, r9
 8005c14:	4640      	mov	r0, r8
 8005c16:	4798      	blx	r3
 8005c18:	6923      	ldr	r3, [r4, #16]
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	6123      	str	r3, [r4, #16]
 8005c1e:	e7f0      	b.n	8005c02 <_scanf_float+0x2fe>
 8005c20:	46aa      	mov	sl, r5
 8005c22:	46b3      	mov	fp, r6
 8005c24:	e7de      	b.n	8005be4 <_scanf_float+0x2e0>
 8005c26:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005c2a:	6923      	ldr	r3, [r4, #16]
 8005c2c:	2965      	cmp	r1, #101	@ 0x65
 8005c2e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c32:	f106 35ff 	add.w	r5, r6, #4294967295
 8005c36:	6123      	str	r3, [r4, #16]
 8005c38:	d00c      	beq.n	8005c54 <_scanf_float+0x350>
 8005c3a:	2945      	cmp	r1, #69	@ 0x45
 8005c3c:	d00a      	beq.n	8005c54 <_scanf_float+0x350>
 8005c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c42:	464a      	mov	r2, r9
 8005c44:	4640      	mov	r0, r8
 8005c46:	4798      	blx	r3
 8005c48:	6923      	ldr	r3, [r4, #16]
 8005c4a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	1eb5      	subs	r5, r6, #2
 8005c52:	6123      	str	r3, [r4, #16]
 8005c54:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c58:	464a      	mov	r2, r9
 8005c5a:	4640      	mov	r0, r8
 8005c5c:	4798      	blx	r3
 8005c5e:	462e      	mov	r6, r5
 8005c60:	6822      	ldr	r2, [r4, #0]
 8005c62:	f012 0210 	ands.w	r2, r2, #16
 8005c66:	d001      	beq.n	8005c6c <_scanf_float+0x368>
 8005c68:	2000      	movs	r0, #0
 8005c6a:	e68e      	b.n	800598a <_scanf_float+0x86>
 8005c6c:	7032      	strb	r2, [r6, #0]
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c78:	d123      	bne.n	8005cc2 <_scanf_float+0x3be>
 8005c7a:	9b02      	ldr	r3, [sp, #8]
 8005c7c:	429f      	cmp	r7, r3
 8005c7e:	d00a      	beq.n	8005c96 <_scanf_float+0x392>
 8005c80:	1bda      	subs	r2, r3, r7
 8005c82:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005c86:	429e      	cmp	r6, r3
 8005c88:	bf28      	it	cs
 8005c8a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005c8e:	491e      	ldr	r1, [pc, #120]	@ (8005d08 <_scanf_float+0x404>)
 8005c90:	4630      	mov	r0, r6
 8005c92:	f000 f8ff 	bl	8005e94 <siprintf>
 8005c96:	9901      	ldr	r1, [sp, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	4640      	mov	r0, r8
 8005c9c:	f002 fb2a 	bl	80082f4 <_strtod_r>
 8005ca0:	9b03      	ldr	r3, [sp, #12]
 8005ca2:	6821      	ldr	r1, [r4, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f011 0f02 	tst.w	r1, #2
 8005caa:	f103 0204 	add.w	r2, r3, #4
 8005cae:	d015      	beq.n	8005cdc <_scanf_float+0x3d8>
 8005cb0:	9903      	ldr	r1, [sp, #12]
 8005cb2:	600a      	str	r2, [r1, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	ed83 0b00 	vstr	d0, [r3]
 8005cba:	68e3      	ldr	r3, [r4, #12]
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	60e3      	str	r3, [r4, #12]
 8005cc0:	e7d2      	b.n	8005c68 <_scanf_float+0x364>
 8005cc2:	9b04      	ldr	r3, [sp, #16]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d0e6      	beq.n	8005c96 <_scanf_float+0x392>
 8005cc8:	9905      	ldr	r1, [sp, #20]
 8005cca:	230a      	movs	r3, #10
 8005ccc:	3101      	adds	r1, #1
 8005cce:	4640      	mov	r0, r8
 8005cd0:	f002 fb90 	bl	80083f4 <_strtol_r>
 8005cd4:	9b04      	ldr	r3, [sp, #16]
 8005cd6:	9e05      	ldr	r6, [sp, #20]
 8005cd8:	1ac2      	subs	r2, r0, r3
 8005cda:	e7d2      	b.n	8005c82 <_scanf_float+0x37e>
 8005cdc:	f011 0f04 	tst.w	r1, #4
 8005ce0:	9903      	ldr	r1, [sp, #12]
 8005ce2:	600a      	str	r2, [r1, #0]
 8005ce4:	d1e6      	bne.n	8005cb4 <_scanf_float+0x3b0>
 8005ce6:	eeb4 0b40 	vcmp.f64	d0, d0
 8005cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cee:	681d      	ldr	r5, [r3, #0]
 8005cf0:	d705      	bvc.n	8005cfe <_scanf_float+0x3fa>
 8005cf2:	4806      	ldr	r0, [pc, #24]	@ (8005d0c <_scanf_float+0x408>)
 8005cf4:	f000 f9b4 	bl	8006060 <nanf>
 8005cf8:	ed85 0a00 	vstr	s0, [r5]
 8005cfc:	e7dd      	b.n	8005cba <_scanf_float+0x3b6>
 8005cfe:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005d02:	e7f9      	b.n	8005cf8 <_scanf_float+0x3f4>
 8005d04:	2700      	movs	r7, #0
 8005d06:	e635      	b.n	8005974 <_scanf_float+0x70>
 8005d08:	0800a4b8 	.word	0x0800a4b8
 8005d0c:	0800a5f9 	.word	0x0800a5f9

08005d10 <std>:
 8005d10:	2300      	movs	r3, #0
 8005d12:	b510      	push	{r4, lr}
 8005d14:	4604      	mov	r4, r0
 8005d16:	e9c0 3300 	strd	r3, r3, [r0]
 8005d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d1e:	6083      	str	r3, [r0, #8]
 8005d20:	8181      	strh	r1, [r0, #12]
 8005d22:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d24:	81c2      	strh	r2, [r0, #14]
 8005d26:	6183      	str	r3, [r0, #24]
 8005d28:	4619      	mov	r1, r3
 8005d2a:	2208      	movs	r2, #8
 8005d2c:	305c      	adds	r0, #92	@ 0x5c
 8005d2e:	f000 f916 	bl	8005f5e <memset>
 8005d32:	4b0d      	ldr	r3, [pc, #52]	@ (8005d68 <std+0x58>)
 8005d34:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d36:	4b0d      	ldr	r3, [pc, #52]	@ (8005d6c <std+0x5c>)
 8005d38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d70 <std+0x60>)
 8005d3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d74 <std+0x64>)
 8005d40:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d42:	4b0d      	ldr	r3, [pc, #52]	@ (8005d78 <std+0x68>)
 8005d44:	6224      	str	r4, [r4, #32]
 8005d46:	429c      	cmp	r4, r3
 8005d48:	d006      	beq.n	8005d58 <std+0x48>
 8005d4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d4e:	4294      	cmp	r4, r2
 8005d50:	d002      	beq.n	8005d58 <std+0x48>
 8005d52:	33d0      	adds	r3, #208	@ 0xd0
 8005d54:	429c      	cmp	r4, r3
 8005d56:	d105      	bne.n	8005d64 <std+0x54>
 8005d58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d60:	f000 b97a 	b.w	8006058 <__retarget_lock_init_recursive>
 8005d64:	bd10      	pop	{r4, pc}
 8005d66:	bf00      	nop
 8005d68:	08005ed9 	.word	0x08005ed9
 8005d6c:	08005efb 	.word	0x08005efb
 8005d70:	08005f33 	.word	0x08005f33
 8005d74:	08005f57 	.word	0x08005f57
 8005d78:	24000318 	.word	0x24000318

08005d7c <stdio_exit_handler>:
 8005d7c:	4a02      	ldr	r2, [pc, #8]	@ (8005d88 <stdio_exit_handler+0xc>)
 8005d7e:	4903      	ldr	r1, [pc, #12]	@ (8005d8c <stdio_exit_handler+0x10>)
 8005d80:	4803      	ldr	r0, [pc, #12]	@ (8005d90 <stdio_exit_handler+0x14>)
 8005d82:	f000 b869 	b.w	8005e58 <_fwalk_sglue>
 8005d86:	bf00      	nop
 8005d88:	24000054 	.word	0x24000054
 8005d8c:	080087b1 	.word	0x080087b1
 8005d90:	24000064 	.word	0x24000064

08005d94 <cleanup_stdio>:
 8005d94:	6841      	ldr	r1, [r0, #4]
 8005d96:	4b0c      	ldr	r3, [pc, #48]	@ (8005dc8 <cleanup_stdio+0x34>)
 8005d98:	4299      	cmp	r1, r3
 8005d9a:	b510      	push	{r4, lr}
 8005d9c:	4604      	mov	r4, r0
 8005d9e:	d001      	beq.n	8005da4 <cleanup_stdio+0x10>
 8005da0:	f002 fd06 	bl	80087b0 <_fflush_r>
 8005da4:	68a1      	ldr	r1, [r4, #8]
 8005da6:	4b09      	ldr	r3, [pc, #36]	@ (8005dcc <cleanup_stdio+0x38>)
 8005da8:	4299      	cmp	r1, r3
 8005daa:	d002      	beq.n	8005db2 <cleanup_stdio+0x1e>
 8005dac:	4620      	mov	r0, r4
 8005dae:	f002 fcff 	bl	80087b0 <_fflush_r>
 8005db2:	68e1      	ldr	r1, [r4, #12]
 8005db4:	4b06      	ldr	r3, [pc, #24]	@ (8005dd0 <cleanup_stdio+0x3c>)
 8005db6:	4299      	cmp	r1, r3
 8005db8:	d004      	beq.n	8005dc4 <cleanup_stdio+0x30>
 8005dba:	4620      	mov	r0, r4
 8005dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dc0:	f002 bcf6 	b.w	80087b0 <_fflush_r>
 8005dc4:	bd10      	pop	{r4, pc}
 8005dc6:	bf00      	nop
 8005dc8:	24000318 	.word	0x24000318
 8005dcc:	24000380 	.word	0x24000380
 8005dd0:	240003e8 	.word	0x240003e8

08005dd4 <global_stdio_init.part.0>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8005e04 <global_stdio_init.part.0+0x30>)
 8005dd8:	4c0b      	ldr	r4, [pc, #44]	@ (8005e08 <global_stdio_init.part.0+0x34>)
 8005dda:	4a0c      	ldr	r2, [pc, #48]	@ (8005e0c <global_stdio_init.part.0+0x38>)
 8005ddc:	601a      	str	r2, [r3, #0]
 8005dde:	4620      	mov	r0, r4
 8005de0:	2200      	movs	r2, #0
 8005de2:	2104      	movs	r1, #4
 8005de4:	f7ff ff94 	bl	8005d10 <std>
 8005de8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005dec:	2201      	movs	r2, #1
 8005dee:	2109      	movs	r1, #9
 8005df0:	f7ff ff8e 	bl	8005d10 <std>
 8005df4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005df8:	2202      	movs	r2, #2
 8005dfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dfe:	2112      	movs	r1, #18
 8005e00:	f7ff bf86 	b.w	8005d10 <std>
 8005e04:	24000450 	.word	0x24000450
 8005e08:	24000318 	.word	0x24000318
 8005e0c:	08005d7d 	.word	0x08005d7d

08005e10 <__sfp_lock_acquire>:
 8005e10:	4801      	ldr	r0, [pc, #4]	@ (8005e18 <__sfp_lock_acquire+0x8>)
 8005e12:	f000 b922 	b.w	800605a <__retarget_lock_acquire_recursive>
 8005e16:	bf00      	nop
 8005e18:	24000459 	.word	0x24000459

08005e1c <__sfp_lock_release>:
 8005e1c:	4801      	ldr	r0, [pc, #4]	@ (8005e24 <__sfp_lock_release+0x8>)
 8005e1e:	f000 b91d 	b.w	800605c <__retarget_lock_release_recursive>
 8005e22:	bf00      	nop
 8005e24:	24000459 	.word	0x24000459

08005e28 <__sinit>:
 8005e28:	b510      	push	{r4, lr}
 8005e2a:	4604      	mov	r4, r0
 8005e2c:	f7ff fff0 	bl	8005e10 <__sfp_lock_acquire>
 8005e30:	6a23      	ldr	r3, [r4, #32]
 8005e32:	b11b      	cbz	r3, 8005e3c <__sinit+0x14>
 8005e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e38:	f7ff bff0 	b.w	8005e1c <__sfp_lock_release>
 8005e3c:	4b04      	ldr	r3, [pc, #16]	@ (8005e50 <__sinit+0x28>)
 8005e3e:	6223      	str	r3, [r4, #32]
 8005e40:	4b04      	ldr	r3, [pc, #16]	@ (8005e54 <__sinit+0x2c>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d1f5      	bne.n	8005e34 <__sinit+0xc>
 8005e48:	f7ff ffc4 	bl	8005dd4 <global_stdio_init.part.0>
 8005e4c:	e7f2      	b.n	8005e34 <__sinit+0xc>
 8005e4e:	bf00      	nop
 8005e50:	08005d95 	.word	0x08005d95
 8005e54:	24000450 	.word	0x24000450

08005e58 <_fwalk_sglue>:
 8005e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e5c:	4607      	mov	r7, r0
 8005e5e:	4688      	mov	r8, r1
 8005e60:	4614      	mov	r4, r2
 8005e62:	2600      	movs	r6, #0
 8005e64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e68:	f1b9 0901 	subs.w	r9, r9, #1
 8005e6c:	d505      	bpl.n	8005e7a <_fwalk_sglue+0x22>
 8005e6e:	6824      	ldr	r4, [r4, #0]
 8005e70:	2c00      	cmp	r4, #0
 8005e72:	d1f7      	bne.n	8005e64 <_fwalk_sglue+0xc>
 8005e74:	4630      	mov	r0, r6
 8005e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e7a:	89ab      	ldrh	r3, [r5, #12]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d907      	bls.n	8005e90 <_fwalk_sglue+0x38>
 8005e80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e84:	3301      	adds	r3, #1
 8005e86:	d003      	beq.n	8005e90 <_fwalk_sglue+0x38>
 8005e88:	4629      	mov	r1, r5
 8005e8a:	4638      	mov	r0, r7
 8005e8c:	47c0      	blx	r8
 8005e8e:	4306      	orrs	r6, r0
 8005e90:	3568      	adds	r5, #104	@ 0x68
 8005e92:	e7e9      	b.n	8005e68 <_fwalk_sglue+0x10>

08005e94 <siprintf>:
 8005e94:	b40e      	push	{r1, r2, r3}
 8005e96:	b510      	push	{r4, lr}
 8005e98:	b09d      	sub	sp, #116	@ 0x74
 8005e9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005e9c:	9002      	str	r0, [sp, #8]
 8005e9e:	9006      	str	r0, [sp, #24]
 8005ea0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005ea4:	480a      	ldr	r0, [pc, #40]	@ (8005ed0 <siprintf+0x3c>)
 8005ea6:	9107      	str	r1, [sp, #28]
 8005ea8:	9104      	str	r1, [sp, #16]
 8005eaa:	490a      	ldr	r1, [pc, #40]	@ (8005ed4 <siprintf+0x40>)
 8005eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eb0:	9105      	str	r1, [sp, #20]
 8005eb2:	2400      	movs	r4, #0
 8005eb4:	a902      	add	r1, sp, #8
 8005eb6:	6800      	ldr	r0, [r0, #0]
 8005eb8:	9301      	str	r3, [sp, #4]
 8005eba:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005ebc:	f002 faf8 	bl	80084b0 <_svfiprintf_r>
 8005ec0:	9b02      	ldr	r3, [sp, #8]
 8005ec2:	701c      	strb	r4, [r3, #0]
 8005ec4:	b01d      	add	sp, #116	@ 0x74
 8005ec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eca:	b003      	add	sp, #12
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	24000060 	.word	0x24000060
 8005ed4:	ffff0208 	.word	0xffff0208

08005ed8 <__sread>:
 8005ed8:	b510      	push	{r4, lr}
 8005eda:	460c      	mov	r4, r1
 8005edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ee0:	f000 f86c 	bl	8005fbc <_read_r>
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	bfab      	itete	ge
 8005ee8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005eea:	89a3      	ldrhlt	r3, [r4, #12]
 8005eec:	181b      	addge	r3, r3, r0
 8005eee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ef2:	bfac      	ite	ge
 8005ef4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ef6:	81a3      	strhlt	r3, [r4, #12]
 8005ef8:	bd10      	pop	{r4, pc}

08005efa <__swrite>:
 8005efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005efe:	461f      	mov	r7, r3
 8005f00:	898b      	ldrh	r3, [r1, #12]
 8005f02:	05db      	lsls	r3, r3, #23
 8005f04:	4605      	mov	r5, r0
 8005f06:	460c      	mov	r4, r1
 8005f08:	4616      	mov	r6, r2
 8005f0a:	d505      	bpl.n	8005f18 <__swrite+0x1e>
 8005f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f10:	2302      	movs	r3, #2
 8005f12:	2200      	movs	r2, #0
 8005f14:	f000 f840 	bl	8005f98 <_lseek_r>
 8005f18:	89a3      	ldrh	r3, [r4, #12]
 8005f1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f22:	81a3      	strh	r3, [r4, #12]
 8005f24:	4632      	mov	r2, r6
 8005f26:	463b      	mov	r3, r7
 8005f28:	4628      	mov	r0, r5
 8005f2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f2e:	f000 b857 	b.w	8005fe0 <_write_r>

08005f32 <__sseek>:
 8005f32:	b510      	push	{r4, lr}
 8005f34:	460c      	mov	r4, r1
 8005f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f3a:	f000 f82d 	bl	8005f98 <_lseek_r>
 8005f3e:	1c43      	adds	r3, r0, #1
 8005f40:	89a3      	ldrh	r3, [r4, #12]
 8005f42:	bf15      	itete	ne
 8005f44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005f46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005f4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005f4e:	81a3      	strheq	r3, [r4, #12]
 8005f50:	bf18      	it	ne
 8005f52:	81a3      	strhne	r3, [r4, #12]
 8005f54:	bd10      	pop	{r4, pc}

08005f56 <__sclose>:
 8005f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f5a:	f000 b80d 	b.w	8005f78 <_close_r>

08005f5e <memset>:
 8005f5e:	4402      	add	r2, r0
 8005f60:	4603      	mov	r3, r0
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d100      	bne.n	8005f68 <memset+0xa>
 8005f66:	4770      	bx	lr
 8005f68:	f803 1b01 	strb.w	r1, [r3], #1
 8005f6c:	e7f9      	b.n	8005f62 <memset+0x4>
	...

08005f70 <_localeconv_r>:
 8005f70:	4800      	ldr	r0, [pc, #0]	@ (8005f74 <_localeconv_r+0x4>)
 8005f72:	4770      	bx	lr
 8005f74:	240001a0 	.word	0x240001a0

08005f78 <_close_r>:
 8005f78:	b538      	push	{r3, r4, r5, lr}
 8005f7a:	4d06      	ldr	r5, [pc, #24]	@ (8005f94 <_close_r+0x1c>)
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	4604      	mov	r4, r0
 8005f80:	4608      	mov	r0, r1
 8005f82:	602b      	str	r3, [r5, #0]
 8005f84:	f7fb fb4e 	bl	8001624 <_close>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <_close_r+0x1a>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	b103      	cbz	r3, 8005f92 <_close_r+0x1a>
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	bd38      	pop	{r3, r4, r5, pc}
 8005f94:	24000454 	.word	0x24000454

08005f98 <_lseek_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	4d07      	ldr	r5, [pc, #28]	@ (8005fb8 <_lseek_r+0x20>)
 8005f9c:	4604      	mov	r4, r0
 8005f9e:	4608      	mov	r0, r1
 8005fa0:	4611      	mov	r1, r2
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	602a      	str	r2, [r5, #0]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	f7fb fb63 	bl	8001672 <_lseek>
 8005fac:	1c43      	adds	r3, r0, #1
 8005fae:	d102      	bne.n	8005fb6 <_lseek_r+0x1e>
 8005fb0:	682b      	ldr	r3, [r5, #0]
 8005fb2:	b103      	cbz	r3, 8005fb6 <_lseek_r+0x1e>
 8005fb4:	6023      	str	r3, [r4, #0]
 8005fb6:	bd38      	pop	{r3, r4, r5, pc}
 8005fb8:	24000454 	.word	0x24000454

08005fbc <_read_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	4d07      	ldr	r5, [pc, #28]	@ (8005fdc <_read_r+0x20>)
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	4608      	mov	r0, r1
 8005fc4:	4611      	mov	r1, r2
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	602a      	str	r2, [r5, #0]
 8005fca:	461a      	mov	r2, r3
 8005fcc:	f7fb faf1 	bl	80015b2 <_read>
 8005fd0:	1c43      	adds	r3, r0, #1
 8005fd2:	d102      	bne.n	8005fda <_read_r+0x1e>
 8005fd4:	682b      	ldr	r3, [r5, #0]
 8005fd6:	b103      	cbz	r3, 8005fda <_read_r+0x1e>
 8005fd8:	6023      	str	r3, [r4, #0]
 8005fda:	bd38      	pop	{r3, r4, r5, pc}
 8005fdc:	24000454 	.word	0x24000454

08005fe0 <_write_r>:
 8005fe0:	b538      	push	{r3, r4, r5, lr}
 8005fe2:	4d07      	ldr	r5, [pc, #28]	@ (8006000 <_write_r+0x20>)
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	4608      	mov	r0, r1
 8005fe8:	4611      	mov	r1, r2
 8005fea:	2200      	movs	r2, #0
 8005fec:	602a      	str	r2, [r5, #0]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	f7fb fafc 	bl	80015ec <_write>
 8005ff4:	1c43      	adds	r3, r0, #1
 8005ff6:	d102      	bne.n	8005ffe <_write_r+0x1e>
 8005ff8:	682b      	ldr	r3, [r5, #0]
 8005ffa:	b103      	cbz	r3, 8005ffe <_write_r+0x1e>
 8005ffc:	6023      	str	r3, [r4, #0]
 8005ffe:	bd38      	pop	{r3, r4, r5, pc}
 8006000:	24000454 	.word	0x24000454

08006004 <__errno>:
 8006004:	4b01      	ldr	r3, [pc, #4]	@ (800600c <__errno+0x8>)
 8006006:	6818      	ldr	r0, [r3, #0]
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	24000060 	.word	0x24000060

08006010 <__libc_init_array>:
 8006010:	b570      	push	{r4, r5, r6, lr}
 8006012:	4d0d      	ldr	r5, [pc, #52]	@ (8006048 <__libc_init_array+0x38>)
 8006014:	4c0d      	ldr	r4, [pc, #52]	@ (800604c <__libc_init_array+0x3c>)
 8006016:	1b64      	subs	r4, r4, r5
 8006018:	10a4      	asrs	r4, r4, #2
 800601a:	2600      	movs	r6, #0
 800601c:	42a6      	cmp	r6, r4
 800601e:	d109      	bne.n	8006034 <__libc_init_array+0x24>
 8006020:	4d0b      	ldr	r5, [pc, #44]	@ (8006050 <__libc_init_array+0x40>)
 8006022:	4c0c      	ldr	r4, [pc, #48]	@ (8006054 <__libc_init_array+0x44>)
 8006024:	f004 fa04 	bl	800a430 <_init>
 8006028:	1b64      	subs	r4, r4, r5
 800602a:	10a4      	asrs	r4, r4, #2
 800602c:	2600      	movs	r6, #0
 800602e:	42a6      	cmp	r6, r4
 8006030:	d105      	bne.n	800603e <__libc_init_array+0x2e>
 8006032:	bd70      	pop	{r4, r5, r6, pc}
 8006034:	f855 3b04 	ldr.w	r3, [r5], #4
 8006038:	4798      	blx	r3
 800603a:	3601      	adds	r6, #1
 800603c:	e7ee      	b.n	800601c <__libc_init_array+0xc>
 800603e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006042:	4798      	blx	r3
 8006044:	3601      	adds	r6, #1
 8006046:	e7f2      	b.n	800602e <__libc_init_array+0x1e>
 8006048:	0800aa90 	.word	0x0800aa90
 800604c:	0800aa90 	.word	0x0800aa90
 8006050:	0800aa90 	.word	0x0800aa90
 8006054:	0800aa94 	.word	0x0800aa94

08006058 <__retarget_lock_init_recursive>:
 8006058:	4770      	bx	lr

0800605a <__retarget_lock_acquire_recursive>:
 800605a:	4770      	bx	lr

0800605c <__retarget_lock_release_recursive>:
 800605c:	4770      	bx	lr
	...

08006060 <nanf>:
 8006060:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006068 <nanf+0x8>
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	7fc00000 	.word	0x7fc00000

0800606c <quorem>:
 800606c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006070:	6903      	ldr	r3, [r0, #16]
 8006072:	690c      	ldr	r4, [r1, #16]
 8006074:	42a3      	cmp	r3, r4
 8006076:	4607      	mov	r7, r0
 8006078:	db7e      	blt.n	8006178 <quorem+0x10c>
 800607a:	3c01      	subs	r4, #1
 800607c:	f101 0814 	add.w	r8, r1, #20
 8006080:	00a3      	lsls	r3, r4, #2
 8006082:	f100 0514 	add.w	r5, r0, #20
 8006086:	9300      	str	r3, [sp, #0]
 8006088:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800608c:	9301      	str	r3, [sp, #4]
 800608e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006092:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006096:	3301      	adds	r3, #1
 8006098:	429a      	cmp	r2, r3
 800609a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800609e:	fbb2 f6f3 	udiv	r6, r2, r3
 80060a2:	d32e      	bcc.n	8006102 <quorem+0x96>
 80060a4:	f04f 0a00 	mov.w	sl, #0
 80060a8:	46c4      	mov	ip, r8
 80060aa:	46ae      	mov	lr, r5
 80060ac:	46d3      	mov	fp, sl
 80060ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 80060b2:	b298      	uxth	r0, r3
 80060b4:	fb06 a000 	mla	r0, r6, r0, sl
 80060b8:	0c02      	lsrs	r2, r0, #16
 80060ba:	0c1b      	lsrs	r3, r3, #16
 80060bc:	fb06 2303 	mla	r3, r6, r3, r2
 80060c0:	f8de 2000 	ldr.w	r2, [lr]
 80060c4:	b280      	uxth	r0, r0
 80060c6:	b292      	uxth	r2, r2
 80060c8:	1a12      	subs	r2, r2, r0
 80060ca:	445a      	add	r2, fp
 80060cc:	f8de 0000 	ldr.w	r0, [lr]
 80060d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80060da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80060de:	b292      	uxth	r2, r2
 80060e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80060e4:	45e1      	cmp	r9, ip
 80060e6:	f84e 2b04 	str.w	r2, [lr], #4
 80060ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80060ee:	d2de      	bcs.n	80060ae <quorem+0x42>
 80060f0:	9b00      	ldr	r3, [sp, #0]
 80060f2:	58eb      	ldr	r3, [r5, r3]
 80060f4:	b92b      	cbnz	r3, 8006102 <quorem+0x96>
 80060f6:	9b01      	ldr	r3, [sp, #4]
 80060f8:	3b04      	subs	r3, #4
 80060fa:	429d      	cmp	r5, r3
 80060fc:	461a      	mov	r2, r3
 80060fe:	d32f      	bcc.n	8006160 <quorem+0xf4>
 8006100:	613c      	str	r4, [r7, #16]
 8006102:	4638      	mov	r0, r7
 8006104:	f001 f956 	bl	80073b4 <__mcmp>
 8006108:	2800      	cmp	r0, #0
 800610a:	db25      	blt.n	8006158 <quorem+0xec>
 800610c:	4629      	mov	r1, r5
 800610e:	2000      	movs	r0, #0
 8006110:	f858 2b04 	ldr.w	r2, [r8], #4
 8006114:	f8d1 c000 	ldr.w	ip, [r1]
 8006118:	fa1f fe82 	uxth.w	lr, r2
 800611c:	fa1f f38c 	uxth.w	r3, ip
 8006120:	eba3 030e 	sub.w	r3, r3, lr
 8006124:	4403      	add	r3, r0
 8006126:	0c12      	lsrs	r2, r2, #16
 8006128:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800612c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006130:	b29b      	uxth	r3, r3
 8006132:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006136:	45c1      	cmp	r9, r8
 8006138:	f841 3b04 	str.w	r3, [r1], #4
 800613c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006140:	d2e6      	bcs.n	8006110 <quorem+0xa4>
 8006142:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006146:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800614a:	b922      	cbnz	r2, 8006156 <quorem+0xea>
 800614c:	3b04      	subs	r3, #4
 800614e:	429d      	cmp	r5, r3
 8006150:	461a      	mov	r2, r3
 8006152:	d30b      	bcc.n	800616c <quorem+0x100>
 8006154:	613c      	str	r4, [r7, #16]
 8006156:	3601      	adds	r6, #1
 8006158:	4630      	mov	r0, r6
 800615a:	b003      	add	sp, #12
 800615c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006160:	6812      	ldr	r2, [r2, #0]
 8006162:	3b04      	subs	r3, #4
 8006164:	2a00      	cmp	r2, #0
 8006166:	d1cb      	bne.n	8006100 <quorem+0x94>
 8006168:	3c01      	subs	r4, #1
 800616a:	e7c6      	b.n	80060fa <quorem+0x8e>
 800616c:	6812      	ldr	r2, [r2, #0]
 800616e:	3b04      	subs	r3, #4
 8006170:	2a00      	cmp	r2, #0
 8006172:	d1ef      	bne.n	8006154 <quorem+0xe8>
 8006174:	3c01      	subs	r4, #1
 8006176:	e7ea      	b.n	800614e <quorem+0xe2>
 8006178:	2000      	movs	r0, #0
 800617a:	e7ee      	b.n	800615a <quorem+0xee>
 800617c:	0000      	movs	r0, r0
	...

08006180 <_dtoa_r>:
 8006180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006184:	ed2d 8b02 	vpush	{d8}
 8006188:	69c7      	ldr	r7, [r0, #28]
 800618a:	b091      	sub	sp, #68	@ 0x44
 800618c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006190:	ec55 4b10 	vmov	r4, r5, d0
 8006194:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8006196:	9107      	str	r1, [sp, #28]
 8006198:	4681      	mov	r9, r0
 800619a:	9209      	str	r2, [sp, #36]	@ 0x24
 800619c:	930d      	str	r3, [sp, #52]	@ 0x34
 800619e:	b97f      	cbnz	r7, 80061c0 <_dtoa_r+0x40>
 80061a0:	2010      	movs	r0, #16
 80061a2:	f000 fd95 	bl	8006cd0 <malloc>
 80061a6:	4602      	mov	r2, r0
 80061a8:	f8c9 001c 	str.w	r0, [r9, #28]
 80061ac:	b920      	cbnz	r0, 80061b8 <_dtoa_r+0x38>
 80061ae:	4ba0      	ldr	r3, [pc, #640]	@ (8006430 <_dtoa_r+0x2b0>)
 80061b0:	21ef      	movs	r1, #239	@ 0xef
 80061b2:	48a0      	ldr	r0, [pc, #640]	@ (8006434 <_dtoa_r+0x2b4>)
 80061b4:	f002 fb78 	bl	80088a8 <__assert_func>
 80061b8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80061bc:	6007      	str	r7, [r0, #0]
 80061be:	60c7      	str	r7, [r0, #12]
 80061c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061c4:	6819      	ldr	r1, [r3, #0]
 80061c6:	b159      	cbz	r1, 80061e0 <_dtoa_r+0x60>
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	604a      	str	r2, [r1, #4]
 80061cc:	2301      	movs	r3, #1
 80061ce:	4093      	lsls	r3, r2
 80061d0:	608b      	str	r3, [r1, #8]
 80061d2:	4648      	mov	r0, r9
 80061d4:	f000 fe72 	bl	8006ebc <_Bfree>
 80061d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061dc:	2200      	movs	r2, #0
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	1e2b      	subs	r3, r5, #0
 80061e2:	bfbb      	ittet	lt
 80061e4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80061e8:	9303      	strlt	r3, [sp, #12]
 80061ea:	2300      	movge	r3, #0
 80061ec:	2201      	movlt	r2, #1
 80061ee:	bfac      	ite	ge
 80061f0:	6033      	strge	r3, [r6, #0]
 80061f2:	6032      	strlt	r2, [r6, #0]
 80061f4:	4b90      	ldr	r3, [pc, #576]	@ (8006438 <_dtoa_r+0x2b8>)
 80061f6:	9e03      	ldr	r6, [sp, #12]
 80061f8:	43b3      	bics	r3, r6
 80061fa:	d110      	bne.n	800621e <_dtoa_r+0x9e>
 80061fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80061fe:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006208:	4323      	orrs	r3, r4
 800620a:	f000 84e6 	beq.w	8006bda <_dtoa_r+0xa5a>
 800620e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006210:	4f8a      	ldr	r7, [pc, #552]	@ (800643c <_dtoa_r+0x2bc>)
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 84e8 	beq.w	8006be8 <_dtoa_r+0xa68>
 8006218:	1cfb      	adds	r3, r7, #3
 800621a:	f000 bce3 	b.w	8006be4 <_dtoa_r+0xa64>
 800621e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006222:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800622a:	d10a      	bne.n	8006242 <_dtoa_r+0xc2>
 800622c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800622e:	2301      	movs	r3, #1
 8006230:	6013      	str	r3, [r2, #0]
 8006232:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006234:	b113      	cbz	r3, 800623c <_dtoa_r+0xbc>
 8006236:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006238:	4b81      	ldr	r3, [pc, #516]	@ (8006440 <_dtoa_r+0x2c0>)
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	4f81      	ldr	r7, [pc, #516]	@ (8006444 <_dtoa_r+0x2c4>)
 800623e:	f000 bcd3 	b.w	8006be8 <_dtoa_r+0xa68>
 8006242:	aa0e      	add	r2, sp, #56	@ 0x38
 8006244:	a90f      	add	r1, sp, #60	@ 0x3c
 8006246:	4648      	mov	r0, r9
 8006248:	eeb0 0b48 	vmov.f64	d0, d8
 800624c:	f001 f9d2 	bl	80075f4 <__d2b>
 8006250:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006254:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006256:	9001      	str	r0, [sp, #4]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d045      	beq.n	80062e8 <_dtoa_r+0x168>
 800625c:	eeb0 7b48 	vmov.f64	d7, d8
 8006260:	ee18 1a90 	vmov	r1, s17
 8006264:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006268:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800626c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006270:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006274:	2500      	movs	r5, #0
 8006276:	ee07 1a90 	vmov	s15, r1
 800627a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800627e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006418 <_dtoa_r+0x298>
 8006282:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006286:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006420 <_dtoa_r+0x2a0>
 800628a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800628e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006428 <_dtoa_r+0x2a8>
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800629a:	eeb0 7b46 	vmov.f64	d7, d6
 800629e:	eea4 7b05 	vfma.f64	d7, d4, d5
 80062a2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80062a6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80062aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ae:	ee16 8a90 	vmov	r8, s13
 80062b2:	d508      	bpl.n	80062c6 <_dtoa_r+0x146>
 80062b4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80062b8:	eeb4 6b47 	vcmp.f64	d6, d7
 80062bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062c0:	bf18      	it	ne
 80062c2:	f108 38ff 	addne.w	r8, r8, #4294967295
 80062c6:	f1b8 0f16 	cmp.w	r8, #22
 80062ca:	d82b      	bhi.n	8006324 <_dtoa_r+0x1a4>
 80062cc:	495e      	ldr	r1, [pc, #376]	@ (8006448 <_dtoa_r+0x2c8>)
 80062ce:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80062d2:	ed91 7b00 	vldr	d7, [r1]
 80062d6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80062da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062de:	d501      	bpl.n	80062e4 <_dtoa_r+0x164>
 80062e0:	f108 38ff 	add.w	r8, r8, #4294967295
 80062e4:	2100      	movs	r1, #0
 80062e6:	e01e      	b.n	8006326 <_dtoa_r+0x1a6>
 80062e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062ea:	4413      	add	r3, r2
 80062ec:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80062f0:	2920      	cmp	r1, #32
 80062f2:	bfc1      	itttt	gt
 80062f4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80062f8:	408e      	lslgt	r6, r1
 80062fa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80062fe:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006302:	bfd6      	itet	le
 8006304:	f1c1 0120 	rsble	r1, r1, #32
 8006308:	4331      	orrgt	r1, r6
 800630a:	fa04 f101 	lslle.w	r1, r4, r1
 800630e:	ee07 1a90 	vmov	s15, r1
 8006312:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006316:	3b01      	subs	r3, #1
 8006318:	ee17 1a90 	vmov	r1, s15
 800631c:	2501      	movs	r5, #1
 800631e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006322:	e7a8      	b.n	8006276 <_dtoa_r+0xf6>
 8006324:	2101      	movs	r1, #1
 8006326:	1ad2      	subs	r2, r2, r3
 8006328:	1e53      	subs	r3, r2, #1
 800632a:	9306      	str	r3, [sp, #24]
 800632c:	bf45      	ittet	mi
 800632e:	f1c2 0301 	rsbmi	r3, r2, #1
 8006332:	9304      	strmi	r3, [sp, #16]
 8006334:	2300      	movpl	r3, #0
 8006336:	2300      	movmi	r3, #0
 8006338:	bf4c      	ite	mi
 800633a:	9306      	strmi	r3, [sp, #24]
 800633c:	9304      	strpl	r3, [sp, #16]
 800633e:	f1b8 0f00 	cmp.w	r8, #0
 8006342:	910c      	str	r1, [sp, #48]	@ 0x30
 8006344:	db18      	blt.n	8006378 <_dtoa_r+0x1f8>
 8006346:	9b06      	ldr	r3, [sp, #24]
 8006348:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800634c:	4443      	add	r3, r8
 800634e:	9306      	str	r3, [sp, #24]
 8006350:	2300      	movs	r3, #0
 8006352:	9a07      	ldr	r2, [sp, #28]
 8006354:	2a09      	cmp	r2, #9
 8006356:	d845      	bhi.n	80063e4 <_dtoa_r+0x264>
 8006358:	2a05      	cmp	r2, #5
 800635a:	bfc4      	itt	gt
 800635c:	3a04      	subgt	r2, #4
 800635e:	9207      	strgt	r2, [sp, #28]
 8006360:	9a07      	ldr	r2, [sp, #28]
 8006362:	f1a2 0202 	sub.w	r2, r2, #2
 8006366:	bfcc      	ite	gt
 8006368:	2400      	movgt	r4, #0
 800636a:	2401      	movle	r4, #1
 800636c:	2a03      	cmp	r2, #3
 800636e:	d844      	bhi.n	80063fa <_dtoa_r+0x27a>
 8006370:	e8df f002 	tbb	[pc, r2]
 8006374:	0b173634 	.word	0x0b173634
 8006378:	9b04      	ldr	r3, [sp, #16]
 800637a:	2200      	movs	r2, #0
 800637c:	eba3 0308 	sub.w	r3, r3, r8
 8006380:	9304      	str	r3, [sp, #16]
 8006382:	920a      	str	r2, [sp, #40]	@ 0x28
 8006384:	f1c8 0300 	rsb	r3, r8, #0
 8006388:	e7e3      	b.n	8006352 <_dtoa_r+0x1d2>
 800638a:	2201      	movs	r2, #1
 800638c:	9208      	str	r2, [sp, #32]
 800638e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006390:	eb08 0b02 	add.w	fp, r8, r2
 8006394:	f10b 0a01 	add.w	sl, fp, #1
 8006398:	4652      	mov	r2, sl
 800639a:	2a01      	cmp	r2, #1
 800639c:	bfb8      	it	lt
 800639e:	2201      	movlt	r2, #1
 80063a0:	e006      	b.n	80063b0 <_dtoa_r+0x230>
 80063a2:	2201      	movs	r2, #1
 80063a4:	9208      	str	r2, [sp, #32]
 80063a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063a8:	2a00      	cmp	r2, #0
 80063aa:	dd29      	ble.n	8006400 <_dtoa_r+0x280>
 80063ac:	4693      	mov	fp, r2
 80063ae:	4692      	mov	sl, r2
 80063b0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80063b4:	2100      	movs	r1, #0
 80063b6:	2004      	movs	r0, #4
 80063b8:	f100 0614 	add.w	r6, r0, #20
 80063bc:	4296      	cmp	r6, r2
 80063be:	d926      	bls.n	800640e <_dtoa_r+0x28e>
 80063c0:	6079      	str	r1, [r7, #4]
 80063c2:	4648      	mov	r0, r9
 80063c4:	9305      	str	r3, [sp, #20]
 80063c6:	f000 fd39 	bl	8006e3c <_Balloc>
 80063ca:	9b05      	ldr	r3, [sp, #20]
 80063cc:	4607      	mov	r7, r0
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d13e      	bne.n	8006450 <_dtoa_r+0x2d0>
 80063d2:	4b1e      	ldr	r3, [pc, #120]	@ (800644c <_dtoa_r+0x2cc>)
 80063d4:	4602      	mov	r2, r0
 80063d6:	f240 11af 	movw	r1, #431	@ 0x1af
 80063da:	e6ea      	b.n	80061b2 <_dtoa_r+0x32>
 80063dc:	2200      	movs	r2, #0
 80063de:	e7e1      	b.n	80063a4 <_dtoa_r+0x224>
 80063e0:	2200      	movs	r2, #0
 80063e2:	e7d3      	b.n	800638c <_dtoa_r+0x20c>
 80063e4:	2401      	movs	r4, #1
 80063e6:	2200      	movs	r2, #0
 80063e8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80063ec:	f04f 3bff 	mov.w	fp, #4294967295
 80063f0:	2100      	movs	r1, #0
 80063f2:	46da      	mov	sl, fp
 80063f4:	2212      	movs	r2, #18
 80063f6:	9109      	str	r1, [sp, #36]	@ 0x24
 80063f8:	e7da      	b.n	80063b0 <_dtoa_r+0x230>
 80063fa:	2201      	movs	r2, #1
 80063fc:	9208      	str	r2, [sp, #32]
 80063fe:	e7f5      	b.n	80063ec <_dtoa_r+0x26c>
 8006400:	f04f 0b01 	mov.w	fp, #1
 8006404:	46da      	mov	sl, fp
 8006406:	465a      	mov	r2, fp
 8006408:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800640c:	e7d0      	b.n	80063b0 <_dtoa_r+0x230>
 800640e:	3101      	adds	r1, #1
 8006410:	0040      	lsls	r0, r0, #1
 8006412:	e7d1      	b.n	80063b8 <_dtoa_r+0x238>
 8006414:	f3af 8000 	nop.w
 8006418:	636f4361 	.word	0x636f4361
 800641c:	3fd287a7 	.word	0x3fd287a7
 8006420:	8b60c8b3 	.word	0x8b60c8b3
 8006424:	3fc68a28 	.word	0x3fc68a28
 8006428:	509f79fb 	.word	0x509f79fb
 800642c:	3fd34413 	.word	0x3fd34413
 8006430:	0800a4ca 	.word	0x0800a4ca
 8006434:	0800a4e1 	.word	0x0800a4e1
 8006438:	7ff00000 	.word	0x7ff00000
 800643c:	0800a4c6 	.word	0x0800a4c6
 8006440:	0800a495 	.word	0x0800a495
 8006444:	0800a494 	.word	0x0800a494
 8006448:	0800a690 	.word	0x0800a690
 800644c:	0800a539 	.word	0x0800a539
 8006450:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8006454:	f1ba 0f0e 	cmp.w	sl, #14
 8006458:	6010      	str	r0, [r2, #0]
 800645a:	d86e      	bhi.n	800653a <_dtoa_r+0x3ba>
 800645c:	2c00      	cmp	r4, #0
 800645e:	d06c      	beq.n	800653a <_dtoa_r+0x3ba>
 8006460:	f1b8 0f00 	cmp.w	r8, #0
 8006464:	f340 80b4 	ble.w	80065d0 <_dtoa_r+0x450>
 8006468:	4ac8      	ldr	r2, [pc, #800]	@ (800678c <_dtoa_r+0x60c>)
 800646a:	f008 010f 	and.w	r1, r8, #15
 800646e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006472:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8006476:	ed92 7b00 	vldr	d7, [r2]
 800647a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800647e:	f000 809b 	beq.w	80065b8 <_dtoa_r+0x438>
 8006482:	4ac3      	ldr	r2, [pc, #780]	@ (8006790 <_dtoa_r+0x610>)
 8006484:	ed92 6b08 	vldr	d6, [r2, #32]
 8006488:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800648c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006490:	f001 010f 	and.w	r1, r1, #15
 8006494:	2203      	movs	r2, #3
 8006496:	48be      	ldr	r0, [pc, #760]	@ (8006790 <_dtoa_r+0x610>)
 8006498:	2900      	cmp	r1, #0
 800649a:	f040 808f 	bne.w	80065bc <_dtoa_r+0x43c>
 800649e:	ed9d 6b02 	vldr	d6, [sp, #8]
 80064a2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80064a6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80064aa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80064ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80064b0:	2900      	cmp	r1, #0
 80064b2:	f000 80b3 	beq.w	800661c <_dtoa_r+0x49c>
 80064b6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80064ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80064be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064c2:	f140 80ab 	bpl.w	800661c <_dtoa_r+0x49c>
 80064c6:	f1ba 0f00 	cmp.w	sl, #0
 80064ca:	f000 80a7 	beq.w	800661c <_dtoa_r+0x49c>
 80064ce:	f1bb 0f00 	cmp.w	fp, #0
 80064d2:	dd30      	ble.n	8006536 <_dtoa_r+0x3b6>
 80064d4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80064d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80064dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80064e0:	f108 31ff 	add.w	r1, r8, #4294967295
 80064e4:	9105      	str	r1, [sp, #20]
 80064e6:	3201      	adds	r2, #1
 80064e8:	465c      	mov	r4, fp
 80064ea:	ed9d 6b02 	vldr	d6, [sp, #8]
 80064ee:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80064f2:	ee07 2a90 	vmov	s15, r2
 80064f6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80064fa:	eea7 5b06 	vfma.f64	d5, d7, d6
 80064fe:	ee15 2a90 	vmov	r2, s11
 8006502:	ec51 0b15 	vmov	r0, r1, d5
 8006506:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800650a:	2c00      	cmp	r4, #0
 800650c:	f040 808a 	bne.w	8006624 <_dtoa_r+0x4a4>
 8006510:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006514:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006518:	ec41 0b17 	vmov	d7, r0, r1
 800651c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006524:	f300 826a 	bgt.w	80069fc <_dtoa_r+0x87c>
 8006528:	eeb1 7b47 	vneg.f64	d7, d7
 800652c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006534:	d423      	bmi.n	800657e <_dtoa_r+0x3fe>
 8006536:	ed8d 8b02 	vstr	d8, [sp, #8]
 800653a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800653c:	2a00      	cmp	r2, #0
 800653e:	f2c0 8129 	blt.w	8006794 <_dtoa_r+0x614>
 8006542:	f1b8 0f0e 	cmp.w	r8, #14
 8006546:	f300 8125 	bgt.w	8006794 <_dtoa_r+0x614>
 800654a:	4b90      	ldr	r3, [pc, #576]	@ (800678c <_dtoa_r+0x60c>)
 800654c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006550:	ed93 6b00 	vldr	d6, [r3]
 8006554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006556:	2b00      	cmp	r3, #0
 8006558:	f280 80c8 	bge.w	80066ec <_dtoa_r+0x56c>
 800655c:	f1ba 0f00 	cmp.w	sl, #0
 8006560:	f300 80c4 	bgt.w	80066ec <_dtoa_r+0x56c>
 8006564:	d10b      	bne.n	800657e <_dtoa_r+0x3fe>
 8006566:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800656a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800656e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006572:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800657a:	f2c0 823c 	blt.w	80069f6 <_dtoa_r+0x876>
 800657e:	2400      	movs	r4, #0
 8006580:	4625      	mov	r5, r4
 8006582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006584:	43db      	mvns	r3, r3
 8006586:	9305      	str	r3, [sp, #20]
 8006588:	463e      	mov	r6, r7
 800658a:	f04f 0800 	mov.w	r8, #0
 800658e:	4621      	mov	r1, r4
 8006590:	4648      	mov	r0, r9
 8006592:	f000 fc93 	bl	8006ebc <_Bfree>
 8006596:	2d00      	cmp	r5, #0
 8006598:	f000 80a2 	beq.w	80066e0 <_dtoa_r+0x560>
 800659c:	f1b8 0f00 	cmp.w	r8, #0
 80065a0:	d005      	beq.n	80065ae <_dtoa_r+0x42e>
 80065a2:	45a8      	cmp	r8, r5
 80065a4:	d003      	beq.n	80065ae <_dtoa_r+0x42e>
 80065a6:	4641      	mov	r1, r8
 80065a8:	4648      	mov	r0, r9
 80065aa:	f000 fc87 	bl	8006ebc <_Bfree>
 80065ae:	4629      	mov	r1, r5
 80065b0:	4648      	mov	r0, r9
 80065b2:	f000 fc83 	bl	8006ebc <_Bfree>
 80065b6:	e093      	b.n	80066e0 <_dtoa_r+0x560>
 80065b8:	2202      	movs	r2, #2
 80065ba:	e76c      	b.n	8006496 <_dtoa_r+0x316>
 80065bc:	07cc      	lsls	r4, r1, #31
 80065be:	d504      	bpl.n	80065ca <_dtoa_r+0x44a>
 80065c0:	ed90 6b00 	vldr	d6, [r0]
 80065c4:	3201      	adds	r2, #1
 80065c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80065ca:	1049      	asrs	r1, r1, #1
 80065cc:	3008      	adds	r0, #8
 80065ce:	e763      	b.n	8006498 <_dtoa_r+0x318>
 80065d0:	d022      	beq.n	8006618 <_dtoa_r+0x498>
 80065d2:	f1c8 0100 	rsb	r1, r8, #0
 80065d6:	4a6d      	ldr	r2, [pc, #436]	@ (800678c <_dtoa_r+0x60c>)
 80065d8:	f001 000f 	and.w	r0, r1, #15
 80065dc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80065e0:	ed92 7b00 	vldr	d7, [r2]
 80065e4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80065e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80065ec:	4868      	ldr	r0, [pc, #416]	@ (8006790 <_dtoa_r+0x610>)
 80065ee:	1109      	asrs	r1, r1, #4
 80065f0:	2400      	movs	r4, #0
 80065f2:	2202      	movs	r2, #2
 80065f4:	b929      	cbnz	r1, 8006602 <_dtoa_r+0x482>
 80065f6:	2c00      	cmp	r4, #0
 80065f8:	f43f af57 	beq.w	80064aa <_dtoa_r+0x32a>
 80065fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006600:	e753      	b.n	80064aa <_dtoa_r+0x32a>
 8006602:	07ce      	lsls	r6, r1, #31
 8006604:	d505      	bpl.n	8006612 <_dtoa_r+0x492>
 8006606:	ed90 6b00 	vldr	d6, [r0]
 800660a:	3201      	adds	r2, #1
 800660c:	2401      	movs	r4, #1
 800660e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006612:	1049      	asrs	r1, r1, #1
 8006614:	3008      	adds	r0, #8
 8006616:	e7ed      	b.n	80065f4 <_dtoa_r+0x474>
 8006618:	2202      	movs	r2, #2
 800661a:	e746      	b.n	80064aa <_dtoa_r+0x32a>
 800661c:	f8cd 8014 	str.w	r8, [sp, #20]
 8006620:	4654      	mov	r4, sl
 8006622:	e762      	b.n	80064ea <_dtoa_r+0x36a>
 8006624:	4a59      	ldr	r2, [pc, #356]	@ (800678c <_dtoa_r+0x60c>)
 8006626:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800662a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800662e:	9a08      	ldr	r2, [sp, #32]
 8006630:	ec41 0b17 	vmov	d7, r0, r1
 8006634:	443c      	add	r4, r7
 8006636:	b34a      	cbz	r2, 800668c <_dtoa_r+0x50c>
 8006638:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800663c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006640:	463e      	mov	r6, r7
 8006642:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006646:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800664a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800664e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006652:	ee14 2a90 	vmov	r2, s9
 8006656:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800665a:	3230      	adds	r2, #48	@ 0x30
 800665c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006660:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006668:	f806 2b01 	strb.w	r2, [r6], #1
 800666c:	d438      	bmi.n	80066e0 <_dtoa_r+0x560>
 800666e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006672:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800667a:	d46e      	bmi.n	800675a <_dtoa_r+0x5da>
 800667c:	42a6      	cmp	r6, r4
 800667e:	f43f af5a 	beq.w	8006536 <_dtoa_r+0x3b6>
 8006682:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006686:	ee26 6b03 	vmul.f64	d6, d6, d3
 800668a:	e7e0      	b.n	800664e <_dtoa_r+0x4ce>
 800668c:	4621      	mov	r1, r4
 800668e:	463e      	mov	r6, r7
 8006690:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006694:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006698:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800669c:	ee14 2a90 	vmov	r2, s9
 80066a0:	3230      	adds	r2, #48	@ 0x30
 80066a2:	f806 2b01 	strb.w	r2, [r6], #1
 80066a6:	42a6      	cmp	r6, r4
 80066a8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80066ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 80066b0:	d119      	bne.n	80066e6 <_dtoa_r+0x566>
 80066b2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80066b6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80066ba:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80066be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066c2:	dc4a      	bgt.n	800675a <_dtoa_r+0x5da>
 80066c4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80066c8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80066cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066d0:	f57f af31 	bpl.w	8006536 <_dtoa_r+0x3b6>
 80066d4:	460e      	mov	r6, r1
 80066d6:	3901      	subs	r1, #1
 80066d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80066dc:	2b30      	cmp	r3, #48	@ 0x30
 80066de:	d0f9      	beq.n	80066d4 <_dtoa_r+0x554>
 80066e0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80066e4:	e027      	b.n	8006736 <_dtoa_r+0x5b6>
 80066e6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80066ea:	e7d5      	b.n	8006698 <_dtoa_r+0x518>
 80066ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066f0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80066f4:	463e      	mov	r6, r7
 80066f6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80066fa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80066fe:	ee15 3a10 	vmov	r3, s10
 8006702:	3330      	adds	r3, #48	@ 0x30
 8006704:	f806 3b01 	strb.w	r3, [r6], #1
 8006708:	1bf3      	subs	r3, r6, r7
 800670a:	459a      	cmp	sl, r3
 800670c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006710:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006714:	d132      	bne.n	800677c <_dtoa_r+0x5fc>
 8006716:	ee37 7b07 	vadd.f64	d7, d7, d7
 800671a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800671e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006722:	dc18      	bgt.n	8006756 <_dtoa_r+0x5d6>
 8006724:	eeb4 7b46 	vcmp.f64	d7, d6
 8006728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800672c:	d103      	bne.n	8006736 <_dtoa_r+0x5b6>
 800672e:	ee15 3a10 	vmov	r3, s10
 8006732:	07db      	lsls	r3, r3, #31
 8006734:	d40f      	bmi.n	8006756 <_dtoa_r+0x5d6>
 8006736:	9901      	ldr	r1, [sp, #4]
 8006738:	4648      	mov	r0, r9
 800673a:	f000 fbbf 	bl	8006ebc <_Bfree>
 800673e:	2300      	movs	r3, #0
 8006740:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006742:	7033      	strb	r3, [r6, #0]
 8006744:	f108 0301 	add.w	r3, r8, #1
 8006748:	6013      	str	r3, [r2, #0]
 800674a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 824b 	beq.w	8006be8 <_dtoa_r+0xa68>
 8006752:	601e      	str	r6, [r3, #0]
 8006754:	e248      	b.n	8006be8 <_dtoa_r+0xa68>
 8006756:	f8cd 8014 	str.w	r8, [sp, #20]
 800675a:	4633      	mov	r3, r6
 800675c:	461e      	mov	r6, r3
 800675e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006762:	2a39      	cmp	r2, #57	@ 0x39
 8006764:	d106      	bne.n	8006774 <_dtoa_r+0x5f4>
 8006766:	429f      	cmp	r7, r3
 8006768:	d1f8      	bne.n	800675c <_dtoa_r+0x5dc>
 800676a:	9a05      	ldr	r2, [sp, #20]
 800676c:	3201      	adds	r2, #1
 800676e:	9205      	str	r2, [sp, #20]
 8006770:	2230      	movs	r2, #48	@ 0x30
 8006772:	703a      	strb	r2, [r7, #0]
 8006774:	781a      	ldrb	r2, [r3, #0]
 8006776:	3201      	adds	r2, #1
 8006778:	701a      	strb	r2, [r3, #0]
 800677a:	e7b1      	b.n	80066e0 <_dtoa_r+0x560>
 800677c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006780:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006788:	d1b5      	bne.n	80066f6 <_dtoa_r+0x576>
 800678a:	e7d4      	b.n	8006736 <_dtoa_r+0x5b6>
 800678c:	0800a690 	.word	0x0800a690
 8006790:	0800a668 	.word	0x0800a668
 8006794:	9908      	ldr	r1, [sp, #32]
 8006796:	2900      	cmp	r1, #0
 8006798:	f000 80e9 	beq.w	800696e <_dtoa_r+0x7ee>
 800679c:	9907      	ldr	r1, [sp, #28]
 800679e:	2901      	cmp	r1, #1
 80067a0:	f300 80cb 	bgt.w	800693a <_dtoa_r+0x7ba>
 80067a4:	2d00      	cmp	r5, #0
 80067a6:	f000 80c4 	beq.w	8006932 <_dtoa_r+0x7b2>
 80067aa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80067ae:	9e04      	ldr	r6, [sp, #16]
 80067b0:	461c      	mov	r4, r3
 80067b2:	9305      	str	r3, [sp, #20]
 80067b4:	9b04      	ldr	r3, [sp, #16]
 80067b6:	4413      	add	r3, r2
 80067b8:	9304      	str	r3, [sp, #16]
 80067ba:	9b06      	ldr	r3, [sp, #24]
 80067bc:	2101      	movs	r1, #1
 80067be:	4413      	add	r3, r2
 80067c0:	4648      	mov	r0, r9
 80067c2:	9306      	str	r3, [sp, #24]
 80067c4:	f000 fc78 	bl	80070b8 <__i2b>
 80067c8:	9b05      	ldr	r3, [sp, #20]
 80067ca:	4605      	mov	r5, r0
 80067cc:	b166      	cbz	r6, 80067e8 <_dtoa_r+0x668>
 80067ce:	9a06      	ldr	r2, [sp, #24]
 80067d0:	2a00      	cmp	r2, #0
 80067d2:	dd09      	ble.n	80067e8 <_dtoa_r+0x668>
 80067d4:	42b2      	cmp	r2, r6
 80067d6:	9904      	ldr	r1, [sp, #16]
 80067d8:	bfa8      	it	ge
 80067da:	4632      	movge	r2, r6
 80067dc:	1a89      	subs	r1, r1, r2
 80067de:	9104      	str	r1, [sp, #16]
 80067e0:	9906      	ldr	r1, [sp, #24]
 80067e2:	1ab6      	subs	r6, r6, r2
 80067e4:	1a8a      	subs	r2, r1, r2
 80067e6:	9206      	str	r2, [sp, #24]
 80067e8:	b30b      	cbz	r3, 800682e <_dtoa_r+0x6ae>
 80067ea:	9a08      	ldr	r2, [sp, #32]
 80067ec:	2a00      	cmp	r2, #0
 80067ee:	f000 80c5 	beq.w	800697c <_dtoa_r+0x7fc>
 80067f2:	2c00      	cmp	r4, #0
 80067f4:	f000 80bf 	beq.w	8006976 <_dtoa_r+0x7f6>
 80067f8:	4629      	mov	r1, r5
 80067fa:	4622      	mov	r2, r4
 80067fc:	4648      	mov	r0, r9
 80067fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006800:	f000 fd12 	bl	8007228 <__pow5mult>
 8006804:	9a01      	ldr	r2, [sp, #4]
 8006806:	4601      	mov	r1, r0
 8006808:	4605      	mov	r5, r0
 800680a:	4648      	mov	r0, r9
 800680c:	f000 fc6a 	bl	80070e4 <__multiply>
 8006810:	9901      	ldr	r1, [sp, #4]
 8006812:	9005      	str	r0, [sp, #20]
 8006814:	4648      	mov	r0, r9
 8006816:	f000 fb51 	bl	8006ebc <_Bfree>
 800681a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800681c:	1b1b      	subs	r3, r3, r4
 800681e:	f000 80b0 	beq.w	8006982 <_dtoa_r+0x802>
 8006822:	9905      	ldr	r1, [sp, #20]
 8006824:	461a      	mov	r2, r3
 8006826:	4648      	mov	r0, r9
 8006828:	f000 fcfe 	bl	8007228 <__pow5mult>
 800682c:	9001      	str	r0, [sp, #4]
 800682e:	2101      	movs	r1, #1
 8006830:	4648      	mov	r0, r9
 8006832:	f000 fc41 	bl	80070b8 <__i2b>
 8006836:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006838:	4604      	mov	r4, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 81da 	beq.w	8006bf4 <_dtoa_r+0xa74>
 8006840:	461a      	mov	r2, r3
 8006842:	4601      	mov	r1, r0
 8006844:	4648      	mov	r0, r9
 8006846:	f000 fcef 	bl	8007228 <__pow5mult>
 800684a:	9b07      	ldr	r3, [sp, #28]
 800684c:	2b01      	cmp	r3, #1
 800684e:	4604      	mov	r4, r0
 8006850:	f300 80a0 	bgt.w	8006994 <_dtoa_r+0x814>
 8006854:	9b02      	ldr	r3, [sp, #8]
 8006856:	2b00      	cmp	r3, #0
 8006858:	f040 8096 	bne.w	8006988 <_dtoa_r+0x808>
 800685c:	9b03      	ldr	r3, [sp, #12]
 800685e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006862:	2a00      	cmp	r2, #0
 8006864:	f040 8092 	bne.w	800698c <_dtoa_r+0x80c>
 8006868:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800686c:	0d12      	lsrs	r2, r2, #20
 800686e:	0512      	lsls	r2, r2, #20
 8006870:	2a00      	cmp	r2, #0
 8006872:	f000 808d 	beq.w	8006990 <_dtoa_r+0x810>
 8006876:	9b04      	ldr	r3, [sp, #16]
 8006878:	3301      	adds	r3, #1
 800687a:	9304      	str	r3, [sp, #16]
 800687c:	9b06      	ldr	r3, [sp, #24]
 800687e:	3301      	adds	r3, #1
 8006880:	9306      	str	r3, [sp, #24]
 8006882:	2301      	movs	r3, #1
 8006884:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006886:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006888:	2b00      	cmp	r3, #0
 800688a:	f000 81b9 	beq.w	8006c00 <_dtoa_r+0xa80>
 800688e:	6922      	ldr	r2, [r4, #16]
 8006890:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006894:	6910      	ldr	r0, [r2, #16]
 8006896:	f000 fbc3 	bl	8007020 <__hi0bits>
 800689a:	f1c0 0020 	rsb	r0, r0, #32
 800689e:	9b06      	ldr	r3, [sp, #24]
 80068a0:	4418      	add	r0, r3
 80068a2:	f010 001f 	ands.w	r0, r0, #31
 80068a6:	f000 8081 	beq.w	80069ac <_dtoa_r+0x82c>
 80068aa:	f1c0 0220 	rsb	r2, r0, #32
 80068ae:	2a04      	cmp	r2, #4
 80068b0:	dd73      	ble.n	800699a <_dtoa_r+0x81a>
 80068b2:	9b04      	ldr	r3, [sp, #16]
 80068b4:	f1c0 001c 	rsb	r0, r0, #28
 80068b8:	4403      	add	r3, r0
 80068ba:	9304      	str	r3, [sp, #16]
 80068bc:	9b06      	ldr	r3, [sp, #24]
 80068be:	4406      	add	r6, r0
 80068c0:	4403      	add	r3, r0
 80068c2:	9306      	str	r3, [sp, #24]
 80068c4:	9b04      	ldr	r3, [sp, #16]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	dd05      	ble.n	80068d6 <_dtoa_r+0x756>
 80068ca:	9901      	ldr	r1, [sp, #4]
 80068cc:	461a      	mov	r2, r3
 80068ce:	4648      	mov	r0, r9
 80068d0:	f000 fd04 	bl	80072dc <__lshift>
 80068d4:	9001      	str	r0, [sp, #4]
 80068d6:	9b06      	ldr	r3, [sp, #24]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	dd05      	ble.n	80068e8 <_dtoa_r+0x768>
 80068dc:	4621      	mov	r1, r4
 80068de:	461a      	mov	r2, r3
 80068e0:	4648      	mov	r0, r9
 80068e2:	f000 fcfb 	bl	80072dc <__lshift>
 80068e6:	4604      	mov	r4, r0
 80068e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d060      	beq.n	80069b0 <_dtoa_r+0x830>
 80068ee:	9801      	ldr	r0, [sp, #4]
 80068f0:	4621      	mov	r1, r4
 80068f2:	f000 fd5f 	bl	80073b4 <__mcmp>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	da5a      	bge.n	80069b0 <_dtoa_r+0x830>
 80068fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80068fe:	9305      	str	r3, [sp, #20]
 8006900:	9901      	ldr	r1, [sp, #4]
 8006902:	2300      	movs	r3, #0
 8006904:	220a      	movs	r2, #10
 8006906:	4648      	mov	r0, r9
 8006908:	f000 fafa 	bl	8006f00 <__multadd>
 800690c:	9b08      	ldr	r3, [sp, #32]
 800690e:	9001      	str	r0, [sp, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	f000 8177 	beq.w	8006c04 <_dtoa_r+0xa84>
 8006916:	4629      	mov	r1, r5
 8006918:	2300      	movs	r3, #0
 800691a:	220a      	movs	r2, #10
 800691c:	4648      	mov	r0, r9
 800691e:	f000 faef 	bl	8006f00 <__multadd>
 8006922:	f1bb 0f00 	cmp.w	fp, #0
 8006926:	4605      	mov	r5, r0
 8006928:	dc6e      	bgt.n	8006a08 <_dtoa_r+0x888>
 800692a:	9b07      	ldr	r3, [sp, #28]
 800692c:	2b02      	cmp	r3, #2
 800692e:	dc48      	bgt.n	80069c2 <_dtoa_r+0x842>
 8006930:	e06a      	b.n	8006a08 <_dtoa_r+0x888>
 8006932:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006934:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006938:	e739      	b.n	80067ae <_dtoa_r+0x62e>
 800693a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800693e:	42a3      	cmp	r3, r4
 8006940:	db07      	blt.n	8006952 <_dtoa_r+0x7d2>
 8006942:	f1ba 0f00 	cmp.w	sl, #0
 8006946:	eba3 0404 	sub.w	r4, r3, r4
 800694a:	db0b      	blt.n	8006964 <_dtoa_r+0x7e4>
 800694c:	9e04      	ldr	r6, [sp, #16]
 800694e:	4652      	mov	r2, sl
 8006950:	e72f      	b.n	80067b2 <_dtoa_r+0x632>
 8006952:	1ae2      	subs	r2, r4, r3
 8006954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006956:	9e04      	ldr	r6, [sp, #16]
 8006958:	4413      	add	r3, r2
 800695a:	930a      	str	r3, [sp, #40]	@ 0x28
 800695c:	4652      	mov	r2, sl
 800695e:	4623      	mov	r3, r4
 8006960:	2400      	movs	r4, #0
 8006962:	e726      	b.n	80067b2 <_dtoa_r+0x632>
 8006964:	9a04      	ldr	r2, [sp, #16]
 8006966:	eba2 060a 	sub.w	r6, r2, sl
 800696a:	2200      	movs	r2, #0
 800696c:	e721      	b.n	80067b2 <_dtoa_r+0x632>
 800696e:	9e04      	ldr	r6, [sp, #16]
 8006970:	9d08      	ldr	r5, [sp, #32]
 8006972:	461c      	mov	r4, r3
 8006974:	e72a      	b.n	80067cc <_dtoa_r+0x64c>
 8006976:	9a01      	ldr	r2, [sp, #4]
 8006978:	9205      	str	r2, [sp, #20]
 800697a:	e752      	b.n	8006822 <_dtoa_r+0x6a2>
 800697c:	9901      	ldr	r1, [sp, #4]
 800697e:	461a      	mov	r2, r3
 8006980:	e751      	b.n	8006826 <_dtoa_r+0x6a6>
 8006982:	9b05      	ldr	r3, [sp, #20]
 8006984:	9301      	str	r3, [sp, #4]
 8006986:	e752      	b.n	800682e <_dtoa_r+0x6ae>
 8006988:	2300      	movs	r3, #0
 800698a:	e77b      	b.n	8006884 <_dtoa_r+0x704>
 800698c:	9b02      	ldr	r3, [sp, #8]
 800698e:	e779      	b.n	8006884 <_dtoa_r+0x704>
 8006990:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006992:	e778      	b.n	8006886 <_dtoa_r+0x706>
 8006994:	2300      	movs	r3, #0
 8006996:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006998:	e779      	b.n	800688e <_dtoa_r+0x70e>
 800699a:	d093      	beq.n	80068c4 <_dtoa_r+0x744>
 800699c:	9b04      	ldr	r3, [sp, #16]
 800699e:	321c      	adds	r2, #28
 80069a0:	4413      	add	r3, r2
 80069a2:	9304      	str	r3, [sp, #16]
 80069a4:	9b06      	ldr	r3, [sp, #24]
 80069a6:	4416      	add	r6, r2
 80069a8:	4413      	add	r3, r2
 80069aa:	e78a      	b.n	80068c2 <_dtoa_r+0x742>
 80069ac:	4602      	mov	r2, r0
 80069ae:	e7f5      	b.n	800699c <_dtoa_r+0x81c>
 80069b0:	f1ba 0f00 	cmp.w	sl, #0
 80069b4:	f8cd 8014 	str.w	r8, [sp, #20]
 80069b8:	46d3      	mov	fp, sl
 80069ba:	dc21      	bgt.n	8006a00 <_dtoa_r+0x880>
 80069bc:	9b07      	ldr	r3, [sp, #28]
 80069be:	2b02      	cmp	r3, #2
 80069c0:	dd1e      	ble.n	8006a00 <_dtoa_r+0x880>
 80069c2:	f1bb 0f00 	cmp.w	fp, #0
 80069c6:	f47f addc 	bne.w	8006582 <_dtoa_r+0x402>
 80069ca:	4621      	mov	r1, r4
 80069cc:	465b      	mov	r3, fp
 80069ce:	2205      	movs	r2, #5
 80069d0:	4648      	mov	r0, r9
 80069d2:	f000 fa95 	bl	8006f00 <__multadd>
 80069d6:	4601      	mov	r1, r0
 80069d8:	4604      	mov	r4, r0
 80069da:	9801      	ldr	r0, [sp, #4]
 80069dc:	f000 fcea 	bl	80073b4 <__mcmp>
 80069e0:	2800      	cmp	r0, #0
 80069e2:	f77f adce 	ble.w	8006582 <_dtoa_r+0x402>
 80069e6:	463e      	mov	r6, r7
 80069e8:	2331      	movs	r3, #49	@ 0x31
 80069ea:	f806 3b01 	strb.w	r3, [r6], #1
 80069ee:	9b05      	ldr	r3, [sp, #20]
 80069f0:	3301      	adds	r3, #1
 80069f2:	9305      	str	r3, [sp, #20]
 80069f4:	e5c9      	b.n	800658a <_dtoa_r+0x40a>
 80069f6:	f8cd 8014 	str.w	r8, [sp, #20]
 80069fa:	4654      	mov	r4, sl
 80069fc:	4625      	mov	r5, r4
 80069fe:	e7f2      	b.n	80069e6 <_dtoa_r+0x866>
 8006a00:	9b08      	ldr	r3, [sp, #32]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 8102 	beq.w	8006c0c <_dtoa_r+0xa8c>
 8006a08:	2e00      	cmp	r6, #0
 8006a0a:	dd05      	ble.n	8006a18 <_dtoa_r+0x898>
 8006a0c:	4629      	mov	r1, r5
 8006a0e:	4632      	mov	r2, r6
 8006a10:	4648      	mov	r0, r9
 8006a12:	f000 fc63 	bl	80072dc <__lshift>
 8006a16:	4605      	mov	r5, r0
 8006a18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d058      	beq.n	8006ad0 <_dtoa_r+0x950>
 8006a1e:	6869      	ldr	r1, [r5, #4]
 8006a20:	4648      	mov	r0, r9
 8006a22:	f000 fa0b 	bl	8006e3c <_Balloc>
 8006a26:	4606      	mov	r6, r0
 8006a28:	b928      	cbnz	r0, 8006a36 <_dtoa_r+0x8b6>
 8006a2a:	4b82      	ldr	r3, [pc, #520]	@ (8006c34 <_dtoa_r+0xab4>)
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006a32:	f7ff bbbe 	b.w	80061b2 <_dtoa_r+0x32>
 8006a36:	692a      	ldr	r2, [r5, #16]
 8006a38:	3202      	adds	r2, #2
 8006a3a:	0092      	lsls	r2, r2, #2
 8006a3c:	f105 010c 	add.w	r1, r5, #12
 8006a40:	300c      	adds	r0, #12
 8006a42:	f001 ff19 	bl	8008878 <memcpy>
 8006a46:	2201      	movs	r2, #1
 8006a48:	4631      	mov	r1, r6
 8006a4a:	4648      	mov	r0, r9
 8006a4c:	f000 fc46 	bl	80072dc <__lshift>
 8006a50:	1c7b      	adds	r3, r7, #1
 8006a52:	9304      	str	r3, [sp, #16]
 8006a54:	eb07 030b 	add.w	r3, r7, fp
 8006a58:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a5a:	9b02      	ldr	r3, [sp, #8]
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	46a8      	mov	r8, r5
 8006a62:	9308      	str	r3, [sp, #32]
 8006a64:	4605      	mov	r5, r0
 8006a66:	9b04      	ldr	r3, [sp, #16]
 8006a68:	9801      	ldr	r0, [sp, #4]
 8006a6a:	4621      	mov	r1, r4
 8006a6c:	f103 3bff 	add.w	fp, r3, #4294967295
 8006a70:	f7ff fafc 	bl	800606c <quorem>
 8006a74:	4641      	mov	r1, r8
 8006a76:	9002      	str	r0, [sp, #8]
 8006a78:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006a7c:	9801      	ldr	r0, [sp, #4]
 8006a7e:	f000 fc99 	bl	80073b4 <__mcmp>
 8006a82:	462a      	mov	r2, r5
 8006a84:	9006      	str	r0, [sp, #24]
 8006a86:	4621      	mov	r1, r4
 8006a88:	4648      	mov	r0, r9
 8006a8a:	f000 fcaf 	bl	80073ec <__mdiff>
 8006a8e:	68c2      	ldr	r2, [r0, #12]
 8006a90:	4606      	mov	r6, r0
 8006a92:	b9fa      	cbnz	r2, 8006ad4 <_dtoa_r+0x954>
 8006a94:	4601      	mov	r1, r0
 8006a96:	9801      	ldr	r0, [sp, #4]
 8006a98:	f000 fc8c 	bl	80073b4 <__mcmp>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	4631      	mov	r1, r6
 8006aa0:	4648      	mov	r0, r9
 8006aa2:	920a      	str	r2, [sp, #40]	@ 0x28
 8006aa4:	f000 fa0a 	bl	8006ebc <_Bfree>
 8006aa8:	9b07      	ldr	r3, [sp, #28]
 8006aaa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006aac:	9e04      	ldr	r6, [sp, #16]
 8006aae:	ea42 0103 	orr.w	r1, r2, r3
 8006ab2:	9b08      	ldr	r3, [sp, #32]
 8006ab4:	4319      	orrs	r1, r3
 8006ab6:	d10f      	bne.n	8006ad8 <_dtoa_r+0x958>
 8006ab8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006abc:	d028      	beq.n	8006b10 <_dtoa_r+0x990>
 8006abe:	9b06      	ldr	r3, [sp, #24]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	dd02      	ble.n	8006aca <_dtoa_r+0x94a>
 8006ac4:	9b02      	ldr	r3, [sp, #8]
 8006ac6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8006aca:	f88b a000 	strb.w	sl, [fp]
 8006ace:	e55e      	b.n	800658e <_dtoa_r+0x40e>
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	e7bd      	b.n	8006a50 <_dtoa_r+0x8d0>
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	e7e2      	b.n	8006a9e <_dtoa_r+0x91e>
 8006ad8:	9b06      	ldr	r3, [sp, #24]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	db04      	blt.n	8006ae8 <_dtoa_r+0x968>
 8006ade:	9907      	ldr	r1, [sp, #28]
 8006ae0:	430b      	orrs	r3, r1
 8006ae2:	9908      	ldr	r1, [sp, #32]
 8006ae4:	430b      	orrs	r3, r1
 8006ae6:	d120      	bne.n	8006b2a <_dtoa_r+0x9aa>
 8006ae8:	2a00      	cmp	r2, #0
 8006aea:	ddee      	ble.n	8006aca <_dtoa_r+0x94a>
 8006aec:	9901      	ldr	r1, [sp, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	4648      	mov	r0, r9
 8006af2:	f000 fbf3 	bl	80072dc <__lshift>
 8006af6:	4621      	mov	r1, r4
 8006af8:	9001      	str	r0, [sp, #4]
 8006afa:	f000 fc5b 	bl	80073b4 <__mcmp>
 8006afe:	2800      	cmp	r0, #0
 8006b00:	dc03      	bgt.n	8006b0a <_dtoa_r+0x98a>
 8006b02:	d1e2      	bne.n	8006aca <_dtoa_r+0x94a>
 8006b04:	f01a 0f01 	tst.w	sl, #1
 8006b08:	d0df      	beq.n	8006aca <_dtoa_r+0x94a>
 8006b0a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006b0e:	d1d9      	bne.n	8006ac4 <_dtoa_r+0x944>
 8006b10:	2339      	movs	r3, #57	@ 0x39
 8006b12:	f88b 3000 	strb.w	r3, [fp]
 8006b16:	4633      	mov	r3, r6
 8006b18:	461e      	mov	r6, r3
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006b20:	2a39      	cmp	r2, #57	@ 0x39
 8006b22:	d052      	beq.n	8006bca <_dtoa_r+0xa4a>
 8006b24:	3201      	adds	r2, #1
 8006b26:	701a      	strb	r2, [r3, #0]
 8006b28:	e531      	b.n	800658e <_dtoa_r+0x40e>
 8006b2a:	2a00      	cmp	r2, #0
 8006b2c:	dd07      	ble.n	8006b3e <_dtoa_r+0x9be>
 8006b2e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006b32:	d0ed      	beq.n	8006b10 <_dtoa_r+0x990>
 8006b34:	f10a 0301 	add.w	r3, sl, #1
 8006b38:	f88b 3000 	strb.w	r3, [fp]
 8006b3c:	e527      	b.n	800658e <_dtoa_r+0x40e>
 8006b3e:	9b04      	ldr	r3, [sp, #16]
 8006b40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b42:	f803 ac01 	strb.w	sl, [r3, #-1]
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d029      	beq.n	8006b9e <_dtoa_r+0xa1e>
 8006b4a:	9901      	ldr	r1, [sp, #4]
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	220a      	movs	r2, #10
 8006b50:	4648      	mov	r0, r9
 8006b52:	f000 f9d5 	bl	8006f00 <__multadd>
 8006b56:	45a8      	cmp	r8, r5
 8006b58:	9001      	str	r0, [sp, #4]
 8006b5a:	f04f 0300 	mov.w	r3, #0
 8006b5e:	f04f 020a 	mov.w	r2, #10
 8006b62:	4641      	mov	r1, r8
 8006b64:	4648      	mov	r0, r9
 8006b66:	d107      	bne.n	8006b78 <_dtoa_r+0x9f8>
 8006b68:	f000 f9ca 	bl	8006f00 <__multadd>
 8006b6c:	4680      	mov	r8, r0
 8006b6e:	4605      	mov	r5, r0
 8006b70:	9b04      	ldr	r3, [sp, #16]
 8006b72:	3301      	adds	r3, #1
 8006b74:	9304      	str	r3, [sp, #16]
 8006b76:	e776      	b.n	8006a66 <_dtoa_r+0x8e6>
 8006b78:	f000 f9c2 	bl	8006f00 <__multadd>
 8006b7c:	4629      	mov	r1, r5
 8006b7e:	4680      	mov	r8, r0
 8006b80:	2300      	movs	r3, #0
 8006b82:	220a      	movs	r2, #10
 8006b84:	4648      	mov	r0, r9
 8006b86:	f000 f9bb 	bl	8006f00 <__multadd>
 8006b8a:	4605      	mov	r5, r0
 8006b8c:	e7f0      	b.n	8006b70 <_dtoa_r+0x9f0>
 8006b8e:	f1bb 0f00 	cmp.w	fp, #0
 8006b92:	bfcc      	ite	gt
 8006b94:	465e      	movgt	r6, fp
 8006b96:	2601      	movle	r6, #1
 8006b98:	443e      	add	r6, r7
 8006b9a:	f04f 0800 	mov.w	r8, #0
 8006b9e:	9901      	ldr	r1, [sp, #4]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	4648      	mov	r0, r9
 8006ba4:	f000 fb9a 	bl	80072dc <__lshift>
 8006ba8:	4621      	mov	r1, r4
 8006baa:	9001      	str	r0, [sp, #4]
 8006bac:	f000 fc02 	bl	80073b4 <__mcmp>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	dcb0      	bgt.n	8006b16 <_dtoa_r+0x996>
 8006bb4:	d102      	bne.n	8006bbc <_dtoa_r+0xa3c>
 8006bb6:	f01a 0f01 	tst.w	sl, #1
 8006bba:	d1ac      	bne.n	8006b16 <_dtoa_r+0x996>
 8006bbc:	4633      	mov	r3, r6
 8006bbe:	461e      	mov	r6, r3
 8006bc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bc4:	2a30      	cmp	r2, #48	@ 0x30
 8006bc6:	d0fa      	beq.n	8006bbe <_dtoa_r+0xa3e>
 8006bc8:	e4e1      	b.n	800658e <_dtoa_r+0x40e>
 8006bca:	429f      	cmp	r7, r3
 8006bcc:	d1a4      	bne.n	8006b18 <_dtoa_r+0x998>
 8006bce:	9b05      	ldr	r3, [sp, #20]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	9305      	str	r3, [sp, #20]
 8006bd4:	2331      	movs	r3, #49	@ 0x31
 8006bd6:	703b      	strb	r3, [r7, #0]
 8006bd8:	e4d9      	b.n	800658e <_dtoa_r+0x40e>
 8006bda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006bdc:	4f16      	ldr	r7, [pc, #88]	@ (8006c38 <_dtoa_r+0xab8>)
 8006bde:	b11b      	cbz	r3, 8006be8 <_dtoa_r+0xa68>
 8006be0:	f107 0308 	add.w	r3, r7, #8
 8006be4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006be6:	6013      	str	r3, [r2, #0]
 8006be8:	4638      	mov	r0, r7
 8006bea:	b011      	add	sp, #68	@ 0x44
 8006bec:	ecbd 8b02 	vpop	{d8}
 8006bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf4:	9b07      	ldr	r3, [sp, #28]
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	f77f ae2c 	ble.w	8006854 <_dtoa_r+0x6d4>
 8006bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bfe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c00:	2001      	movs	r0, #1
 8006c02:	e64c      	b.n	800689e <_dtoa_r+0x71e>
 8006c04:	f1bb 0f00 	cmp.w	fp, #0
 8006c08:	f77f aed8 	ble.w	80069bc <_dtoa_r+0x83c>
 8006c0c:	463e      	mov	r6, r7
 8006c0e:	9801      	ldr	r0, [sp, #4]
 8006c10:	4621      	mov	r1, r4
 8006c12:	f7ff fa2b 	bl	800606c <quorem>
 8006c16:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006c1a:	f806 ab01 	strb.w	sl, [r6], #1
 8006c1e:	1bf2      	subs	r2, r6, r7
 8006c20:	4593      	cmp	fp, r2
 8006c22:	ddb4      	ble.n	8006b8e <_dtoa_r+0xa0e>
 8006c24:	9901      	ldr	r1, [sp, #4]
 8006c26:	2300      	movs	r3, #0
 8006c28:	220a      	movs	r2, #10
 8006c2a:	4648      	mov	r0, r9
 8006c2c:	f000 f968 	bl	8006f00 <__multadd>
 8006c30:	9001      	str	r0, [sp, #4]
 8006c32:	e7ec      	b.n	8006c0e <_dtoa_r+0xa8e>
 8006c34:	0800a539 	.word	0x0800a539
 8006c38:	0800a4bd 	.word	0x0800a4bd

08006c3c <_free_r>:
 8006c3c:	b538      	push	{r3, r4, r5, lr}
 8006c3e:	4605      	mov	r5, r0
 8006c40:	2900      	cmp	r1, #0
 8006c42:	d041      	beq.n	8006cc8 <_free_r+0x8c>
 8006c44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c48:	1f0c      	subs	r4, r1, #4
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	bfb8      	it	lt
 8006c4e:	18e4      	addlt	r4, r4, r3
 8006c50:	f000 f8e8 	bl	8006e24 <__malloc_lock>
 8006c54:	4a1d      	ldr	r2, [pc, #116]	@ (8006ccc <_free_r+0x90>)
 8006c56:	6813      	ldr	r3, [r2, #0]
 8006c58:	b933      	cbnz	r3, 8006c68 <_free_r+0x2c>
 8006c5a:	6063      	str	r3, [r4, #4]
 8006c5c:	6014      	str	r4, [r2, #0]
 8006c5e:	4628      	mov	r0, r5
 8006c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c64:	f000 b8e4 	b.w	8006e30 <__malloc_unlock>
 8006c68:	42a3      	cmp	r3, r4
 8006c6a:	d908      	bls.n	8006c7e <_free_r+0x42>
 8006c6c:	6820      	ldr	r0, [r4, #0]
 8006c6e:	1821      	adds	r1, r4, r0
 8006c70:	428b      	cmp	r3, r1
 8006c72:	bf01      	itttt	eq
 8006c74:	6819      	ldreq	r1, [r3, #0]
 8006c76:	685b      	ldreq	r3, [r3, #4]
 8006c78:	1809      	addeq	r1, r1, r0
 8006c7a:	6021      	streq	r1, [r4, #0]
 8006c7c:	e7ed      	b.n	8006c5a <_free_r+0x1e>
 8006c7e:	461a      	mov	r2, r3
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	b10b      	cbz	r3, 8006c88 <_free_r+0x4c>
 8006c84:	42a3      	cmp	r3, r4
 8006c86:	d9fa      	bls.n	8006c7e <_free_r+0x42>
 8006c88:	6811      	ldr	r1, [r2, #0]
 8006c8a:	1850      	adds	r0, r2, r1
 8006c8c:	42a0      	cmp	r0, r4
 8006c8e:	d10b      	bne.n	8006ca8 <_free_r+0x6c>
 8006c90:	6820      	ldr	r0, [r4, #0]
 8006c92:	4401      	add	r1, r0
 8006c94:	1850      	adds	r0, r2, r1
 8006c96:	4283      	cmp	r3, r0
 8006c98:	6011      	str	r1, [r2, #0]
 8006c9a:	d1e0      	bne.n	8006c5e <_free_r+0x22>
 8006c9c:	6818      	ldr	r0, [r3, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	6053      	str	r3, [r2, #4]
 8006ca2:	4408      	add	r0, r1
 8006ca4:	6010      	str	r0, [r2, #0]
 8006ca6:	e7da      	b.n	8006c5e <_free_r+0x22>
 8006ca8:	d902      	bls.n	8006cb0 <_free_r+0x74>
 8006caa:	230c      	movs	r3, #12
 8006cac:	602b      	str	r3, [r5, #0]
 8006cae:	e7d6      	b.n	8006c5e <_free_r+0x22>
 8006cb0:	6820      	ldr	r0, [r4, #0]
 8006cb2:	1821      	adds	r1, r4, r0
 8006cb4:	428b      	cmp	r3, r1
 8006cb6:	bf04      	itt	eq
 8006cb8:	6819      	ldreq	r1, [r3, #0]
 8006cba:	685b      	ldreq	r3, [r3, #4]
 8006cbc:	6063      	str	r3, [r4, #4]
 8006cbe:	bf04      	itt	eq
 8006cc0:	1809      	addeq	r1, r1, r0
 8006cc2:	6021      	streq	r1, [r4, #0]
 8006cc4:	6054      	str	r4, [r2, #4]
 8006cc6:	e7ca      	b.n	8006c5e <_free_r+0x22>
 8006cc8:	bd38      	pop	{r3, r4, r5, pc}
 8006cca:	bf00      	nop
 8006ccc:	24000460 	.word	0x24000460

08006cd0 <malloc>:
 8006cd0:	4b02      	ldr	r3, [pc, #8]	@ (8006cdc <malloc+0xc>)
 8006cd2:	4601      	mov	r1, r0
 8006cd4:	6818      	ldr	r0, [r3, #0]
 8006cd6:	f000 b825 	b.w	8006d24 <_malloc_r>
 8006cda:	bf00      	nop
 8006cdc:	24000060 	.word	0x24000060

08006ce0 <sbrk_aligned>:
 8006ce0:	b570      	push	{r4, r5, r6, lr}
 8006ce2:	4e0f      	ldr	r6, [pc, #60]	@ (8006d20 <sbrk_aligned+0x40>)
 8006ce4:	460c      	mov	r4, r1
 8006ce6:	6831      	ldr	r1, [r6, #0]
 8006ce8:	4605      	mov	r5, r0
 8006cea:	b911      	cbnz	r1, 8006cf2 <sbrk_aligned+0x12>
 8006cec:	f001 fdb4 	bl	8008858 <_sbrk_r>
 8006cf0:	6030      	str	r0, [r6, #0]
 8006cf2:	4621      	mov	r1, r4
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	f001 fdaf 	bl	8008858 <_sbrk_r>
 8006cfa:	1c43      	adds	r3, r0, #1
 8006cfc:	d103      	bne.n	8006d06 <sbrk_aligned+0x26>
 8006cfe:	f04f 34ff 	mov.w	r4, #4294967295
 8006d02:	4620      	mov	r0, r4
 8006d04:	bd70      	pop	{r4, r5, r6, pc}
 8006d06:	1cc4      	adds	r4, r0, #3
 8006d08:	f024 0403 	bic.w	r4, r4, #3
 8006d0c:	42a0      	cmp	r0, r4
 8006d0e:	d0f8      	beq.n	8006d02 <sbrk_aligned+0x22>
 8006d10:	1a21      	subs	r1, r4, r0
 8006d12:	4628      	mov	r0, r5
 8006d14:	f001 fda0 	bl	8008858 <_sbrk_r>
 8006d18:	3001      	adds	r0, #1
 8006d1a:	d1f2      	bne.n	8006d02 <sbrk_aligned+0x22>
 8006d1c:	e7ef      	b.n	8006cfe <sbrk_aligned+0x1e>
 8006d1e:	bf00      	nop
 8006d20:	2400045c 	.word	0x2400045c

08006d24 <_malloc_r>:
 8006d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d28:	1ccd      	adds	r5, r1, #3
 8006d2a:	f025 0503 	bic.w	r5, r5, #3
 8006d2e:	3508      	adds	r5, #8
 8006d30:	2d0c      	cmp	r5, #12
 8006d32:	bf38      	it	cc
 8006d34:	250c      	movcc	r5, #12
 8006d36:	2d00      	cmp	r5, #0
 8006d38:	4606      	mov	r6, r0
 8006d3a:	db01      	blt.n	8006d40 <_malloc_r+0x1c>
 8006d3c:	42a9      	cmp	r1, r5
 8006d3e:	d904      	bls.n	8006d4a <_malloc_r+0x26>
 8006d40:	230c      	movs	r3, #12
 8006d42:	6033      	str	r3, [r6, #0]
 8006d44:	2000      	movs	r0, #0
 8006d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006e20 <_malloc_r+0xfc>
 8006d4e:	f000 f869 	bl	8006e24 <__malloc_lock>
 8006d52:	f8d8 3000 	ldr.w	r3, [r8]
 8006d56:	461c      	mov	r4, r3
 8006d58:	bb44      	cbnz	r4, 8006dac <_malloc_r+0x88>
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	f7ff ffbf 	bl	8006ce0 <sbrk_aligned>
 8006d62:	1c43      	adds	r3, r0, #1
 8006d64:	4604      	mov	r4, r0
 8006d66:	d158      	bne.n	8006e1a <_malloc_r+0xf6>
 8006d68:	f8d8 4000 	ldr.w	r4, [r8]
 8006d6c:	4627      	mov	r7, r4
 8006d6e:	2f00      	cmp	r7, #0
 8006d70:	d143      	bne.n	8006dfa <_malloc_r+0xd6>
 8006d72:	2c00      	cmp	r4, #0
 8006d74:	d04b      	beq.n	8006e0e <_malloc_r+0xea>
 8006d76:	6823      	ldr	r3, [r4, #0]
 8006d78:	4639      	mov	r1, r7
 8006d7a:	4630      	mov	r0, r6
 8006d7c:	eb04 0903 	add.w	r9, r4, r3
 8006d80:	f001 fd6a 	bl	8008858 <_sbrk_r>
 8006d84:	4581      	cmp	r9, r0
 8006d86:	d142      	bne.n	8006e0e <_malloc_r+0xea>
 8006d88:	6821      	ldr	r1, [r4, #0]
 8006d8a:	1a6d      	subs	r5, r5, r1
 8006d8c:	4629      	mov	r1, r5
 8006d8e:	4630      	mov	r0, r6
 8006d90:	f7ff ffa6 	bl	8006ce0 <sbrk_aligned>
 8006d94:	3001      	adds	r0, #1
 8006d96:	d03a      	beq.n	8006e0e <_malloc_r+0xea>
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	442b      	add	r3, r5
 8006d9c:	6023      	str	r3, [r4, #0]
 8006d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8006da2:	685a      	ldr	r2, [r3, #4]
 8006da4:	bb62      	cbnz	r2, 8006e00 <_malloc_r+0xdc>
 8006da6:	f8c8 7000 	str.w	r7, [r8]
 8006daa:	e00f      	b.n	8006dcc <_malloc_r+0xa8>
 8006dac:	6822      	ldr	r2, [r4, #0]
 8006dae:	1b52      	subs	r2, r2, r5
 8006db0:	d420      	bmi.n	8006df4 <_malloc_r+0xd0>
 8006db2:	2a0b      	cmp	r2, #11
 8006db4:	d917      	bls.n	8006de6 <_malloc_r+0xc2>
 8006db6:	1961      	adds	r1, r4, r5
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	6025      	str	r5, [r4, #0]
 8006dbc:	bf18      	it	ne
 8006dbe:	6059      	strne	r1, [r3, #4]
 8006dc0:	6863      	ldr	r3, [r4, #4]
 8006dc2:	bf08      	it	eq
 8006dc4:	f8c8 1000 	streq.w	r1, [r8]
 8006dc8:	5162      	str	r2, [r4, r5]
 8006dca:	604b      	str	r3, [r1, #4]
 8006dcc:	4630      	mov	r0, r6
 8006dce:	f000 f82f 	bl	8006e30 <__malloc_unlock>
 8006dd2:	f104 000b 	add.w	r0, r4, #11
 8006dd6:	1d23      	adds	r3, r4, #4
 8006dd8:	f020 0007 	bic.w	r0, r0, #7
 8006ddc:	1ac2      	subs	r2, r0, r3
 8006dde:	bf1c      	itt	ne
 8006de0:	1a1b      	subne	r3, r3, r0
 8006de2:	50a3      	strne	r3, [r4, r2]
 8006de4:	e7af      	b.n	8006d46 <_malloc_r+0x22>
 8006de6:	6862      	ldr	r2, [r4, #4]
 8006de8:	42a3      	cmp	r3, r4
 8006dea:	bf0c      	ite	eq
 8006dec:	f8c8 2000 	streq.w	r2, [r8]
 8006df0:	605a      	strne	r2, [r3, #4]
 8006df2:	e7eb      	b.n	8006dcc <_malloc_r+0xa8>
 8006df4:	4623      	mov	r3, r4
 8006df6:	6864      	ldr	r4, [r4, #4]
 8006df8:	e7ae      	b.n	8006d58 <_malloc_r+0x34>
 8006dfa:	463c      	mov	r4, r7
 8006dfc:	687f      	ldr	r7, [r7, #4]
 8006dfe:	e7b6      	b.n	8006d6e <_malloc_r+0x4a>
 8006e00:	461a      	mov	r2, r3
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	42a3      	cmp	r3, r4
 8006e06:	d1fb      	bne.n	8006e00 <_malloc_r+0xdc>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	6053      	str	r3, [r2, #4]
 8006e0c:	e7de      	b.n	8006dcc <_malloc_r+0xa8>
 8006e0e:	230c      	movs	r3, #12
 8006e10:	6033      	str	r3, [r6, #0]
 8006e12:	4630      	mov	r0, r6
 8006e14:	f000 f80c 	bl	8006e30 <__malloc_unlock>
 8006e18:	e794      	b.n	8006d44 <_malloc_r+0x20>
 8006e1a:	6005      	str	r5, [r0, #0]
 8006e1c:	e7d6      	b.n	8006dcc <_malloc_r+0xa8>
 8006e1e:	bf00      	nop
 8006e20:	24000460 	.word	0x24000460

08006e24 <__malloc_lock>:
 8006e24:	4801      	ldr	r0, [pc, #4]	@ (8006e2c <__malloc_lock+0x8>)
 8006e26:	f7ff b918 	b.w	800605a <__retarget_lock_acquire_recursive>
 8006e2a:	bf00      	nop
 8006e2c:	24000458 	.word	0x24000458

08006e30 <__malloc_unlock>:
 8006e30:	4801      	ldr	r0, [pc, #4]	@ (8006e38 <__malloc_unlock+0x8>)
 8006e32:	f7ff b913 	b.w	800605c <__retarget_lock_release_recursive>
 8006e36:	bf00      	nop
 8006e38:	24000458 	.word	0x24000458

08006e3c <_Balloc>:
 8006e3c:	b570      	push	{r4, r5, r6, lr}
 8006e3e:	69c6      	ldr	r6, [r0, #28]
 8006e40:	4604      	mov	r4, r0
 8006e42:	460d      	mov	r5, r1
 8006e44:	b976      	cbnz	r6, 8006e64 <_Balloc+0x28>
 8006e46:	2010      	movs	r0, #16
 8006e48:	f7ff ff42 	bl	8006cd0 <malloc>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	61e0      	str	r0, [r4, #28]
 8006e50:	b920      	cbnz	r0, 8006e5c <_Balloc+0x20>
 8006e52:	4b18      	ldr	r3, [pc, #96]	@ (8006eb4 <_Balloc+0x78>)
 8006e54:	4818      	ldr	r0, [pc, #96]	@ (8006eb8 <_Balloc+0x7c>)
 8006e56:	216b      	movs	r1, #107	@ 0x6b
 8006e58:	f001 fd26 	bl	80088a8 <__assert_func>
 8006e5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e60:	6006      	str	r6, [r0, #0]
 8006e62:	60c6      	str	r6, [r0, #12]
 8006e64:	69e6      	ldr	r6, [r4, #28]
 8006e66:	68f3      	ldr	r3, [r6, #12]
 8006e68:	b183      	cbz	r3, 8006e8c <_Balloc+0x50>
 8006e6a:	69e3      	ldr	r3, [r4, #28]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e72:	b9b8      	cbnz	r0, 8006ea4 <_Balloc+0x68>
 8006e74:	2101      	movs	r1, #1
 8006e76:	fa01 f605 	lsl.w	r6, r1, r5
 8006e7a:	1d72      	adds	r2, r6, #5
 8006e7c:	0092      	lsls	r2, r2, #2
 8006e7e:	4620      	mov	r0, r4
 8006e80:	f001 fd30 	bl	80088e4 <_calloc_r>
 8006e84:	b160      	cbz	r0, 8006ea0 <_Balloc+0x64>
 8006e86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e8a:	e00e      	b.n	8006eaa <_Balloc+0x6e>
 8006e8c:	2221      	movs	r2, #33	@ 0x21
 8006e8e:	2104      	movs	r1, #4
 8006e90:	4620      	mov	r0, r4
 8006e92:	f001 fd27 	bl	80088e4 <_calloc_r>
 8006e96:	69e3      	ldr	r3, [r4, #28]
 8006e98:	60f0      	str	r0, [r6, #12]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e4      	bne.n	8006e6a <_Balloc+0x2e>
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	bd70      	pop	{r4, r5, r6, pc}
 8006ea4:	6802      	ldr	r2, [r0, #0]
 8006ea6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006eb0:	e7f7      	b.n	8006ea2 <_Balloc+0x66>
 8006eb2:	bf00      	nop
 8006eb4:	0800a4ca 	.word	0x0800a4ca
 8006eb8:	0800a54a 	.word	0x0800a54a

08006ebc <_Bfree>:
 8006ebc:	b570      	push	{r4, r5, r6, lr}
 8006ebe:	69c6      	ldr	r6, [r0, #28]
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	b976      	cbnz	r6, 8006ee4 <_Bfree+0x28>
 8006ec6:	2010      	movs	r0, #16
 8006ec8:	f7ff ff02 	bl	8006cd0 <malloc>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	61e8      	str	r0, [r5, #28]
 8006ed0:	b920      	cbnz	r0, 8006edc <_Bfree+0x20>
 8006ed2:	4b09      	ldr	r3, [pc, #36]	@ (8006ef8 <_Bfree+0x3c>)
 8006ed4:	4809      	ldr	r0, [pc, #36]	@ (8006efc <_Bfree+0x40>)
 8006ed6:	218f      	movs	r1, #143	@ 0x8f
 8006ed8:	f001 fce6 	bl	80088a8 <__assert_func>
 8006edc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ee0:	6006      	str	r6, [r0, #0]
 8006ee2:	60c6      	str	r6, [r0, #12]
 8006ee4:	b13c      	cbz	r4, 8006ef6 <_Bfree+0x3a>
 8006ee6:	69eb      	ldr	r3, [r5, #28]
 8006ee8:	6862      	ldr	r2, [r4, #4]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ef0:	6021      	str	r1, [r4, #0]
 8006ef2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ef6:	bd70      	pop	{r4, r5, r6, pc}
 8006ef8:	0800a4ca 	.word	0x0800a4ca
 8006efc:	0800a54a 	.word	0x0800a54a

08006f00 <__multadd>:
 8006f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f04:	690d      	ldr	r5, [r1, #16]
 8006f06:	4607      	mov	r7, r0
 8006f08:	460c      	mov	r4, r1
 8006f0a:	461e      	mov	r6, r3
 8006f0c:	f101 0c14 	add.w	ip, r1, #20
 8006f10:	2000      	movs	r0, #0
 8006f12:	f8dc 3000 	ldr.w	r3, [ip]
 8006f16:	b299      	uxth	r1, r3
 8006f18:	fb02 6101 	mla	r1, r2, r1, r6
 8006f1c:	0c1e      	lsrs	r6, r3, #16
 8006f1e:	0c0b      	lsrs	r3, r1, #16
 8006f20:	fb02 3306 	mla	r3, r2, r6, r3
 8006f24:	b289      	uxth	r1, r1
 8006f26:	3001      	adds	r0, #1
 8006f28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f2c:	4285      	cmp	r5, r0
 8006f2e:	f84c 1b04 	str.w	r1, [ip], #4
 8006f32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f36:	dcec      	bgt.n	8006f12 <__multadd+0x12>
 8006f38:	b30e      	cbz	r6, 8006f7e <__multadd+0x7e>
 8006f3a:	68a3      	ldr	r3, [r4, #8]
 8006f3c:	42ab      	cmp	r3, r5
 8006f3e:	dc19      	bgt.n	8006f74 <__multadd+0x74>
 8006f40:	6861      	ldr	r1, [r4, #4]
 8006f42:	4638      	mov	r0, r7
 8006f44:	3101      	adds	r1, #1
 8006f46:	f7ff ff79 	bl	8006e3c <_Balloc>
 8006f4a:	4680      	mov	r8, r0
 8006f4c:	b928      	cbnz	r0, 8006f5a <__multadd+0x5a>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	4b0c      	ldr	r3, [pc, #48]	@ (8006f84 <__multadd+0x84>)
 8006f52:	480d      	ldr	r0, [pc, #52]	@ (8006f88 <__multadd+0x88>)
 8006f54:	21ba      	movs	r1, #186	@ 0xba
 8006f56:	f001 fca7 	bl	80088a8 <__assert_func>
 8006f5a:	6922      	ldr	r2, [r4, #16]
 8006f5c:	3202      	adds	r2, #2
 8006f5e:	f104 010c 	add.w	r1, r4, #12
 8006f62:	0092      	lsls	r2, r2, #2
 8006f64:	300c      	adds	r0, #12
 8006f66:	f001 fc87 	bl	8008878 <memcpy>
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	4638      	mov	r0, r7
 8006f6e:	f7ff ffa5 	bl	8006ebc <_Bfree>
 8006f72:	4644      	mov	r4, r8
 8006f74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f78:	3501      	adds	r5, #1
 8006f7a:	615e      	str	r6, [r3, #20]
 8006f7c:	6125      	str	r5, [r4, #16]
 8006f7e:	4620      	mov	r0, r4
 8006f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f84:	0800a539 	.word	0x0800a539
 8006f88:	0800a54a 	.word	0x0800a54a

08006f8c <__s2b>:
 8006f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f90:	460c      	mov	r4, r1
 8006f92:	4615      	mov	r5, r2
 8006f94:	461f      	mov	r7, r3
 8006f96:	2209      	movs	r2, #9
 8006f98:	3308      	adds	r3, #8
 8006f9a:	4606      	mov	r6, r0
 8006f9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	db09      	blt.n	8006fbc <__s2b+0x30>
 8006fa8:	4630      	mov	r0, r6
 8006faa:	f7ff ff47 	bl	8006e3c <_Balloc>
 8006fae:	b940      	cbnz	r0, 8006fc2 <__s2b+0x36>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	4b19      	ldr	r3, [pc, #100]	@ (8007018 <__s2b+0x8c>)
 8006fb4:	4819      	ldr	r0, [pc, #100]	@ (800701c <__s2b+0x90>)
 8006fb6:	21d3      	movs	r1, #211	@ 0xd3
 8006fb8:	f001 fc76 	bl	80088a8 <__assert_func>
 8006fbc:	0052      	lsls	r2, r2, #1
 8006fbe:	3101      	adds	r1, #1
 8006fc0:	e7f0      	b.n	8006fa4 <__s2b+0x18>
 8006fc2:	9b08      	ldr	r3, [sp, #32]
 8006fc4:	6143      	str	r3, [r0, #20]
 8006fc6:	2d09      	cmp	r5, #9
 8006fc8:	f04f 0301 	mov.w	r3, #1
 8006fcc:	6103      	str	r3, [r0, #16]
 8006fce:	dd16      	ble.n	8006ffe <__s2b+0x72>
 8006fd0:	f104 0909 	add.w	r9, r4, #9
 8006fd4:	46c8      	mov	r8, r9
 8006fd6:	442c      	add	r4, r5
 8006fd8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006fdc:	4601      	mov	r1, r0
 8006fde:	3b30      	subs	r3, #48	@ 0x30
 8006fe0:	220a      	movs	r2, #10
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	f7ff ff8c 	bl	8006f00 <__multadd>
 8006fe8:	45a0      	cmp	r8, r4
 8006fea:	d1f5      	bne.n	8006fd8 <__s2b+0x4c>
 8006fec:	f1a5 0408 	sub.w	r4, r5, #8
 8006ff0:	444c      	add	r4, r9
 8006ff2:	1b2d      	subs	r5, r5, r4
 8006ff4:	1963      	adds	r3, r4, r5
 8006ff6:	42bb      	cmp	r3, r7
 8006ff8:	db04      	blt.n	8007004 <__s2b+0x78>
 8006ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ffe:	340a      	adds	r4, #10
 8007000:	2509      	movs	r5, #9
 8007002:	e7f6      	b.n	8006ff2 <__s2b+0x66>
 8007004:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007008:	4601      	mov	r1, r0
 800700a:	3b30      	subs	r3, #48	@ 0x30
 800700c:	220a      	movs	r2, #10
 800700e:	4630      	mov	r0, r6
 8007010:	f7ff ff76 	bl	8006f00 <__multadd>
 8007014:	e7ee      	b.n	8006ff4 <__s2b+0x68>
 8007016:	bf00      	nop
 8007018:	0800a539 	.word	0x0800a539
 800701c:	0800a54a 	.word	0x0800a54a

08007020 <__hi0bits>:
 8007020:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007024:	4603      	mov	r3, r0
 8007026:	bf36      	itet	cc
 8007028:	0403      	lslcc	r3, r0, #16
 800702a:	2000      	movcs	r0, #0
 800702c:	2010      	movcc	r0, #16
 800702e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007032:	bf3c      	itt	cc
 8007034:	021b      	lslcc	r3, r3, #8
 8007036:	3008      	addcc	r0, #8
 8007038:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800703c:	bf3c      	itt	cc
 800703e:	011b      	lslcc	r3, r3, #4
 8007040:	3004      	addcc	r0, #4
 8007042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007046:	bf3c      	itt	cc
 8007048:	009b      	lslcc	r3, r3, #2
 800704a:	3002      	addcc	r0, #2
 800704c:	2b00      	cmp	r3, #0
 800704e:	db05      	blt.n	800705c <__hi0bits+0x3c>
 8007050:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007054:	f100 0001 	add.w	r0, r0, #1
 8007058:	bf08      	it	eq
 800705a:	2020      	moveq	r0, #32
 800705c:	4770      	bx	lr

0800705e <__lo0bits>:
 800705e:	6803      	ldr	r3, [r0, #0]
 8007060:	4602      	mov	r2, r0
 8007062:	f013 0007 	ands.w	r0, r3, #7
 8007066:	d00b      	beq.n	8007080 <__lo0bits+0x22>
 8007068:	07d9      	lsls	r1, r3, #31
 800706a:	d421      	bmi.n	80070b0 <__lo0bits+0x52>
 800706c:	0798      	lsls	r0, r3, #30
 800706e:	bf49      	itett	mi
 8007070:	085b      	lsrmi	r3, r3, #1
 8007072:	089b      	lsrpl	r3, r3, #2
 8007074:	2001      	movmi	r0, #1
 8007076:	6013      	strmi	r3, [r2, #0]
 8007078:	bf5c      	itt	pl
 800707a:	6013      	strpl	r3, [r2, #0]
 800707c:	2002      	movpl	r0, #2
 800707e:	4770      	bx	lr
 8007080:	b299      	uxth	r1, r3
 8007082:	b909      	cbnz	r1, 8007088 <__lo0bits+0x2a>
 8007084:	0c1b      	lsrs	r3, r3, #16
 8007086:	2010      	movs	r0, #16
 8007088:	b2d9      	uxtb	r1, r3
 800708a:	b909      	cbnz	r1, 8007090 <__lo0bits+0x32>
 800708c:	3008      	adds	r0, #8
 800708e:	0a1b      	lsrs	r3, r3, #8
 8007090:	0719      	lsls	r1, r3, #28
 8007092:	bf04      	itt	eq
 8007094:	091b      	lsreq	r3, r3, #4
 8007096:	3004      	addeq	r0, #4
 8007098:	0799      	lsls	r1, r3, #30
 800709a:	bf04      	itt	eq
 800709c:	089b      	lsreq	r3, r3, #2
 800709e:	3002      	addeq	r0, #2
 80070a0:	07d9      	lsls	r1, r3, #31
 80070a2:	d403      	bmi.n	80070ac <__lo0bits+0x4e>
 80070a4:	085b      	lsrs	r3, r3, #1
 80070a6:	f100 0001 	add.w	r0, r0, #1
 80070aa:	d003      	beq.n	80070b4 <__lo0bits+0x56>
 80070ac:	6013      	str	r3, [r2, #0]
 80070ae:	4770      	bx	lr
 80070b0:	2000      	movs	r0, #0
 80070b2:	4770      	bx	lr
 80070b4:	2020      	movs	r0, #32
 80070b6:	4770      	bx	lr

080070b8 <__i2b>:
 80070b8:	b510      	push	{r4, lr}
 80070ba:	460c      	mov	r4, r1
 80070bc:	2101      	movs	r1, #1
 80070be:	f7ff febd 	bl	8006e3c <_Balloc>
 80070c2:	4602      	mov	r2, r0
 80070c4:	b928      	cbnz	r0, 80070d2 <__i2b+0x1a>
 80070c6:	4b05      	ldr	r3, [pc, #20]	@ (80070dc <__i2b+0x24>)
 80070c8:	4805      	ldr	r0, [pc, #20]	@ (80070e0 <__i2b+0x28>)
 80070ca:	f240 1145 	movw	r1, #325	@ 0x145
 80070ce:	f001 fbeb 	bl	80088a8 <__assert_func>
 80070d2:	2301      	movs	r3, #1
 80070d4:	6144      	str	r4, [r0, #20]
 80070d6:	6103      	str	r3, [r0, #16]
 80070d8:	bd10      	pop	{r4, pc}
 80070da:	bf00      	nop
 80070dc:	0800a539 	.word	0x0800a539
 80070e0:	0800a54a 	.word	0x0800a54a

080070e4 <__multiply>:
 80070e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e8:	4617      	mov	r7, r2
 80070ea:	690a      	ldr	r2, [r1, #16]
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	bfa8      	it	ge
 80070f2:	463b      	movge	r3, r7
 80070f4:	4689      	mov	r9, r1
 80070f6:	bfa4      	itt	ge
 80070f8:	460f      	movge	r7, r1
 80070fa:	4699      	movge	r9, r3
 80070fc:	693d      	ldr	r5, [r7, #16]
 80070fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	6879      	ldr	r1, [r7, #4]
 8007106:	eb05 060a 	add.w	r6, r5, sl
 800710a:	42b3      	cmp	r3, r6
 800710c:	b085      	sub	sp, #20
 800710e:	bfb8      	it	lt
 8007110:	3101      	addlt	r1, #1
 8007112:	f7ff fe93 	bl	8006e3c <_Balloc>
 8007116:	b930      	cbnz	r0, 8007126 <__multiply+0x42>
 8007118:	4602      	mov	r2, r0
 800711a:	4b41      	ldr	r3, [pc, #260]	@ (8007220 <__multiply+0x13c>)
 800711c:	4841      	ldr	r0, [pc, #260]	@ (8007224 <__multiply+0x140>)
 800711e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007122:	f001 fbc1 	bl	80088a8 <__assert_func>
 8007126:	f100 0414 	add.w	r4, r0, #20
 800712a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800712e:	4623      	mov	r3, r4
 8007130:	2200      	movs	r2, #0
 8007132:	4573      	cmp	r3, lr
 8007134:	d320      	bcc.n	8007178 <__multiply+0x94>
 8007136:	f107 0814 	add.w	r8, r7, #20
 800713a:	f109 0114 	add.w	r1, r9, #20
 800713e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007142:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007146:	9302      	str	r3, [sp, #8]
 8007148:	1beb      	subs	r3, r5, r7
 800714a:	3b15      	subs	r3, #21
 800714c:	f023 0303 	bic.w	r3, r3, #3
 8007150:	3304      	adds	r3, #4
 8007152:	3715      	adds	r7, #21
 8007154:	42bd      	cmp	r5, r7
 8007156:	bf38      	it	cc
 8007158:	2304      	movcc	r3, #4
 800715a:	9301      	str	r3, [sp, #4]
 800715c:	9b02      	ldr	r3, [sp, #8]
 800715e:	9103      	str	r1, [sp, #12]
 8007160:	428b      	cmp	r3, r1
 8007162:	d80c      	bhi.n	800717e <__multiply+0x9a>
 8007164:	2e00      	cmp	r6, #0
 8007166:	dd03      	ble.n	8007170 <__multiply+0x8c>
 8007168:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800716c:	2b00      	cmp	r3, #0
 800716e:	d055      	beq.n	800721c <__multiply+0x138>
 8007170:	6106      	str	r6, [r0, #16]
 8007172:	b005      	add	sp, #20
 8007174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007178:	f843 2b04 	str.w	r2, [r3], #4
 800717c:	e7d9      	b.n	8007132 <__multiply+0x4e>
 800717e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007182:	f1ba 0f00 	cmp.w	sl, #0
 8007186:	d01f      	beq.n	80071c8 <__multiply+0xe4>
 8007188:	46c4      	mov	ip, r8
 800718a:	46a1      	mov	r9, r4
 800718c:	2700      	movs	r7, #0
 800718e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007192:	f8d9 3000 	ldr.w	r3, [r9]
 8007196:	fa1f fb82 	uxth.w	fp, r2
 800719a:	b29b      	uxth	r3, r3
 800719c:	fb0a 330b 	mla	r3, sl, fp, r3
 80071a0:	443b      	add	r3, r7
 80071a2:	f8d9 7000 	ldr.w	r7, [r9]
 80071a6:	0c12      	lsrs	r2, r2, #16
 80071a8:	0c3f      	lsrs	r7, r7, #16
 80071aa:	fb0a 7202 	mla	r2, sl, r2, r7
 80071ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071b8:	4565      	cmp	r5, ip
 80071ba:	f849 3b04 	str.w	r3, [r9], #4
 80071be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80071c2:	d8e4      	bhi.n	800718e <__multiply+0xaa>
 80071c4:	9b01      	ldr	r3, [sp, #4]
 80071c6:	50e7      	str	r7, [r4, r3]
 80071c8:	9b03      	ldr	r3, [sp, #12]
 80071ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80071ce:	3104      	adds	r1, #4
 80071d0:	f1b9 0f00 	cmp.w	r9, #0
 80071d4:	d020      	beq.n	8007218 <__multiply+0x134>
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	4647      	mov	r7, r8
 80071da:	46a4      	mov	ip, r4
 80071dc:	f04f 0a00 	mov.w	sl, #0
 80071e0:	f8b7 b000 	ldrh.w	fp, [r7]
 80071e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80071e8:	fb09 220b 	mla	r2, r9, fp, r2
 80071ec:	4452      	add	r2, sl
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071f4:	f84c 3b04 	str.w	r3, [ip], #4
 80071f8:	f857 3b04 	ldr.w	r3, [r7], #4
 80071fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007200:	f8bc 3000 	ldrh.w	r3, [ip]
 8007204:	fb09 330a 	mla	r3, r9, sl, r3
 8007208:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800720c:	42bd      	cmp	r5, r7
 800720e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007212:	d8e5      	bhi.n	80071e0 <__multiply+0xfc>
 8007214:	9a01      	ldr	r2, [sp, #4]
 8007216:	50a3      	str	r3, [r4, r2]
 8007218:	3404      	adds	r4, #4
 800721a:	e79f      	b.n	800715c <__multiply+0x78>
 800721c:	3e01      	subs	r6, #1
 800721e:	e7a1      	b.n	8007164 <__multiply+0x80>
 8007220:	0800a539 	.word	0x0800a539
 8007224:	0800a54a 	.word	0x0800a54a

08007228 <__pow5mult>:
 8007228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800722c:	4615      	mov	r5, r2
 800722e:	f012 0203 	ands.w	r2, r2, #3
 8007232:	4607      	mov	r7, r0
 8007234:	460e      	mov	r6, r1
 8007236:	d007      	beq.n	8007248 <__pow5mult+0x20>
 8007238:	4c25      	ldr	r4, [pc, #148]	@ (80072d0 <__pow5mult+0xa8>)
 800723a:	3a01      	subs	r2, #1
 800723c:	2300      	movs	r3, #0
 800723e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007242:	f7ff fe5d 	bl	8006f00 <__multadd>
 8007246:	4606      	mov	r6, r0
 8007248:	10ad      	asrs	r5, r5, #2
 800724a:	d03d      	beq.n	80072c8 <__pow5mult+0xa0>
 800724c:	69fc      	ldr	r4, [r7, #28]
 800724e:	b97c      	cbnz	r4, 8007270 <__pow5mult+0x48>
 8007250:	2010      	movs	r0, #16
 8007252:	f7ff fd3d 	bl	8006cd0 <malloc>
 8007256:	4602      	mov	r2, r0
 8007258:	61f8      	str	r0, [r7, #28]
 800725a:	b928      	cbnz	r0, 8007268 <__pow5mult+0x40>
 800725c:	4b1d      	ldr	r3, [pc, #116]	@ (80072d4 <__pow5mult+0xac>)
 800725e:	481e      	ldr	r0, [pc, #120]	@ (80072d8 <__pow5mult+0xb0>)
 8007260:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007264:	f001 fb20 	bl	80088a8 <__assert_func>
 8007268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800726c:	6004      	str	r4, [r0, #0]
 800726e:	60c4      	str	r4, [r0, #12]
 8007270:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007278:	b94c      	cbnz	r4, 800728e <__pow5mult+0x66>
 800727a:	f240 2171 	movw	r1, #625	@ 0x271
 800727e:	4638      	mov	r0, r7
 8007280:	f7ff ff1a 	bl	80070b8 <__i2b>
 8007284:	2300      	movs	r3, #0
 8007286:	f8c8 0008 	str.w	r0, [r8, #8]
 800728a:	4604      	mov	r4, r0
 800728c:	6003      	str	r3, [r0, #0]
 800728e:	f04f 0900 	mov.w	r9, #0
 8007292:	07eb      	lsls	r3, r5, #31
 8007294:	d50a      	bpl.n	80072ac <__pow5mult+0x84>
 8007296:	4631      	mov	r1, r6
 8007298:	4622      	mov	r2, r4
 800729a:	4638      	mov	r0, r7
 800729c:	f7ff ff22 	bl	80070e4 <__multiply>
 80072a0:	4631      	mov	r1, r6
 80072a2:	4680      	mov	r8, r0
 80072a4:	4638      	mov	r0, r7
 80072a6:	f7ff fe09 	bl	8006ebc <_Bfree>
 80072aa:	4646      	mov	r6, r8
 80072ac:	106d      	asrs	r5, r5, #1
 80072ae:	d00b      	beq.n	80072c8 <__pow5mult+0xa0>
 80072b0:	6820      	ldr	r0, [r4, #0]
 80072b2:	b938      	cbnz	r0, 80072c4 <__pow5mult+0x9c>
 80072b4:	4622      	mov	r2, r4
 80072b6:	4621      	mov	r1, r4
 80072b8:	4638      	mov	r0, r7
 80072ba:	f7ff ff13 	bl	80070e4 <__multiply>
 80072be:	6020      	str	r0, [r4, #0]
 80072c0:	f8c0 9000 	str.w	r9, [r0]
 80072c4:	4604      	mov	r4, r0
 80072c6:	e7e4      	b.n	8007292 <__pow5mult+0x6a>
 80072c8:	4630      	mov	r0, r6
 80072ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ce:	bf00      	nop
 80072d0:	0800a65c 	.word	0x0800a65c
 80072d4:	0800a4ca 	.word	0x0800a4ca
 80072d8:	0800a54a 	.word	0x0800a54a

080072dc <__lshift>:
 80072dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e0:	460c      	mov	r4, r1
 80072e2:	6849      	ldr	r1, [r1, #4]
 80072e4:	6923      	ldr	r3, [r4, #16]
 80072e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072ea:	68a3      	ldr	r3, [r4, #8]
 80072ec:	4607      	mov	r7, r0
 80072ee:	4691      	mov	r9, r2
 80072f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072f4:	f108 0601 	add.w	r6, r8, #1
 80072f8:	42b3      	cmp	r3, r6
 80072fa:	db0b      	blt.n	8007314 <__lshift+0x38>
 80072fc:	4638      	mov	r0, r7
 80072fe:	f7ff fd9d 	bl	8006e3c <_Balloc>
 8007302:	4605      	mov	r5, r0
 8007304:	b948      	cbnz	r0, 800731a <__lshift+0x3e>
 8007306:	4602      	mov	r2, r0
 8007308:	4b28      	ldr	r3, [pc, #160]	@ (80073ac <__lshift+0xd0>)
 800730a:	4829      	ldr	r0, [pc, #164]	@ (80073b0 <__lshift+0xd4>)
 800730c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007310:	f001 faca 	bl	80088a8 <__assert_func>
 8007314:	3101      	adds	r1, #1
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	e7ee      	b.n	80072f8 <__lshift+0x1c>
 800731a:	2300      	movs	r3, #0
 800731c:	f100 0114 	add.w	r1, r0, #20
 8007320:	f100 0210 	add.w	r2, r0, #16
 8007324:	4618      	mov	r0, r3
 8007326:	4553      	cmp	r3, sl
 8007328:	db33      	blt.n	8007392 <__lshift+0xb6>
 800732a:	6920      	ldr	r0, [r4, #16]
 800732c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007330:	f104 0314 	add.w	r3, r4, #20
 8007334:	f019 091f 	ands.w	r9, r9, #31
 8007338:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800733c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007340:	d02b      	beq.n	800739a <__lshift+0xbe>
 8007342:	f1c9 0e20 	rsb	lr, r9, #32
 8007346:	468a      	mov	sl, r1
 8007348:	2200      	movs	r2, #0
 800734a:	6818      	ldr	r0, [r3, #0]
 800734c:	fa00 f009 	lsl.w	r0, r0, r9
 8007350:	4310      	orrs	r0, r2
 8007352:	f84a 0b04 	str.w	r0, [sl], #4
 8007356:	f853 2b04 	ldr.w	r2, [r3], #4
 800735a:	459c      	cmp	ip, r3
 800735c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007360:	d8f3      	bhi.n	800734a <__lshift+0x6e>
 8007362:	ebac 0304 	sub.w	r3, ip, r4
 8007366:	3b15      	subs	r3, #21
 8007368:	f023 0303 	bic.w	r3, r3, #3
 800736c:	3304      	adds	r3, #4
 800736e:	f104 0015 	add.w	r0, r4, #21
 8007372:	4560      	cmp	r0, ip
 8007374:	bf88      	it	hi
 8007376:	2304      	movhi	r3, #4
 8007378:	50ca      	str	r2, [r1, r3]
 800737a:	b10a      	cbz	r2, 8007380 <__lshift+0xa4>
 800737c:	f108 0602 	add.w	r6, r8, #2
 8007380:	3e01      	subs	r6, #1
 8007382:	4638      	mov	r0, r7
 8007384:	612e      	str	r6, [r5, #16]
 8007386:	4621      	mov	r1, r4
 8007388:	f7ff fd98 	bl	8006ebc <_Bfree>
 800738c:	4628      	mov	r0, r5
 800738e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007392:	f842 0f04 	str.w	r0, [r2, #4]!
 8007396:	3301      	adds	r3, #1
 8007398:	e7c5      	b.n	8007326 <__lshift+0x4a>
 800739a:	3904      	subs	r1, #4
 800739c:	f853 2b04 	ldr.w	r2, [r3], #4
 80073a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80073a4:	459c      	cmp	ip, r3
 80073a6:	d8f9      	bhi.n	800739c <__lshift+0xc0>
 80073a8:	e7ea      	b.n	8007380 <__lshift+0xa4>
 80073aa:	bf00      	nop
 80073ac:	0800a539 	.word	0x0800a539
 80073b0:	0800a54a 	.word	0x0800a54a

080073b4 <__mcmp>:
 80073b4:	690a      	ldr	r2, [r1, #16]
 80073b6:	4603      	mov	r3, r0
 80073b8:	6900      	ldr	r0, [r0, #16]
 80073ba:	1a80      	subs	r0, r0, r2
 80073bc:	b530      	push	{r4, r5, lr}
 80073be:	d10e      	bne.n	80073de <__mcmp+0x2a>
 80073c0:	3314      	adds	r3, #20
 80073c2:	3114      	adds	r1, #20
 80073c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80073c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80073cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073d4:	4295      	cmp	r5, r2
 80073d6:	d003      	beq.n	80073e0 <__mcmp+0x2c>
 80073d8:	d205      	bcs.n	80073e6 <__mcmp+0x32>
 80073da:	f04f 30ff 	mov.w	r0, #4294967295
 80073de:	bd30      	pop	{r4, r5, pc}
 80073e0:	42a3      	cmp	r3, r4
 80073e2:	d3f3      	bcc.n	80073cc <__mcmp+0x18>
 80073e4:	e7fb      	b.n	80073de <__mcmp+0x2a>
 80073e6:	2001      	movs	r0, #1
 80073e8:	e7f9      	b.n	80073de <__mcmp+0x2a>
	...

080073ec <__mdiff>:
 80073ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f0:	4689      	mov	r9, r1
 80073f2:	4606      	mov	r6, r0
 80073f4:	4611      	mov	r1, r2
 80073f6:	4648      	mov	r0, r9
 80073f8:	4614      	mov	r4, r2
 80073fa:	f7ff ffdb 	bl	80073b4 <__mcmp>
 80073fe:	1e05      	subs	r5, r0, #0
 8007400:	d112      	bne.n	8007428 <__mdiff+0x3c>
 8007402:	4629      	mov	r1, r5
 8007404:	4630      	mov	r0, r6
 8007406:	f7ff fd19 	bl	8006e3c <_Balloc>
 800740a:	4602      	mov	r2, r0
 800740c:	b928      	cbnz	r0, 800741a <__mdiff+0x2e>
 800740e:	4b3f      	ldr	r3, [pc, #252]	@ (800750c <__mdiff+0x120>)
 8007410:	f240 2137 	movw	r1, #567	@ 0x237
 8007414:	483e      	ldr	r0, [pc, #248]	@ (8007510 <__mdiff+0x124>)
 8007416:	f001 fa47 	bl	80088a8 <__assert_func>
 800741a:	2301      	movs	r3, #1
 800741c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007420:	4610      	mov	r0, r2
 8007422:	b003      	add	sp, #12
 8007424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007428:	bfbc      	itt	lt
 800742a:	464b      	movlt	r3, r9
 800742c:	46a1      	movlt	r9, r4
 800742e:	4630      	mov	r0, r6
 8007430:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007434:	bfba      	itte	lt
 8007436:	461c      	movlt	r4, r3
 8007438:	2501      	movlt	r5, #1
 800743a:	2500      	movge	r5, #0
 800743c:	f7ff fcfe 	bl	8006e3c <_Balloc>
 8007440:	4602      	mov	r2, r0
 8007442:	b918      	cbnz	r0, 800744c <__mdiff+0x60>
 8007444:	4b31      	ldr	r3, [pc, #196]	@ (800750c <__mdiff+0x120>)
 8007446:	f240 2145 	movw	r1, #581	@ 0x245
 800744a:	e7e3      	b.n	8007414 <__mdiff+0x28>
 800744c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007450:	6926      	ldr	r6, [r4, #16]
 8007452:	60c5      	str	r5, [r0, #12]
 8007454:	f109 0310 	add.w	r3, r9, #16
 8007458:	f109 0514 	add.w	r5, r9, #20
 800745c:	f104 0e14 	add.w	lr, r4, #20
 8007460:	f100 0b14 	add.w	fp, r0, #20
 8007464:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007468:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800746c:	9301      	str	r3, [sp, #4]
 800746e:	46d9      	mov	r9, fp
 8007470:	f04f 0c00 	mov.w	ip, #0
 8007474:	9b01      	ldr	r3, [sp, #4]
 8007476:	f85e 0b04 	ldr.w	r0, [lr], #4
 800747a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800747e:	9301      	str	r3, [sp, #4]
 8007480:	fa1f f38a 	uxth.w	r3, sl
 8007484:	4619      	mov	r1, r3
 8007486:	b283      	uxth	r3, r0
 8007488:	1acb      	subs	r3, r1, r3
 800748a:	0c00      	lsrs	r0, r0, #16
 800748c:	4463      	add	r3, ip
 800748e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007492:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007496:	b29b      	uxth	r3, r3
 8007498:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800749c:	4576      	cmp	r6, lr
 800749e:	f849 3b04 	str.w	r3, [r9], #4
 80074a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80074a6:	d8e5      	bhi.n	8007474 <__mdiff+0x88>
 80074a8:	1b33      	subs	r3, r6, r4
 80074aa:	3b15      	subs	r3, #21
 80074ac:	f023 0303 	bic.w	r3, r3, #3
 80074b0:	3415      	adds	r4, #21
 80074b2:	3304      	adds	r3, #4
 80074b4:	42a6      	cmp	r6, r4
 80074b6:	bf38      	it	cc
 80074b8:	2304      	movcc	r3, #4
 80074ba:	441d      	add	r5, r3
 80074bc:	445b      	add	r3, fp
 80074be:	461e      	mov	r6, r3
 80074c0:	462c      	mov	r4, r5
 80074c2:	4544      	cmp	r4, r8
 80074c4:	d30e      	bcc.n	80074e4 <__mdiff+0xf8>
 80074c6:	f108 0103 	add.w	r1, r8, #3
 80074ca:	1b49      	subs	r1, r1, r5
 80074cc:	f021 0103 	bic.w	r1, r1, #3
 80074d0:	3d03      	subs	r5, #3
 80074d2:	45a8      	cmp	r8, r5
 80074d4:	bf38      	it	cc
 80074d6:	2100      	movcc	r1, #0
 80074d8:	440b      	add	r3, r1
 80074da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074de:	b191      	cbz	r1, 8007506 <__mdiff+0x11a>
 80074e0:	6117      	str	r7, [r2, #16]
 80074e2:	e79d      	b.n	8007420 <__mdiff+0x34>
 80074e4:	f854 1b04 	ldr.w	r1, [r4], #4
 80074e8:	46e6      	mov	lr, ip
 80074ea:	0c08      	lsrs	r0, r1, #16
 80074ec:	fa1c fc81 	uxtah	ip, ip, r1
 80074f0:	4471      	add	r1, lr
 80074f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80074f6:	b289      	uxth	r1, r1
 80074f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80074fc:	f846 1b04 	str.w	r1, [r6], #4
 8007500:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007504:	e7dd      	b.n	80074c2 <__mdiff+0xd6>
 8007506:	3f01      	subs	r7, #1
 8007508:	e7e7      	b.n	80074da <__mdiff+0xee>
 800750a:	bf00      	nop
 800750c:	0800a539 	.word	0x0800a539
 8007510:	0800a54a 	.word	0x0800a54a

08007514 <__ulp>:
 8007514:	b082      	sub	sp, #8
 8007516:	ed8d 0b00 	vstr	d0, [sp]
 800751a:	9a01      	ldr	r2, [sp, #4]
 800751c:	4b0f      	ldr	r3, [pc, #60]	@ (800755c <__ulp+0x48>)
 800751e:	4013      	ands	r3, r2
 8007520:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007524:	2b00      	cmp	r3, #0
 8007526:	dc08      	bgt.n	800753a <__ulp+0x26>
 8007528:	425b      	negs	r3, r3
 800752a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800752e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007532:	da04      	bge.n	800753e <__ulp+0x2a>
 8007534:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007538:	4113      	asrs	r3, r2
 800753a:	2200      	movs	r2, #0
 800753c:	e008      	b.n	8007550 <__ulp+0x3c>
 800753e:	f1a2 0314 	sub.w	r3, r2, #20
 8007542:	2b1e      	cmp	r3, #30
 8007544:	bfda      	itte	le
 8007546:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800754a:	40da      	lsrle	r2, r3
 800754c:	2201      	movgt	r2, #1
 800754e:	2300      	movs	r3, #0
 8007550:	4619      	mov	r1, r3
 8007552:	4610      	mov	r0, r2
 8007554:	ec41 0b10 	vmov	d0, r0, r1
 8007558:	b002      	add	sp, #8
 800755a:	4770      	bx	lr
 800755c:	7ff00000 	.word	0x7ff00000

08007560 <__b2d>:
 8007560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007564:	6906      	ldr	r6, [r0, #16]
 8007566:	f100 0814 	add.w	r8, r0, #20
 800756a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800756e:	1f37      	subs	r7, r6, #4
 8007570:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007574:	4610      	mov	r0, r2
 8007576:	f7ff fd53 	bl	8007020 <__hi0bits>
 800757a:	f1c0 0320 	rsb	r3, r0, #32
 800757e:	280a      	cmp	r0, #10
 8007580:	600b      	str	r3, [r1, #0]
 8007582:	491b      	ldr	r1, [pc, #108]	@ (80075f0 <__b2d+0x90>)
 8007584:	dc15      	bgt.n	80075b2 <__b2d+0x52>
 8007586:	f1c0 0c0b 	rsb	ip, r0, #11
 800758a:	fa22 f30c 	lsr.w	r3, r2, ip
 800758e:	45b8      	cmp	r8, r7
 8007590:	ea43 0501 	orr.w	r5, r3, r1
 8007594:	bf34      	ite	cc
 8007596:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800759a:	2300      	movcs	r3, #0
 800759c:	3015      	adds	r0, #21
 800759e:	fa02 f000 	lsl.w	r0, r2, r0
 80075a2:	fa23 f30c 	lsr.w	r3, r3, ip
 80075a6:	4303      	orrs	r3, r0
 80075a8:	461c      	mov	r4, r3
 80075aa:	ec45 4b10 	vmov	d0, r4, r5
 80075ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075b2:	45b8      	cmp	r8, r7
 80075b4:	bf3a      	itte	cc
 80075b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80075ba:	f1a6 0708 	subcc.w	r7, r6, #8
 80075be:	2300      	movcs	r3, #0
 80075c0:	380b      	subs	r0, #11
 80075c2:	d012      	beq.n	80075ea <__b2d+0x8a>
 80075c4:	f1c0 0120 	rsb	r1, r0, #32
 80075c8:	fa23 f401 	lsr.w	r4, r3, r1
 80075cc:	4082      	lsls	r2, r0
 80075ce:	4322      	orrs	r2, r4
 80075d0:	4547      	cmp	r7, r8
 80075d2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80075d6:	bf8c      	ite	hi
 80075d8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80075dc:	2200      	movls	r2, #0
 80075de:	4083      	lsls	r3, r0
 80075e0:	40ca      	lsrs	r2, r1
 80075e2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80075e6:	4313      	orrs	r3, r2
 80075e8:	e7de      	b.n	80075a8 <__b2d+0x48>
 80075ea:	ea42 0501 	orr.w	r5, r2, r1
 80075ee:	e7db      	b.n	80075a8 <__b2d+0x48>
 80075f0:	3ff00000 	.word	0x3ff00000

080075f4 <__d2b>:
 80075f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80075f8:	460f      	mov	r7, r1
 80075fa:	2101      	movs	r1, #1
 80075fc:	ec59 8b10 	vmov	r8, r9, d0
 8007600:	4616      	mov	r6, r2
 8007602:	f7ff fc1b 	bl	8006e3c <_Balloc>
 8007606:	4604      	mov	r4, r0
 8007608:	b930      	cbnz	r0, 8007618 <__d2b+0x24>
 800760a:	4602      	mov	r2, r0
 800760c:	4b23      	ldr	r3, [pc, #140]	@ (800769c <__d2b+0xa8>)
 800760e:	4824      	ldr	r0, [pc, #144]	@ (80076a0 <__d2b+0xac>)
 8007610:	f240 310f 	movw	r1, #783	@ 0x30f
 8007614:	f001 f948 	bl	80088a8 <__assert_func>
 8007618:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800761c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007620:	b10d      	cbz	r5, 8007626 <__d2b+0x32>
 8007622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007626:	9301      	str	r3, [sp, #4]
 8007628:	f1b8 0300 	subs.w	r3, r8, #0
 800762c:	d023      	beq.n	8007676 <__d2b+0x82>
 800762e:	4668      	mov	r0, sp
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	f7ff fd14 	bl	800705e <__lo0bits>
 8007636:	e9dd 1200 	ldrd	r1, r2, [sp]
 800763a:	b1d0      	cbz	r0, 8007672 <__d2b+0x7e>
 800763c:	f1c0 0320 	rsb	r3, r0, #32
 8007640:	fa02 f303 	lsl.w	r3, r2, r3
 8007644:	430b      	orrs	r3, r1
 8007646:	40c2      	lsrs	r2, r0
 8007648:	6163      	str	r3, [r4, #20]
 800764a:	9201      	str	r2, [sp, #4]
 800764c:	9b01      	ldr	r3, [sp, #4]
 800764e:	61a3      	str	r3, [r4, #24]
 8007650:	2b00      	cmp	r3, #0
 8007652:	bf0c      	ite	eq
 8007654:	2201      	moveq	r2, #1
 8007656:	2202      	movne	r2, #2
 8007658:	6122      	str	r2, [r4, #16]
 800765a:	b1a5      	cbz	r5, 8007686 <__d2b+0x92>
 800765c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007660:	4405      	add	r5, r0
 8007662:	603d      	str	r5, [r7, #0]
 8007664:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007668:	6030      	str	r0, [r6, #0]
 800766a:	4620      	mov	r0, r4
 800766c:	b003      	add	sp, #12
 800766e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007672:	6161      	str	r1, [r4, #20]
 8007674:	e7ea      	b.n	800764c <__d2b+0x58>
 8007676:	a801      	add	r0, sp, #4
 8007678:	f7ff fcf1 	bl	800705e <__lo0bits>
 800767c:	9b01      	ldr	r3, [sp, #4]
 800767e:	6163      	str	r3, [r4, #20]
 8007680:	3020      	adds	r0, #32
 8007682:	2201      	movs	r2, #1
 8007684:	e7e8      	b.n	8007658 <__d2b+0x64>
 8007686:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800768a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800768e:	6038      	str	r0, [r7, #0]
 8007690:	6918      	ldr	r0, [r3, #16]
 8007692:	f7ff fcc5 	bl	8007020 <__hi0bits>
 8007696:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800769a:	e7e5      	b.n	8007668 <__d2b+0x74>
 800769c:	0800a539 	.word	0x0800a539
 80076a0:	0800a54a 	.word	0x0800a54a

080076a4 <__ratio>:
 80076a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076a8:	4688      	mov	r8, r1
 80076aa:	4669      	mov	r1, sp
 80076ac:	4681      	mov	r9, r0
 80076ae:	f7ff ff57 	bl	8007560 <__b2d>
 80076b2:	a901      	add	r1, sp, #4
 80076b4:	4640      	mov	r0, r8
 80076b6:	ec55 4b10 	vmov	r4, r5, d0
 80076ba:	f7ff ff51 	bl	8007560 <__b2d>
 80076be:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80076c2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80076c6:	1ad2      	subs	r2, r2, r3
 80076c8:	e9dd 3100 	ldrd	r3, r1, [sp]
 80076cc:	1a5b      	subs	r3, r3, r1
 80076ce:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80076d2:	ec57 6b10 	vmov	r6, r7, d0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	bfd6      	itet	le
 80076da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80076de:	462a      	movgt	r2, r5
 80076e0:	463a      	movle	r2, r7
 80076e2:	46ab      	mov	fp, r5
 80076e4:	46a2      	mov	sl, r4
 80076e6:	bfce      	itee	gt
 80076e8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80076ec:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80076f0:	ee00 3a90 	vmovle	s1, r3
 80076f4:	ec4b ab17 	vmov	d7, sl, fp
 80076f8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80076fc:	b003      	add	sp, #12
 80076fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007702 <__copybits>:
 8007702:	3901      	subs	r1, #1
 8007704:	b570      	push	{r4, r5, r6, lr}
 8007706:	1149      	asrs	r1, r1, #5
 8007708:	6914      	ldr	r4, [r2, #16]
 800770a:	3101      	adds	r1, #1
 800770c:	f102 0314 	add.w	r3, r2, #20
 8007710:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007714:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007718:	1f05      	subs	r5, r0, #4
 800771a:	42a3      	cmp	r3, r4
 800771c:	d30c      	bcc.n	8007738 <__copybits+0x36>
 800771e:	1aa3      	subs	r3, r4, r2
 8007720:	3b11      	subs	r3, #17
 8007722:	f023 0303 	bic.w	r3, r3, #3
 8007726:	3211      	adds	r2, #17
 8007728:	42a2      	cmp	r2, r4
 800772a:	bf88      	it	hi
 800772c:	2300      	movhi	r3, #0
 800772e:	4418      	add	r0, r3
 8007730:	2300      	movs	r3, #0
 8007732:	4288      	cmp	r0, r1
 8007734:	d305      	bcc.n	8007742 <__copybits+0x40>
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	f853 6b04 	ldr.w	r6, [r3], #4
 800773c:	f845 6f04 	str.w	r6, [r5, #4]!
 8007740:	e7eb      	b.n	800771a <__copybits+0x18>
 8007742:	f840 3b04 	str.w	r3, [r0], #4
 8007746:	e7f4      	b.n	8007732 <__copybits+0x30>

08007748 <__any_on>:
 8007748:	f100 0214 	add.w	r2, r0, #20
 800774c:	6900      	ldr	r0, [r0, #16]
 800774e:	114b      	asrs	r3, r1, #5
 8007750:	4298      	cmp	r0, r3
 8007752:	b510      	push	{r4, lr}
 8007754:	db11      	blt.n	800777a <__any_on+0x32>
 8007756:	dd0a      	ble.n	800776e <__any_on+0x26>
 8007758:	f011 011f 	ands.w	r1, r1, #31
 800775c:	d007      	beq.n	800776e <__any_on+0x26>
 800775e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007762:	fa24 f001 	lsr.w	r0, r4, r1
 8007766:	fa00 f101 	lsl.w	r1, r0, r1
 800776a:	428c      	cmp	r4, r1
 800776c:	d10b      	bne.n	8007786 <__any_on+0x3e>
 800776e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007772:	4293      	cmp	r3, r2
 8007774:	d803      	bhi.n	800777e <__any_on+0x36>
 8007776:	2000      	movs	r0, #0
 8007778:	bd10      	pop	{r4, pc}
 800777a:	4603      	mov	r3, r0
 800777c:	e7f7      	b.n	800776e <__any_on+0x26>
 800777e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007782:	2900      	cmp	r1, #0
 8007784:	d0f5      	beq.n	8007772 <__any_on+0x2a>
 8007786:	2001      	movs	r0, #1
 8007788:	e7f6      	b.n	8007778 <__any_on+0x30>

0800778a <sulp>:
 800778a:	b570      	push	{r4, r5, r6, lr}
 800778c:	4604      	mov	r4, r0
 800778e:	460d      	mov	r5, r1
 8007790:	4616      	mov	r6, r2
 8007792:	ec45 4b10 	vmov	d0, r4, r5
 8007796:	f7ff febd 	bl	8007514 <__ulp>
 800779a:	b17e      	cbz	r6, 80077bc <sulp+0x32>
 800779c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80077a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	dd09      	ble.n	80077bc <sulp+0x32>
 80077a8:	051b      	lsls	r3, r3, #20
 80077aa:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80077ae:	2000      	movs	r0, #0
 80077b0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80077b4:	ec41 0b17 	vmov	d7, r0, r1
 80077b8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80077bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080077c0 <_strtod_l>:
 80077c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c4:	ed2d 8b0a 	vpush	{d8-d12}
 80077c8:	b097      	sub	sp, #92	@ 0x5c
 80077ca:	4688      	mov	r8, r1
 80077cc:	920e      	str	r2, [sp, #56]	@ 0x38
 80077ce:	2200      	movs	r2, #0
 80077d0:	9212      	str	r2, [sp, #72]	@ 0x48
 80077d2:	9005      	str	r0, [sp, #20]
 80077d4:	f04f 0a00 	mov.w	sl, #0
 80077d8:	f04f 0b00 	mov.w	fp, #0
 80077dc:	460a      	mov	r2, r1
 80077de:	9211      	str	r2, [sp, #68]	@ 0x44
 80077e0:	7811      	ldrb	r1, [r2, #0]
 80077e2:	292b      	cmp	r1, #43	@ 0x2b
 80077e4:	d04c      	beq.n	8007880 <_strtod_l+0xc0>
 80077e6:	d839      	bhi.n	800785c <_strtod_l+0x9c>
 80077e8:	290d      	cmp	r1, #13
 80077ea:	d833      	bhi.n	8007854 <_strtod_l+0x94>
 80077ec:	2908      	cmp	r1, #8
 80077ee:	d833      	bhi.n	8007858 <_strtod_l+0x98>
 80077f0:	2900      	cmp	r1, #0
 80077f2:	d03c      	beq.n	800786e <_strtod_l+0xae>
 80077f4:	2200      	movs	r2, #0
 80077f6:	9208      	str	r2, [sp, #32]
 80077f8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80077fa:	782a      	ldrb	r2, [r5, #0]
 80077fc:	2a30      	cmp	r2, #48	@ 0x30
 80077fe:	f040 80b7 	bne.w	8007970 <_strtod_l+0x1b0>
 8007802:	786a      	ldrb	r2, [r5, #1]
 8007804:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007808:	2a58      	cmp	r2, #88	@ 0x58
 800780a:	d170      	bne.n	80078ee <_strtod_l+0x12e>
 800780c:	9302      	str	r3, [sp, #8]
 800780e:	9b08      	ldr	r3, [sp, #32]
 8007810:	9301      	str	r3, [sp, #4]
 8007812:	ab12      	add	r3, sp, #72	@ 0x48
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	4a90      	ldr	r2, [pc, #576]	@ (8007a58 <_strtod_l+0x298>)
 8007818:	9805      	ldr	r0, [sp, #20]
 800781a:	ab13      	add	r3, sp, #76	@ 0x4c
 800781c:	a911      	add	r1, sp, #68	@ 0x44
 800781e:	f001 f8dd 	bl	80089dc <__gethex>
 8007822:	f010 060f 	ands.w	r6, r0, #15
 8007826:	4604      	mov	r4, r0
 8007828:	d005      	beq.n	8007836 <_strtod_l+0x76>
 800782a:	2e06      	cmp	r6, #6
 800782c:	d12a      	bne.n	8007884 <_strtod_l+0xc4>
 800782e:	3501      	adds	r5, #1
 8007830:	2300      	movs	r3, #0
 8007832:	9511      	str	r5, [sp, #68]	@ 0x44
 8007834:	9308      	str	r3, [sp, #32]
 8007836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007838:	2b00      	cmp	r3, #0
 800783a:	f040 8537 	bne.w	80082ac <_strtod_l+0xaec>
 800783e:	9b08      	ldr	r3, [sp, #32]
 8007840:	ec4b ab10 	vmov	d0, sl, fp
 8007844:	b1cb      	cbz	r3, 800787a <_strtod_l+0xba>
 8007846:	eeb1 0b40 	vneg.f64	d0, d0
 800784a:	b017      	add	sp, #92	@ 0x5c
 800784c:	ecbd 8b0a 	vpop	{d8-d12}
 8007850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007854:	2920      	cmp	r1, #32
 8007856:	d1cd      	bne.n	80077f4 <_strtod_l+0x34>
 8007858:	3201      	adds	r2, #1
 800785a:	e7c0      	b.n	80077de <_strtod_l+0x1e>
 800785c:	292d      	cmp	r1, #45	@ 0x2d
 800785e:	d1c9      	bne.n	80077f4 <_strtod_l+0x34>
 8007860:	2101      	movs	r1, #1
 8007862:	9108      	str	r1, [sp, #32]
 8007864:	1c51      	adds	r1, r2, #1
 8007866:	9111      	str	r1, [sp, #68]	@ 0x44
 8007868:	7852      	ldrb	r2, [r2, #1]
 800786a:	2a00      	cmp	r2, #0
 800786c:	d1c4      	bne.n	80077f8 <_strtod_l+0x38>
 800786e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007870:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8007874:	2b00      	cmp	r3, #0
 8007876:	f040 8517 	bne.w	80082a8 <_strtod_l+0xae8>
 800787a:	ec4b ab10 	vmov	d0, sl, fp
 800787e:	e7e4      	b.n	800784a <_strtod_l+0x8a>
 8007880:	2100      	movs	r1, #0
 8007882:	e7ee      	b.n	8007862 <_strtod_l+0xa2>
 8007884:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007886:	b13a      	cbz	r2, 8007898 <_strtod_l+0xd8>
 8007888:	2135      	movs	r1, #53	@ 0x35
 800788a:	a814      	add	r0, sp, #80	@ 0x50
 800788c:	f7ff ff39 	bl	8007702 <__copybits>
 8007890:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007892:	9805      	ldr	r0, [sp, #20]
 8007894:	f7ff fb12 	bl	8006ebc <_Bfree>
 8007898:	1e73      	subs	r3, r6, #1
 800789a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800789c:	2b04      	cmp	r3, #4
 800789e:	d806      	bhi.n	80078ae <_strtod_l+0xee>
 80078a0:	e8df f003 	tbb	[pc, r3]
 80078a4:	201d0314 	.word	0x201d0314
 80078a8:	14          	.byte	0x14
 80078a9:	00          	.byte	0x00
 80078aa:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80078ae:	05e3      	lsls	r3, r4, #23
 80078b0:	bf48      	it	mi
 80078b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80078b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078ba:	0d1b      	lsrs	r3, r3, #20
 80078bc:	051b      	lsls	r3, r3, #20
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1b9      	bne.n	8007836 <_strtod_l+0x76>
 80078c2:	f7fe fb9f 	bl	8006004 <__errno>
 80078c6:	2322      	movs	r3, #34	@ 0x22
 80078c8:	6003      	str	r3, [r0, #0]
 80078ca:	e7b4      	b.n	8007836 <_strtod_l+0x76>
 80078cc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80078d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80078d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80078d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80078dc:	e7e7      	b.n	80078ae <_strtod_l+0xee>
 80078de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007a60 <_strtod_l+0x2a0>
 80078e2:	e7e4      	b.n	80078ae <_strtod_l+0xee>
 80078e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80078e8:	f04f 3aff 	mov.w	sl, #4294967295
 80078ec:	e7df      	b.n	80078ae <_strtod_l+0xee>
 80078ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80078f0:	1c5a      	adds	r2, r3, #1
 80078f2:	9211      	str	r2, [sp, #68]	@ 0x44
 80078f4:	785b      	ldrb	r3, [r3, #1]
 80078f6:	2b30      	cmp	r3, #48	@ 0x30
 80078f8:	d0f9      	beq.n	80078ee <_strtod_l+0x12e>
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d09b      	beq.n	8007836 <_strtod_l+0x76>
 80078fe:	2301      	movs	r3, #1
 8007900:	9307      	str	r3, [sp, #28]
 8007902:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007904:	930a      	str	r3, [sp, #40]	@ 0x28
 8007906:	2300      	movs	r3, #0
 8007908:	9306      	str	r3, [sp, #24]
 800790a:	4699      	mov	r9, r3
 800790c:	461d      	mov	r5, r3
 800790e:	220a      	movs	r2, #10
 8007910:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8007912:	7804      	ldrb	r4, [r0, #0]
 8007914:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8007918:	b2d9      	uxtb	r1, r3
 800791a:	2909      	cmp	r1, #9
 800791c:	d92a      	bls.n	8007974 <_strtod_l+0x1b4>
 800791e:	494f      	ldr	r1, [pc, #316]	@ (8007a5c <_strtod_l+0x29c>)
 8007920:	2201      	movs	r2, #1
 8007922:	f000 ff87 	bl	8008834 <strncmp>
 8007926:	b398      	cbz	r0, 8007990 <_strtod_l+0x1d0>
 8007928:	2000      	movs	r0, #0
 800792a:	4622      	mov	r2, r4
 800792c:	462b      	mov	r3, r5
 800792e:	4607      	mov	r7, r0
 8007930:	4601      	mov	r1, r0
 8007932:	2a65      	cmp	r2, #101	@ 0x65
 8007934:	d001      	beq.n	800793a <_strtod_l+0x17a>
 8007936:	2a45      	cmp	r2, #69	@ 0x45
 8007938:	d118      	bne.n	800796c <_strtod_l+0x1ac>
 800793a:	b91b      	cbnz	r3, 8007944 <_strtod_l+0x184>
 800793c:	9b07      	ldr	r3, [sp, #28]
 800793e:	4303      	orrs	r3, r0
 8007940:	d095      	beq.n	800786e <_strtod_l+0xae>
 8007942:	2300      	movs	r3, #0
 8007944:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8007948:	f108 0201 	add.w	r2, r8, #1
 800794c:	9211      	str	r2, [sp, #68]	@ 0x44
 800794e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007952:	2a2b      	cmp	r2, #43	@ 0x2b
 8007954:	d074      	beq.n	8007a40 <_strtod_l+0x280>
 8007956:	2a2d      	cmp	r2, #45	@ 0x2d
 8007958:	d07a      	beq.n	8007a50 <_strtod_l+0x290>
 800795a:	f04f 0e00 	mov.w	lr, #0
 800795e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8007962:	2c09      	cmp	r4, #9
 8007964:	f240 8082 	bls.w	8007a6c <_strtod_l+0x2ac>
 8007968:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800796c:	2400      	movs	r4, #0
 800796e:	e09d      	b.n	8007aac <_strtod_l+0x2ec>
 8007970:	2300      	movs	r3, #0
 8007972:	e7c5      	b.n	8007900 <_strtod_l+0x140>
 8007974:	2d08      	cmp	r5, #8
 8007976:	bfc8      	it	gt
 8007978:	9906      	ldrgt	r1, [sp, #24]
 800797a:	f100 0001 	add.w	r0, r0, #1
 800797e:	bfca      	itet	gt
 8007980:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007984:	fb02 3909 	mlale	r9, r2, r9, r3
 8007988:	9306      	strgt	r3, [sp, #24]
 800798a:	3501      	adds	r5, #1
 800798c:	9011      	str	r0, [sp, #68]	@ 0x44
 800798e:	e7bf      	b.n	8007910 <_strtod_l+0x150>
 8007990:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007992:	1c5a      	adds	r2, r3, #1
 8007994:	9211      	str	r2, [sp, #68]	@ 0x44
 8007996:	785a      	ldrb	r2, [r3, #1]
 8007998:	b3bd      	cbz	r5, 8007a0a <_strtod_l+0x24a>
 800799a:	4607      	mov	r7, r0
 800799c:	462b      	mov	r3, r5
 800799e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80079a2:	2909      	cmp	r1, #9
 80079a4:	d912      	bls.n	80079cc <_strtod_l+0x20c>
 80079a6:	2101      	movs	r1, #1
 80079a8:	e7c3      	b.n	8007932 <_strtod_l+0x172>
 80079aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80079ac:	1c5a      	adds	r2, r3, #1
 80079ae:	9211      	str	r2, [sp, #68]	@ 0x44
 80079b0:	785a      	ldrb	r2, [r3, #1]
 80079b2:	3001      	adds	r0, #1
 80079b4:	2a30      	cmp	r2, #48	@ 0x30
 80079b6:	d0f8      	beq.n	80079aa <_strtod_l+0x1ea>
 80079b8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80079bc:	2b08      	cmp	r3, #8
 80079be:	f200 847a 	bhi.w	80082b6 <_strtod_l+0xaf6>
 80079c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80079c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80079c6:	4607      	mov	r7, r0
 80079c8:	2000      	movs	r0, #0
 80079ca:	4603      	mov	r3, r0
 80079cc:	3a30      	subs	r2, #48	@ 0x30
 80079ce:	f100 0101 	add.w	r1, r0, #1
 80079d2:	d014      	beq.n	80079fe <_strtod_l+0x23e>
 80079d4:	440f      	add	r7, r1
 80079d6:	469c      	mov	ip, r3
 80079d8:	f04f 0e0a 	mov.w	lr, #10
 80079dc:	f10c 0401 	add.w	r4, ip, #1
 80079e0:	1ae6      	subs	r6, r4, r3
 80079e2:	42b1      	cmp	r1, r6
 80079e4:	dc13      	bgt.n	8007a0e <_strtod_l+0x24e>
 80079e6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80079ea:	1819      	adds	r1, r3, r0
 80079ec:	2908      	cmp	r1, #8
 80079ee:	f103 0301 	add.w	r3, r3, #1
 80079f2:	4403      	add	r3, r0
 80079f4:	dc19      	bgt.n	8007a2a <_strtod_l+0x26a>
 80079f6:	210a      	movs	r1, #10
 80079f8:	fb01 2909 	mla	r9, r1, r9, r2
 80079fc:	2100      	movs	r1, #0
 80079fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a00:	1c50      	adds	r0, r2, #1
 8007a02:	9011      	str	r0, [sp, #68]	@ 0x44
 8007a04:	7852      	ldrb	r2, [r2, #1]
 8007a06:	4608      	mov	r0, r1
 8007a08:	e7c9      	b.n	800799e <_strtod_l+0x1de>
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	e7d2      	b.n	80079b4 <_strtod_l+0x1f4>
 8007a0e:	f1bc 0f08 	cmp.w	ip, #8
 8007a12:	dc03      	bgt.n	8007a1c <_strtod_l+0x25c>
 8007a14:	fb0e f909 	mul.w	r9, lr, r9
 8007a18:	46a4      	mov	ip, r4
 8007a1a:	e7df      	b.n	80079dc <_strtod_l+0x21c>
 8007a1c:	2c10      	cmp	r4, #16
 8007a1e:	bfde      	ittt	le
 8007a20:	9e06      	ldrle	r6, [sp, #24]
 8007a22:	fb0e f606 	mulle.w	r6, lr, r6
 8007a26:	9606      	strle	r6, [sp, #24]
 8007a28:	e7f6      	b.n	8007a18 <_strtod_l+0x258>
 8007a2a:	290f      	cmp	r1, #15
 8007a2c:	bfdf      	itttt	le
 8007a2e:	9806      	ldrle	r0, [sp, #24]
 8007a30:	210a      	movle	r1, #10
 8007a32:	fb01 2200 	mlale	r2, r1, r0, r2
 8007a36:	9206      	strle	r2, [sp, #24]
 8007a38:	e7e0      	b.n	80079fc <_strtod_l+0x23c>
 8007a3a:	2700      	movs	r7, #0
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	e77d      	b.n	800793c <_strtod_l+0x17c>
 8007a40:	f04f 0e00 	mov.w	lr, #0
 8007a44:	f108 0202 	add.w	r2, r8, #2
 8007a48:	9211      	str	r2, [sp, #68]	@ 0x44
 8007a4a:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007a4e:	e786      	b.n	800795e <_strtod_l+0x19e>
 8007a50:	f04f 0e01 	mov.w	lr, #1
 8007a54:	e7f6      	b.n	8007a44 <_strtod_l+0x284>
 8007a56:	bf00      	nop
 8007a58:	0800a76c 	.word	0x0800a76c
 8007a5c:	0800a5a3 	.word	0x0800a5a3
 8007a60:	7ff00000 	.word	0x7ff00000
 8007a64:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a66:	1c54      	adds	r4, r2, #1
 8007a68:	9411      	str	r4, [sp, #68]	@ 0x44
 8007a6a:	7852      	ldrb	r2, [r2, #1]
 8007a6c:	2a30      	cmp	r2, #48	@ 0x30
 8007a6e:	d0f9      	beq.n	8007a64 <_strtod_l+0x2a4>
 8007a70:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8007a74:	2c08      	cmp	r4, #8
 8007a76:	f63f af79 	bhi.w	800796c <_strtod_l+0x1ac>
 8007a7a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8007a7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a80:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a82:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a84:	1c54      	adds	r4, r2, #1
 8007a86:	9411      	str	r4, [sp, #68]	@ 0x44
 8007a88:	7852      	ldrb	r2, [r2, #1]
 8007a8a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8007a8e:	2e09      	cmp	r6, #9
 8007a90:	d937      	bls.n	8007b02 <_strtod_l+0x342>
 8007a92:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8007a94:	1ba4      	subs	r4, r4, r6
 8007a96:	2c08      	cmp	r4, #8
 8007a98:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8007a9c:	dc02      	bgt.n	8007aa4 <_strtod_l+0x2e4>
 8007a9e:	4564      	cmp	r4, ip
 8007aa0:	bfa8      	it	ge
 8007aa2:	4664      	movge	r4, ip
 8007aa4:	f1be 0f00 	cmp.w	lr, #0
 8007aa8:	d000      	beq.n	8007aac <_strtod_l+0x2ec>
 8007aaa:	4264      	negs	r4, r4
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d14d      	bne.n	8007b4c <_strtod_l+0x38c>
 8007ab0:	9b07      	ldr	r3, [sp, #28]
 8007ab2:	4318      	orrs	r0, r3
 8007ab4:	f47f aebf 	bne.w	8007836 <_strtod_l+0x76>
 8007ab8:	2900      	cmp	r1, #0
 8007aba:	f47f aed8 	bne.w	800786e <_strtod_l+0xae>
 8007abe:	2a69      	cmp	r2, #105	@ 0x69
 8007ac0:	d027      	beq.n	8007b12 <_strtod_l+0x352>
 8007ac2:	dc24      	bgt.n	8007b0e <_strtod_l+0x34e>
 8007ac4:	2a49      	cmp	r2, #73	@ 0x49
 8007ac6:	d024      	beq.n	8007b12 <_strtod_l+0x352>
 8007ac8:	2a4e      	cmp	r2, #78	@ 0x4e
 8007aca:	f47f aed0 	bne.w	800786e <_strtod_l+0xae>
 8007ace:	4997      	ldr	r1, [pc, #604]	@ (8007d2c <_strtod_l+0x56c>)
 8007ad0:	a811      	add	r0, sp, #68	@ 0x44
 8007ad2:	f001 f9a5 	bl	8008e20 <__match>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	f43f aec9 	beq.w	800786e <_strtod_l+0xae>
 8007adc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	2b28      	cmp	r3, #40	@ 0x28
 8007ae2:	d12d      	bne.n	8007b40 <_strtod_l+0x380>
 8007ae4:	4992      	ldr	r1, [pc, #584]	@ (8007d30 <_strtod_l+0x570>)
 8007ae6:	aa14      	add	r2, sp, #80	@ 0x50
 8007ae8:	a811      	add	r0, sp, #68	@ 0x44
 8007aea:	f001 f9ad 	bl	8008e48 <__hexnan>
 8007aee:	2805      	cmp	r0, #5
 8007af0:	d126      	bne.n	8007b40 <_strtod_l+0x380>
 8007af2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007af4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8007af8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007afc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007b00:	e699      	b.n	8007836 <_strtod_l+0x76>
 8007b02:	240a      	movs	r4, #10
 8007b04:	fb04 2c0c 	mla	ip, r4, ip, r2
 8007b08:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8007b0c:	e7b9      	b.n	8007a82 <_strtod_l+0x2c2>
 8007b0e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007b10:	e7db      	b.n	8007aca <_strtod_l+0x30a>
 8007b12:	4988      	ldr	r1, [pc, #544]	@ (8007d34 <_strtod_l+0x574>)
 8007b14:	a811      	add	r0, sp, #68	@ 0x44
 8007b16:	f001 f983 	bl	8008e20 <__match>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	f43f aea7 	beq.w	800786e <_strtod_l+0xae>
 8007b20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b22:	4985      	ldr	r1, [pc, #532]	@ (8007d38 <_strtod_l+0x578>)
 8007b24:	3b01      	subs	r3, #1
 8007b26:	a811      	add	r0, sp, #68	@ 0x44
 8007b28:	9311      	str	r3, [sp, #68]	@ 0x44
 8007b2a:	f001 f979 	bl	8008e20 <__match>
 8007b2e:	b910      	cbnz	r0, 8007b36 <_strtod_l+0x376>
 8007b30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b32:	3301      	adds	r3, #1
 8007b34:	9311      	str	r3, [sp, #68]	@ 0x44
 8007b36:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8007d4c <_strtod_l+0x58c>
 8007b3a:	f04f 0a00 	mov.w	sl, #0
 8007b3e:	e67a      	b.n	8007836 <_strtod_l+0x76>
 8007b40:	487e      	ldr	r0, [pc, #504]	@ (8007d3c <_strtod_l+0x57c>)
 8007b42:	f000 fea9 	bl	8008898 <nan>
 8007b46:	ec5b ab10 	vmov	sl, fp, d0
 8007b4a:	e674      	b.n	8007836 <_strtod_l+0x76>
 8007b4c:	ee07 9a90 	vmov	s15, r9
 8007b50:	1be2      	subs	r2, r4, r7
 8007b52:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007b56:	2d00      	cmp	r5, #0
 8007b58:	bf08      	it	eq
 8007b5a:	461d      	moveq	r5, r3
 8007b5c:	2b10      	cmp	r3, #16
 8007b5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b60:	461a      	mov	r2, r3
 8007b62:	bfa8      	it	ge
 8007b64:	2210      	movge	r2, #16
 8007b66:	2b09      	cmp	r3, #9
 8007b68:	ec5b ab17 	vmov	sl, fp, d7
 8007b6c:	dc15      	bgt.n	8007b9a <_strtod_l+0x3da>
 8007b6e:	1be1      	subs	r1, r4, r7
 8007b70:	2900      	cmp	r1, #0
 8007b72:	f43f ae60 	beq.w	8007836 <_strtod_l+0x76>
 8007b76:	eba4 0107 	sub.w	r1, r4, r7
 8007b7a:	dd72      	ble.n	8007c62 <_strtod_l+0x4a2>
 8007b7c:	2916      	cmp	r1, #22
 8007b7e:	dc59      	bgt.n	8007c34 <_strtod_l+0x474>
 8007b80:	4b6f      	ldr	r3, [pc, #444]	@ (8007d40 <_strtod_l+0x580>)
 8007b82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b88:	ed93 7b00 	vldr	d7, [r3]
 8007b8c:	ec4b ab16 	vmov	d6, sl, fp
 8007b90:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b94:	ec5b ab17 	vmov	sl, fp, d7
 8007b98:	e64d      	b.n	8007836 <_strtod_l+0x76>
 8007b9a:	4969      	ldr	r1, [pc, #420]	@ (8007d40 <_strtod_l+0x580>)
 8007b9c:	eddd 6a06 	vldr	s13, [sp, #24]
 8007ba0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8007ba4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8007ba8:	2b0f      	cmp	r3, #15
 8007baa:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8007bae:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007bb2:	ec5b ab16 	vmov	sl, fp, d6
 8007bb6:	ddda      	ble.n	8007b6e <_strtod_l+0x3ae>
 8007bb8:	1a9a      	subs	r2, r3, r2
 8007bba:	1be1      	subs	r1, r4, r7
 8007bbc:	440a      	add	r2, r1
 8007bbe:	2a00      	cmp	r2, #0
 8007bc0:	f340 8094 	ble.w	8007cec <_strtod_l+0x52c>
 8007bc4:	f012 000f 	ands.w	r0, r2, #15
 8007bc8:	d00a      	beq.n	8007be0 <_strtod_l+0x420>
 8007bca:	495d      	ldr	r1, [pc, #372]	@ (8007d40 <_strtod_l+0x580>)
 8007bcc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007bd0:	ed91 7b00 	vldr	d7, [r1]
 8007bd4:	ec4b ab16 	vmov	d6, sl, fp
 8007bd8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007bdc:	ec5b ab17 	vmov	sl, fp, d7
 8007be0:	f032 020f 	bics.w	r2, r2, #15
 8007be4:	d073      	beq.n	8007cce <_strtod_l+0x50e>
 8007be6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8007bea:	dd47      	ble.n	8007c7c <_strtod_l+0x4bc>
 8007bec:	2400      	movs	r4, #0
 8007bee:	4625      	mov	r5, r4
 8007bf0:	9407      	str	r4, [sp, #28]
 8007bf2:	4626      	mov	r6, r4
 8007bf4:	9a05      	ldr	r2, [sp, #20]
 8007bf6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007d4c <_strtod_l+0x58c>
 8007bfa:	2322      	movs	r3, #34	@ 0x22
 8007bfc:	6013      	str	r3, [r2, #0]
 8007bfe:	f04f 0a00 	mov.w	sl, #0
 8007c02:	9b07      	ldr	r3, [sp, #28]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f43f ae16 	beq.w	8007836 <_strtod_l+0x76>
 8007c0a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007c0c:	9805      	ldr	r0, [sp, #20]
 8007c0e:	f7ff f955 	bl	8006ebc <_Bfree>
 8007c12:	9805      	ldr	r0, [sp, #20]
 8007c14:	4631      	mov	r1, r6
 8007c16:	f7ff f951 	bl	8006ebc <_Bfree>
 8007c1a:	9805      	ldr	r0, [sp, #20]
 8007c1c:	4629      	mov	r1, r5
 8007c1e:	f7ff f94d 	bl	8006ebc <_Bfree>
 8007c22:	9907      	ldr	r1, [sp, #28]
 8007c24:	9805      	ldr	r0, [sp, #20]
 8007c26:	f7ff f949 	bl	8006ebc <_Bfree>
 8007c2a:	9805      	ldr	r0, [sp, #20]
 8007c2c:	4621      	mov	r1, r4
 8007c2e:	f7ff f945 	bl	8006ebc <_Bfree>
 8007c32:	e600      	b.n	8007836 <_strtod_l+0x76>
 8007c34:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8007c38:	1be0      	subs	r0, r4, r7
 8007c3a:	4281      	cmp	r1, r0
 8007c3c:	dbbc      	blt.n	8007bb8 <_strtod_l+0x3f8>
 8007c3e:	4a40      	ldr	r2, [pc, #256]	@ (8007d40 <_strtod_l+0x580>)
 8007c40:	f1c3 030f 	rsb	r3, r3, #15
 8007c44:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8007c48:	ed91 7b00 	vldr	d7, [r1]
 8007c4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c4e:	ec4b ab16 	vmov	d6, sl, fp
 8007c52:	1acb      	subs	r3, r1, r3
 8007c54:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007c58:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c5c:	ed92 6b00 	vldr	d6, [r2]
 8007c60:	e796      	b.n	8007b90 <_strtod_l+0x3d0>
 8007c62:	3116      	adds	r1, #22
 8007c64:	dba8      	blt.n	8007bb8 <_strtod_l+0x3f8>
 8007c66:	4b36      	ldr	r3, [pc, #216]	@ (8007d40 <_strtod_l+0x580>)
 8007c68:	1b3c      	subs	r4, r7, r4
 8007c6a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8007c6e:	ed94 7b00 	vldr	d7, [r4]
 8007c72:	ec4b ab16 	vmov	d6, sl, fp
 8007c76:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007c7a:	e78b      	b.n	8007b94 <_strtod_l+0x3d4>
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	ec4b ab17 	vmov	d7, sl, fp
 8007c82:	4e30      	ldr	r6, [pc, #192]	@ (8007d44 <_strtod_l+0x584>)
 8007c84:	1112      	asrs	r2, r2, #4
 8007c86:	4601      	mov	r1, r0
 8007c88:	2a01      	cmp	r2, #1
 8007c8a:	dc23      	bgt.n	8007cd4 <_strtod_l+0x514>
 8007c8c:	b108      	cbz	r0, 8007c92 <_strtod_l+0x4d2>
 8007c8e:	ec5b ab17 	vmov	sl, fp, d7
 8007c92:	4a2c      	ldr	r2, [pc, #176]	@ (8007d44 <_strtod_l+0x584>)
 8007c94:	482c      	ldr	r0, [pc, #176]	@ (8007d48 <_strtod_l+0x588>)
 8007c96:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007c9a:	ed92 7b00 	vldr	d7, [r2]
 8007c9e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007ca2:	ec4b ab16 	vmov	d6, sl, fp
 8007ca6:	4a29      	ldr	r2, [pc, #164]	@ (8007d4c <_strtod_l+0x58c>)
 8007ca8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007cac:	ee17 1a90 	vmov	r1, s15
 8007cb0:	400a      	ands	r2, r1
 8007cb2:	4282      	cmp	r2, r0
 8007cb4:	ec5b ab17 	vmov	sl, fp, d7
 8007cb8:	d898      	bhi.n	8007bec <_strtod_l+0x42c>
 8007cba:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8007cbe:	4282      	cmp	r2, r0
 8007cc0:	bf86      	itte	hi
 8007cc2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007d50 <_strtod_l+0x590>
 8007cc6:	f04f 3aff 	movhi.w	sl, #4294967295
 8007cca:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8007cce:	2200      	movs	r2, #0
 8007cd0:	9206      	str	r2, [sp, #24]
 8007cd2:	e076      	b.n	8007dc2 <_strtod_l+0x602>
 8007cd4:	f012 0f01 	tst.w	r2, #1
 8007cd8:	d004      	beq.n	8007ce4 <_strtod_l+0x524>
 8007cda:	ed96 6b00 	vldr	d6, [r6]
 8007cde:	2001      	movs	r0, #1
 8007ce0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ce4:	3101      	adds	r1, #1
 8007ce6:	1052      	asrs	r2, r2, #1
 8007ce8:	3608      	adds	r6, #8
 8007cea:	e7cd      	b.n	8007c88 <_strtod_l+0x4c8>
 8007cec:	d0ef      	beq.n	8007cce <_strtod_l+0x50e>
 8007cee:	4252      	negs	r2, r2
 8007cf0:	f012 000f 	ands.w	r0, r2, #15
 8007cf4:	d00a      	beq.n	8007d0c <_strtod_l+0x54c>
 8007cf6:	4912      	ldr	r1, [pc, #72]	@ (8007d40 <_strtod_l+0x580>)
 8007cf8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007cfc:	ed91 7b00 	vldr	d7, [r1]
 8007d00:	ec4b ab16 	vmov	d6, sl, fp
 8007d04:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007d08:	ec5b ab17 	vmov	sl, fp, d7
 8007d0c:	1112      	asrs	r2, r2, #4
 8007d0e:	d0de      	beq.n	8007cce <_strtod_l+0x50e>
 8007d10:	2a1f      	cmp	r2, #31
 8007d12:	dd1f      	ble.n	8007d54 <_strtod_l+0x594>
 8007d14:	2400      	movs	r4, #0
 8007d16:	4625      	mov	r5, r4
 8007d18:	9407      	str	r4, [sp, #28]
 8007d1a:	4626      	mov	r6, r4
 8007d1c:	9a05      	ldr	r2, [sp, #20]
 8007d1e:	2322      	movs	r3, #34	@ 0x22
 8007d20:	f04f 0a00 	mov.w	sl, #0
 8007d24:	f04f 0b00 	mov.w	fp, #0
 8007d28:	6013      	str	r3, [r2, #0]
 8007d2a:	e76a      	b.n	8007c02 <_strtod_l+0x442>
 8007d2c:	0800a491 	.word	0x0800a491
 8007d30:	0800a758 	.word	0x0800a758
 8007d34:	0800a489 	.word	0x0800a489
 8007d38:	0800a4c0 	.word	0x0800a4c0
 8007d3c:	0800a5f9 	.word	0x0800a5f9
 8007d40:	0800a690 	.word	0x0800a690
 8007d44:	0800a668 	.word	0x0800a668
 8007d48:	7ca00000 	.word	0x7ca00000
 8007d4c:	7ff00000 	.word	0x7ff00000
 8007d50:	7fefffff 	.word	0x7fefffff
 8007d54:	f012 0110 	ands.w	r1, r2, #16
 8007d58:	bf18      	it	ne
 8007d5a:	216a      	movne	r1, #106	@ 0x6a
 8007d5c:	9106      	str	r1, [sp, #24]
 8007d5e:	ec4b ab17 	vmov	d7, sl, fp
 8007d62:	49af      	ldr	r1, [pc, #700]	@ (8008020 <_strtod_l+0x860>)
 8007d64:	2000      	movs	r0, #0
 8007d66:	07d6      	lsls	r6, r2, #31
 8007d68:	d504      	bpl.n	8007d74 <_strtod_l+0x5b4>
 8007d6a:	ed91 6b00 	vldr	d6, [r1]
 8007d6e:	2001      	movs	r0, #1
 8007d70:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007d74:	1052      	asrs	r2, r2, #1
 8007d76:	f101 0108 	add.w	r1, r1, #8
 8007d7a:	d1f4      	bne.n	8007d66 <_strtod_l+0x5a6>
 8007d7c:	b108      	cbz	r0, 8007d82 <_strtod_l+0x5c2>
 8007d7e:	ec5b ab17 	vmov	sl, fp, d7
 8007d82:	9a06      	ldr	r2, [sp, #24]
 8007d84:	b1b2      	cbz	r2, 8007db4 <_strtod_l+0x5f4>
 8007d86:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8007d8a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8007d8e:	2a00      	cmp	r2, #0
 8007d90:	4658      	mov	r0, fp
 8007d92:	dd0f      	ble.n	8007db4 <_strtod_l+0x5f4>
 8007d94:	2a1f      	cmp	r2, #31
 8007d96:	dd55      	ble.n	8007e44 <_strtod_l+0x684>
 8007d98:	2a34      	cmp	r2, #52	@ 0x34
 8007d9a:	bfde      	ittt	le
 8007d9c:	f04f 32ff 	movle.w	r2, #4294967295
 8007da0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8007da4:	408a      	lslle	r2, r1
 8007da6:	f04f 0a00 	mov.w	sl, #0
 8007daa:	bfcc      	ite	gt
 8007dac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007db0:	ea02 0b00 	andle.w	fp, r2, r0
 8007db4:	ec4b ab17 	vmov	d7, sl, fp
 8007db8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dc0:	d0a8      	beq.n	8007d14 <_strtod_l+0x554>
 8007dc2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007dc4:	9805      	ldr	r0, [sp, #20]
 8007dc6:	f8cd 9000 	str.w	r9, [sp]
 8007dca:	462a      	mov	r2, r5
 8007dcc:	f7ff f8de 	bl	8006f8c <__s2b>
 8007dd0:	9007      	str	r0, [sp, #28]
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	f43f af0a 	beq.w	8007bec <_strtod_l+0x42c>
 8007dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dda:	1b3f      	subs	r7, r7, r4
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	bfb4      	ite	lt
 8007de0:	463b      	movlt	r3, r7
 8007de2:	2300      	movge	r3, #0
 8007de4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007de8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8008010 <_strtod_l+0x850>
 8007dec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007df0:	2400      	movs	r4, #0
 8007df2:	930d      	str	r3, [sp, #52]	@ 0x34
 8007df4:	4625      	mov	r5, r4
 8007df6:	9b07      	ldr	r3, [sp, #28]
 8007df8:	9805      	ldr	r0, [sp, #20]
 8007dfa:	6859      	ldr	r1, [r3, #4]
 8007dfc:	f7ff f81e 	bl	8006e3c <_Balloc>
 8007e00:	4606      	mov	r6, r0
 8007e02:	2800      	cmp	r0, #0
 8007e04:	f43f aef6 	beq.w	8007bf4 <_strtod_l+0x434>
 8007e08:	9b07      	ldr	r3, [sp, #28]
 8007e0a:	691a      	ldr	r2, [r3, #16]
 8007e0c:	ec4b ab19 	vmov	d9, sl, fp
 8007e10:	3202      	adds	r2, #2
 8007e12:	f103 010c 	add.w	r1, r3, #12
 8007e16:	0092      	lsls	r2, r2, #2
 8007e18:	300c      	adds	r0, #12
 8007e1a:	f000 fd2d 	bl	8008878 <memcpy>
 8007e1e:	eeb0 0b49 	vmov.f64	d0, d9
 8007e22:	9805      	ldr	r0, [sp, #20]
 8007e24:	aa14      	add	r2, sp, #80	@ 0x50
 8007e26:	a913      	add	r1, sp, #76	@ 0x4c
 8007e28:	f7ff fbe4 	bl	80075f4 <__d2b>
 8007e2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	f43f aee0 	beq.w	8007bf4 <_strtod_l+0x434>
 8007e34:	9805      	ldr	r0, [sp, #20]
 8007e36:	2101      	movs	r1, #1
 8007e38:	f7ff f93e 	bl	80070b8 <__i2b>
 8007e3c:	4605      	mov	r5, r0
 8007e3e:	b940      	cbnz	r0, 8007e52 <_strtod_l+0x692>
 8007e40:	2500      	movs	r5, #0
 8007e42:	e6d7      	b.n	8007bf4 <_strtod_l+0x434>
 8007e44:	f04f 31ff 	mov.w	r1, #4294967295
 8007e48:	fa01 f202 	lsl.w	r2, r1, r2
 8007e4c:	ea02 0a0a 	and.w	sl, r2, sl
 8007e50:	e7b0      	b.n	8007db4 <_strtod_l+0x5f4>
 8007e52:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8007e54:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007e56:	2f00      	cmp	r7, #0
 8007e58:	bfab      	itete	ge
 8007e5a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8007e5c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8007e5e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8007e62:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8007e66:	bfac      	ite	ge
 8007e68:	eb07 0903 	addge.w	r9, r7, r3
 8007e6c:	eba3 0807 	sublt.w	r8, r3, r7
 8007e70:	9b06      	ldr	r3, [sp, #24]
 8007e72:	1aff      	subs	r7, r7, r3
 8007e74:	4417      	add	r7, r2
 8007e76:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8007e7a:	4a6a      	ldr	r2, [pc, #424]	@ (8008024 <_strtod_l+0x864>)
 8007e7c:	3f01      	subs	r7, #1
 8007e7e:	4297      	cmp	r7, r2
 8007e80:	da51      	bge.n	8007f26 <_strtod_l+0x766>
 8007e82:	1bd1      	subs	r1, r2, r7
 8007e84:	291f      	cmp	r1, #31
 8007e86:	eba3 0301 	sub.w	r3, r3, r1
 8007e8a:	f04f 0201 	mov.w	r2, #1
 8007e8e:	dc3e      	bgt.n	8007f0e <_strtod_l+0x74e>
 8007e90:	408a      	lsls	r2, r1
 8007e92:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e94:	2200      	movs	r2, #0
 8007e96:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007e98:	eb09 0703 	add.w	r7, r9, r3
 8007e9c:	4498      	add	r8, r3
 8007e9e:	9b06      	ldr	r3, [sp, #24]
 8007ea0:	45b9      	cmp	r9, r7
 8007ea2:	4498      	add	r8, r3
 8007ea4:	464b      	mov	r3, r9
 8007ea6:	bfa8      	it	ge
 8007ea8:	463b      	movge	r3, r7
 8007eaa:	4543      	cmp	r3, r8
 8007eac:	bfa8      	it	ge
 8007eae:	4643      	movge	r3, r8
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	bfc2      	ittt	gt
 8007eb4:	1aff      	subgt	r7, r7, r3
 8007eb6:	eba8 0803 	subgt.w	r8, r8, r3
 8007eba:	eba9 0903 	subgt.w	r9, r9, r3
 8007ebe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	dd16      	ble.n	8007ef2 <_strtod_l+0x732>
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	9805      	ldr	r0, [sp, #20]
 8007ec8:	461a      	mov	r2, r3
 8007eca:	f7ff f9ad 	bl	8007228 <__pow5mult>
 8007ece:	4605      	mov	r5, r0
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	d0b5      	beq.n	8007e40 <_strtod_l+0x680>
 8007ed4:	4601      	mov	r1, r0
 8007ed6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007ed8:	9805      	ldr	r0, [sp, #20]
 8007eda:	f7ff f903 	bl	80070e4 <__multiply>
 8007ede:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	f43f ae87 	beq.w	8007bf4 <_strtod_l+0x434>
 8007ee6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007ee8:	9805      	ldr	r0, [sp, #20]
 8007eea:	f7fe ffe7 	bl	8006ebc <_Bfree>
 8007eee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ef0:	9312      	str	r3, [sp, #72]	@ 0x48
 8007ef2:	2f00      	cmp	r7, #0
 8007ef4:	dc1b      	bgt.n	8007f2e <_strtod_l+0x76e>
 8007ef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	dd21      	ble.n	8007f40 <_strtod_l+0x780>
 8007efc:	4631      	mov	r1, r6
 8007efe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f00:	9805      	ldr	r0, [sp, #20]
 8007f02:	f7ff f991 	bl	8007228 <__pow5mult>
 8007f06:	4606      	mov	r6, r0
 8007f08:	b9d0      	cbnz	r0, 8007f40 <_strtod_l+0x780>
 8007f0a:	2600      	movs	r6, #0
 8007f0c:	e672      	b.n	8007bf4 <_strtod_l+0x434>
 8007f0e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8007f12:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8007f16:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8007f1a:	37e2      	adds	r7, #226	@ 0xe2
 8007f1c:	fa02 f107 	lsl.w	r1, r2, r7
 8007f20:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007f22:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f24:	e7b8      	b.n	8007e98 <_strtod_l+0x6d8>
 8007f26:	2200      	movs	r2, #0
 8007f28:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	e7f9      	b.n	8007f22 <_strtod_l+0x762>
 8007f2e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007f30:	9805      	ldr	r0, [sp, #20]
 8007f32:	463a      	mov	r2, r7
 8007f34:	f7ff f9d2 	bl	80072dc <__lshift>
 8007f38:	9012      	str	r0, [sp, #72]	@ 0x48
 8007f3a:	2800      	cmp	r0, #0
 8007f3c:	d1db      	bne.n	8007ef6 <_strtod_l+0x736>
 8007f3e:	e659      	b.n	8007bf4 <_strtod_l+0x434>
 8007f40:	f1b8 0f00 	cmp.w	r8, #0
 8007f44:	dd07      	ble.n	8007f56 <_strtod_l+0x796>
 8007f46:	4631      	mov	r1, r6
 8007f48:	9805      	ldr	r0, [sp, #20]
 8007f4a:	4642      	mov	r2, r8
 8007f4c:	f7ff f9c6 	bl	80072dc <__lshift>
 8007f50:	4606      	mov	r6, r0
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d0d9      	beq.n	8007f0a <_strtod_l+0x74a>
 8007f56:	f1b9 0f00 	cmp.w	r9, #0
 8007f5a:	dd08      	ble.n	8007f6e <_strtod_l+0x7ae>
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	9805      	ldr	r0, [sp, #20]
 8007f60:	464a      	mov	r2, r9
 8007f62:	f7ff f9bb 	bl	80072dc <__lshift>
 8007f66:	4605      	mov	r5, r0
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	f43f ae43 	beq.w	8007bf4 <_strtod_l+0x434>
 8007f6e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007f70:	9805      	ldr	r0, [sp, #20]
 8007f72:	4632      	mov	r2, r6
 8007f74:	f7ff fa3a 	bl	80073ec <__mdiff>
 8007f78:	4604      	mov	r4, r0
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	f43f ae3a 	beq.w	8007bf4 <_strtod_l+0x434>
 8007f80:	2300      	movs	r3, #0
 8007f82:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8007f86:	60c3      	str	r3, [r0, #12]
 8007f88:	4629      	mov	r1, r5
 8007f8a:	f7ff fa13 	bl	80073b4 <__mcmp>
 8007f8e:	2800      	cmp	r0, #0
 8007f90:	da4c      	bge.n	800802c <_strtod_l+0x86c>
 8007f92:	ea58 080a 	orrs.w	r8, r8, sl
 8007f96:	d172      	bne.n	800807e <_strtod_l+0x8be>
 8007f98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d16e      	bne.n	800807e <_strtod_l+0x8be>
 8007fa0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007fa4:	0d1b      	lsrs	r3, r3, #20
 8007fa6:	051b      	lsls	r3, r3, #20
 8007fa8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007fac:	d967      	bls.n	800807e <_strtod_l+0x8be>
 8007fae:	6963      	ldr	r3, [r4, #20]
 8007fb0:	b913      	cbnz	r3, 8007fb8 <_strtod_l+0x7f8>
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	dd62      	ble.n	800807e <_strtod_l+0x8be>
 8007fb8:	4621      	mov	r1, r4
 8007fba:	2201      	movs	r2, #1
 8007fbc:	9805      	ldr	r0, [sp, #20]
 8007fbe:	f7ff f98d 	bl	80072dc <__lshift>
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	4604      	mov	r4, r0
 8007fc6:	f7ff f9f5 	bl	80073b4 <__mcmp>
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	dd57      	ble.n	800807e <_strtod_l+0x8be>
 8007fce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007fd2:	9a06      	ldr	r2, [sp, #24]
 8007fd4:	0d1b      	lsrs	r3, r3, #20
 8007fd6:	051b      	lsls	r3, r3, #20
 8007fd8:	2a00      	cmp	r2, #0
 8007fda:	d06e      	beq.n	80080ba <_strtod_l+0x8fa>
 8007fdc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007fe0:	d86b      	bhi.n	80080ba <_strtod_l+0x8fa>
 8007fe2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007fe6:	f67f ae99 	bls.w	8007d1c <_strtod_l+0x55c>
 8007fea:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8008018 <_strtod_l+0x858>
 8007fee:	ec4b ab16 	vmov	d6, sl, fp
 8007ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8008028 <_strtod_l+0x868>)
 8007ff4:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007ff8:	ee17 2a90 	vmov	r2, s15
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	ec5b ab17 	vmov	sl, fp, d7
 8008002:	2b00      	cmp	r3, #0
 8008004:	f47f ae01 	bne.w	8007c0a <_strtod_l+0x44a>
 8008008:	9a05      	ldr	r2, [sp, #20]
 800800a:	2322      	movs	r3, #34	@ 0x22
 800800c:	6013      	str	r3, [r2, #0]
 800800e:	e5fc      	b.n	8007c0a <_strtod_l+0x44a>
 8008010:	ffc00000 	.word	0xffc00000
 8008014:	41dfffff 	.word	0x41dfffff
 8008018:	00000000 	.word	0x00000000
 800801c:	39500000 	.word	0x39500000
 8008020:	0800a780 	.word	0x0800a780
 8008024:	fffffc02 	.word	0xfffffc02
 8008028:	7ff00000 	.word	0x7ff00000
 800802c:	46d9      	mov	r9, fp
 800802e:	d15d      	bne.n	80080ec <_strtod_l+0x92c>
 8008030:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008034:	f1b8 0f00 	cmp.w	r8, #0
 8008038:	d02a      	beq.n	8008090 <_strtod_l+0x8d0>
 800803a:	4aa9      	ldr	r2, [pc, #676]	@ (80082e0 <_strtod_l+0xb20>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d12a      	bne.n	8008096 <_strtod_l+0x8d6>
 8008040:	9b06      	ldr	r3, [sp, #24]
 8008042:	4652      	mov	r2, sl
 8008044:	b1fb      	cbz	r3, 8008086 <_strtod_l+0x8c6>
 8008046:	4ba7      	ldr	r3, [pc, #668]	@ (80082e4 <_strtod_l+0xb24>)
 8008048:	ea0b 0303 	and.w	r3, fp, r3
 800804c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008050:	f04f 31ff 	mov.w	r1, #4294967295
 8008054:	d81a      	bhi.n	800808c <_strtod_l+0x8cc>
 8008056:	0d1b      	lsrs	r3, r3, #20
 8008058:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800805c:	fa01 f303 	lsl.w	r3, r1, r3
 8008060:	429a      	cmp	r2, r3
 8008062:	d118      	bne.n	8008096 <_strtod_l+0x8d6>
 8008064:	4ba0      	ldr	r3, [pc, #640]	@ (80082e8 <_strtod_l+0xb28>)
 8008066:	4599      	cmp	r9, r3
 8008068:	d102      	bne.n	8008070 <_strtod_l+0x8b0>
 800806a:	3201      	adds	r2, #1
 800806c:	f43f adc2 	beq.w	8007bf4 <_strtod_l+0x434>
 8008070:	4b9c      	ldr	r3, [pc, #624]	@ (80082e4 <_strtod_l+0xb24>)
 8008072:	ea09 0303 	and.w	r3, r9, r3
 8008076:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800807a:	f04f 0a00 	mov.w	sl, #0
 800807e:	9b06      	ldr	r3, [sp, #24]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1b2      	bne.n	8007fea <_strtod_l+0x82a>
 8008084:	e5c1      	b.n	8007c0a <_strtod_l+0x44a>
 8008086:	f04f 33ff 	mov.w	r3, #4294967295
 800808a:	e7e9      	b.n	8008060 <_strtod_l+0x8a0>
 800808c:	460b      	mov	r3, r1
 800808e:	e7e7      	b.n	8008060 <_strtod_l+0x8a0>
 8008090:	ea53 030a 	orrs.w	r3, r3, sl
 8008094:	d09b      	beq.n	8007fce <_strtod_l+0x80e>
 8008096:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008098:	b1c3      	cbz	r3, 80080cc <_strtod_l+0x90c>
 800809a:	ea13 0f09 	tst.w	r3, r9
 800809e:	d0ee      	beq.n	800807e <_strtod_l+0x8be>
 80080a0:	9a06      	ldr	r2, [sp, #24]
 80080a2:	4650      	mov	r0, sl
 80080a4:	4659      	mov	r1, fp
 80080a6:	f1b8 0f00 	cmp.w	r8, #0
 80080aa:	d013      	beq.n	80080d4 <_strtod_l+0x914>
 80080ac:	f7ff fb6d 	bl	800778a <sulp>
 80080b0:	ee39 7b00 	vadd.f64	d7, d9, d0
 80080b4:	ec5b ab17 	vmov	sl, fp, d7
 80080b8:	e7e1      	b.n	800807e <_strtod_l+0x8be>
 80080ba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80080be:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80080c2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80080c6:	f04f 3aff 	mov.w	sl, #4294967295
 80080ca:	e7d8      	b.n	800807e <_strtod_l+0x8be>
 80080cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080ce:	ea13 0f0a 	tst.w	r3, sl
 80080d2:	e7e4      	b.n	800809e <_strtod_l+0x8de>
 80080d4:	f7ff fb59 	bl	800778a <sulp>
 80080d8:	ee39 0b40 	vsub.f64	d0, d9, d0
 80080dc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80080e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e4:	ec5b ab10 	vmov	sl, fp, d0
 80080e8:	d1c9      	bne.n	800807e <_strtod_l+0x8be>
 80080ea:	e617      	b.n	8007d1c <_strtod_l+0x55c>
 80080ec:	4629      	mov	r1, r5
 80080ee:	4620      	mov	r0, r4
 80080f0:	f7ff fad8 	bl	80076a4 <__ratio>
 80080f4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80080f8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80080fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008100:	d85d      	bhi.n	80081be <_strtod_l+0x9fe>
 8008102:	f1b8 0f00 	cmp.w	r8, #0
 8008106:	d164      	bne.n	80081d2 <_strtod_l+0xa12>
 8008108:	f1ba 0f00 	cmp.w	sl, #0
 800810c:	d14b      	bne.n	80081a6 <_strtod_l+0x9e6>
 800810e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008112:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d160      	bne.n	80081dc <_strtod_l+0xa1c>
 800811a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800811e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8008122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008126:	d401      	bmi.n	800812c <_strtod_l+0x96c>
 8008128:	ee20 8b08 	vmul.f64	d8, d0, d8
 800812c:	eeb1 ab48 	vneg.f64	d10, d8
 8008130:	486c      	ldr	r0, [pc, #432]	@ (80082e4 <_strtod_l+0xb24>)
 8008132:	496e      	ldr	r1, [pc, #440]	@ (80082ec <_strtod_l+0xb2c>)
 8008134:	ea09 0700 	and.w	r7, r9, r0
 8008138:	428f      	cmp	r7, r1
 800813a:	ec53 2b1a 	vmov	r2, r3, d10
 800813e:	d17d      	bne.n	800823c <_strtod_l+0xa7c>
 8008140:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8008144:	ec4b ab1c 	vmov	d12, sl, fp
 8008148:	eeb0 0b4c 	vmov.f64	d0, d12
 800814c:	f7ff f9e2 	bl	8007514 <__ulp>
 8008150:	4864      	ldr	r0, [pc, #400]	@ (80082e4 <_strtod_l+0xb24>)
 8008152:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8008156:	ee1c 3a90 	vmov	r3, s25
 800815a:	4a65      	ldr	r2, [pc, #404]	@ (80082f0 <_strtod_l+0xb30>)
 800815c:	ea03 0100 	and.w	r1, r3, r0
 8008160:	4291      	cmp	r1, r2
 8008162:	ec5b ab1c 	vmov	sl, fp, d12
 8008166:	d93c      	bls.n	80081e2 <_strtod_l+0xa22>
 8008168:	ee19 2a90 	vmov	r2, s19
 800816c:	4b5e      	ldr	r3, [pc, #376]	@ (80082e8 <_strtod_l+0xb28>)
 800816e:	429a      	cmp	r2, r3
 8008170:	d104      	bne.n	800817c <_strtod_l+0x9bc>
 8008172:	ee19 3a10 	vmov	r3, s18
 8008176:	3301      	adds	r3, #1
 8008178:	f43f ad3c 	beq.w	8007bf4 <_strtod_l+0x434>
 800817c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 80082e8 <_strtod_l+0xb28>
 8008180:	f04f 3aff 	mov.w	sl, #4294967295
 8008184:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8008186:	9805      	ldr	r0, [sp, #20]
 8008188:	f7fe fe98 	bl	8006ebc <_Bfree>
 800818c:	9805      	ldr	r0, [sp, #20]
 800818e:	4631      	mov	r1, r6
 8008190:	f7fe fe94 	bl	8006ebc <_Bfree>
 8008194:	9805      	ldr	r0, [sp, #20]
 8008196:	4629      	mov	r1, r5
 8008198:	f7fe fe90 	bl	8006ebc <_Bfree>
 800819c:	9805      	ldr	r0, [sp, #20]
 800819e:	4621      	mov	r1, r4
 80081a0:	f7fe fe8c 	bl	8006ebc <_Bfree>
 80081a4:	e627      	b.n	8007df6 <_strtod_l+0x636>
 80081a6:	f1ba 0f01 	cmp.w	sl, #1
 80081aa:	d103      	bne.n	80081b4 <_strtod_l+0x9f4>
 80081ac:	f1bb 0f00 	cmp.w	fp, #0
 80081b0:	f43f adb4 	beq.w	8007d1c <_strtod_l+0x55c>
 80081b4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80081b8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80081bc:	e7b8      	b.n	8008130 <_strtod_l+0x970>
 80081be:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80081c2:	ee20 8b08 	vmul.f64	d8, d0, d8
 80081c6:	f1b8 0f00 	cmp.w	r8, #0
 80081ca:	d0af      	beq.n	800812c <_strtod_l+0x96c>
 80081cc:	eeb0 ab48 	vmov.f64	d10, d8
 80081d0:	e7ae      	b.n	8008130 <_strtod_l+0x970>
 80081d2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80081d6:	eeb0 8b4a 	vmov.f64	d8, d10
 80081da:	e7a9      	b.n	8008130 <_strtod_l+0x970>
 80081dc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80081e0:	e7a6      	b.n	8008130 <_strtod_l+0x970>
 80081e2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80081e6:	9b06      	ldr	r3, [sp, #24]
 80081e8:	46d9      	mov	r9, fp
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1ca      	bne.n	8008184 <_strtod_l+0x9c4>
 80081ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80081f2:	0d1b      	lsrs	r3, r3, #20
 80081f4:	051b      	lsls	r3, r3, #20
 80081f6:	429f      	cmp	r7, r3
 80081f8:	d1c4      	bne.n	8008184 <_strtod_l+0x9c4>
 80081fa:	ec51 0b18 	vmov	r0, r1, d8
 80081fe:	f7f8 fab3 	bl	8000768 <__aeabi_d2lz>
 8008202:	f7f8 fa6b 	bl	80006dc <__aeabi_l2d>
 8008206:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800820a:	ec41 0b17 	vmov	d7, r0, r1
 800820e:	ea49 090a 	orr.w	r9, r9, sl
 8008212:	ea59 0908 	orrs.w	r9, r9, r8
 8008216:	ee38 8b47 	vsub.f64	d8, d8, d7
 800821a:	d03c      	beq.n	8008296 <_strtod_l+0xad6>
 800821c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80082c8 <_strtod_l+0xb08>
 8008220:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008228:	f53f acef 	bmi.w	8007c0a <_strtod_l+0x44a>
 800822c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80082d0 <_strtod_l+0xb10>
 8008230:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008238:	dda4      	ble.n	8008184 <_strtod_l+0x9c4>
 800823a:	e4e6      	b.n	8007c0a <_strtod_l+0x44a>
 800823c:	9906      	ldr	r1, [sp, #24]
 800823e:	b1e1      	cbz	r1, 800827a <_strtod_l+0xaba>
 8008240:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8008244:	d819      	bhi.n	800827a <_strtod_l+0xaba>
 8008246:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800824a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800824e:	d811      	bhi.n	8008274 <_strtod_l+0xab4>
 8008250:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8008254:	ee18 3a10 	vmov	r3, s16
 8008258:	2b01      	cmp	r3, #1
 800825a:	bf38      	it	cc
 800825c:	2301      	movcc	r3, #1
 800825e:	ee08 3a10 	vmov	s16, r3
 8008262:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8008266:	f1b8 0f00 	cmp.w	r8, #0
 800826a:	d111      	bne.n	8008290 <_strtod_l+0xad0>
 800826c:	eeb1 7b48 	vneg.f64	d7, d8
 8008270:	ec53 2b17 	vmov	r2, r3, d7
 8008274:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8008278:	1bcb      	subs	r3, r1, r7
 800827a:	eeb0 0b49 	vmov.f64	d0, d9
 800827e:	ec43 2b1a 	vmov	d10, r2, r3
 8008282:	f7ff f947 	bl	8007514 <__ulp>
 8008286:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800828a:	ec5b ab19 	vmov	sl, fp, d9
 800828e:	e7aa      	b.n	80081e6 <_strtod_l+0xa26>
 8008290:	eeb0 7b48 	vmov.f64	d7, d8
 8008294:	e7ec      	b.n	8008270 <_strtod_l+0xab0>
 8008296:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80082d8 <_strtod_l+0xb18>
 800829a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800829e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082a2:	f57f af6f 	bpl.w	8008184 <_strtod_l+0x9c4>
 80082a6:	e4b0      	b.n	8007c0a <_strtod_l+0x44a>
 80082a8:	2300      	movs	r3, #0
 80082aa:	9308      	str	r3, [sp, #32]
 80082ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082b0:	6013      	str	r3, [r2, #0]
 80082b2:	f7ff bac4 	b.w	800783e <_strtod_l+0x7e>
 80082b6:	2a65      	cmp	r2, #101	@ 0x65
 80082b8:	f43f abbf 	beq.w	8007a3a <_strtod_l+0x27a>
 80082bc:	2a45      	cmp	r2, #69	@ 0x45
 80082be:	f43f abbc 	beq.w	8007a3a <_strtod_l+0x27a>
 80082c2:	2101      	movs	r1, #1
 80082c4:	f7ff bbf4 	b.w	8007ab0 <_strtod_l+0x2f0>
 80082c8:	94a03595 	.word	0x94a03595
 80082cc:	3fdfffff 	.word	0x3fdfffff
 80082d0:	35afe535 	.word	0x35afe535
 80082d4:	3fe00000 	.word	0x3fe00000
 80082d8:	94a03595 	.word	0x94a03595
 80082dc:	3fcfffff 	.word	0x3fcfffff
 80082e0:	000fffff 	.word	0x000fffff
 80082e4:	7ff00000 	.word	0x7ff00000
 80082e8:	7fefffff 	.word	0x7fefffff
 80082ec:	7fe00000 	.word	0x7fe00000
 80082f0:	7c9fffff 	.word	0x7c9fffff

080082f4 <_strtod_r>:
 80082f4:	4b01      	ldr	r3, [pc, #4]	@ (80082fc <_strtod_r+0x8>)
 80082f6:	f7ff ba63 	b.w	80077c0 <_strtod_l>
 80082fa:	bf00      	nop
 80082fc:	240000b0 	.word	0x240000b0

08008300 <_strtol_l.isra.0>:
 8008300:	2b24      	cmp	r3, #36	@ 0x24
 8008302:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008306:	4686      	mov	lr, r0
 8008308:	4690      	mov	r8, r2
 800830a:	d801      	bhi.n	8008310 <_strtol_l.isra.0+0x10>
 800830c:	2b01      	cmp	r3, #1
 800830e:	d106      	bne.n	800831e <_strtol_l.isra.0+0x1e>
 8008310:	f7fd fe78 	bl	8006004 <__errno>
 8008314:	2316      	movs	r3, #22
 8008316:	6003      	str	r3, [r0, #0]
 8008318:	2000      	movs	r0, #0
 800831a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800831e:	4834      	ldr	r0, [pc, #208]	@ (80083f0 <_strtol_l.isra.0+0xf0>)
 8008320:	460d      	mov	r5, r1
 8008322:	462a      	mov	r2, r5
 8008324:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008328:	5d06      	ldrb	r6, [r0, r4]
 800832a:	f016 0608 	ands.w	r6, r6, #8
 800832e:	d1f8      	bne.n	8008322 <_strtol_l.isra.0+0x22>
 8008330:	2c2d      	cmp	r4, #45	@ 0x2d
 8008332:	d110      	bne.n	8008356 <_strtol_l.isra.0+0x56>
 8008334:	782c      	ldrb	r4, [r5, #0]
 8008336:	2601      	movs	r6, #1
 8008338:	1c95      	adds	r5, r2, #2
 800833a:	f033 0210 	bics.w	r2, r3, #16
 800833e:	d115      	bne.n	800836c <_strtol_l.isra.0+0x6c>
 8008340:	2c30      	cmp	r4, #48	@ 0x30
 8008342:	d10d      	bne.n	8008360 <_strtol_l.isra.0+0x60>
 8008344:	782a      	ldrb	r2, [r5, #0]
 8008346:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800834a:	2a58      	cmp	r2, #88	@ 0x58
 800834c:	d108      	bne.n	8008360 <_strtol_l.isra.0+0x60>
 800834e:	786c      	ldrb	r4, [r5, #1]
 8008350:	3502      	adds	r5, #2
 8008352:	2310      	movs	r3, #16
 8008354:	e00a      	b.n	800836c <_strtol_l.isra.0+0x6c>
 8008356:	2c2b      	cmp	r4, #43	@ 0x2b
 8008358:	bf04      	itt	eq
 800835a:	782c      	ldrbeq	r4, [r5, #0]
 800835c:	1c95      	addeq	r5, r2, #2
 800835e:	e7ec      	b.n	800833a <_strtol_l.isra.0+0x3a>
 8008360:	2b00      	cmp	r3, #0
 8008362:	d1f6      	bne.n	8008352 <_strtol_l.isra.0+0x52>
 8008364:	2c30      	cmp	r4, #48	@ 0x30
 8008366:	bf14      	ite	ne
 8008368:	230a      	movne	r3, #10
 800836a:	2308      	moveq	r3, #8
 800836c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008370:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008374:	2200      	movs	r2, #0
 8008376:	fbbc f9f3 	udiv	r9, ip, r3
 800837a:	4610      	mov	r0, r2
 800837c:	fb03 ca19 	mls	sl, r3, r9, ip
 8008380:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008384:	2f09      	cmp	r7, #9
 8008386:	d80f      	bhi.n	80083a8 <_strtol_l.isra.0+0xa8>
 8008388:	463c      	mov	r4, r7
 800838a:	42a3      	cmp	r3, r4
 800838c:	dd1b      	ble.n	80083c6 <_strtol_l.isra.0+0xc6>
 800838e:	1c57      	adds	r7, r2, #1
 8008390:	d007      	beq.n	80083a2 <_strtol_l.isra.0+0xa2>
 8008392:	4581      	cmp	r9, r0
 8008394:	d314      	bcc.n	80083c0 <_strtol_l.isra.0+0xc0>
 8008396:	d101      	bne.n	800839c <_strtol_l.isra.0+0x9c>
 8008398:	45a2      	cmp	sl, r4
 800839a:	db11      	blt.n	80083c0 <_strtol_l.isra.0+0xc0>
 800839c:	fb00 4003 	mla	r0, r0, r3, r4
 80083a0:	2201      	movs	r2, #1
 80083a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083a6:	e7eb      	b.n	8008380 <_strtol_l.isra.0+0x80>
 80083a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80083ac:	2f19      	cmp	r7, #25
 80083ae:	d801      	bhi.n	80083b4 <_strtol_l.isra.0+0xb4>
 80083b0:	3c37      	subs	r4, #55	@ 0x37
 80083b2:	e7ea      	b.n	800838a <_strtol_l.isra.0+0x8a>
 80083b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80083b8:	2f19      	cmp	r7, #25
 80083ba:	d804      	bhi.n	80083c6 <_strtol_l.isra.0+0xc6>
 80083bc:	3c57      	subs	r4, #87	@ 0x57
 80083be:	e7e4      	b.n	800838a <_strtol_l.isra.0+0x8a>
 80083c0:	f04f 32ff 	mov.w	r2, #4294967295
 80083c4:	e7ed      	b.n	80083a2 <_strtol_l.isra.0+0xa2>
 80083c6:	1c53      	adds	r3, r2, #1
 80083c8:	d108      	bne.n	80083dc <_strtol_l.isra.0+0xdc>
 80083ca:	2322      	movs	r3, #34	@ 0x22
 80083cc:	f8ce 3000 	str.w	r3, [lr]
 80083d0:	4660      	mov	r0, ip
 80083d2:	f1b8 0f00 	cmp.w	r8, #0
 80083d6:	d0a0      	beq.n	800831a <_strtol_l.isra.0+0x1a>
 80083d8:	1e69      	subs	r1, r5, #1
 80083da:	e006      	b.n	80083ea <_strtol_l.isra.0+0xea>
 80083dc:	b106      	cbz	r6, 80083e0 <_strtol_l.isra.0+0xe0>
 80083de:	4240      	negs	r0, r0
 80083e0:	f1b8 0f00 	cmp.w	r8, #0
 80083e4:	d099      	beq.n	800831a <_strtol_l.isra.0+0x1a>
 80083e6:	2a00      	cmp	r2, #0
 80083e8:	d1f6      	bne.n	80083d8 <_strtol_l.isra.0+0xd8>
 80083ea:	f8c8 1000 	str.w	r1, [r8]
 80083ee:	e794      	b.n	800831a <_strtol_l.isra.0+0x1a>
 80083f0:	0800a7a9 	.word	0x0800a7a9

080083f4 <_strtol_r>:
 80083f4:	f7ff bf84 	b.w	8008300 <_strtol_l.isra.0>

080083f8 <__ssputs_r>:
 80083f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083fc:	688e      	ldr	r6, [r1, #8]
 80083fe:	461f      	mov	r7, r3
 8008400:	42be      	cmp	r6, r7
 8008402:	680b      	ldr	r3, [r1, #0]
 8008404:	4682      	mov	sl, r0
 8008406:	460c      	mov	r4, r1
 8008408:	4690      	mov	r8, r2
 800840a:	d82d      	bhi.n	8008468 <__ssputs_r+0x70>
 800840c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008410:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008414:	d026      	beq.n	8008464 <__ssputs_r+0x6c>
 8008416:	6965      	ldr	r5, [r4, #20]
 8008418:	6909      	ldr	r1, [r1, #16]
 800841a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800841e:	eba3 0901 	sub.w	r9, r3, r1
 8008422:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008426:	1c7b      	adds	r3, r7, #1
 8008428:	444b      	add	r3, r9
 800842a:	106d      	asrs	r5, r5, #1
 800842c:	429d      	cmp	r5, r3
 800842e:	bf38      	it	cc
 8008430:	461d      	movcc	r5, r3
 8008432:	0553      	lsls	r3, r2, #21
 8008434:	d527      	bpl.n	8008486 <__ssputs_r+0x8e>
 8008436:	4629      	mov	r1, r5
 8008438:	f7fe fc74 	bl	8006d24 <_malloc_r>
 800843c:	4606      	mov	r6, r0
 800843e:	b360      	cbz	r0, 800849a <__ssputs_r+0xa2>
 8008440:	6921      	ldr	r1, [r4, #16]
 8008442:	464a      	mov	r2, r9
 8008444:	f000 fa18 	bl	8008878 <memcpy>
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800844e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008452:	81a3      	strh	r3, [r4, #12]
 8008454:	6126      	str	r6, [r4, #16]
 8008456:	6165      	str	r5, [r4, #20]
 8008458:	444e      	add	r6, r9
 800845a:	eba5 0509 	sub.w	r5, r5, r9
 800845e:	6026      	str	r6, [r4, #0]
 8008460:	60a5      	str	r5, [r4, #8]
 8008462:	463e      	mov	r6, r7
 8008464:	42be      	cmp	r6, r7
 8008466:	d900      	bls.n	800846a <__ssputs_r+0x72>
 8008468:	463e      	mov	r6, r7
 800846a:	6820      	ldr	r0, [r4, #0]
 800846c:	4632      	mov	r2, r6
 800846e:	4641      	mov	r1, r8
 8008470:	f000 f9c6 	bl	8008800 <memmove>
 8008474:	68a3      	ldr	r3, [r4, #8]
 8008476:	1b9b      	subs	r3, r3, r6
 8008478:	60a3      	str	r3, [r4, #8]
 800847a:	6823      	ldr	r3, [r4, #0]
 800847c:	4433      	add	r3, r6
 800847e:	6023      	str	r3, [r4, #0]
 8008480:	2000      	movs	r0, #0
 8008482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008486:	462a      	mov	r2, r5
 8008488:	f000 fd8b 	bl	8008fa2 <_realloc_r>
 800848c:	4606      	mov	r6, r0
 800848e:	2800      	cmp	r0, #0
 8008490:	d1e0      	bne.n	8008454 <__ssputs_r+0x5c>
 8008492:	6921      	ldr	r1, [r4, #16]
 8008494:	4650      	mov	r0, sl
 8008496:	f7fe fbd1 	bl	8006c3c <_free_r>
 800849a:	230c      	movs	r3, #12
 800849c:	f8ca 3000 	str.w	r3, [sl]
 80084a0:	89a3      	ldrh	r3, [r4, #12]
 80084a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084a6:	81a3      	strh	r3, [r4, #12]
 80084a8:	f04f 30ff 	mov.w	r0, #4294967295
 80084ac:	e7e9      	b.n	8008482 <__ssputs_r+0x8a>
	...

080084b0 <_svfiprintf_r>:
 80084b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b4:	4698      	mov	r8, r3
 80084b6:	898b      	ldrh	r3, [r1, #12]
 80084b8:	061b      	lsls	r3, r3, #24
 80084ba:	b09d      	sub	sp, #116	@ 0x74
 80084bc:	4607      	mov	r7, r0
 80084be:	460d      	mov	r5, r1
 80084c0:	4614      	mov	r4, r2
 80084c2:	d510      	bpl.n	80084e6 <_svfiprintf_r+0x36>
 80084c4:	690b      	ldr	r3, [r1, #16]
 80084c6:	b973      	cbnz	r3, 80084e6 <_svfiprintf_r+0x36>
 80084c8:	2140      	movs	r1, #64	@ 0x40
 80084ca:	f7fe fc2b 	bl	8006d24 <_malloc_r>
 80084ce:	6028      	str	r0, [r5, #0]
 80084d0:	6128      	str	r0, [r5, #16]
 80084d2:	b930      	cbnz	r0, 80084e2 <_svfiprintf_r+0x32>
 80084d4:	230c      	movs	r3, #12
 80084d6:	603b      	str	r3, [r7, #0]
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	b01d      	add	sp, #116	@ 0x74
 80084de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e2:	2340      	movs	r3, #64	@ 0x40
 80084e4:	616b      	str	r3, [r5, #20]
 80084e6:	2300      	movs	r3, #0
 80084e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ea:	2320      	movs	r3, #32
 80084ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80084f4:	2330      	movs	r3, #48	@ 0x30
 80084f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008694 <_svfiprintf_r+0x1e4>
 80084fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084fe:	f04f 0901 	mov.w	r9, #1
 8008502:	4623      	mov	r3, r4
 8008504:	469a      	mov	sl, r3
 8008506:	f813 2b01 	ldrb.w	r2, [r3], #1
 800850a:	b10a      	cbz	r2, 8008510 <_svfiprintf_r+0x60>
 800850c:	2a25      	cmp	r2, #37	@ 0x25
 800850e:	d1f9      	bne.n	8008504 <_svfiprintf_r+0x54>
 8008510:	ebba 0b04 	subs.w	fp, sl, r4
 8008514:	d00b      	beq.n	800852e <_svfiprintf_r+0x7e>
 8008516:	465b      	mov	r3, fp
 8008518:	4622      	mov	r2, r4
 800851a:	4629      	mov	r1, r5
 800851c:	4638      	mov	r0, r7
 800851e:	f7ff ff6b 	bl	80083f8 <__ssputs_r>
 8008522:	3001      	adds	r0, #1
 8008524:	f000 80a7 	beq.w	8008676 <_svfiprintf_r+0x1c6>
 8008528:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800852a:	445a      	add	r2, fp
 800852c:	9209      	str	r2, [sp, #36]	@ 0x24
 800852e:	f89a 3000 	ldrb.w	r3, [sl]
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 809f 	beq.w	8008676 <_svfiprintf_r+0x1c6>
 8008538:	2300      	movs	r3, #0
 800853a:	f04f 32ff 	mov.w	r2, #4294967295
 800853e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008542:	f10a 0a01 	add.w	sl, sl, #1
 8008546:	9304      	str	r3, [sp, #16]
 8008548:	9307      	str	r3, [sp, #28]
 800854a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800854e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008550:	4654      	mov	r4, sl
 8008552:	2205      	movs	r2, #5
 8008554:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008558:	484e      	ldr	r0, [pc, #312]	@ (8008694 <_svfiprintf_r+0x1e4>)
 800855a:	f7f7 fed9 	bl	8000310 <memchr>
 800855e:	9a04      	ldr	r2, [sp, #16]
 8008560:	b9d8      	cbnz	r0, 800859a <_svfiprintf_r+0xea>
 8008562:	06d0      	lsls	r0, r2, #27
 8008564:	bf44      	itt	mi
 8008566:	2320      	movmi	r3, #32
 8008568:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800856c:	0711      	lsls	r1, r2, #28
 800856e:	bf44      	itt	mi
 8008570:	232b      	movmi	r3, #43	@ 0x2b
 8008572:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008576:	f89a 3000 	ldrb.w	r3, [sl]
 800857a:	2b2a      	cmp	r3, #42	@ 0x2a
 800857c:	d015      	beq.n	80085aa <_svfiprintf_r+0xfa>
 800857e:	9a07      	ldr	r2, [sp, #28]
 8008580:	4654      	mov	r4, sl
 8008582:	2000      	movs	r0, #0
 8008584:	f04f 0c0a 	mov.w	ip, #10
 8008588:	4621      	mov	r1, r4
 800858a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800858e:	3b30      	subs	r3, #48	@ 0x30
 8008590:	2b09      	cmp	r3, #9
 8008592:	d94b      	bls.n	800862c <_svfiprintf_r+0x17c>
 8008594:	b1b0      	cbz	r0, 80085c4 <_svfiprintf_r+0x114>
 8008596:	9207      	str	r2, [sp, #28]
 8008598:	e014      	b.n	80085c4 <_svfiprintf_r+0x114>
 800859a:	eba0 0308 	sub.w	r3, r0, r8
 800859e:	fa09 f303 	lsl.w	r3, r9, r3
 80085a2:	4313      	orrs	r3, r2
 80085a4:	9304      	str	r3, [sp, #16]
 80085a6:	46a2      	mov	sl, r4
 80085a8:	e7d2      	b.n	8008550 <_svfiprintf_r+0xa0>
 80085aa:	9b03      	ldr	r3, [sp, #12]
 80085ac:	1d19      	adds	r1, r3, #4
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	9103      	str	r1, [sp, #12]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	bfbb      	ittet	lt
 80085b6:	425b      	neglt	r3, r3
 80085b8:	f042 0202 	orrlt.w	r2, r2, #2
 80085bc:	9307      	strge	r3, [sp, #28]
 80085be:	9307      	strlt	r3, [sp, #28]
 80085c0:	bfb8      	it	lt
 80085c2:	9204      	strlt	r2, [sp, #16]
 80085c4:	7823      	ldrb	r3, [r4, #0]
 80085c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80085c8:	d10a      	bne.n	80085e0 <_svfiprintf_r+0x130>
 80085ca:	7863      	ldrb	r3, [r4, #1]
 80085cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80085ce:	d132      	bne.n	8008636 <_svfiprintf_r+0x186>
 80085d0:	9b03      	ldr	r3, [sp, #12]
 80085d2:	1d1a      	adds	r2, r3, #4
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	9203      	str	r2, [sp, #12]
 80085d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085dc:	3402      	adds	r4, #2
 80085de:	9305      	str	r3, [sp, #20]
 80085e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086a4 <_svfiprintf_r+0x1f4>
 80085e4:	7821      	ldrb	r1, [r4, #0]
 80085e6:	2203      	movs	r2, #3
 80085e8:	4650      	mov	r0, sl
 80085ea:	f7f7 fe91 	bl	8000310 <memchr>
 80085ee:	b138      	cbz	r0, 8008600 <_svfiprintf_r+0x150>
 80085f0:	9b04      	ldr	r3, [sp, #16]
 80085f2:	eba0 000a 	sub.w	r0, r0, sl
 80085f6:	2240      	movs	r2, #64	@ 0x40
 80085f8:	4082      	lsls	r2, r0
 80085fa:	4313      	orrs	r3, r2
 80085fc:	3401      	adds	r4, #1
 80085fe:	9304      	str	r3, [sp, #16]
 8008600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008604:	4824      	ldr	r0, [pc, #144]	@ (8008698 <_svfiprintf_r+0x1e8>)
 8008606:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800860a:	2206      	movs	r2, #6
 800860c:	f7f7 fe80 	bl	8000310 <memchr>
 8008610:	2800      	cmp	r0, #0
 8008612:	d036      	beq.n	8008682 <_svfiprintf_r+0x1d2>
 8008614:	4b21      	ldr	r3, [pc, #132]	@ (800869c <_svfiprintf_r+0x1ec>)
 8008616:	bb1b      	cbnz	r3, 8008660 <_svfiprintf_r+0x1b0>
 8008618:	9b03      	ldr	r3, [sp, #12]
 800861a:	3307      	adds	r3, #7
 800861c:	f023 0307 	bic.w	r3, r3, #7
 8008620:	3308      	adds	r3, #8
 8008622:	9303      	str	r3, [sp, #12]
 8008624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008626:	4433      	add	r3, r6
 8008628:	9309      	str	r3, [sp, #36]	@ 0x24
 800862a:	e76a      	b.n	8008502 <_svfiprintf_r+0x52>
 800862c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008630:	460c      	mov	r4, r1
 8008632:	2001      	movs	r0, #1
 8008634:	e7a8      	b.n	8008588 <_svfiprintf_r+0xd8>
 8008636:	2300      	movs	r3, #0
 8008638:	3401      	adds	r4, #1
 800863a:	9305      	str	r3, [sp, #20]
 800863c:	4619      	mov	r1, r3
 800863e:	f04f 0c0a 	mov.w	ip, #10
 8008642:	4620      	mov	r0, r4
 8008644:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008648:	3a30      	subs	r2, #48	@ 0x30
 800864a:	2a09      	cmp	r2, #9
 800864c:	d903      	bls.n	8008656 <_svfiprintf_r+0x1a6>
 800864e:	2b00      	cmp	r3, #0
 8008650:	d0c6      	beq.n	80085e0 <_svfiprintf_r+0x130>
 8008652:	9105      	str	r1, [sp, #20]
 8008654:	e7c4      	b.n	80085e0 <_svfiprintf_r+0x130>
 8008656:	fb0c 2101 	mla	r1, ip, r1, r2
 800865a:	4604      	mov	r4, r0
 800865c:	2301      	movs	r3, #1
 800865e:	e7f0      	b.n	8008642 <_svfiprintf_r+0x192>
 8008660:	ab03      	add	r3, sp, #12
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	462a      	mov	r2, r5
 8008666:	4b0e      	ldr	r3, [pc, #56]	@ (80086a0 <_svfiprintf_r+0x1f0>)
 8008668:	a904      	add	r1, sp, #16
 800866a:	4638      	mov	r0, r7
 800866c:	f7fc fda4 	bl	80051b8 <_printf_float>
 8008670:	1c42      	adds	r2, r0, #1
 8008672:	4606      	mov	r6, r0
 8008674:	d1d6      	bne.n	8008624 <_svfiprintf_r+0x174>
 8008676:	89ab      	ldrh	r3, [r5, #12]
 8008678:	065b      	lsls	r3, r3, #25
 800867a:	f53f af2d 	bmi.w	80084d8 <_svfiprintf_r+0x28>
 800867e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008680:	e72c      	b.n	80084dc <_svfiprintf_r+0x2c>
 8008682:	ab03      	add	r3, sp, #12
 8008684:	9300      	str	r3, [sp, #0]
 8008686:	462a      	mov	r2, r5
 8008688:	4b05      	ldr	r3, [pc, #20]	@ (80086a0 <_svfiprintf_r+0x1f0>)
 800868a:	a904      	add	r1, sp, #16
 800868c:	4638      	mov	r0, r7
 800868e:	f7fd f81b 	bl	80056c8 <_printf_i>
 8008692:	e7ed      	b.n	8008670 <_svfiprintf_r+0x1c0>
 8008694:	0800a5a5 	.word	0x0800a5a5
 8008698:	0800a5af 	.word	0x0800a5af
 800869c:	080051b9 	.word	0x080051b9
 80086a0:	080083f9 	.word	0x080083f9
 80086a4:	0800a5ab 	.word	0x0800a5ab

080086a8 <__sflush_r>:
 80086a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086b0:	0716      	lsls	r6, r2, #28
 80086b2:	4605      	mov	r5, r0
 80086b4:	460c      	mov	r4, r1
 80086b6:	d454      	bmi.n	8008762 <__sflush_r+0xba>
 80086b8:	684b      	ldr	r3, [r1, #4]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	dc02      	bgt.n	80086c4 <__sflush_r+0x1c>
 80086be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	dd48      	ble.n	8008756 <__sflush_r+0xae>
 80086c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086c6:	2e00      	cmp	r6, #0
 80086c8:	d045      	beq.n	8008756 <__sflush_r+0xae>
 80086ca:	2300      	movs	r3, #0
 80086cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086d0:	682f      	ldr	r7, [r5, #0]
 80086d2:	6a21      	ldr	r1, [r4, #32]
 80086d4:	602b      	str	r3, [r5, #0]
 80086d6:	d030      	beq.n	800873a <__sflush_r+0x92>
 80086d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	0759      	lsls	r1, r3, #29
 80086de:	d505      	bpl.n	80086ec <__sflush_r+0x44>
 80086e0:	6863      	ldr	r3, [r4, #4]
 80086e2:	1ad2      	subs	r2, r2, r3
 80086e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086e6:	b10b      	cbz	r3, 80086ec <__sflush_r+0x44>
 80086e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086ea:	1ad2      	subs	r2, r2, r3
 80086ec:	2300      	movs	r3, #0
 80086ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086f0:	6a21      	ldr	r1, [r4, #32]
 80086f2:	4628      	mov	r0, r5
 80086f4:	47b0      	blx	r6
 80086f6:	1c43      	adds	r3, r0, #1
 80086f8:	89a3      	ldrh	r3, [r4, #12]
 80086fa:	d106      	bne.n	800870a <__sflush_r+0x62>
 80086fc:	6829      	ldr	r1, [r5, #0]
 80086fe:	291d      	cmp	r1, #29
 8008700:	d82b      	bhi.n	800875a <__sflush_r+0xb2>
 8008702:	4a2a      	ldr	r2, [pc, #168]	@ (80087ac <__sflush_r+0x104>)
 8008704:	40ca      	lsrs	r2, r1
 8008706:	07d6      	lsls	r6, r2, #31
 8008708:	d527      	bpl.n	800875a <__sflush_r+0xb2>
 800870a:	2200      	movs	r2, #0
 800870c:	6062      	str	r2, [r4, #4]
 800870e:	04d9      	lsls	r1, r3, #19
 8008710:	6922      	ldr	r2, [r4, #16]
 8008712:	6022      	str	r2, [r4, #0]
 8008714:	d504      	bpl.n	8008720 <__sflush_r+0x78>
 8008716:	1c42      	adds	r2, r0, #1
 8008718:	d101      	bne.n	800871e <__sflush_r+0x76>
 800871a:	682b      	ldr	r3, [r5, #0]
 800871c:	b903      	cbnz	r3, 8008720 <__sflush_r+0x78>
 800871e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008720:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008722:	602f      	str	r7, [r5, #0]
 8008724:	b1b9      	cbz	r1, 8008756 <__sflush_r+0xae>
 8008726:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800872a:	4299      	cmp	r1, r3
 800872c:	d002      	beq.n	8008734 <__sflush_r+0x8c>
 800872e:	4628      	mov	r0, r5
 8008730:	f7fe fa84 	bl	8006c3c <_free_r>
 8008734:	2300      	movs	r3, #0
 8008736:	6363      	str	r3, [r4, #52]	@ 0x34
 8008738:	e00d      	b.n	8008756 <__sflush_r+0xae>
 800873a:	2301      	movs	r3, #1
 800873c:	4628      	mov	r0, r5
 800873e:	47b0      	blx	r6
 8008740:	4602      	mov	r2, r0
 8008742:	1c50      	adds	r0, r2, #1
 8008744:	d1c9      	bne.n	80086da <__sflush_r+0x32>
 8008746:	682b      	ldr	r3, [r5, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d0c6      	beq.n	80086da <__sflush_r+0x32>
 800874c:	2b1d      	cmp	r3, #29
 800874e:	d001      	beq.n	8008754 <__sflush_r+0xac>
 8008750:	2b16      	cmp	r3, #22
 8008752:	d11e      	bne.n	8008792 <__sflush_r+0xea>
 8008754:	602f      	str	r7, [r5, #0]
 8008756:	2000      	movs	r0, #0
 8008758:	e022      	b.n	80087a0 <__sflush_r+0xf8>
 800875a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800875e:	b21b      	sxth	r3, r3
 8008760:	e01b      	b.n	800879a <__sflush_r+0xf2>
 8008762:	690f      	ldr	r7, [r1, #16]
 8008764:	2f00      	cmp	r7, #0
 8008766:	d0f6      	beq.n	8008756 <__sflush_r+0xae>
 8008768:	0793      	lsls	r3, r2, #30
 800876a:	680e      	ldr	r6, [r1, #0]
 800876c:	bf08      	it	eq
 800876e:	694b      	ldreq	r3, [r1, #20]
 8008770:	600f      	str	r7, [r1, #0]
 8008772:	bf18      	it	ne
 8008774:	2300      	movne	r3, #0
 8008776:	eba6 0807 	sub.w	r8, r6, r7
 800877a:	608b      	str	r3, [r1, #8]
 800877c:	f1b8 0f00 	cmp.w	r8, #0
 8008780:	dde9      	ble.n	8008756 <__sflush_r+0xae>
 8008782:	6a21      	ldr	r1, [r4, #32]
 8008784:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008786:	4643      	mov	r3, r8
 8008788:	463a      	mov	r2, r7
 800878a:	4628      	mov	r0, r5
 800878c:	47b0      	blx	r6
 800878e:	2800      	cmp	r0, #0
 8008790:	dc08      	bgt.n	80087a4 <__sflush_r+0xfc>
 8008792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800879a:	81a3      	strh	r3, [r4, #12]
 800879c:	f04f 30ff 	mov.w	r0, #4294967295
 80087a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a4:	4407      	add	r7, r0
 80087a6:	eba8 0800 	sub.w	r8, r8, r0
 80087aa:	e7e7      	b.n	800877c <__sflush_r+0xd4>
 80087ac:	20400001 	.word	0x20400001

080087b0 <_fflush_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	690b      	ldr	r3, [r1, #16]
 80087b4:	4605      	mov	r5, r0
 80087b6:	460c      	mov	r4, r1
 80087b8:	b913      	cbnz	r3, 80087c0 <_fflush_r+0x10>
 80087ba:	2500      	movs	r5, #0
 80087bc:	4628      	mov	r0, r5
 80087be:	bd38      	pop	{r3, r4, r5, pc}
 80087c0:	b118      	cbz	r0, 80087ca <_fflush_r+0x1a>
 80087c2:	6a03      	ldr	r3, [r0, #32]
 80087c4:	b90b      	cbnz	r3, 80087ca <_fflush_r+0x1a>
 80087c6:	f7fd fb2f 	bl	8005e28 <__sinit>
 80087ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d0f3      	beq.n	80087ba <_fflush_r+0xa>
 80087d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087d4:	07d0      	lsls	r0, r2, #31
 80087d6:	d404      	bmi.n	80087e2 <_fflush_r+0x32>
 80087d8:	0599      	lsls	r1, r3, #22
 80087da:	d402      	bmi.n	80087e2 <_fflush_r+0x32>
 80087dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087de:	f7fd fc3c 	bl	800605a <__retarget_lock_acquire_recursive>
 80087e2:	4628      	mov	r0, r5
 80087e4:	4621      	mov	r1, r4
 80087e6:	f7ff ff5f 	bl	80086a8 <__sflush_r>
 80087ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087ec:	07da      	lsls	r2, r3, #31
 80087ee:	4605      	mov	r5, r0
 80087f0:	d4e4      	bmi.n	80087bc <_fflush_r+0xc>
 80087f2:	89a3      	ldrh	r3, [r4, #12]
 80087f4:	059b      	lsls	r3, r3, #22
 80087f6:	d4e1      	bmi.n	80087bc <_fflush_r+0xc>
 80087f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087fa:	f7fd fc2f 	bl	800605c <__retarget_lock_release_recursive>
 80087fe:	e7dd      	b.n	80087bc <_fflush_r+0xc>

08008800 <memmove>:
 8008800:	4288      	cmp	r0, r1
 8008802:	b510      	push	{r4, lr}
 8008804:	eb01 0402 	add.w	r4, r1, r2
 8008808:	d902      	bls.n	8008810 <memmove+0x10>
 800880a:	4284      	cmp	r4, r0
 800880c:	4623      	mov	r3, r4
 800880e:	d807      	bhi.n	8008820 <memmove+0x20>
 8008810:	1e43      	subs	r3, r0, #1
 8008812:	42a1      	cmp	r1, r4
 8008814:	d008      	beq.n	8008828 <memmove+0x28>
 8008816:	f811 2b01 	ldrb.w	r2, [r1], #1
 800881a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800881e:	e7f8      	b.n	8008812 <memmove+0x12>
 8008820:	4402      	add	r2, r0
 8008822:	4601      	mov	r1, r0
 8008824:	428a      	cmp	r2, r1
 8008826:	d100      	bne.n	800882a <memmove+0x2a>
 8008828:	bd10      	pop	{r4, pc}
 800882a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800882e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008832:	e7f7      	b.n	8008824 <memmove+0x24>

08008834 <strncmp>:
 8008834:	b510      	push	{r4, lr}
 8008836:	b16a      	cbz	r2, 8008854 <strncmp+0x20>
 8008838:	3901      	subs	r1, #1
 800883a:	1884      	adds	r4, r0, r2
 800883c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008840:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008844:	429a      	cmp	r2, r3
 8008846:	d103      	bne.n	8008850 <strncmp+0x1c>
 8008848:	42a0      	cmp	r0, r4
 800884a:	d001      	beq.n	8008850 <strncmp+0x1c>
 800884c:	2a00      	cmp	r2, #0
 800884e:	d1f5      	bne.n	800883c <strncmp+0x8>
 8008850:	1ad0      	subs	r0, r2, r3
 8008852:	bd10      	pop	{r4, pc}
 8008854:	4610      	mov	r0, r2
 8008856:	e7fc      	b.n	8008852 <strncmp+0x1e>

08008858 <_sbrk_r>:
 8008858:	b538      	push	{r3, r4, r5, lr}
 800885a:	4d06      	ldr	r5, [pc, #24]	@ (8008874 <_sbrk_r+0x1c>)
 800885c:	2300      	movs	r3, #0
 800885e:	4604      	mov	r4, r0
 8008860:	4608      	mov	r0, r1
 8008862:	602b      	str	r3, [r5, #0]
 8008864:	f7f8 ff12 	bl	800168c <_sbrk>
 8008868:	1c43      	adds	r3, r0, #1
 800886a:	d102      	bne.n	8008872 <_sbrk_r+0x1a>
 800886c:	682b      	ldr	r3, [r5, #0]
 800886e:	b103      	cbz	r3, 8008872 <_sbrk_r+0x1a>
 8008870:	6023      	str	r3, [r4, #0]
 8008872:	bd38      	pop	{r3, r4, r5, pc}
 8008874:	24000454 	.word	0x24000454

08008878 <memcpy>:
 8008878:	440a      	add	r2, r1
 800887a:	4291      	cmp	r1, r2
 800887c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008880:	d100      	bne.n	8008884 <memcpy+0xc>
 8008882:	4770      	bx	lr
 8008884:	b510      	push	{r4, lr}
 8008886:	f811 4b01 	ldrb.w	r4, [r1], #1
 800888a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800888e:	4291      	cmp	r1, r2
 8008890:	d1f9      	bne.n	8008886 <memcpy+0xe>
 8008892:	bd10      	pop	{r4, pc}
 8008894:	0000      	movs	r0, r0
	...

08008898 <nan>:
 8008898:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80088a0 <nan+0x8>
 800889c:	4770      	bx	lr
 800889e:	bf00      	nop
 80088a0:	00000000 	.word	0x00000000
 80088a4:	7ff80000 	.word	0x7ff80000

080088a8 <__assert_func>:
 80088a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088aa:	4614      	mov	r4, r2
 80088ac:	461a      	mov	r2, r3
 80088ae:	4b09      	ldr	r3, [pc, #36]	@ (80088d4 <__assert_func+0x2c>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4605      	mov	r5, r0
 80088b4:	68d8      	ldr	r0, [r3, #12]
 80088b6:	b14c      	cbz	r4, 80088cc <__assert_func+0x24>
 80088b8:	4b07      	ldr	r3, [pc, #28]	@ (80088d8 <__assert_func+0x30>)
 80088ba:	9100      	str	r1, [sp, #0]
 80088bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088c0:	4906      	ldr	r1, [pc, #24]	@ (80088dc <__assert_func+0x34>)
 80088c2:	462b      	mov	r3, r5
 80088c4:	f000 fba8 	bl	8009018 <fiprintf>
 80088c8:	f000 fbb8 	bl	800903c <abort>
 80088cc:	4b04      	ldr	r3, [pc, #16]	@ (80088e0 <__assert_func+0x38>)
 80088ce:	461c      	mov	r4, r3
 80088d0:	e7f3      	b.n	80088ba <__assert_func+0x12>
 80088d2:	bf00      	nop
 80088d4:	24000060 	.word	0x24000060
 80088d8:	0800a5be 	.word	0x0800a5be
 80088dc:	0800a5cb 	.word	0x0800a5cb
 80088e0:	0800a5f9 	.word	0x0800a5f9

080088e4 <_calloc_r>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	fba1 5402 	umull	r5, r4, r1, r2
 80088ea:	b934      	cbnz	r4, 80088fa <_calloc_r+0x16>
 80088ec:	4629      	mov	r1, r5
 80088ee:	f7fe fa19 	bl	8006d24 <_malloc_r>
 80088f2:	4606      	mov	r6, r0
 80088f4:	b928      	cbnz	r0, 8008902 <_calloc_r+0x1e>
 80088f6:	4630      	mov	r0, r6
 80088f8:	bd70      	pop	{r4, r5, r6, pc}
 80088fa:	220c      	movs	r2, #12
 80088fc:	6002      	str	r2, [r0, #0]
 80088fe:	2600      	movs	r6, #0
 8008900:	e7f9      	b.n	80088f6 <_calloc_r+0x12>
 8008902:	462a      	mov	r2, r5
 8008904:	4621      	mov	r1, r4
 8008906:	f7fd fb2a 	bl	8005f5e <memset>
 800890a:	e7f4      	b.n	80088f6 <_calloc_r+0x12>

0800890c <rshift>:
 800890c:	6903      	ldr	r3, [r0, #16]
 800890e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008912:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008916:	ea4f 1261 	mov.w	r2, r1, asr #5
 800891a:	f100 0414 	add.w	r4, r0, #20
 800891e:	dd45      	ble.n	80089ac <rshift+0xa0>
 8008920:	f011 011f 	ands.w	r1, r1, #31
 8008924:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008928:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800892c:	d10c      	bne.n	8008948 <rshift+0x3c>
 800892e:	f100 0710 	add.w	r7, r0, #16
 8008932:	4629      	mov	r1, r5
 8008934:	42b1      	cmp	r1, r6
 8008936:	d334      	bcc.n	80089a2 <rshift+0x96>
 8008938:	1a9b      	subs	r3, r3, r2
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	1eea      	subs	r2, r5, #3
 800893e:	4296      	cmp	r6, r2
 8008940:	bf38      	it	cc
 8008942:	2300      	movcc	r3, #0
 8008944:	4423      	add	r3, r4
 8008946:	e015      	b.n	8008974 <rshift+0x68>
 8008948:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800894c:	f1c1 0820 	rsb	r8, r1, #32
 8008950:	40cf      	lsrs	r7, r1
 8008952:	f105 0e04 	add.w	lr, r5, #4
 8008956:	46a1      	mov	r9, r4
 8008958:	4576      	cmp	r6, lr
 800895a:	46f4      	mov	ip, lr
 800895c:	d815      	bhi.n	800898a <rshift+0x7e>
 800895e:	1a9a      	subs	r2, r3, r2
 8008960:	0092      	lsls	r2, r2, #2
 8008962:	3a04      	subs	r2, #4
 8008964:	3501      	adds	r5, #1
 8008966:	42ae      	cmp	r6, r5
 8008968:	bf38      	it	cc
 800896a:	2200      	movcc	r2, #0
 800896c:	18a3      	adds	r3, r4, r2
 800896e:	50a7      	str	r7, [r4, r2]
 8008970:	b107      	cbz	r7, 8008974 <rshift+0x68>
 8008972:	3304      	adds	r3, #4
 8008974:	1b1a      	subs	r2, r3, r4
 8008976:	42a3      	cmp	r3, r4
 8008978:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800897c:	bf08      	it	eq
 800897e:	2300      	moveq	r3, #0
 8008980:	6102      	str	r2, [r0, #16]
 8008982:	bf08      	it	eq
 8008984:	6143      	streq	r3, [r0, #20]
 8008986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800898a:	f8dc c000 	ldr.w	ip, [ip]
 800898e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008992:	ea4c 0707 	orr.w	r7, ip, r7
 8008996:	f849 7b04 	str.w	r7, [r9], #4
 800899a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800899e:	40cf      	lsrs	r7, r1
 80089a0:	e7da      	b.n	8008958 <rshift+0x4c>
 80089a2:	f851 cb04 	ldr.w	ip, [r1], #4
 80089a6:	f847 cf04 	str.w	ip, [r7, #4]!
 80089aa:	e7c3      	b.n	8008934 <rshift+0x28>
 80089ac:	4623      	mov	r3, r4
 80089ae:	e7e1      	b.n	8008974 <rshift+0x68>

080089b0 <__hexdig_fun>:
 80089b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80089b4:	2b09      	cmp	r3, #9
 80089b6:	d802      	bhi.n	80089be <__hexdig_fun+0xe>
 80089b8:	3820      	subs	r0, #32
 80089ba:	b2c0      	uxtb	r0, r0
 80089bc:	4770      	bx	lr
 80089be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80089c2:	2b05      	cmp	r3, #5
 80089c4:	d801      	bhi.n	80089ca <__hexdig_fun+0x1a>
 80089c6:	3847      	subs	r0, #71	@ 0x47
 80089c8:	e7f7      	b.n	80089ba <__hexdig_fun+0xa>
 80089ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80089ce:	2b05      	cmp	r3, #5
 80089d0:	d801      	bhi.n	80089d6 <__hexdig_fun+0x26>
 80089d2:	3827      	subs	r0, #39	@ 0x27
 80089d4:	e7f1      	b.n	80089ba <__hexdig_fun+0xa>
 80089d6:	2000      	movs	r0, #0
 80089d8:	4770      	bx	lr
	...

080089dc <__gethex>:
 80089dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e0:	b085      	sub	sp, #20
 80089e2:	468a      	mov	sl, r1
 80089e4:	9302      	str	r3, [sp, #8]
 80089e6:	680b      	ldr	r3, [r1, #0]
 80089e8:	9001      	str	r0, [sp, #4]
 80089ea:	4690      	mov	r8, r2
 80089ec:	1c9c      	adds	r4, r3, #2
 80089ee:	46a1      	mov	r9, r4
 80089f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80089f4:	2830      	cmp	r0, #48	@ 0x30
 80089f6:	d0fa      	beq.n	80089ee <__gethex+0x12>
 80089f8:	eba9 0303 	sub.w	r3, r9, r3
 80089fc:	f1a3 0b02 	sub.w	fp, r3, #2
 8008a00:	f7ff ffd6 	bl	80089b0 <__hexdig_fun>
 8008a04:	4605      	mov	r5, r0
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d168      	bne.n	8008adc <__gethex+0x100>
 8008a0a:	49a0      	ldr	r1, [pc, #640]	@ (8008c8c <__gethex+0x2b0>)
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	4648      	mov	r0, r9
 8008a10:	f7ff ff10 	bl	8008834 <strncmp>
 8008a14:	4607      	mov	r7, r0
 8008a16:	2800      	cmp	r0, #0
 8008a18:	d167      	bne.n	8008aea <__gethex+0x10e>
 8008a1a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008a1e:	4626      	mov	r6, r4
 8008a20:	f7ff ffc6 	bl	80089b0 <__hexdig_fun>
 8008a24:	2800      	cmp	r0, #0
 8008a26:	d062      	beq.n	8008aee <__gethex+0x112>
 8008a28:	4623      	mov	r3, r4
 8008a2a:	7818      	ldrb	r0, [r3, #0]
 8008a2c:	2830      	cmp	r0, #48	@ 0x30
 8008a2e:	4699      	mov	r9, r3
 8008a30:	f103 0301 	add.w	r3, r3, #1
 8008a34:	d0f9      	beq.n	8008a2a <__gethex+0x4e>
 8008a36:	f7ff ffbb 	bl	80089b0 <__hexdig_fun>
 8008a3a:	fab0 f580 	clz	r5, r0
 8008a3e:	096d      	lsrs	r5, r5, #5
 8008a40:	f04f 0b01 	mov.w	fp, #1
 8008a44:	464a      	mov	r2, r9
 8008a46:	4616      	mov	r6, r2
 8008a48:	3201      	adds	r2, #1
 8008a4a:	7830      	ldrb	r0, [r6, #0]
 8008a4c:	f7ff ffb0 	bl	80089b0 <__hexdig_fun>
 8008a50:	2800      	cmp	r0, #0
 8008a52:	d1f8      	bne.n	8008a46 <__gethex+0x6a>
 8008a54:	498d      	ldr	r1, [pc, #564]	@ (8008c8c <__gethex+0x2b0>)
 8008a56:	2201      	movs	r2, #1
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f7ff feeb 	bl	8008834 <strncmp>
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	d13f      	bne.n	8008ae2 <__gethex+0x106>
 8008a62:	b944      	cbnz	r4, 8008a76 <__gethex+0x9a>
 8008a64:	1c74      	adds	r4, r6, #1
 8008a66:	4622      	mov	r2, r4
 8008a68:	4616      	mov	r6, r2
 8008a6a:	3201      	adds	r2, #1
 8008a6c:	7830      	ldrb	r0, [r6, #0]
 8008a6e:	f7ff ff9f 	bl	80089b0 <__hexdig_fun>
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d1f8      	bne.n	8008a68 <__gethex+0x8c>
 8008a76:	1ba4      	subs	r4, r4, r6
 8008a78:	00a7      	lsls	r7, r4, #2
 8008a7a:	7833      	ldrb	r3, [r6, #0]
 8008a7c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008a80:	2b50      	cmp	r3, #80	@ 0x50
 8008a82:	d13e      	bne.n	8008b02 <__gethex+0x126>
 8008a84:	7873      	ldrb	r3, [r6, #1]
 8008a86:	2b2b      	cmp	r3, #43	@ 0x2b
 8008a88:	d033      	beq.n	8008af2 <__gethex+0x116>
 8008a8a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008a8c:	d034      	beq.n	8008af8 <__gethex+0x11c>
 8008a8e:	1c71      	adds	r1, r6, #1
 8008a90:	2400      	movs	r4, #0
 8008a92:	7808      	ldrb	r0, [r1, #0]
 8008a94:	f7ff ff8c 	bl	80089b0 <__hexdig_fun>
 8008a98:	1e43      	subs	r3, r0, #1
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	2b18      	cmp	r3, #24
 8008a9e:	d830      	bhi.n	8008b02 <__gethex+0x126>
 8008aa0:	f1a0 0210 	sub.w	r2, r0, #16
 8008aa4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008aa8:	f7ff ff82 	bl	80089b0 <__hexdig_fun>
 8008aac:	f100 3cff 	add.w	ip, r0, #4294967295
 8008ab0:	fa5f fc8c 	uxtb.w	ip, ip
 8008ab4:	f1bc 0f18 	cmp.w	ip, #24
 8008ab8:	f04f 030a 	mov.w	r3, #10
 8008abc:	d91e      	bls.n	8008afc <__gethex+0x120>
 8008abe:	b104      	cbz	r4, 8008ac2 <__gethex+0xe6>
 8008ac0:	4252      	negs	r2, r2
 8008ac2:	4417      	add	r7, r2
 8008ac4:	f8ca 1000 	str.w	r1, [sl]
 8008ac8:	b1ed      	cbz	r5, 8008b06 <__gethex+0x12a>
 8008aca:	f1bb 0f00 	cmp.w	fp, #0
 8008ace:	bf0c      	ite	eq
 8008ad0:	2506      	moveq	r5, #6
 8008ad2:	2500      	movne	r5, #0
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	b005      	add	sp, #20
 8008ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008adc:	2500      	movs	r5, #0
 8008ade:	462c      	mov	r4, r5
 8008ae0:	e7b0      	b.n	8008a44 <__gethex+0x68>
 8008ae2:	2c00      	cmp	r4, #0
 8008ae4:	d1c7      	bne.n	8008a76 <__gethex+0x9a>
 8008ae6:	4627      	mov	r7, r4
 8008ae8:	e7c7      	b.n	8008a7a <__gethex+0x9e>
 8008aea:	464e      	mov	r6, r9
 8008aec:	462f      	mov	r7, r5
 8008aee:	2501      	movs	r5, #1
 8008af0:	e7c3      	b.n	8008a7a <__gethex+0x9e>
 8008af2:	2400      	movs	r4, #0
 8008af4:	1cb1      	adds	r1, r6, #2
 8008af6:	e7cc      	b.n	8008a92 <__gethex+0xb6>
 8008af8:	2401      	movs	r4, #1
 8008afa:	e7fb      	b.n	8008af4 <__gethex+0x118>
 8008afc:	fb03 0002 	mla	r0, r3, r2, r0
 8008b00:	e7ce      	b.n	8008aa0 <__gethex+0xc4>
 8008b02:	4631      	mov	r1, r6
 8008b04:	e7de      	b.n	8008ac4 <__gethex+0xe8>
 8008b06:	eba6 0309 	sub.w	r3, r6, r9
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	4629      	mov	r1, r5
 8008b0e:	2b07      	cmp	r3, #7
 8008b10:	dc0a      	bgt.n	8008b28 <__gethex+0x14c>
 8008b12:	9801      	ldr	r0, [sp, #4]
 8008b14:	f7fe f992 	bl	8006e3c <_Balloc>
 8008b18:	4604      	mov	r4, r0
 8008b1a:	b940      	cbnz	r0, 8008b2e <__gethex+0x152>
 8008b1c:	4b5c      	ldr	r3, [pc, #368]	@ (8008c90 <__gethex+0x2b4>)
 8008b1e:	4602      	mov	r2, r0
 8008b20:	21e4      	movs	r1, #228	@ 0xe4
 8008b22:	485c      	ldr	r0, [pc, #368]	@ (8008c94 <__gethex+0x2b8>)
 8008b24:	f7ff fec0 	bl	80088a8 <__assert_func>
 8008b28:	3101      	adds	r1, #1
 8008b2a:	105b      	asrs	r3, r3, #1
 8008b2c:	e7ef      	b.n	8008b0e <__gethex+0x132>
 8008b2e:	f100 0a14 	add.w	sl, r0, #20
 8008b32:	2300      	movs	r3, #0
 8008b34:	4655      	mov	r5, sl
 8008b36:	469b      	mov	fp, r3
 8008b38:	45b1      	cmp	r9, r6
 8008b3a:	d337      	bcc.n	8008bac <__gethex+0x1d0>
 8008b3c:	f845 bb04 	str.w	fp, [r5], #4
 8008b40:	eba5 050a 	sub.w	r5, r5, sl
 8008b44:	10ad      	asrs	r5, r5, #2
 8008b46:	6125      	str	r5, [r4, #16]
 8008b48:	4658      	mov	r0, fp
 8008b4a:	f7fe fa69 	bl	8007020 <__hi0bits>
 8008b4e:	016d      	lsls	r5, r5, #5
 8008b50:	f8d8 6000 	ldr.w	r6, [r8]
 8008b54:	1a2d      	subs	r5, r5, r0
 8008b56:	42b5      	cmp	r5, r6
 8008b58:	dd54      	ble.n	8008c04 <__gethex+0x228>
 8008b5a:	1bad      	subs	r5, r5, r6
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f7fe fdf2 	bl	8007748 <__any_on>
 8008b64:	4681      	mov	r9, r0
 8008b66:	b178      	cbz	r0, 8008b88 <__gethex+0x1ac>
 8008b68:	1e6b      	subs	r3, r5, #1
 8008b6a:	1159      	asrs	r1, r3, #5
 8008b6c:	f003 021f 	and.w	r2, r3, #31
 8008b70:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008b74:	f04f 0901 	mov.w	r9, #1
 8008b78:	fa09 f202 	lsl.w	r2, r9, r2
 8008b7c:	420a      	tst	r2, r1
 8008b7e:	d003      	beq.n	8008b88 <__gethex+0x1ac>
 8008b80:	454b      	cmp	r3, r9
 8008b82:	dc36      	bgt.n	8008bf2 <__gethex+0x216>
 8008b84:	f04f 0902 	mov.w	r9, #2
 8008b88:	4629      	mov	r1, r5
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	f7ff febe 	bl	800890c <rshift>
 8008b90:	442f      	add	r7, r5
 8008b92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b96:	42bb      	cmp	r3, r7
 8008b98:	da42      	bge.n	8008c20 <__gethex+0x244>
 8008b9a:	9801      	ldr	r0, [sp, #4]
 8008b9c:	4621      	mov	r1, r4
 8008b9e:	f7fe f98d 	bl	8006ebc <_Bfree>
 8008ba2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	6013      	str	r3, [r2, #0]
 8008ba8:	25a3      	movs	r5, #163	@ 0xa3
 8008baa:	e793      	b.n	8008ad4 <__gethex+0xf8>
 8008bac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008bb0:	2a2e      	cmp	r2, #46	@ 0x2e
 8008bb2:	d012      	beq.n	8008bda <__gethex+0x1fe>
 8008bb4:	2b20      	cmp	r3, #32
 8008bb6:	d104      	bne.n	8008bc2 <__gethex+0x1e6>
 8008bb8:	f845 bb04 	str.w	fp, [r5], #4
 8008bbc:	f04f 0b00 	mov.w	fp, #0
 8008bc0:	465b      	mov	r3, fp
 8008bc2:	7830      	ldrb	r0, [r6, #0]
 8008bc4:	9303      	str	r3, [sp, #12]
 8008bc6:	f7ff fef3 	bl	80089b0 <__hexdig_fun>
 8008bca:	9b03      	ldr	r3, [sp, #12]
 8008bcc:	f000 000f 	and.w	r0, r0, #15
 8008bd0:	4098      	lsls	r0, r3
 8008bd2:	ea4b 0b00 	orr.w	fp, fp, r0
 8008bd6:	3304      	adds	r3, #4
 8008bd8:	e7ae      	b.n	8008b38 <__gethex+0x15c>
 8008bda:	45b1      	cmp	r9, r6
 8008bdc:	d8ea      	bhi.n	8008bb4 <__gethex+0x1d8>
 8008bde:	492b      	ldr	r1, [pc, #172]	@ (8008c8c <__gethex+0x2b0>)
 8008be0:	9303      	str	r3, [sp, #12]
 8008be2:	2201      	movs	r2, #1
 8008be4:	4630      	mov	r0, r6
 8008be6:	f7ff fe25 	bl	8008834 <strncmp>
 8008bea:	9b03      	ldr	r3, [sp, #12]
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d1e1      	bne.n	8008bb4 <__gethex+0x1d8>
 8008bf0:	e7a2      	b.n	8008b38 <__gethex+0x15c>
 8008bf2:	1ea9      	subs	r1, r5, #2
 8008bf4:	4620      	mov	r0, r4
 8008bf6:	f7fe fda7 	bl	8007748 <__any_on>
 8008bfa:	2800      	cmp	r0, #0
 8008bfc:	d0c2      	beq.n	8008b84 <__gethex+0x1a8>
 8008bfe:	f04f 0903 	mov.w	r9, #3
 8008c02:	e7c1      	b.n	8008b88 <__gethex+0x1ac>
 8008c04:	da09      	bge.n	8008c1a <__gethex+0x23e>
 8008c06:	1b75      	subs	r5, r6, r5
 8008c08:	4621      	mov	r1, r4
 8008c0a:	9801      	ldr	r0, [sp, #4]
 8008c0c:	462a      	mov	r2, r5
 8008c0e:	f7fe fb65 	bl	80072dc <__lshift>
 8008c12:	1b7f      	subs	r7, r7, r5
 8008c14:	4604      	mov	r4, r0
 8008c16:	f100 0a14 	add.w	sl, r0, #20
 8008c1a:	f04f 0900 	mov.w	r9, #0
 8008c1e:	e7b8      	b.n	8008b92 <__gethex+0x1b6>
 8008c20:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008c24:	42bd      	cmp	r5, r7
 8008c26:	dd6f      	ble.n	8008d08 <__gethex+0x32c>
 8008c28:	1bed      	subs	r5, r5, r7
 8008c2a:	42ae      	cmp	r6, r5
 8008c2c:	dc34      	bgt.n	8008c98 <__gethex+0x2bc>
 8008c2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d022      	beq.n	8008c7c <__gethex+0x2a0>
 8008c36:	2b03      	cmp	r3, #3
 8008c38:	d024      	beq.n	8008c84 <__gethex+0x2a8>
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d115      	bne.n	8008c6a <__gethex+0x28e>
 8008c3e:	42ae      	cmp	r6, r5
 8008c40:	d113      	bne.n	8008c6a <__gethex+0x28e>
 8008c42:	2e01      	cmp	r6, #1
 8008c44:	d10b      	bne.n	8008c5e <__gethex+0x282>
 8008c46:	9a02      	ldr	r2, [sp, #8]
 8008c48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008c4c:	6013      	str	r3, [r2, #0]
 8008c4e:	2301      	movs	r3, #1
 8008c50:	6123      	str	r3, [r4, #16]
 8008c52:	f8ca 3000 	str.w	r3, [sl]
 8008c56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c58:	2562      	movs	r5, #98	@ 0x62
 8008c5a:	601c      	str	r4, [r3, #0]
 8008c5c:	e73a      	b.n	8008ad4 <__gethex+0xf8>
 8008c5e:	1e71      	subs	r1, r6, #1
 8008c60:	4620      	mov	r0, r4
 8008c62:	f7fe fd71 	bl	8007748 <__any_on>
 8008c66:	2800      	cmp	r0, #0
 8008c68:	d1ed      	bne.n	8008c46 <__gethex+0x26a>
 8008c6a:	9801      	ldr	r0, [sp, #4]
 8008c6c:	4621      	mov	r1, r4
 8008c6e:	f7fe f925 	bl	8006ebc <_Bfree>
 8008c72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c74:	2300      	movs	r3, #0
 8008c76:	6013      	str	r3, [r2, #0]
 8008c78:	2550      	movs	r5, #80	@ 0x50
 8008c7a:	e72b      	b.n	8008ad4 <__gethex+0xf8>
 8008c7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1f3      	bne.n	8008c6a <__gethex+0x28e>
 8008c82:	e7e0      	b.n	8008c46 <__gethex+0x26a>
 8008c84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d1dd      	bne.n	8008c46 <__gethex+0x26a>
 8008c8a:	e7ee      	b.n	8008c6a <__gethex+0x28e>
 8008c8c:	0800a5a3 	.word	0x0800a5a3
 8008c90:	0800a539 	.word	0x0800a539
 8008c94:	0800a5fa 	.word	0x0800a5fa
 8008c98:	1e6f      	subs	r7, r5, #1
 8008c9a:	f1b9 0f00 	cmp.w	r9, #0
 8008c9e:	d130      	bne.n	8008d02 <__gethex+0x326>
 8008ca0:	b127      	cbz	r7, 8008cac <__gethex+0x2d0>
 8008ca2:	4639      	mov	r1, r7
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	f7fe fd4f 	bl	8007748 <__any_on>
 8008caa:	4681      	mov	r9, r0
 8008cac:	117a      	asrs	r2, r7, #5
 8008cae:	2301      	movs	r3, #1
 8008cb0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008cb4:	f007 071f 	and.w	r7, r7, #31
 8008cb8:	40bb      	lsls	r3, r7
 8008cba:	4213      	tst	r3, r2
 8008cbc:	4629      	mov	r1, r5
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	bf18      	it	ne
 8008cc2:	f049 0902 	orrne.w	r9, r9, #2
 8008cc6:	f7ff fe21 	bl	800890c <rshift>
 8008cca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008cce:	1b76      	subs	r6, r6, r5
 8008cd0:	2502      	movs	r5, #2
 8008cd2:	f1b9 0f00 	cmp.w	r9, #0
 8008cd6:	d047      	beq.n	8008d68 <__gethex+0x38c>
 8008cd8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008cdc:	2b02      	cmp	r3, #2
 8008cde:	d015      	beq.n	8008d0c <__gethex+0x330>
 8008ce0:	2b03      	cmp	r3, #3
 8008ce2:	d017      	beq.n	8008d14 <__gethex+0x338>
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d109      	bne.n	8008cfc <__gethex+0x320>
 8008ce8:	f019 0f02 	tst.w	r9, #2
 8008cec:	d006      	beq.n	8008cfc <__gethex+0x320>
 8008cee:	f8da 3000 	ldr.w	r3, [sl]
 8008cf2:	ea49 0903 	orr.w	r9, r9, r3
 8008cf6:	f019 0f01 	tst.w	r9, #1
 8008cfa:	d10e      	bne.n	8008d1a <__gethex+0x33e>
 8008cfc:	f045 0510 	orr.w	r5, r5, #16
 8008d00:	e032      	b.n	8008d68 <__gethex+0x38c>
 8008d02:	f04f 0901 	mov.w	r9, #1
 8008d06:	e7d1      	b.n	8008cac <__gethex+0x2d0>
 8008d08:	2501      	movs	r5, #1
 8008d0a:	e7e2      	b.n	8008cd2 <__gethex+0x2f6>
 8008d0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d0e:	f1c3 0301 	rsb	r3, r3, #1
 8008d12:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d0f0      	beq.n	8008cfc <__gethex+0x320>
 8008d1a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008d1e:	f104 0314 	add.w	r3, r4, #20
 8008d22:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008d26:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008d2a:	f04f 0c00 	mov.w	ip, #0
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d34:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008d38:	d01b      	beq.n	8008d72 <__gethex+0x396>
 8008d3a:	3201      	adds	r2, #1
 8008d3c:	6002      	str	r2, [r0, #0]
 8008d3e:	2d02      	cmp	r5, #2
 8008d40:	f104 0314 	add.w	r3, r4, #20
 8008d44:	d13c      	bne.n	8008dc0 <__gethex+0x3e4>
 8008d46:	f8d8 2000 	ldr.w	r2, [r8]
 8008d4a:	3a01      	subs	r2, #1
 8008d4c:	42b2      	cmp	r2, r6
 8008d4e:	d109      	bne.n	8008d64 <__gethex+0x388>
 8008d50:	1171      	asrs	r1, r6, #5
 8008d52:	2201      	movs	r2, #1
 8008d54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008d58:	f006 061f 	and.w	r6, r6, #31
 8008d5c:	fa02 f606 	lsl.w	r6, r2, r6
 8008d60:	421e      	tst	r6, r3
 8008d62:	d13a      	bne.n	8008dda <__gethex+0x3fe>
 8008d64:	f045 0520 	orr.w	r5, r5, #32
 8008d68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d6a:	601c      	str	r4, [r3, #0]
 8008d6c:	9b02      	ldr	r3, [sp, #8]
 8008d6e:	601f      	str	r7, [r3, #0]
 8008d70:	e6b0      	b.n	8008ad4 <__gethex+0xf8>
 8008d72:	4299      	cmp	r1, r3
 8008d74:	f843 cc04 	str.w	ip, [r3, #-4]
 8008d78:	d8d9      	bhi.n	8008d2e <__gethex+0x352>
 8008d7a:	68a3      	ldr	r3, [r4, #8]
 8008d7c:	459b      	cmp	fp, r3
 8008d7e:	db17      	blt.n	8008db0 <__gethex+0x3d4>
 8008d80:	6861      	ldr	r1, [r4, #4]
 8008d82:	9801      	ldr	r0, [sp, #4]
 8008d84:	3101      	adds	r1, #1
 8008d86:	f7fe f859 	bl	8006e3c <_Balloc>
 8008d8a:	4681      	mov	r9, r0
 8008d8c:	b918      	cbnz	r0, 8008d96 <__gethex+0x3ba>
 8008d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8008df8 <__gethex+0x41c>)
 8008d90:	4602      	mov	r2, r0
 8008d92:	2184      	movs	r1, #132	@ 0x84
 8008d94:	e6c5      	b.n	8008b22 <__gethex+0x146>
 8008d96:	6922      	ldr	r2, [r4, #16]
 8008d98:	3202      	adds	r2, #2
 8008d9a:	f104 010c 	add.w	r1, r4, #12
 8008d9e:	0092      	lsls	r2, r2, #2
 8008da0:	300c      	adds	r0, #12
 8008da2:	f7ff fd69 	bl	8008878 <memcpy>
 8008da6:	4621      	mov	r1, r4
 8008da8:	9801      	ldr	r0, [sp, #4]
 8008daa:	f7fe f887 	bl	8006ebc <_Bfree>
 8008dae:	464c      	mov	r4, r9
 8008db0:	6923      	ldr	r3, [r4, #16]
 8008db2:	1c5a      	adds	r2, r3, #1
 8008db4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008db8:	6122      	str	r2, [r4, #16]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	615a      	str	r2, [r3, #20]
 8008dbe:	e7be      	b.n	8008d3e <__gethex+0x362>
 8008dc0:	6922      	ldr	r2, [r4, #16]
 8008dc2:	455a      	cmp	r2, fp
 8008dc4:	dd0b      	ble.n	8008dde <__gethex+0x402>
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	4620      	mov	r0, r4
 8008dca:	f7ff fd9f 	bl	800890c <rshift>
 8008dce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dd2:	3701      	adds	r7, #1
 8008dd4:	42bb      	cmp	r3, r7
 8008dd6:	f6ff aee0 	blt.w	8008b9a <__gethex+0x1be>
 8008dda:	2501      	movs	r5, #1
 8008ddc:	e7c2      	b.n	8008d64 <__gethex+0x388>
 8008dde:	f016 061f 	ands.w	r6, r6, #31
 8008de2:	d0fa      	beq.n	8008dda <__gethex+0x3fe>
 8008de4:	4453      	add	r3, sl
 8008de6:	f1c6 0620 	rsb	r6, r6, #32
 8008dea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008dee:	f7fe f917 	bl	8007020 <__hi0bits>
 8008df2:	42b0      	cmp	r0, r6
 8008df4:	dbe7      	blt.n	8008dc6 <__gethex+0x3ea>
 8008df6:	e7f0      	b.n	8008dda <__gethex+0x3fe>
 8008df8:	0800a539 	.word	0x0800a539

08008dfc <L_shift>:
 8008dfc:	f1c2 0208 	rsb	r2, r2, #8
 8008e00:	0092      	lsls	r2, r2, #2
 8008e02:	b570      	push	{r4, r5, r6, lr}
 8008e04:	f1c2 0620 	rsb	r6, r2, #32
 8008e08:	6843      	ldr	r3, [r0, #4]
 8008e0a:	6804      	ldr	r4, [r0, #0]
 8008e0c:	fa03 f506 	lsl.w	r5, r3, r6
 8008e10:	432c      	orrs	r4, r5
 8008e12:	40d3      	lsrs	r3, r2
 8008e14:	6004      	str	r4, [r0, #0]
 8008e16:	f840 3f04 	str.w	r3, [r0, #4]!
 8008e1a:	4288      	cmp	r0, r1
 8008e1c:	d3f4      	bcc.n	8008e08 <L_shift+0xc>
 8008e1e:	bd70      	pop	{r4, r5, r6, pc}

08008e20 <__match>:
 8008e20:	b530      	push	{r4, r5, lr}
 8008e22:	6803      	ldr	r3, [r0, #0]
 8008e24:	3301      	adds	r3, #1
 8008e26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e2a:	b914      	cbnz	r4, 8008e32 <__match+0x12>
 8008e2c:	6003      	str	r3, [r0, #0]
 8008e2e:	2001      	movs	r0, #1
 8008e30:	bd30      	pop	{r4, r5, pc}
 8008e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e36:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008e3a:	2d19      	cmp	r5, #25
 8008e3c:	bf98      	it	ls
 8008e3e:	3220      	addls	r2, #32
 8008e40:	42a2      	cmp	r2, r4
 8008e42:	d0f0      	beq.n	8008e26 <__match+0x6>
 8008e44:	2000      	movs	r0, #0
 8008e46:	e7f3      	b.n	8008e30 <__match+0x10>

08008e48 <__hexnan>:
 8008e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e4c:	680b      	ldr	r3, [r1, #0]
 8008e4e:	6801      	ldr	r1, [r0, #0]
 8008e50:	115e      	asrs	r6, r3, #5
 8008e52:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008e56:	f013 031f 	ands.w	r3, r3, #31
 8008e5a:	b087      	sub	sp, #28
 8008e5c:	bf18      	it	ne
 8008e5e:	3604      	addne	r6, #4
 8008e60:	2500      	movs	r5, #0
 8008e62:	1f37      	subs	r7, r6, #4
 8008e64:	4682      	mov	sl, r0
 8008e66:	4690      	mov	r8, r2
 8008e68:	9301      	str	r3, [sp, #4]
 8008e6a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008e6e:	46b9      	mov	r9, r7
 8008e70:	463c      	mov	r4, r7
 8008e72:	9502      	str	r5, [sp, #8]
 8008e74:	46ab      	mov	fp, r5
 8008e76:	784a      	ldrb	r2, [r1, #1]
 8008e78:	1c4b      	adds	r3, r1, #1
 8008e7a:	9303      	str	r3, [sp, #12]
 8008e7c:	b342      	cbz	r2, 8008ed0 <__hexnan+0x88>
 8008e7e:	4610      	mov	r0, r2
 8008e80:	9105      	str	r1, [sp, #20]
 8008e82:	9204      	str	r2, [sp, #16]
 8008e84:	f7ff fd94 	bl	80089b0 <__hexdig_fun>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d151      	bne.n	8008f30 <__hexnan+0xe8>
 8008e8c:	9a04      	ldr	r2, [sp, #16]
 8008e8e:	9905      	ldr	r1, [sp, #20]
 8008e90:	2a20      	cmp	r2, #32
 8008e92:	d818      	bhi.n	8008ec6 <__hexnan+0x7e>
 8008e94:	9b02      	ldr	r3, [sp, #8]
 8008e96:	459b      	cmp	fp, r3
 8008e98:	dd13      	ble.n	8008ec2 <__hexnan+0x7a>
 8008e9a:	454c      	cmp	r4, r9
 8008e9c:	d206      	bcs.n	8008eac <__hexnan+0x64>
 8008e9e:	2d07      	cmp	r5, #7
 8008ea0:	dc04      	bgt.n	8008eac <__hexnan+0x64>
 8008ea2:	462a      	mov	r2, r5
 8008ea4:	4649      	mov	r1, r9
 8008ea6:	4620      	mov	r0, r4
 8008ea8:	f7ff ffa8 	bl	8008dfc <L_shift>
 8008eac:	4544      	cmp	r4, r8
 8008eae:	d952      	bls.n	8008f56 <__hexnan+0x10e>
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	f1a4 0904 	sub.w	r9, r4, #4
 8008eb6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008eba:	f8cd b008 	str.w	fp, [sp, #8]
 8008ebe:	464c      	mov	r4, r9
 8008ec0:	461d      	mov	r5, r3
 8008ec2:	9903      	ldr	r1, [sp, #12]
 8008ec4:	e7d7      	b.n	8008e76 <__hexnan+0x2e>
 8008ec6:	2a29      	cmp	r2, #41	@ 0x29
 8008ec8:	d157      	bne.n	8008f7a <__hexnan+0x132>
 8008eca:	3102      	adds	r1, #2
 8008ecc:	f8ca 1000 	str.w	r1, [sl]
 8008ed0:	f1bb 0f00 	cmp.w	fp, #0
 8008ed4:	d051      	beq.n	8008f7a <__hexnan+0x132>
 8008ed6:	454c      	cmp	r4, r9
 8008ed8:	d206      	bcs.n	8008ee8 <__hexnan+0xa0>
 8008eda:	2d07      	cmp	r5, #7
 8008edc:	dc04      	bgt.n	8008ee8 <__hexnan+0xa0>
 8008ede:	462a      	mov	r2, r5
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	f7ff ff8a 	bl	8008dfc <L_shift>
 8008ee8:	4544      	cmp	r4, r8
 8008eea:	d936      	bls.n	8008f5a <__hexnan+0x112>
 8008eec:	f1a8 0204 	sub.w	r2, r8, #4
 8008ef0:	4623      	mov	r3, r4
 8008ef2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ef6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008efa:	429f      	cmp	r7, r3
 8008efc:	d2f9      	bcs.n	8008ef2 <__hexnan+0xaa>
 8008efe:	1b3b      	subs	r3, r7, r4
 8008f00:	f023 0303 	bic.w	r3, r3, #3
 8008f04:	3304      	adds	r3, #4
 8008f06:	3401      	adds	r4, #1
 8008f08:	3e03      	subs	r6, #3
 8008f0a:	42b4      	cmp	r4, r6
 8008f0c:	bf88      	it	hi
 8008f0e:	2304      	movhi	r3, #4
 8008f10:	4443      	add	r3, r8
 8008f12:	2200      	movs	r2, #0
 8008f14:	f843 2b04 	str.w	r2, [r3], #4
 8008f18:	429f      	cmp	r7, r3
 8008f1a:	d2fb      	bcs.n	8008f14 <__hexnan+0xcc>
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	b91b      	cbnz	r3, 8008f28 <__hexnan+0xe0>
 8008f20:	4547      	cmp	r7, r8
 8008f22:	d128      	bne.n	8008f76 <__hexnan+0x12e>
 8008f24:	2301      	movs	r3, #1
 8008f26:	603b      	str	r3, [r7, #0]
 8008f28:	2005      	movs	r0, #5
 8008f2a:	b007      	add	sp, #28
 8008f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f30:	3501      	adds	r5, #1
 8008f32:	2d08      	cmp	r5, #8
 8008f34:	f10b 0b01 	add.w	fp, fp, #1
 8008f38:	dd06      	ble.n	8008f48 <__hexnan+0x100>
 8008f3a:	4544      	cmp	r4, r8
 8008f3c:	d9c1      	bls.n	8008ec2 <__hexnan+0x7a>
 8008f3e:	2300      	movs	r3, #0
 8008f40:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f44:	2501      	movs	r5, #1
 8008f46:	3c04      	subs	r4, #4
 8008f48:	6822      	ldr	r2, [r4, #0]
 8008f4a:	f000 000f 	and.w	r0, r0, #15
 8008f4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008f52:	6020      	str	r0, [r4, #0]
 8008f54:	e7b5      	b.n	8008ec2 <__hexnan+0x7a>
 8008f56:	2508      	movs	r5, #8
 8008f58:	e7b3      	b.n	8008ec2 <__hexnan+0x7a>
 8008f5a:	9b01      	ldr	r3, [sp, #4]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d0dd      	beq.n	8008f1c <__hexnan+0xd4>
 8008f60:	f1c3 0320 	rsb	r3, r3, #32
 8008f64:	f04f 32ff 	mov.w	r2, #4294967295
 8008f68:	40da      	lsrs	r2, r3
 8008f6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008f6e:	4013      	ands	r3, r2
 8008f70:	f846 3c04 	str.w	r3, [r6, #-4]
 8008f74:	e7d2      	b.n	8008f1c <__hexnan+0xd4>
 8008f76:	3f04      	subs	r7, #4
 8008f78:	e7d0      	b.n	8008f1c <__hexnan+0xd4>
 8008f7a:	2004      	movs	r0, #4
 8008f7c:	e7d5      	b.n	8008f2a <__hexnan+0xe2>

08008f7e <__ascii_mbtowc>:
 8008f7e:	b082      	sub	sp, #8
 8008f80:	b901      	cbnz	r1, 8008f84 <__ascii_mbtowc+0x6>
 8008f82:	a901      	add	r1, sp, #4
 8008f84:	b142      	cbz	r2, 8008f98 <__ascii_mbtowc+0x1a>
 8008f86:	b14b      	cbz	r3, 8008f9c <__ascii_mbtowc+0x1e>
 8008f88:	7813      	ldrb	r3, [r2, #0]
 8008f8a:	600b      	str	r3, [r1, #0]
 8008f8c:	7812      	ldrb	r2, [r2, #0]
 8008f8e:	1e10      	subs	r0, r2, #0
 8008f90:	bf18      	it	ne
 8008f92:	2001      	movne	r0, #1
 8008f94:	b002      	add	sp, #8
 8008f96:	4770      	bx	lr
 8008f98:	4610      	mov	r0, r2
 8008f9a:	e7fb      	b.n	8008f94 <__ascii_mbtowc+0x16>
 8008f9c:	f06f 0001 	mvn.w	r0, #1
 8008fa0:	e7f8      	b.n	8008f94 <__ascii_mbtowc+0x16>

08008fa2 <_realloc_r>:
 8008fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa6:	4607      	mov	r7, r0
 8008fa8:	4614      	mov	r4, r2
 8008faa:	460d      	mov	r5, r1
 8008fac:	b921      	cbnz	r1, 8008fb8 <_realloc_r+0x16>
 8008fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	f7fd beb6 	b.w	8006d24 <_malloc_r>
 8008fb8:	b92a      	cbnz	r2, 8008fc6 <_realloc_r+0x24>
 8008fba:	f7fd fe3f 	bl	8006c3c <_free_r>
 8008fbe:	4625      	mov	r5, r4
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fc6:	f000 f840 	bl	800904a <_malloc_usable_size_r>
 8008fca:	4284      	cmp	r4, r0
 8008fcc:	4606      	mov	r6, r0
 8008fce:	d802      	bhi.n	8008fd6 <_realloc_r+0x34>
 8008fd0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008fd4:	d8f4      	bhi.n	8008fc0 <_realloc_r+0x1e>
 8008fd6:	4621      	mov	r1, r4
 8008fd8:	4638      	mov	r0, r7
 8008fda:	f7fd fea3 	bl	8006d24 <_malloc_r>
 8008fde:	4680      	mov	r8, r0
 8008fe0:	b908      	cbnz	r0, 8008fe6 <_realloc_r+0x44>
 8008fe2:	4645      	mov	r5, r8
 8008fe4:	e7ec      	b.n	8008fc0 <_realloc_r+0x1e>
 8008fe6:	42b4      	cmp	r4, r6
 8008fe8:	4622      	mov	r2, r4
 8008fea:	4629      	mov	r1, r5
 8008fec:	bf28      	it	cs
 8008fee:	4632      	movcs	r2, r6
 8008ff0:	f7ff fc42 	bl	8008878 <memcpy>
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	f7fd fe20 	bl	8006c3c <_free_r>
 8008ffc:	e7f1      	b.n	8008fe2 <_realloc_r+0x40>

08008ffe <__ascii_wctomb>:
 8008ffe:	4603      	mov	r3, r0
 8009000:	4608      	mov	r0, r1
 8009002:	b141      	cbz	r1, 8009016 <__ascii_wctomb+0x18>
 8009004:	2aff      	cmp	r2, #255	@ 0xff
 8009006:	d904      	bls.n	8009012 <__ascii_wctomb+0x14>
 8009008:	228a      	movs	r2, #138	@ 0x8a
 800900a:	601a      	str	r2, [r3, #0]
 800900c:	f04f 30ff 	mov.w	r0, #4294967295
 8009010:	4770      	bx	lr
 8009012:	700a      	strb	r2, [r1, #0]
 8009014:	2001      	movs	r0, #1
 8009016:	4770      	bx	lr

08009018 <fiprintf>:
 8009018:	b40e      	push	{r1, r2, r3}
 800901a:	b503      	push	{r0, r1, lr}
 800901c:	4601      	mov	r1, r0
 800901e:	ab03      	add	r3, sp, #12
 8009020:	4805      	ldr	r0, [pc, #20]	@ (8009038 <fiprintf+0x20>)
 8009022:	f853 2b04 	ldr.w	r2, [r3], #4
 8009026:	6800      	ldr	r0, [r0, #0]
 8009028:	9301      	str	r3, [sp, #4]
 800902a:	f000 f83f 	bl	80090ac <_vfiprintf_r>
 800902e:	b002      	add	sp, #8
 8009030:	f85d eb04 	ldr.w	lr, [sp], #4
 8009034:	b003      	add	sp, #12
 8009036:	4770      	bx	lr
 8009038:	24000060 	.word	0x24000060

0800903c <abort>:
 800903c:	b508      	push	{r3, lr}
 800903e:	2006      	movs	r0, #6
 8009040:	f000 fa08 	bl	8009454 <raise>
 8009044:	2001      	movs	r0, #1
 8009046:	f7f8 faa9 	bl	800159c <_exit>

0800904a <_malloc_usable_size_r>:
 800904a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800904e:	1f18      	subs	r0, r3, #4
 8009050:	2b00      	cmp	r3, #0
 8009052:	bfbc      	itt	lt
 8009054:	580b      	ldrlt	r3, [r1, r0]
 8009056:	18c0      	addlt	r0, r0, r3
 8009058:	4770      	bx	lr

0800905a <__sfputc_r>:
 800905a:	6893      	ldr	r3, [r2, #8]
 800905c:	3b01      	subs	r3, #1
 800905e:	2b00      	cmp	r3, #0
 8009060:	b410      	push	{r4}
 8009062:	6093      	str	r3, [r2, #8]
 8009064:	da08      	bge.n	8009078 <__sfputc_r+0x1e>
 8009066:	6994      	ldr	r4, [r2, #24]
 8009068:	42a3      	cmp	r3, r4
 800906a:	db01      	blt.n	8009070 <__sfputc_r+0x16>
 800906c:	290a      	cmp	r1, #10
 800906e:	d103      	bne.n	8009078 <__sfputc_r+0x1e>
 8009070:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009074:	f000 b932 	b.w	80092dc <__swbuf_r>
 8009078:	6813      	ldr	r3, [r2, #0]
 800907a:	1c58      	adds	r0, r3, #1
 800907c:	6010      	str	r0, [r2, #0]
 800907e:	7019      	strb	r1, [r3, #0]
 8009080:	4608      	mov	r0, r1
 8009082:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009086:	4770      	bx	lr

08009088 <__sfputs_r>:
 8009088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908a:	4606      	mov	r6, r0
 800908c:	460f      	mov	r7, r1
 800908e:	4614      	mov	r4, r2
 8009090:	18d5      	adds	r5, r2, r3
 8009092:	42ac      	cmp	r4, r5
 8009094:	d101      	bne.n	800909a <__sfputs_r+0x12>
 8009096:	2000      	movs	r0, #0
 8009098:	e007      	b.n	80090aa <__sfputs_r+0x22>
 800909a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800909e:	463a      	mov	r2, r7
 80090a0:	4630      	mov	r0, r6
 80090a2:	f7ff ffda 	bl	800905a <__sfputc_r>
 80090a6:	1c43      	adds	r3, r0, #1
 80090a8:	d1f3      	bne.n	8009092 <__sfputs_r+0xa>
 80090aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080090ac <_vfiprintf_r>:
 80090ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b0:	460d      	mov	r5, r1
 80090b2:	b09d      	sub	sp, #116	@ 0x74
 80090b4:	4614      	mov	r4, r2
 80090b6:	4698      	mov	r8, r3
 80090b8:	4606      	mov	r6, r0
 80090ba:	b118      	cbz	r0, 80090c4 <_vfiprintf_r+0x18>
 80090bc:	6a03      	ldr	r3, [r0, #32]
 80090be:	b90b      	cbnz	r3, 80090c4 <_vfiprintf_r+0x18>
 80090c0:	f7fc feb2 	bl	8005e28 <__sinit>
 80090c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090c6:	07d9      	lsls	r1, r3, #31
 80090c8:	d405      	bmi.n	80090d6 <_vfiprintf_r+0x2a>
 80090ca:	89ab      	ldrh	r3, [r5, #12]
 80090cc:	059a      	lsls	r2, r3, #22
 80090ce:	d402      	bmi.n	80090d6 <_vfiprintf_r+0x2a>
 80090d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090d2:	f7fc ffc2 	bl	800605a <__retarget_lock_acquire_recursive>
 80090d6:	89ab      	ldrh	r3, [r5, #12]
 80090d8:	071b      	lsls	r3, r3, #28
 80090da:	d501      	bpl.n	80090e0 <_vfiprintf_r+0x34>
 80090dc:	692b      	ldr	r3, [r5, #16]
 80090de:	b99b      	cbnz	r3, 8009108 <_vfiprintf_r+0x5c>
 80090e0:	4629      	mov	r1, r5
 80090e2:	4630      	mov	r0, r6
 80090e4:	f000 f938 	bl	8009358 <__swsetup_r>
 80090e8:	b170      	cbz	r0, 8009108 <_vfiprintf_r+0x5c>
 80090ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090ec:	07dc      	lsls	r4, r3, #31
 80090ee:	d504      	bpl.n	80090fa <_vfiprintf_r+0x4e>
 80090f0:	f04f 30ff 	mov.w	r0, #4294967295
 80090f4:	b01d      	add	sp, #116	@ 0x74
 80090f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090fa:	89ab      	ldrh	r3, [r5, #12]
 80090fc:	0598      	lsls	r0, r3, #22
 80090fe:	d4f7      	bmi.n	80090f0 <_vfiprintf_r+0x44>
 8009100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009102:	f7fc ffab 	bl	800605c <__retarget_lock_release_recursive>
 8009106:	e7f3      	b.n	80090f0 <_vfiprintf_r+0x44>
 8009108:	2300      	movs	r3, #0
 800910a:	9309      	str	r3, [sp, #36]	@ 0x24
 800910c:	2320      	movs	r3, #32
 800910e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009112:	f8cd 800c 	str.w	r8, [sp, #12]
 8009116:	2330      	movs	r3, #48	@ 0x30
 8009118:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80092c8 <_vfiprintf_r+0x21c>
 800911c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009120:	f04f 0901 	mov.w	r9, #1
 8009124:	4623      	mov	r3, r4
 8009126:	469a      	mov	sl, r3
 8009128:	f813 2b01 	ldrb.w	r2, [r3], #1
 800912c:	b10a      	cbz	r2, 8009132 <_vfiprintf_r+0x86>
 800912e:	2a25      	cmp	r2, #37	@ 0x25
 8009130:	d1f9      	bne.n	8009126 <_vfiprintf_r+0x7a>
 8009132:	ebba 0b04 	subs.w	fp, sl, r4
 8009136:	d00b      	beq.n	8009150 <_vfiprintf_r+0xa4>
 8009138:	465b      	mov	r3, fp
 800913a:	4622      	mov	r2, r4
 800913c:	4629      	mov	r1, r5
 800913e:	4630      	mov	r0, r6
 8009140:	f7ff ffa2 	bl	8009088 <__sfputs_r>
 8009144:	3001      	adds	r0, #1
 8009146:	f000 80a7 	beq.w	8009298 <_vfiprintf_r+0x1ec>
 800914a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800914c:	445a      	add	r2, fp
 800914e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009150:	f89a 3000 	ldrb.w	r3, [sl]
 8009154:	2b00      	cmp	r3, #0
 8009156:	f000 809f 	beq.w	8009298 <_vfiprintf_r+0x1ec>
 800915a:	2300      	movs	r3, #0
 800915c:	f04f 32ff 	mov.w	r2, #4294967295
 8009160:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009164:	f10a 0a01 	add.w	sl, sl, #1
 8009168:	9304      	str	r3, [sp, #16]
 800916a:	9307      	str	r3, [sp, #28]
 800916c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009170:	931a      	str	r3, [sp, #104]	@ 0x68
 8009172:	4654      	mov	r4, sl
 8009174:	2205      	movs	r2, #5
 8009176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800917a:	4853      	ldr	r0, [pc, #332]	@ (80092c8 <_vfiprintf_r+0x21c>)
 800917c:	f7f7 f8c8 	bl	8000310 <memchr>
 8009180:	9a04      	ldr	r2, [sp, #16]
 8009182:	b9d8      	cbnz	r0, 80091bc <_vfiprintf_r+0x110>
 8009184:	06d1      	lsls	r1, r2, #27
 8009186:	bf44      	itt	mi
 8009188:	2320      	movmi	r3, #32
 800918a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800918e:	0713      	lsls	r3, r2, #28
 8009190:	bf44      	itt	mi
 8009192:	232b      	movmi	r3, #43	@ 0x2b
 8009194:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009198:	f89a 3000 	ldrb.w	r3, [sl]
 800919c:	2b2a      	cmp	r3, #42	@ 0x2a
 800919e:	d015      	beq.n	80091cc <_vfiprintf_r+0x120>
 80091a0:	9a07      	ldr	r2, [sp, #28]
 80091a2:	4654      	mov	r4, sl
 80091a4:	2000      	movs	r0, #0
 80091a6:	f04f 0c0a 	mov.w	ip, #10
 80091aa:	4621      	mov	r1, r4
 80091ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091b0:	3b30      	subs	r3, #48	@ 0x30
 80091b2:	2b09      	cmp	r3, #9
 80091b4:	d94b      	bls.n	800924e <_vfiprintf_r+0x1a2>
 80091b6:	b1b0      	cbz	r0, 80091e6 <_vfiprintf_r+0x13a>
 80091b8:	9207      	str	r2, [sp, #28]
 80091ba:	e014      	b.n	80091e6 <_vfiprintf_r+0x13a>
 80091bc:	eba0 0308 	sub.w	r3, r0, r8
 80091c0:	fa09 f303 	lsl.w	r3, r9, r3
 80091c4:	4313      	orrs	r3, r2
 80091c6:	9304      	str	r3, [sp, #16]
 80091c8:	46a2      	mov	sl, r4
 80091ca:	e7d2      	b.n	8009172 <_vfiprintf_r+0xc6>
 80091cc:	9b03      	ldr	r3, [sp, #12]
 80091ce:	1d19      	adds	r1, r3, #4
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	9103      	str	r1, [sp, #12]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	bfbb      	ittet	lt
 80091d8:	425b      	neglt	r3, r3
 80091da:	f042 0202 	orrlt.w	r2, r2, #2
 80091de:	9307      	strge	r3, [sp, #28]
 80091e0:	9307      	strlt	r3, [sp, #28]
 80091e2:	bfb8      	it	lt
 80091e4:	9204      	strlt	r2, [sp, #16]
 80091e6:	7823      	ldrb	r3, [r4, #0]
 80091e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80091ea:	d10a      	bne.n	8009202 <_vfiprintf_r+0x156>
 80091ec:	7863      	ldrb	r3, [r4, #1]
 80091ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80091f0:	d132      	bne.n	8009258 <_vfiprintf_r+0x1ac>
 80091f2:	9b03      	ldr	r3, [sp, #12]
 80091f4:	1d1a      	adds	r2, r3, #4
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	9203      	str	r2, [sp, #12]
 80091fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091fe:	3402      	adds	r4, #2
 8009200:	9305      	str	r3, [sp, #20]
 8009202:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80092d8 <_vfiprintf_r+0x22c>
 8009206:	7821      	ldrb	r1, [r4, #0]
 8009208:	2203      	movs	r2, #3
 800920a:	4650      	mov	r0, sl
 800920c:	f7f7 f880 	bl	8000310 <memchr>
 8009210:	b138      	cbz	r0, 8009222 <_vfiprintf_r+0x176>
 8009212:	9b04      	ldr	r3, [sp, #16]
 8009214:	eba0 000a 	sub.w	r0, r0, sl
 8009218:	2240      	movs	r2, #64	@ 0x40
 800921a:	4082      	lsls	r2, r0
 800921c:	4313      	orrs	r3, r2
 800921e:	3401      	adds	r4, #1
 8009220:	9304      	str	r3, [sp, #16]
 8009222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009226:	4829      	ldr	r0, [pc, #164]	@ (80092cc <_vfiprintf_r+0x220>)
 8009228:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800922c:	2206      	movs	r2, #6
 800922e:	f7f7 f86f 	bl	8000310 <memchr>
 8009232:	2800      	cmp	r0, #0
 8009234:	d03f      	beq.n	80092b6 <_vfiprintf_r+0x20a>
 8009236:	4b26      	ldr	r3, [pc, #152]	@ (80092d0 <_vfiprintf_r+0x224>)
 8009238:	bb1b      	cbnz	r3, 8009282 <_vfiprintf_r+0x1d6>
 800923a:	9b03      	ldr	r3, [sp, #12]
 800923c:	3307      	adds	r3, #7
 800923e:	f023 0307 	bic.w	r3, r3, #7
 8009242:	3308      	adds	r3, #8
 8009244:	9303      	str	r3, [sp, #12]
 8009246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009248:	443b      	add	r3, r7
 800924a:	9309      	str	r3, [sp, #36]	@ 0x24
 800924c:	e76a      	b.n	8009124 <_vfiprintf_r+0x78>
 800924e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009252:	460c      	mov	r4, r1
 8009254:	2001      	movs	r0, #1
 8009256:	e7a8      	b.n	80091aa <_vfiprintf_r+0xfe>
 8009258:	2300      	movs	r3, #0
 800925a:	3401      	adds	r4, #1
 800925c:	9305      	str	r3, [sp, #20]
 800925e:	4619      	mov	r1, r3
 8009260:	f04f 0c0a 	mov.w	ip, #10
 8009264:	4620      	mov	r0, r4
 8009266:	f810 2b01 	ldrb.w	r2, [r0], #1
 800926a:	3a30      	subs	r2, #48	@ 0x30
 800926c:	2a09      	cmp	r2, #9
 800926e:	d903      	bls.n	8009278 <_vfiprintf_r+0x1cc>
 8009270:	2b00      	cmp	r3, #0
 8009272:	d0c6      	beq.n	8009202 <_vfiprintf_r+0x156>
 8009274:	9105      	str	r1, [sp, #20]
 8009276:	e7c4      	b.n	8009202 <_vfiprintf_r+0x156>
 8009278:	fb0c 2101 	mla	r1, ip, r1, r2
 800927c:	4604      	mov	r4, r0
 800927e:	2301      	movs	r3, #1
 8009280:	e7f0      	b.n	8009264 <_vfiprintf_r+0x1b8>
 8009282:	ab03      	add	r3, sp, #12
 8009284:	9300      	str	r3, [sp, #0]
 8009286:	462a      	mov	r2, r5
 8009288:	4b12      	ldr	r3, [pc, #72]	@ (80092d4 <_vfiprintf_r+0x228>)
 800928a:	a904      	add	r1, sp, #16
 800928c:	4630      	mov	r0, r6
 800928e:	f7fb ff93 	bl	80051b8 <_printf_float>
 8009292:	4607      	mov	r7, r0
 8009294:	1c78      	adds	r0, r7, #1
 8009296:	d1d6      	bne.n	8009246 <_vfiprintf_r+0x19a>
 8009298:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800929a:	07d9      	lsls	r1, r3, #31
 800929c:	d405      	bmi.n	80092aa <_vfiprintf_r+0x1fe>
 800929e:	89ab      	ldrh	r3, [r5, #12]
 80092a0:	059a      	lsls	r2, r3, #22
 80092a2:	d402      	bmi.n	80092aa <_vfiprintf_r+0x1fe>
 80092a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092a6:	f7fc fed9 	bl	800605c <__retarget_lock_release_recursive>
 80092aa:	89ab      	ldrh	r3, [r5, #12]
 80092ac:	065b      	lsls	r3, r3, #25
 80092ae:	f53f af1f 	bmi.w	80090f0 <_vfiprintf_r+0x44>
 80092b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092b4:	e71e      	b.n	80090f4 <_vfiprintf_r+0x48>
 80092b6:	ab03      	add	r3, sp, #12
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	462a      	mov	r2, r5
 80092bc:	4b05      	ldr	r3, [pc, #20]	@ (80092d4 <_vfiprintf_r+0x228>)
 80092be:	a904      	add	r1, sp, #16
 80092c0:	4630      	mov	r0, r6
 80092c2:	f7fc fa01 	bl	80056c8 <_printf_i>
 80092c6:	e7e4      	b.n	8009292 <_vfiprintf_r+0x1e6>
 80092c8:	0800a5a5 	.word	0x0800a5a5
 80092cc:	0800a5af 	.word	0x0800a5af
 80092d0:	080051b9 	.word	0x080051b9
 80092d4:	08009089 	.word	0x08009089
 80092d8:	0800a5ab 	.word	0x0800a5ab

080092dc <__swbuf_r>:
 80092dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092de:	460e      	mov	r6, r1
 80092e0:	4614      	mov	r4, r2
 80092e2:	4605      	mov	r5, r0
 80092e4:	b118      	cbz	r0, 80092ee <__swbuf_r+0x12>
 80092e6:	6a03      	ldr	r3, [r0, #32]
 80092e8:	b90b      	cbnz	r3, 80092ee <__swbuf_r+0x12>
 80092ea:	f7fc fd9d 	bl	8005e28 <__sinit>
 80092ee:	69a3      	ldr	r3, [r4, #24]
 80092f0:	60a3      	str	r3, [r4, #8]
 80092f2:	89a3      	ldrh	r3, [r4, #12]
 80092f4:	071a      	lsls	r2, r3, #28
 80092f6:	d501      	bpl.n	80092fc <__swbuf_r+0x20>
 80092f8:	6923      	ldr	r3, [r4, #16]
 80092fa:	b943      	cbnz	r3, 800930e <__swbuf_r+0x32>
 80092fc:	4621      	mov	r1, r4
 80092fe:	4628      	mov	r0, r5
 8009300:	f000 f82a 	bl	8009358 <__swsetup_r>
 8009304:	b118      	cbz	r0, 800930e <__swbuf_r+0x32>
 8009306:	f04f 37ff 	mov.w	r7, #4294967295
 800930a:	4638      	mov	r0, r7
 800930c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	6922      	ldr	r2, [r4, #16]
 8009312:	1a98      	subs	r0, r3, r2
 8009314:	6963      	ldr	r3, [r4, #20]
 8009316:	b2f6      	uxtb	r6, r6
 8009318:	4283      	cmp	r3, r0
 800931a:	4637      	mov	r7, r6
 800931c:	dc05      	bgt.n	800932a <__swbuf_r+0x4e>
 800931e:	4621      	mov	r1, r4
 8009320:	4628      	mov	r0, r5
 8009322:	f7ff fa45 	bl	80087b0 <_fflush_r>
 8009326:	2800      	cmp	r0, #0
 8009328:	d1ed      	bne.n	8009306 <__swbuf_r+0x2a>
 800932a:	68a3      	ldr	r3, [r4, #8]
 800932c:	3b01      	subs	r3, #1
 800932e:	60a3      	str	r3, [r4, #8]
 8009330:	6823      	ldr	r3, [r4, #0]
 8009332:	1c5a      	adds	r2, r3, #1
 8009334:	6022      	str	r2, [r4, #0]
 8009336:	701e      	strb	r6, [r3, #0]
 8009338:	6962      	ldr	r2, [r4, #20]
 800933a:	1c43      	adds	r3, r0, #1
 800933c:	429a      	cmp	r2, r3
 800933e:	d004      	beq.n	800934a <__swbuf_r+0x6e>
 8009340:	89a3      	ldrh	r3, [r4, #12]
 8009342:	07db      	lsls	r3, r3, #31
 8009344:	d5e1      	bpl.n	800930a <__swbuf_r+0x2e>
 8009346:	2e0a      	cmp	r6, #10
 8009348:	d1df      	bne.n	800930a <__swbuf_r+0x2e>
 800934a:	4621      	mov	r1, r4
 800934c:	4628      	mov	r0, r5
 800934e:	f7ff fa2f 	bl	80087b0 <_fflush_r>
 8009352:	2800      	cmp	r0, #0
 8009354:	d0d9      	beq.n	800930a <__swbuf_r+0x2e>
 8009356:	e7d6      	b.n	8009306 <__swbuf_r+0x2a>

08009358 <__swsetup_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4b29      	ldr	r3, [pc, #164]	@ (8009400 <__swsetup_r+0xa8>)
 800935c:	4605      	mov	r5, r0
 800935e:	6818      	ldr	r0, [r3, #0]
 8009360:	460c      	mov	r4, r1
 8009362:	b118      	cbz	r0, 800936c <__swsetup_r+0x14>
 8009364:	6a03      	ldr	r3, [r0, #32]
 8009366:	b90b      	cbnz	r3, 800936c <__swsetup_r+0x14>
 8009368:	f7fc fd5e 	bl	8005e28 <__sinit>
 800936c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009370:	0719      	lsls	r1, r3, #28
 8009372:	d422      	bmi.n	80093ba <__swsetup_r+0x62>
 8009374:	06da      	lsls	r2, r3, #27
 8009376:	d407      	bmi.n	8009388 <__swsetup_r+0x30>
 8009378:	2209      	movs	r2, #9
 800937a:	602a      	str	r2, [r5, #0]
 800937c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009380:	81a3      	strh	r3, [r4, #12]
 8009382:	f04f 30ff 	mov.w	r0, #4294967295
 8009386:	e033      	b.n	80093f0 <__swsetup_r+0x98>
 8009388:	0758      	lsls	r0, r3, #29
 800938a:	d512      	bpl.n	80093b2 <__swsetup_r+0x5a>
 800938c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800938e:	b141      	cbz	r1, 80093a2 <__swsetup_r+0x4a>
 8009390:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009394:	4299      	cmp	r1, r3
 8009396:	d002      	beq.n	800939e <__swsetup_r+0x46>
 8009398:	4628      	mov	r0, r5
 800939a:	f7fd fc4f 	bl	8006c3c <_free_r>
 800939e:	2300      	movs	r3, #0
 80093a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80093a2:	89a3      	ldrh	r3, [r4, #12]
 80093a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80093a8:	81a3      	strh	r3, [r4, #12]
 80093aa:	2300      	movs	r3, #0
 80093ac:	6063      	str	r3, [r4, #4]
 80093ae:	6923      	ldr	r3, [r4, #16]
 80093b0:	6023      	str	r3, [r4, #0]
 80093b2:	89a3      	ldrh	r3, [r4, #12]
 80093b4:	f043 0308 	orr.w	r3, r3, #8
 80093b8:	81a3      	strh	r3, [r4, #12]
 80093ba:	6923      	ldr	r3, [r4, #16]
 80093bc:	b94b      	cbnz	r3, 80093d2 <__swsetup_r+0x7a>
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80093c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093c8:	d003      	beq.n	80093d2 <__swsetup_r+0x7a>
 80093ca:	4621      	mov	r1, r4
 80093cc:	4628      	mov	r0, r5
 80093ce:	f000 f883 	bl	80094d8 <__smakebuf_r>
 80093d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093d6:	f013 0201 	ands.w	r2, r3, #1
 80093da:	d00a      	beq.n	80093f2 <__swsetup_r+0x9a>
 80093dc:	2200      	movs	r2, #0
 80093de:	60a2      	str	r2, [r4, #8]
 80093e0:	6962      	ldr	r2, [r4, #20]
 80093e2:	4252      	negs	r2, r2
 80093e4:	61a2      	str	r2, [r4, #24]
 80093e6:	6922      	ldr	r2, [r4, #16]
 80093e8:	b942      	cbnz	r2, 80093fc <__swsetup_r+0xa4>
 80093ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093ee:	d1c5      	bne.n	800937c <__swsetup_r+0x24>
 80093f0:	bd38      	pop	{r3, r4, r5, pc}
 80093f2:	0799      	lsls	r1, r3, #30
 80093f4:	bf58      	it	pl
 80093f6:	6962      	ldrpl	r2, [r4, #20]
 80093f8:	60a2      	str	r2, [r4, #8]
 80093fa:	e7f4      	b.n	80093e6 <__swsetup_r+0x8e>
 80093fc:	2000      	movs	r0, #0
 80093fe:	e7f7      	b.n	80093f0 <__swsetup_r+0x98>
 8009400:	24000060 	.word	0x24000060

08009404 <_raise_r>:
 8009404:	291f      	cmp	r1, #31
 8009406:	b538      	push	{r3, r4, r5, lr}
 8009408:	4605      	mov	r5, r0
 800940a:	460c      	mov	r4, r1
 800940c:	d904      	bls.n	8009418 <_raise_r+0x14>
 800940e:	2316      	movs	r3, #22
 8009410:	6003      	str	r3, [r0, #0]
 8009412:	f04f 30ff 	mov.w	r0, #4294967295
 8009416:	bd38      	pop	{r3, r4, r5, pc}
 8009418:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800941a:	b112      	cbz	r2, 8009422 <_raise_r+0x1e>
 800941c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009420:	b94b      	cbnz	r3, 8009436 <_raise_r+0x32>
 8009422:	4628      	mov	r0, r5
 8009424:	f000 f830 	bl	8009488 <_getpid_r>
 8009428:	4622      	mov	r2, r4
 800942a:	4601      	mov	r1, r0
 800942c:	4628      	mov	r0, r5
 800942e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009432:	f000 b817 	b.w	8009464 <_kill_r>
 8009436:	2b01      	cmp	r3, #1
 8009438:	d00a      	beq.n	8009450 <_raise_r+0x4c>
 800943a:	1c59      	adds	r1, r3, #1
 800943c:	d103      	bne.n	8009446 <_raise_r+0x42>
 800943e:	2316      	movs	r3, #22
 8009440:	6003      	str	r3, [r0, #0]
 8009442:	2001      	movs	r0, #1
 8009444:	e7e7      	b.n	8009416 <_raise_r+0x12>
 8009446:	2100      	movs	r1, #0
 8009448:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800944c:	4620      	mov	r0, r4
 800944e:	4798      	blx	r3
 8009450:	2000      	movs	r0, #0
 8009452:	e7e0      	b.n	8009416 <_raise_r+0x12>

08009454 <raise>:
 8009454:	4b02      	ldr	r3, [pc, #8]	@ (8009460 <raise+0xc>)
 8009456:	4601      	mov	r1, r0
 8009458:	6818      	ldr	r0, [r3, #0]
 800945a:	f7ff bfd3 	b.w	8009404 <_raise_r>
 800945e:	bf00      	nop
 8009460:	24000060 	.word	0x24000060

08009464 <_kill_r>:
 8009464:	b538      	push	{r3, r4, r5, lr}
 8009466:	4d07      	ldr	r5, [pc, #28]	@ (8009484 <_kill_r+0x20>)
 8009468:	2300      	movs	r3, #0
 800946a:	4604      	mov	r4, r0
 800946c:	4608      	mov	r0, r1
 800946e:	4611      	mov	r1, r2
 8009470:	602b      	str	r3, [r5, #0]
 8009472:	f7f8 f883 	bl	800157c <_kill>
 8009476:	1c43      	adds	r3, r0, #1
 8009478:	d102      	bne.n	8009480 <_kill_r+0x1c>
 800947a:	682b      	ldr	r3, [r5, #0]
 800947c:	b103      	cbz	r3, 8009480 <_kill_r+0x1c>
 800947e:	6023      	str	r3, [r4, #0]
 8009480:	bd38      	pop	{r3, r4, r5, pc}
 8009482:	bf00      	nop
 8009484:	24000454 	.word	0x24000454

08009488 <_getpid_r>:
 8009488:	f7f8 b870 	b.w	800156c <_getpid>

0800948c <__swhatbuf_r>:
 800948c:	b570      	push	{r4, r5, r6, lr}
 800948e:	460c      	mov	r4, r1
 8009490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009494:	2900      	cmp	r1, #0
 8009496:	b096      	sub	sp, #88	@ 0x58
 8009498:	4615      	mov	r5, r2
 800949a:	461e      	mov	r6, r3
 800949c:	da0d      	bge.n	80094ba <__swhatbuf_r+0x2e>
 800949e:	89a3      	ldrh	r3, [r4, #12]
 80094a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80094a4:	f04f 0100 	mov.w	r1, #0
 80094a8:	bf14      	ite	ne
 80094aa:	2340      	movne	r3, #64	@ 0x40
 80094ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80094b0:	2000      	movs	r0, #0
 80094b2:	6031      	str	r1, [r6, #0]
 80094b4:	602b      	str	r3, [r5, #0]
 80094b6:	b016      	add	sp, #88	@ 0x58
 80094b8:	bd70      	pop	{r4, r5, r6, pc}
 80094ba:	466a      	mov	r2, sp
 80094bc:	f000 f848 	bl	8009550 <_fstat_r>
 80094c0:	2800      	cmp	r0, #0
 80094c2:	dbec      	blt.n	800949e <__swhatbuf_r+0x12>
 80094c4:	9901      	ldr	r1, [sp, #4]
 80094c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80094ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80094ce:	4259      	negs	r1, r3
 80094d0:	4159      	adcs	r1, r3
 80094d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094d6:	e7eb      	b.n	80094b0 <__swhatbuf_r+0x24>

080094d8 <__smakebuf_r>:
 80094d8:	898b      	ldrh	r3, [r1, #12]
 80094da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094dc:	079d      	lsls	r5, r3, #30
 80094de:	4606      	mov	r6, r0
 80094e0:	460c      	mov	r4, r1
 80094e2:	d507      	bpl.n	80094f4 <__smakebuf_r+0x1c>
 80094e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80094e8:	6023      	str	r3, [r4, #0]
 80094ea:	6123      	str	r3, [r4, #16]
 80094ec:	2301      	movs	r3, #1
 80094ee:	6163      	str	r3, [r4, #20]
 80094f0:	b003      	add	sp, #12
 80094f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094f4:	ab01      	add	r3, sp, #4
 80094f6:	466a      	mov	r2, sp
 80094f8:	f7ff ffc8 	bl	800948c <__swhatbuf_r>
 80094fc:	9f00      	ldr	r7, [sp, #0]
 80094fe:	4605      	mov	r5, r0
 8009500:	4639      	mov	r1, r7
 8009502:	4630      	mov	r0, r6
 8009504:	f7fd fc0e 	bl	8006d24 <_malloc_r>
 8009508:	b948      	cbnz	r0, 800951e <__smakebuf_r+0x46>
 800950a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800950e:	059a      	lsls	r2, r3, #22
 8009510:	d4ee      	bmi.n	80094f0 <__smakebuf_r+0x18>
 8009512:	f023 0303 	bic.w	r3, r3, #3
 8009516:	f043 0302 	orr.w	r3, r3, #2
 800951a:	81a3      	strh	r3, [r4, #12]
 800951c:	e7e2      	b.n	80094e4 <__smakebuf_r+0xc>
 800951e:	89a3      	ldrh	r3, [r4, #12]
 8009520:	6020      	str	r0, [r4, #0]
 8009522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009526:	81a3      	strh	r3, [r4, #12]
 8009528:	9b01      	ldr	r3, [sp, #4]
 800952a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800952e:	b15b      	cbz	r3, 8009548 <__smakebuf_r+0x70>
 8009530:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009534:	4630      	mov	r0, r6
 8009536:	f000 f81d 	bl	8009574 <_isatty_r>
 800953a:	b128      	cbz	r0, 8009548 <__smakebuf_r+0x70>
 800953c:	89a3      	ldrh	r3, [r4, #12]
 800953e:	f023 0303 	bic.w	r3, r3, #3
 8009542:	f043 0301 	orr.w	r3, r3, #1
 8009546:	81a3      	strh	r3, [r4, #12]
 8009548:	89a3      	ldrh	r3, [r4, #12]
 800954a:	431d      	orrs	r5, r3
 800954c:	81a5      	strh	r5, [r4, #12]
 800954e:	e7cf      	b.n	80094f0 <__smakebuf_r+0x18>

08009550 <_fstat_r>:
 8009550:	b538      	push	{r3, r4, r5, lr}
 8009552:	4d07      	ldr	r5, [pc, #28]	@ (8009570 <_fstat_r+0x20>)
 8009554:	2300      	movs	r3, #0
 8009556:	4604      	mov	r4, r0
 8009558:	4608      	mov	r0, r1
 800955a:	4611      	mov	r1, r2
 800955c:	602b      	str	r3, [r5, #0]
 800955e:	f7f8 f86d 	bl	800163c <_fstat>
 8009562:	1c43      	adds	r3, r0, #1
 8009564:	d102      	bne.n	800956c <_fstat_r+0x1c>
 8009566:	682b      	ldr	r3, [r5, #0]
 8009568:	b103      	cbz	r3, 800956c <_fstat_r+0x1c>
 800956a:	6023      	str	r3, [r4, #0]
 800956c:	bd38      	pop	{r3, r4, r5, pc}
 800956e:	bf00      	nop
 8009570:	24000454 	.word	0x24000454

08009574 <_isatty_r>:
 8009574:	b538      	push	{r3, r4, r5, lr}
 8009576:	4d06      	ldr	r5, [pc, #24]	@ (8009590 <_isatty_r+0x1c>)
 8009578:	2300      	movs	r3, #0
 800957a:	4604      	mov	r4, r0
 800957c:	4608      	mov	r0, r1
 800957e:	602b      	str	r3, [r5, #0]
 8009580:	f7f8 f86c 	bl	800165c <_isatty>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	d102      	bne.n	800958e <_isatty_r+0x1a>
 8009588:	682b      	ldr	r3, [r5, #0]
 800958a:	b103      	cbz	r3, 800958e <_isatty_r+0x1a>
 800958c:	6023      	str	r3, [r4, #0]
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	24000454 	.word	0x24000454
 8009594:	00000000 	.word	0x00000000

08009598 <sqrt>:
 8009598:	b508      	push	{r3, lr}
 800959a:	ed2d 8b04 	vpush	{d8-d9}
 800959e:	eeb0 8b40 	vmov.f64	d8, d0
 80095a2:	f000 f8e4 	bl	800976e <__ieee754_sqrt>
 80095a6:	eeb4 8b48 	vcmp.f64	d8, d8
 80095aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ae:	d60c      	bvs.n	80095ca <sqrt+0x32>
 80095b0:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 80095d0 <sqrt+0x38>
 80095b4:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80095b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095bc:	d505      	bpl.n	80095ca <sqrt+0x32>
 80095be:	f7fc fd21 	bl	8006004 <__errno>
 80095c2:	ee89 0b09 	vdiv.f64	d0, d9, d9
 80095c6:	2321      	movs	r3, #33	@ 0x21
 80095c8:	6003      	str	r3, [r0, #0]
 80095ca:	ecbd 8b04 	vpop	{d8-d9}
 80095ce:	bd08      	pop	{r3, pc}
	...

080095d8 <cos>:
 80095d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095da:	eeb0 7b40 	vmov.f64	d7, d0
 80095de:	ee17 3a90 	vmov	r3, s15
 80095e2:	4a21      	ldr	r2, [pc, #132]	@ (8009668 <cos+0x90>)
 80095e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d806      	bhi.n	80095fa <cos+0x22>
 80095ec:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8009660 <cos+0x88>
 80095f0:	b005      	add	sp, #20
 80095f2:	f85d eb04 	ldr.w	lr, [sp], #4
 80095f6:	f000 b8bf 	b.w	8009778 <__kernel_cos>
 80095fa:	4a1c      	ldr	r2, [pc, #112]	@ (800966c <cos+0x94>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d904      	bls.n	800960a <cos+0x32>
 8009600:	ee30 0b40 	vsub.f64	d0, d0, d0
 8009604:	b005      	add	sp, #20
 8009606:	f85d fb04 	ldr.w	pc, [sp], #4
 800960a:	4668      	mov	r0, sp
 800960c:	f000 f974 	bl	80098f8 <__ieee754_rem_pio2>
 8009610:	f000 0003 	and.w	r0, r0, #3
 8009614:	2801      	cmp	r0, #1
 8009616:	d009      	beq.n	800962c <cos+0x54>
 8009618:	2802      	cmp	r0, #2
 800961a:	d010      	beq.n	800963e <cos+0x66>
 800961c:	b9b0      	cbnz	r0, 800964c <cos+0x74>
 800961e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009622:	ed9d 0b00 	vldr	d0, [sp]
 8009626:	f000 f8a7 	bl	8009778 <__kernel_cos>
 800962a:	e7eb      	b.n	8009604 <cos+0x2c>
 800962c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009630:	ed9d 0b00 	vldr	d0, [sp]
 8009634:	f000 f908 	bl	8009848 <__kernel_sin>
 8009638:	eeb1 0b40 	vneg.f64	d0, d0
 800963c:	e7e2      	b.n	8009604 <cos+0x2c>
 800963e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009642:	ed9d 0b00 	vldr	d0, [sp]
 8009646:	f000 f897 	bl	8009778 <__kernel_cos>
 800964a:	e7f5      	b.n	8009638 <cos+0x60>
 800964c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009650:	ed9d 0b00 	vldr	d0, [sp]
 8009654:	2001      	movs	r0, #1
 8009656:	f000 f8f7 	bl	8009848 <__kernel_sin>
 800965a:	e7d3      	b.n	8009604 <cos+0x2c>
 800965c:	f3af 8000 	nop.w
	...
 8009668:	3fe921fb 	.word	0x3fe921fb
 800966c:	7fefffff 	.word	0x7fefffff

08009670 <sin>:
 8009670:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009672:	eeb0 7b40 	vmov.f64	d7, d0
 8009676:	ee17 3a90 	vmov	r3, s15
 800967a:	4a21      	ldr	r2, [pc, #132]	@ (8009700 <sin+0x90>)
 800967c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009680:	4293      	cmp	r3, r2
 8009682:	d807      	bhi.n	8009694 <sin+0x24>
 8009684:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 80096f8 <sin+0x88>
 8009688:	2000      	movs	r0, #0
 800968a:	b005      	add	sp, #20
 800968c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009690:	f000 b8da 	b.w	8009848 <__kernel_sin>
 8009694:	4a1b      	ldr	r2, [pc, #108]	@ (8009704 <sin+0x94>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d904      	bls.n	80096a4 <sin+0x34>
 800969a:	ee30 0b40 	vsub.f64	d0, d0, d0
 800969e:	b005      	add	sp, #20
 80096a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80096a4:	4668      	mov	r0, sp
 80096a6:	f000 f927 	bl	80098f8 <__ieee754_rem_pio2>
 80096aa:	f000 0003 	and.w	r0, r0, #3
 80096ae:	2801      	cmp	r0, #1
 80096b0:	d00a      	beq.n	80096c8 <sin+0x58>
 80096b2:	2802      	cmp	r0, #2
 80096b4:	d00f      	beq.n	80096d6 <sin+0x66>
 80096b6:	b9c0      	cbnz	r0, 80096ea <sin+0x7a>
 80096b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096bc:	ed9d 0b00 	vldr	d0, [sp]
 80096c0:	2001      	movs	r0, #1
 80096c2:	f000 f8c1 	bl	8009848 <__kernel_sin>
 80096c6:	e7ea      	b.n	800969e <sin+0x2e>
 80096c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096cc:	ed9d 0b00 	vldr	d0, [sp]
 80096d0:	f000 f852 	bl	8009778 <__kernel_cos>
 80096d4:	e7e3      	b.n	800969e <sin+0x2e>
 80096d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096da:	ed9d 0b00 	vldr	d0, [sp]
 80096de:	2001      	movs	r0, #1
 80096e0:	f000 f8b2 	bl	8009848 <__kernel_sin>
 80096e4:	eeb1 0b40 	vneg.f64	d0, d0
 80096e8:	e7d9      	b.n	800969e <sin+0x2e>
 80096ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096ee:	ed9d 0b00 	vldr	d0, [sp]
 80096f2:	f000 f841 	bl	8009778 <__kernel_cos>
 80096f6:	e7f5      	b.n	80096e4 <sin+0x74>
	...
 8009700:	3fe921fb 	.word	0x3fe921fb
 8009704:	7fefffff 	.word	0x7fefffff

08009708 <asinf>:
 8009708:	b508      	push	{r3, lr}
 800970a:	ed2d 8b02 	vpush	{d8}
 800970e:	eeb0 8a40 	vmov.f32	s16, s0
 8009712:	f000 fa3d 	bl	8009b90 <__ieee754_asinf>
 8009716:	eeb4 8a48 	vcmp.f32	s16, s16
 800971a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800971e:	eef0 8a40 	vmov.f32	s17, s0
 8009722:	d615      	bvs.n	8009750 <asinf+0x48>
 8009724:	eeb0 0a48 	vmov.f32	s0, s16
 8009728:	f000 f81a 	bl	8009760 <fabsf>
 800972c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009730:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8009734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009738:	dd0a      	ble.n	8009750 <asinf+0x48>
 800973a:	f7fc fc63 	bl	8006004 <__errno>
 800973e:	ecbd 8b02 	vpop	{d8}
 8009742:	2321      	movs	r3, #33	@ 0x21
 8009744:	6003      	str	r3, [r0, #0]
 8009746:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800974a:	4804      	ldr	r0, [pc, #16]	@ (800975c <asinf+0x54>)
 800974c:	f7fc bc88 	b.w	8006060 <nanf>
 8009750:	eeb0 0a68 	vmov.f32	s0, s17
 8009754:	ecbd 8b02 	vpop	{d8}
 8009758:	bd08      	pop	{r3, pc}
 800975a:	bf00      	nop
 800975c:	0800a5f9 	.word	0x0800a5f9

08009760 <fabsf>:
 8009760:	ee10 3a10 	vmov	r3, s0
 8009764:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009768:	ee00 3a10 	vmov	s0, r3
 800976c:	4770      	bx	lr

0800976e <__ieee754_sqrt>:
 800976e:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8009772:	4770      	bx	lr
 8009774:	0000      	movs	r0, r0
	...

08009778 <__kernel_cos>:
 8009778:	eeb0 5b40 	vmov.f64	d5, d0
 800977c:	ee15 1a90 	vmov	r1, s11
 8009780:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8009784:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8009788:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 800978c:	d204      	bcs.n	8009798 <__kernel_cos+0x20>
 800978e:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 8009792:	ee17 3a90 	vmov	r3, s15
 8009796:	b343      	cbz	r3, 80097ea <__kernel_cos+0x72>
 8009798:	ee25 6b05 	vmul.f64	d6, d5, d5
 800979c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 80097a0:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8009810 <__kernel_cos+0x98>
 80097a4:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8009818 <__kernel_cos+0xa0>
 80097a8:	eea6 4b07 	vfma.f64	d4, d6, d7
 80097ac:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8009820 <__kernel_cos+0xa8>
 80097b0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80097b4:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8009828 <__kernel_cos+0xb0>
 80097b8:	eea7 4b06 	vfma.f64	d4, d7, d6
 80097bc:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8009830 <__kernel_cos+0xb8>
 80097c0:	4b1f      	ldr	r3, [pc, #124]	@ (8009840 <__kernel_cos+0xc8>)
 80097c2:	eea4 7b06 	vfma.f64	d7, d4, d6
 80097c6:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8009838 <__kernel_cos+0xc0>
 80097ca:	4299      	cmp	r1, r3
 80097cc:	eea7 4b06 	vfma.f64	d4, d7, d6
 80097d0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80097d4:	ee24 4b06 	vmul.f64	d4, d4, d6
 80097d8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80097dc:	eea6 1b04 	vfma.f64	d1, d6, d4
 80097e0:	d804      	bhi.n	80097ec <__kernel_cos+0x74>
 80097e2:	ee37 7b41 	vsub.f64	d7, d7, d1
 80097e6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80097ea:	4770      	bx	lr
 80097ec:	4b15      	ldr	r3, [pc, #84]	@ (8009844 <__kernel_cos+0xcc>)
 80097ee:	4299      	cmp	r1, r3
 80097f0:	d809      	bhi.n	8009806 <__kernel_cos+0x8e>
 80097f2:	2200      	movs	r2, #0
 80097f4:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 80097f8:	ec43 2b16 	vmov	d6, r2, r3
 80097fc:	ee30 0b46 	vsub.f64	d0, d0, d6
 8009800:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009804:	e7ed      	b.n	80097e2 <__kernel_cos+0x6a>
 8009806:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 800980a:	e7f7      	b.n	80097fc <__kernel_cos+0x84>
 800980c:	f3af 8000 	nop.w
 8009810:	be8838d4 	.word	0xbe8838d4
 8009814:	bda8fae9 	.word	0xbda8fae9
 8009818:	bdb4b1c4 	.word	0xbdb4b1c4
 800981c:	3e21ee9e 	.word	0x3e21ee9e
 8009820:	809c52ad 	.word	0x809c52ad
 8009824:	be927e4f 	.word	0xbe927e4f
 8009828:	19cb1590 	.word	0x19cb1590
 800982c:	3efa01a0 	.word	0x3efa01a0
 8009830:	16c15177 	.word	0x16c15177
 8009834:	bf56c16c 	.word	0xbf56c16c
 8009838:	5555554c 	.word	0x5555554c
 800983c:	3fa55555 	.word	0x3fa55555
 8009840:	3fd33332 	.word	0x3fd33332
 8009844:	3fe90000 	.word	0x3fe90000

08009848 <__kernel_sin>:
 8009848:	ee10 3a90 	vmov	r3, s1
 800984c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009850:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8009854:	d204      	bcs.n	8009860 <__kernel_sin+0x18>
 8009856:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800985a:	ee17 3a90 	vmov	r3, s15
 800985e:	b35b      	cbz	r3, 80098b8 <__kernel_sin+0x70>
 8009860:	ee20 6b00 	vmul.f64	d6, d0, d0
 8009864:	ee20 5b06 	vmul.f64	d5, d0, d6
 8009868:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 80098c0 <__kernel_sin+0x78>
 800986c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 80098c8 <__kernel_sin+0x80>
 8009870:	eea6 4b07 	vfma.f64	d4, d6, d7
 8009874:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80098d0 <__kernel_sin+0x88>
 8009878:	eea4 7b06 	vfma.f64	d7, d4, d6
 800987c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 80098d8 <__kernel_sin+0x90>
 8009880:	eea7 4b06 	vfma.f64	d4, d7, d6
 8009884:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80098e0 <__kernel_sin+0x98>
 8009888:	eea4 7b06 	vfma.f64	d7, d4, d6
 800988c:	b930      	cbnz	r0, 800989c <__kernel_sin+0x54>
 800988e:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 80098e8 <__kernel_sin+0xa0>
 8009892:	eea6 4b07 	vfma.f64	d4, d6, d7
 8009896:	eea4 0b05 	vfma.f64	d0, d4, d5
 800989a:	4770      	bx	lr
 800989c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80098a0:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 80098a4:	eea1 7b04 	vfma.f64	d7, d1, d4
 80098a8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80098ac:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80098f0 <__kernel_sin+0xa8>
 80098b0:	eea5 1b07 	vfma.f64	d1, d5, d7
 80098b4:	ee30 0b41 	vsub.f64	d0, d0, d1
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	f3af 8000 	nop.w
 80098c0:	5acfd57c 	.word	0x5acfd57c
 80098c4:	3de5d93a 	.word	0x3de5d93a
 80098c8:	8a2b9ceb 	.word	0x8a2b9ceb
 80098cc:	be5ae5e6 	.word	0xbe5ae5e6
 80098d0:	57b1fe7d 	.word	0x57b1fe7d
 80098d4:	3ec71de3 	.word	0x3ec71de3
 80098d8:	19c161d5 	.word	0x19c161d5
 80098dc:	bf2a01a0 	.word	0xbf2a01a0
 80098e0:	1110f8a6 	.word	0x1110f8a6
 80098e4:	3f811111 	.word	0x3f811111
 80098e8:	55555549 	.word	0x55555549
 80098ec:	bfc55555 	.word	0xbfc55555
 80098f0:	55555549 	.word	0x55555549
 80098f4:	3fc55555 	.word	0x3fc55555

080098f8 <__ieee754_rem_pio2>:
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	eeb0 7b40 	vmov.f64	d7, d0
 80098fe:	ee17 5a90 	vmov	r5, s15
 8009902:	4b99      	ldr	r3, [pc, #612]	@ (8009b68 <__ieee754_rem_pio2+0x270>)
 8009904:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8009908:	429e      	cmp	r6, r3
 800990a:	b088      	sub	sp, #32
 800990c:	4604      	mov	r4, r0
 800990e:	d807      	bhi.n	8009920 <__ieee754_rem_pio2+0x28>
 8009910:	2200      	movs	r2, #0
 8009912:	2300      	movs	r3, #0
 8009914:	ed84 0b00 	vstr	d0, [r4]
 8009918:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800991c:	2000      	movs	r0, #0
 800991e:	e01b      	b.n	8009958 <__ieee754_rem_pio2+0x60>
 8009920:	4b92      	ldr	r3, [pc, #584]	@ (8009b6c <__ieee754_rem_pio2+0x274>)
 8009922:	429e      	cmp	r6, r3
 8009924:	d83b      	bhi.n	800999e <__ieee754_rem_pio2+0xa6>
 8009926:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 800992a:	2d00      	cmp	r5, #0
 800992c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8009b28 <__ieee754_rem_pio2+0x230>
 8009930:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8009934:	dd19      	ble.n	800996a <__ieee754_rem_pio2+0x72>
 8009936:	ee30 7b46 	vsub.f64	d7, d0, d6
 800993a:	429e      	cmp	r6, r3
 800993c:	d00e      	beq.n	800995c <__ieee754_rem_pio2+0x64>
 800993e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8009b30 <__ieee754_rem_pio2+0x238>
 8009942:	ee37 6b45 	vsub.f64	d6, d7, d5
 8009946:	ee37 7b46 	vsub.f64	d7, d7, d6
 800994a:	ed84 6b00 	vstr	d6, [r4]
 800994e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8009952:	ed84 7b02 	vstr	d7, [r4, #8]
 8009956:	2001      	movs	r0, #1
 8009958:	b008      	add	sp, #32
 800995a:	bd70      	pop	{r4, r5, r6, pc}
 800995c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8009b38 <__ieee754_rem_pio2+0x240>
 8009960:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8009b40 <__ieee754_rem_pio2+0x248>
 8009964:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009968:	e7eb      	b.n	8009942 <__ieee754_rem_pio2+0x4a>
 800996a:	429e      	cmp	r6, r3
 800996c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8009970:	d00e      	beq.n	8009990 <__ieee754_rem_pio2+0x98>
 8009972:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8009b30 <__ieee754_rem_pio2+0x238>
 8009976:	ee37 6b05 	vadd.f64	d6, d7, d5
 800997a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800997e:	ed84 6b00 	vstr	d6, [r4]
 8009982:	ee37 7b05 	vadd.f64	d7, d7, d5
 8009986:	f04f 30ff 	mov.w	r0, #4294967295
 800998a:	ed84 7b02 	vstr	d7, [r4, #8]
 800998e:	e7e3      	b.n	8009958 <__ieee754_rem_pio2+0x60>
 8009990:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8009b38 <__ieee754_rem_pio2+0x240>
 8009994:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8009b40 <__ieee754_rem_pio2+0x248>
 8009998:	ee37 7b06 	vadd.f64	d7, d7, d6
 800999c:	e7eb      	b.n	8009976 <__ieee754_rem_pio2+0x7e>
 800999e:	4b74      	ldr	r3, [pc, #464]	@ (8009b70 <__ieee754_rem_pio2+0x278>)
 80099a0:	429e      	cmp	r6, r3
 80099a2:	d870      	bhi.n	8009a86 <__ieee754_rem_pio2+0x18e>
 80099a4:	f000 f8ec 	bl	8009b80 <fabs>
 80099a8:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80099ac:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8009b48 <__ieee754_rem_pio2+0x250>
 80099b0:	eea0 7b06 	vfma.f64	d7, d0, d6
 80099b4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80099b8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80099bc:	ee17 0a90 	vmov	r0, s15
 80099c0:	eeb1 4b45 	vneg.f64	d4, d5
 80099c4:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8009b28 <__ieee754_rem_pio2+0x230>
 80099c8:	eea5 0b47 	vfms.f64	d0, d5, d7
 80099cc:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8009b30 <__ieee754_rem_pio2+0x238>
 80099d0:	281f      	cmp	r0, #31
 80099d2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80099d6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80099da:	dc05      	bgt.n	80099e8 <__ieee754_rem_pio2+0xf0>
 80099dc:	4b65      	ldr	r3, [pc, #404]	@ (8009b74 <__ieee754_rem_pio2+0x27c>)
 80099de:	1e42      	subs	r2, r0, #1
 80099e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099e4:	42b3      	cmp	r3, r6
 80099e6:	d109      	bne.n	80099fc <__ieee754_rem_pio2+0x104>
 80099e8:	ee16 3a90 	vmov	r3, s13
 80099ec:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80099f0:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80099f4:	2b10      	cmp	r3, #16
 80099f6:	ea4f 5226 	mov.w	r2, r6, asr #20
 80099fa:	dc02      	bgt.n	8009a02 <__ieee754_rem_pio2+0x10a>
 80099fc:	ed84 6b00 	vstr	d6, [r4]
 8009a00:	e01a      	b.n	8009a38 <__ieee754_rem_pio2+0x140>
 8009a02:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8009b38 <__ieee754_rem_pio2+0x240>
 8009a06:	eeb0 6b40 	vmov.f64	d6, d0
 8009a0a:	eea4 6b03 	vfma.f64	d6, d4, d3
 8009a0e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8009a12:	eea4 7b03 	vfma.f64	d7, d4, d3
 8009a16:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8009b40 <__ieee754_rem_pio2+0x248>
 8009a1a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8009a1e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8009a22:	ee13 3a90 	vmov	r3, s7
 8009a26:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8009a2a:	1ad3      	subs	r3, r2, r3
 8009a2c:	2b31      	cmp	r3, #49	@ 0x31
 8009a2e:	dc17      	bgt.n	8009a60 <__ieee754_rem_pio2+0x168>
 8009a30:	eeb0 0b46 	vmov.f64	d0, d6
 8009a34:	ed84 3b00 	vstr	d3, [r4]
 8009a38:	ed94 6b00 	vldr	d6, [r4]
 8009a3c:	2d00      	cmp	r5, #0
 8009a3e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8009a42:	ee30 0b47 	vsub.f64	d0, d0, d7
 8009a46:	ed84 0b02 	vstr	d0, [r4, #8]
 8009a4a:	da85      	bge.n	8009958 <__ieee754_rem_pio2+0x60>
 8009a4c:	eeb1 6b46 	vneg.f64	d6, d6
 8009a50:	eeb1 0b40 	vneg.f64	d0, d0
 8009a54:	ed84 6b00 	vstr	d6, [r4]
 8009a58:	ed84 0b02 	vstr	d0, [r4, #8]
 8009a5c:	4240      	negs	r0, r0
 8009a5e:	e77b      	b.n	8009958 <__ieee754_rem_pio2+0x60>
 8009a60:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8009b50 <__ieee754_rem_pio2+0x258>
 8009a64:	eeb0 0b46 	vmov.f64	d0, d6
 8009a68:	eea4 0b07 	vfma.f64	d0, d4, d7
 8009a6c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8009a70:	eea4 6b07 	vfma.f64	d6, d4, d7
 8009a74:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8009b58 <__ieee754_rem_pio2+0x260>
 8009a78:	eeb0 7b46 	vmov.f64	d7, d6
 8009a7c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8009a80:	ee30 6b47 	vsub.f64	d6, d0, d7
 8009a84:	e7ba      	b.n	80099fc <__ieee754_rem_pio2+0x104>
 8009a86:	4b3c      	ldr	r3, [pc, #240]	@ (8009b78 <__ieee754_rem_pio2+0x280>)
 8009a88:	429e      	cmp	r6, r3
 8009a8a:	d906      	bls.n	8009a9a <__ieee754_rem_pio2+0x1a2>
 8009a8c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8009a90:	ed80 7b02 	vstr	d7, [r0, #8]
 8009a94:	ed80 7b00 	vstr	d7, [r0]
 8009a98:	e740      	b.n	800991c <__ieee754_rem_pio2+0x24>
 8009a9a:	ee10 3a10 	vmov	r3, s0
 8009a9e:	1532      	asrs	r2, r6, #20
 8009aa0:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8009aaa:	ec41 0b17 	vmov	d7, r0, r1
 8009aae:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8009ab2:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8009b60 <__ieee754_rem_pio2+0x268>
 8009ab6:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8009aba:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009abe:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009ac2:	ee27 7b05 	vmul.f64	d7, d7, d5
 8009ac6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8009aca:	a808      	add	r0, sp, #32
 8009acc:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8009ad0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009ad4:	ed8d 6b04 	vstr	d6, [sp, #16]
 8009ad8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8009adc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ae0:	2103      	movs	r1, #3
 8009ae2:	ed30 7b02 	vldmdb	r0!, {d7}
 8009ae6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aee:	460b      	mov	r3, r1
 8009af0:	f101 31ff 	add.w	r1, r1, #4294967295
 8009af4:	d0f5      	beq.n	8009ae2 <__ieee754_rem_pio2+0x1ea>
 8009af6:	4921      	ldr	r1, [pc, #132]	@ (8009b7c <__ieee754_rem_pio2+0x284>)
 8009af8:	9101      	str	r1, [sp, #4]
 8009afa:	2102      	movs	r1, #2
 8009afc:	9100      	str	r1, [sp, #0]
 8009afe:	a802      	add	r0, sp, #8
 8009b00:	4621      	mov	r1, r4
 8009b02:	f000 f92d 	bl	8009d60 <__kernel_rem_pio2>
 8009b06:	2d00      	cmp	r5, #0
 8009b08:	f6bf af26 	bge.w	8009958 <__ieee754_rem_pio2+0x60>
 8009b0c:	ed94 7b00 	vldr	d7, [r4]
 8009b10:	eeb1 7b47 	vneg.f64	d7, d7
 8009b14:	ed84 7b00 	vstr	d7, [r4]
 8009b18:	ed94 7b02 	vldr	d7, [r4, #8]
 8009b1c:	eeb1 7b47 	vneg.f64	d7, d7
 8009b20:	ed84 7b02 	vstr	d7, [r4, #8]
 8009b24:	e79a      	b.n	8009a5c <__ieee754_rem_pio2+0x164>
 8009b26:	bf00      	nop
 8009b28:	54400000 	.word	0x54400000
 8009b2c:	3ff921fb 	.word	0x3ff921fb
 8009b30:	1a626331 	.word	0x1a626331
 8009b34:	3dd0b461 	.word	0x3dd0b461
 8009b38:	1a600000 	.word	0x1a600000
 8009b3c:	3dd0b461 	.word	0x3dd0b461
 8009b40:	2e037073 	.word	0x2e037073
 8009b44:	3ba3198a 	.word	0x3ba3198a
 8009b48:	6dc9c883 	.word	0x6dc9c883
 8009b4c:	3fe45f30 	.word	0x3fe45f30
 8009b50:	2e000000 	.word	0x2e000000
 8009b54:	3ba3198a 	.word	0x3ba3198a
 8009b58:	252049c1 	.word	0x252049c1
 8009b5c:	397b839a 	.word	0x397b839a
 8009b60:	00000000 	.word	0x00000000
 8009b64:	41700000 	.word	0x41700000
 8009b68:	3fe921fb 	.word	0x3fe921fb
 8009b6c:	4002d97b 	.word	0x4002d97b
 8009b70:	413921fb 	.word	0x413921fb
 8009b74:	0800a8ac 	.word	0x0800a8ac
 8009b78:	7fefffff 	.word	0x7fefffff
 8009b7c:	0800a92c 	.word	0x0800a92c

08009b80 <fabs>:
 8009b80:	ec51 0b10 	vmov	r0, r1, d0
 8009b84:	4602      	mov	r2, r0
 8009b86:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009b8a:	ec43 2b10 	vmov	d0, r2, r3
 8009b8e:	4770      	bx	lr

08009b90 <__ieee754_asinf>:
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	ee10 5a10 	vmov	r5, s0
 8009b96:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009b9a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8009b9e:	ed2d 8b04 	vpush	{d8-d9}
 8009ba2:	d10c      	bne.n	8009bbe <__ieee754_asinf+0x2e>
 8009ba4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009d18 <__ieee754_asinf+0x188>
 8009ba8:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8009d1c <__ieee754_asinf+0x18c>
 8009bac:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009bb0:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009bb4:	eeb0 0a67 	vmov.f32	s0, s15
 8009bb8:	ecbd 8b04 	vpop	{d8-d9}
 8009bbc:	bd38      	pop	{r3, r4, r5, pc}
 8009bbe:	d904      	bls.n	8009bca <__ieee754_asinf+0x3a>
 8009bc0:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009bc4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009bc8:	e7f6      	b.n	8009bb8 <__ieee754_asinf+0x28>
 8009bca:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8009bce:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8009bd2:	d20b      	bcs.n	8009bec <__ieee754_asinf+0x5c>
 8009bd4:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8009bd8:	d252      	bcs.n	8009c80 <__ieee754_asinf+0xf0>
 8009bda:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8009d20 <__ieee754_asinf+0x190>
 8009bde:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009be2:	eef4 7ae8 	vcmpe.f32	s15, s17
 8009be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bea:	dce5      	bgt.n	8009bb8 <__ieee754_asinf+0x28>
 8009bec:	f7ff fdb8 	bl	8009760 <fabsf>
 8009bf0:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8009bf4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009bf8:	ee28 8a27 	vmul.f32	s16, s16, s15
 8009bfc:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009d24 <__ieee754_asinf+0x194>
 8009c00:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8009d28 <__ieee754_asinf+0x198>
 8009c04:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8009d2c <__ieee754_asinf+0x19c>
 8009c08:	eea8 7a27 	vfma.f32	s14, s16, s15
 8009c0c:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8009d30 <__ieee754_asinf+0x1a0>
 8009c10:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009c14:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8009d34 <__ieee754_asinf+0x1a4>
 8009c18:	eea7 7a88 	vfma.f32	s14, s15, s16
 8009c1c:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8009d38 <__ieee754_asinf+0x1a8>
 8009c20:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009c24:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8009d3c <__ieee754_asinf+0x1ac>
 8009c28:	eea7 9a88 	vfma.f32	s18, s15, s16
 8009c2c:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8009d40 <__ieee754_asinf+0x1b0>
 8009c30:	eee8 7a07 	vfma.f32	s15, s16, s14
 8009c34:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8009d44 <__ieee754_asinf+0x1b4>
 8009c38:	eea7 7a88 	vfma.f32	s14, s15, s16
 8009c3c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8009d48 <__ieee754_asinf+0x1b8>
 8009c40:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009c44:	eeb0 0a48 	vmov.f32	s0, s16
 8009c48:	eee7 8a88 	vfma.f32	s17, s15, s16
 8009c4c:	f000 f884 	bl	8009d58 <__ieee754_sqrtf>
 8009c50:	4b3e      	ldr	r3, [pc, #248]	@ (8009d4c <__ieee754_asinf+0x1bc>)
 8009c52:	ee29 9a08 	vmul.f32	s18, s18, s16
 8009c56:	429c      	cmp	r4, r3
 8009c58:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8009c5c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8009c60:	d93d      	bls.n	8009cde <__ieee754_asinf+0x14e>
 8009c62:	eea0 0a06 	vfma.f32	s0, s0, s12
 8009c66:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8009d50 <__ieee754_asinf+0x1c0>
 8009c6a:	eee0 7a26 	vfma.f32	s15, s0, s13
 8009c6e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8009d1c <__ieee754_asinf+0x18c>
 8009c72:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009c76:	2d00      	cmp	r5, #0
 8009c78:	bfd8      	it	le
 8009c7a:	eeb1 0a40 	vnegle.f32	s0, s0
 8009c7e:	e79b      	b.n	8009bb8 <__ieee754_asinf+0x28>
 8009c80:	ee60 7a00 	vmul.f32	s15, s0, s0
 8009c84:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8009d28 <__ieee754_asinf+0x198>
 8009c88:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8009d24 <__ieee754_asinf+0x194>
 8009c8c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8009d3c <__ieee754_asinf+0x1ac>
 8009c90:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8009c94:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009d30 <__ieee754_asinf+0x1a0>
 8009c98:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009c9c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8009d34 <__ieee754_asinf+0x1a4>
 8009ca0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009ca4:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8009d38 <__ieee754_asinf+0x1a8>
 8009ca8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009cac:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8009d2c <__ieee754_asinf+0x19c>
 8009cb0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009cb4:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8009d40 <__ieee754_asinf+0x1b0>
 8009cb8:	eee7 6a86 	vfma.f32	s13, s15, s12
 8009cbc:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8009d44 <__ieee754_asinf+0x1b4>
 8009cc0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8009cc4:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8009d48 <__ieee754_asinf+0x1b8>
 8009cc8:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009ccc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009cd0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8009cd4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8009cd8:	eea0 0a27 	vfma.f32	s0, s0, s15
 8009cdc:	e76c      	b.n	8009bb8 <__ieee754_asinf+0x28>
 8009cde:	ee10 3a10 	vmov	r3, s0
 8009ce2:	f36f 030b 	bfc	r3, #0, #12
 8009ce6:	ee07 3a10 	vmov	s14, r3
 8009cea:	eea7 8a47 	vfms.f32	s16, s14, s14
 8009cee:	ee70 5a00 	vadd.f32	s11, s0, s0
 8009cf2:	ee30 0a07 	vadd.f32	s0, s0, s14
 8009cf6:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009d18 <__ieee754_asinf+0x188>
 8009cfa:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8009cfe:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8009d54 <__ieee754_asinf+0x1c4>
 8009d02:	eee5 7a66 	vfms.f32	s15, s10, s13
 8009d06:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8009d0a:	eeb0 6a40 	vmov.f32	s12, s0
 8009d0e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8009d12:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8009d16:	e7ac      	b.n	8009c72 <__ieee754_asinf+0xe2>
 8009d18:	b33bbd2e 	.word	0xb33bbd2e
 8009d1c:	3fc90fdb 	.word	0x3fc90fdb
 8009d20:	7149f2ca 	.word	0x7149f2ca
 8009d24:	3a4f7f04 	.word	0x3a4f7f04
 8009d28:	3811ef08 	.word	0x3811ef08
 8009d2c:	3e2aaaab 	.word	0x3e2aaaab
 8009d30:	bd241146 	.word	0xbd241146
 8009d34:	3e4e0aa8 	.word	0x3e4e0aa8
 8009d38:	bea6b090 	.word	0xbea6b090
 8009d3c:	3d9dc62e 	.word	0x3d9dc62e
 8009d40:	bf303361 	.word	0xbf303361
 8009d44:	4001572d 	.word	0x4001572d
 8009d48:	c019d139 	.word	0xc019d139
 8009d4c:	3f799999 	.word	0x3f799999
 8009d50:	333bbd2e 	.word	0x333bbd2e
 8009d54:	3f490fdb 	.word	0x3f490fdb

08009d58 <__ieee754_sqrtf>:
 8009d58:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009d5c:	4770      	bx	lr
	...

08009d60 <__kernel_rem_pio2>:
 8009d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d64:	ed2d 8b06 	vpush	{d8-d10}
 8009d68:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8009d6c:	469b      	mov	fp, r3
 8009d6e:	460f      	mov	r7, r1
 8009d70:	4bb9      	ldr	r3, [pc, #740]	@ (800a058 <__kernel_rem_pio2+0x2f8>)
 8009d72:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8009d74:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 8009d76:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8009d7a:	9001      	str	r0, [sp, #4]
 8009d7c:	f112 0f14 	cmn.w	r2, #20
 8009d80:	bfa8      	it	ge
 8009d82:	1ed3      	subge	r3, r2, #3
 8009d84:	f10b 3aff 	add.w	sl, fp, #4294967295
 8009d88:	bfb8      	it	lt
 8009d8a:	2300      	movlt	r3, #0
 8009d8c:	f06f 0517 	mvn.w	r5, #23
 8009d90:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 800a040 <__kernel_rem_pio2+0x2e0>
 8009d94:	bfa4      	itt	ge
 8009d96:	2018      	movge	r0, #24
 8009d98:	fb93 f3f0 	sdivge	r3, r3, r0
 8009d9c:	fb03 5505 	mla	r5, r3, r5, r5
 8009da0:	eba3 040a 	sub.w	r4, r3, sl
 8009da4:	4415      	add	r5, r2
 8009da6:	eb09 0c0a 	add.w	ip, r9, sl
 8009daa:	a81a      	add	r0, sp, #104	@ 0x68
 8009dac:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 8009db0:	2200      	movs	r2, #0
 8009db2:	4562      	cmp	r2, ip
 8009db4:	dd0e      	ble.n	8009dd4 <__kernel_rem_pio2+0x74>
 8009db6:	aa1a      	add	r2, sp, #104	@ 0x68
 8009db8:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8009dbc:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 8009dc0:	2400      	movs	r4, #0
 8009dc2:	454c      	cmp	r4, r9
 8009dc4:	dc23      	bgt.n	8009e0e <__kernel_rem_pio2+0xae>
 8009dc6:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 800a040 <__kernel_rem_pio2+0x2e0>
 8009dca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009dce:	4694      	mov	ip, r2
 8009dd0:	2000      	movs	r0, #0
 8009dd2:	e015      	b.n	8009e00 <__kernel_rem_pio2+0xa0>
 8009dd4:	42d4      	cmn	r4, r2
 8009dd6:	d409      	bmi.n	8009dec <__kernel_rem_pio2+0x8c>
 8009dd8:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8009ddc:	ee07 1a90 	vmov	s15, r1
 8009de0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009de4:	eca0 7b02 	vstmia	r0!, {d7}
 8009de8:	3201      	adds	r2, #1
 8009dea:	e7e2      	b.n	8009db2 <__kernel_rem_pio2+0x52>
 8009dec:	eeb0 7b46 	vmov.f64	d7, d6
 8009df0:	e7f8      	b.n	8009de4 <__kernel_rem_pio2+0x84>
 8009df2:	ecbe 5b02 	vldmia	lr!, {d5}
 8009df6:	ed3c 6b02 	vldmdb	ip!, {d6}
 8009dfa:	3001      	adds	r0, #1
 8009dfc:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009e00:	4550      	cmp	r0, sl
 8009e02:	ddf6      	ble.n	8009df2 <__kernel_rem_pio2+0x92>
 8009e04:	eca8 7b02 	vstmia	r8!, {d7}
 8009e08:	3401      	adds	r4, #1
 8009e0a:	3208      	adds	r2, #8
 8009e0c:	e7d9      	b.n	8009dc2 <__kernel_rem_pio2+0x62>
 8009e0e:	aa06      	add	r2, sp, #24
 8009e10:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 800a048 <__kernel_rem_pio2+0x2e8>
 8009e14:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 800a050 <__kernel_rem_pio2+0x2f0>
 8009e18:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8009e1c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009e20:	9203      	str	r2, [sp, #12]
 8009e22:	9302      	str	r3, [sp, #8]
 8009e24:	464c      	mov	r4, r9
 8009e26:	00e3      	lsls	r3, r4, #3
 8009e28:	9304      	str	r3, [sp, #16]
 8009e2a:	ab92      	add	r3, sp, #584	@ 0x248
 8009e2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009e30:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 8009e34:	aa6a      	add	r2, sp, #424	@ 0x1a8
 8009e36:	ab06      	add	r3, sp, #24
 8009e38:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8009e3c:	461e      	mov	r6, r3
 8009e3e:	4620      	mov	r0, r4
 8009e40:	2800      	cmp	r0, #0
 8009e42:	dc4a      	bgt.n	8009eda <__kernel_rem_pio2+0x17a>
 8009e44:	4628      	mov	r0, r5
 8009e46:	9305      	str	r3, [sp, #20]
 8009e48:	f000 f9fe 	bl	800a248 <scalbn>
 8009e4c:	eeb0 8b40 	vmov.f64	d8, d0
 8009e50:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 8009e54:	ee28 0b00 	vmul.f64	d0, d8, d0
 8009e58:	f000 fa72 	bl	800a340 <floor>
 8009e5c:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8009e60:	eea0 8b47 	vfms.f64	d8, d0, d7
 8009e64:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8009e68:	2d00      	cmp	r5, #0
 8009e6a:	ee17 8a90 	vmov	r8, s15
 8009e6e:	9b05      	ldr	r3, [sp, #20]
 8009e70:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009e74:	ee38 8b47 	vsub.f64	d8, d8, d7
 8009e78:	dd41      	ble.n	8009efe <__kernel_rem_pio2+0x19e>
 8009e7a:	1e60      	subs	r0, r4, #1
 8009e7c:	aa06      	add	r2, sp, #24
 8009e7e:	f1c5 0c18 	rsb	ip, r5, #24
 8009e82:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8009e86:	fa46 f20c 	asr.w	r2, r6, ip
 8009e8a:	4490      	add	r8, r2
 8009e8c:	fa02 f20c 	lsl.w	r2, r2, ip
 8009e90:	1ab6      	subs	r6, r6, r2
 8009e92:	aa06      	add	r2, sp, #24
 8009e94:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8009e98:	f1c5 0217 	rsb	r2, r5, #23
 8009e9c:	4116      	asrs	r6, r2
 8009e9e:	2e00      	cmp	r6, #0
 8009ea0:	dd3c      	ble.n	8009f1c <__kernel_rem_pio2+0x1bc>
 8009ea2:	f04f 0c00 	mov.w	ip, #0
 8009ea6:	f108 0801 	add.w	r8, r8, #1
 8009eaa:	4660      	mov	r0, ip
 8009eac:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8009eb0:	4564      	cmp	r4, ip
 8009eb2:	dc66      	bgt.n	8009f82 <__kernel_rem_pio2+0x222>
 8009eb4:	2d00      	cmp	r5, #0
 8009eb6:	dd03      	ble.n	8009ec0 <__kernel_rem_pio2+0x160>
 8009eb8:	2d01      	cmp	r5, #1
 8009eba:	d072      	beq.n	8009fa2 <__kernel_rem_pio2+0x242>
 8009ebc:	2d02      	cmp	r5, #2
 8009ebe:	d07a      	beq.n	8009fb6 <__kernel_rem_pio2+0x256>
 8009ec0:	2e02      	cmp	r6, #2
 8009ec2:	d12b      	bne.n	8009f1c <__kernel_rem_pio2+0x1bc>
 8009ec4:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8009ec8:	ee30 8b48 	vsub.f64	d8, d0, d8
 8009ecc:	b330      	cbz	r0, 8009f1c <__kernel_rem_pio2+0x1bc>
 8009ece:	4628      	mov	r0, r5
 8009ed0:	f000 f9ba 	bl	800a248 <scalbn>
 8009ed4:	ee38 8b40 	vsub.f64	d8, d8, d0
 8009ed8:	e020      	b.n	8009f1c <__kernel_rem_pio2+0x1bc>
 8009eda:	ee20 7b09 	vmul.f64	d7, d0, d9
 8009ede:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8009ee2:	3801      	subs	r0, #1
 8009ee4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8009ee8:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8009eec:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8009ef0:	eca6 0a01 	vstmia	r6!, {s0}
 8009ef4:	ed32 0b02 	vldmdb	r2!, {d0}
 8009ef8:	ee37 0b00 	vadd.f64	d0, d7, d0
 8009efc:	e7a0      	b.n	8009e40 <__kernel_rem_pio2+0xe0>
 8009efe:	d105      	bne.n	8009f0c <__kernel_rem_pio2+0x1ac>
 8009f00:	1e62      	subs	r2, r4, #1
 8009f02:	a906      	add	r1, sp, #24
 8009f04:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8009f08:	15f6      	asrs	r6, r6, #23
 8009f0a:	e7c8      	b.n	8009e9e <__kernel_rem_pio2+0x13e>
 8009f0c:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8009f10:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f18:	da31      	bge.n	8009f7e <__kernel_rem_pio2+0x21e>
 8009f1a:	2600      	movs	r6, #0
 8009f1c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f24:	f040 809c 	bne.w	800a060 <__kernel_rem_pio2+0x300>
 8009f28:	1e62      	subs	r2, r4, #1
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	454a      	cmp	r2, r9
 8009f2e:	da49      	bge.n	8009fc4 <__kernel_rem_pio2+0x264>
 8009f30:	2800      	cmp	r0, #0
 8009f32:	d062      	beq.n	8009ffa <__kernel_rem_pio2+0x29a>
 8009f34:	3c01      	subs	r4, #1
 8009f36:	ab06      	add	r3, sp, #24
 8009f38:	3d18      	subs	r5, #24
 8009f3a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0f8      	beq.n	8009f34 <__kernel_rem_pio2+0x1d4>
 8009f42:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8009f46:	4628      	mov	r0, r5
 8009f48:	f000 f97e 	bl	800a248 <scalbn>
 8009f4c:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 800a048 <__kernel_rem_pio2+0x2e8>
 8009f50:	1c62      	adds	r2, r4, #1
 8009f52:	a96a      	add	r1, sp, #424	@ 0x1a8
 8009f54:	00d3      	lsls	r3, r2, #3
 8009f56:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009f5a:	4622      	mov	r2, r4
 8009f5c:	2a00      	cmp	r2, #0
 8009f5e:	f280 80a9 	bge.w	800a0b4 <__kernel_rem_pio2+0x354>
 8009f62:	4622      	mov	r2, r4
 8009f64:	2a00      	cmp	r2, #0
 8009f66:	f2c0 80c7 	blt.w	800a0f8 <__kernel_rem_pio2+0x398>
 8009f6a:	a96a      	add	r1, sp, #424	@ 0x1a8
 8009f6c:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8009f70:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 800a040 <__kernel_rem_pio2+0x2e0>
 8009f74:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 800a05c <__kernel_rem_pio2+0x2fc>
 8009f78:	2000      	movs	r0, #0
 8009f7a:	1aa1      	subs	r1, r4, r2
 8009f7c:	e0b1      	b.n	800a0e2 <__kernel_rem_pio2+0x382>
 8009f7e:	2602      	movs	r6, #2
 8009f80:	e78f      	b.n	8009ea2 <__kernel_rem_pio2+0x142>
 8009f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f86:	b948      	cbnz	r0, 8009f9c <__kernel_rem_pio2+0x23c>
 8009f88:	b122      	cbz	r2, 8009f94 <__kernel_rem_pio2+0x234>
 8009f8a:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8009f8e:	f843 2c04 	str.w	r2, [r3, #-4]
 8009f92:	2201      	movs	r2, #1
 8009f94:	f10c 0c01 	add.w	ip, ip, #1
 8009f98:	4610      	mov	r0, r2
 8009f9a:	e789      	b.n	8009eb0 <__kernel_rem_pio2+0x150>
 8009f9c:	ebae 0202 	sub.w	r2, lr, r2
 8009fa0:	e7f5      	b.n	8009f8e <__kernel_rem_pio2+0x22e>
 8009fa2:	1e62      	subs	r2, r4, #1
 8009fa4:	ab06      	add	r3, sp, #24
 8009fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009faa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009fae:	a906      	add	r1, sp, #24
 8009fb0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009fb4:	e784      	b.n	8009ec0 <__kernel_rem_pio2+0x160>
 8009fb6:	1e62      	subs	r2, r4, #1
 8009fb8:	ab06      	add	r3, sp, #24
 8009fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fbe:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009fc2:	e7f4      	b.n	8009fae <__kernel_rem_pio2+0x24e>
 8009fc4:	ab06      	add	r3, sp, #24
 8009fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fca:	3a01      	subs	r2, #1
 8009fcc:	4318      	orrs	r0, r3
 8009fce:	e7ad      	b.n	8009f2c <__kernel_rem_pio2+0x1cc>
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	d0fa      	beq.n	8009fd0 <__kernel_rem_pio2+0x270>
 8009fda:	9a04      	ldr	r2, [sp, #16]
 8009fdc:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8009fe0:	446a      	add	r2, sp
 8009fe2:	eb04 000b 	add.w	r0, r4, fp
 8009fe6:	a91a      	add	r1, sp, #104	@ 0x68
 8009fe8:	1c66      	adds	r6, r4, #1
 8009fea:	3a98      	subs	r2, #152	@ 0x98
 8009fec:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8009ff0:	4423      	add	r3, r4
 8009ff2:	42b3      	cmp	r3, r6
 8009ff4:	da04      	bge.n	800a000 <__kernel_rem_pio2+0x2a0>
 8009ff6:	461c      	mov	r4, r3
 8009ff8:	e715      	b.n	8009e26 <__kernel_rem_pio2+0xc6>
 8009ffa:	9a03      	ldr	r2, [sp, #12]
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e7e8      	b.n	8009fd2 <__kernel_rem_pio2+0x272>
 800a000:	9902      	ldr	r1, [sp, #8]
 800a002:	f8dd c004 	ldr.w	ip, [sp, #4]
 800a006:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 800a00a:	9104      	str	r1, [sp, #16]
 800a00c:	ee07 1a90 	vmov	s15, r1
 800a010:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a014:	2400      	movs	r4, #0
 800a016:	eca0 7b02 	vstmia	r0!, {d7}
 800a01a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800a040 <__kernel_rem_pio2+0x2e0>
 800a01e:	4686      	mov	lr, r0
 800a020:	4554      	cmp	r4, sl
 800a022:	dd03      	ble.n	800a02c <__kernel_rem_pio2+0x2cc>
 800a024:	eca2 7b02 	vstmia	r2!, {d7}
 800a028:	3601      	adds	r6, #1
 800a02a:	e7e2      	b.n	8009ff2 <__kernel_rem_pio2+0x292>
 800a02c:	ecbc 5b02 	vldmia	ip!, {d5}
 800a030:	ed3e 6b02 	vldmdb	lr!, {d6}
 800a034:	3401      	adds	r4, #1
 800a036:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a03a:	e7f1      	b.n	800a020 <__kernel_rem_pio2+0x2c0>
 800a03c:	f3af 8000 	nop.w
	...
 800a04c:	3e700000 	.word	0x3e700000
 800a050:	00000000 	.word	0x00000000
 800a054:	41700000 	.word	0x41700000
 800a058:	0800aa78 	.word	0x0800aa78
 800a05c:	0800aa38 	.word	0x0800aa38
 800a060:	4268      	negs	r0, r5
 800a062:	eeb0 0b48 	vmov.f64	d0, d8
 800a066:	f000 f8ef 	bl	800a248 <scalbn>
 800a06a:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 800a230 <__kernel_rem_pio2+0x4d0>
 800a06e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800a072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a076:	db17      	blt.n	800a0a8 <__kernel_rem_pio2+0x348>
 800a078:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 800a238 <__kernel_rem_pio2+0x4d8>
 800a07c:	ee20 7b07 	vmul.f64	d7, d0, d7
 800a080:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800a084:	aa06      	add	r2, sp, #24
 800a086:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800a08a:	eea5 0b46 	vfms.f64	d0, d5, d6
 800a08e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800a092:	3518      	adds	r5, #24
 800a094:	ee10 3a10 	vmov	r3, s0
 800a098:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a09c:	ee17 3a10 	vmov	r3, s14
 800a0a0:	3401      	adds	r4, #1
 800a0a2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a0a6:	e74c      	b.n	8009f42 <__kernel_rem_pio2+0x1e2>
 800a0a8:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800a0ac:	aa06      	add	r2, sp, #24
 800a0ae:	ee10 3a10 	vmov	r3, s0
 800a0b2:	e7f6      	b.n	800a0a2 <__kernel_rem_pio2+0x342>
 800a0b4:	a806      	add	r0, sp, #24
 800a0b6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800a0ba:	9001      	str	r0, [sp, #4]
 800a0bc:	ee07 0a90 	vmov	s15, r0
 800a0c0:	3a01      	subs	r2, #1
 800a0c2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a0c6:	ee27 7b00 	vmul.f64	d7, d7, d0
 800a0ca:	ee20 0b06 	vmul.f64	d0, d0, d6
 800a0ce:	ed21 7b02 	vstmdb	r1!, {d7}
 800a0d2:	e743      	b.n	8009f5c <__kernel_rem_pio2+0x1fc>
 800a0d4:	ecbc 5b02 	vldmia	ip!, {d5}
 800a0d8:	ecb5 6b02 	vldmia	r5!, {d6}
 800a0dc:	3001      	adds	r0, #1
 800a0de:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a0e2:	4548      	cmp	r0, r9
 800a0e4:	dc01      	bgt.n	800a0ea <__kernel_rem_pio2+0x38a>
 800a0e6:	4288      	cmp	r0, r1
 800a0e8:	ddf4      	ble.n	800a0d4 <__kernel_rem_pio2+0x374>
 800a0ea:	a842      	add	r0, sp, #264	@ 0x108
 800a0ec:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800a0f0:	ed81 7b00 	vstr	d7, [r1]
 800a0f4:	3a01      	subs	r2, #1
 800a0f6:	e735      	b.n	8009f64 <__kernel_rem_pio2+0x204>
 800a0f8:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800a0fa:	2a02      	cmp	r2, #2
 800a0fc:	dc0a      	bgt.n	800a114 <__kernel_rem_pio2+0x3b4>
 800a0fe:	2a00      	cmp	r2, #0
 800a100:	dc29      	bgt.n	800a156 <__kernel_rem_pio2+0x3f6>
 800a102:	d042      	beq.n	800a18a <__kernel_rem_pio2+0x42a>
 800a104:	f008 0007 	and.w	r0, r8, #7
 800a108:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 800a10c:	ecbd 8b06 	vpop	{d8-d10}
 800a110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a114:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800a116:	2a03      	cmp	r2, #3
 800a118:	d1f4      	bne.n	800a104 <__kernel_rem_pio2+0x3a4>
 800a11a:	a942      	add	r1, sp, #264	@ 0x108
 800a11c:	f1a3 0208 	sub.w	r2, r3, #8
 800a120:	440a      	add	r2, r1
 800a122:	4611      	mov	r1, r2
 800a124:	4620      	mov	r0, r4
 800a126:	2800      	cmp	r0, #0
 800a128:	dc50      	bgt.n	800a1cc <__kernel_rem_pio2+0x46c>
 800a12a:	4621      	mov	r1, r4
 800a12c:	2901      	cmp	r1, #1
 800a12e:	dc5d      	bgt.n	800a1ec <__kernel_rem_pio2+0x48c>
 800a130:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 800a240 <__kernel_rem_pio2+0x4e0>
 800a134:	aa42      	add	r2, sp, #264	@ 0x108
 800a136:	4413      	add	r3, r2
 800a138:	2c01      	cmp	r4, #1
 800a13a:	dc67      	bgt.n	800a20c <__kernel_rem_pio2+0x4ac>
 800a13c:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 800a140:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 800a144:	2e00      	cmp	r6, #0
 800a146:	d167      	bne.n	800a218 <__kernel_rem_pio2+0x4b8>
 800a148:	ed87 5b00 	vstr	d5, [r7]
 800a14c:	ed87 6b02 	vstr	d6, [r7, #8]
 800a150:	ed87 7b04 	vstr	d7, [r7, #16]
 800a154:	e7d6      	b.n	800a104 <__kernel_rem_pio2+0x3a4>
 800a156:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 800a240 <__kernel_rem_pio2+0x4e0>
 800a15a:	aa42      	add	r2, sp, #264	@ 0x108
 800a15c:	4413      	add	r3, r2
 800a15e:	4622      	mov	r2, r4
 800a160:	2a00      	cmp	r2, #0
 800a162:	da24      	bge.n	800a1ae <__kernel_rem_pio2+0x44e>
 800a164:	b34e      	cbz	r6, 800a1ba <__kernel_rem_pio2+0x45a>
 800a166:	eeb1 7b46 	vneg.f64	d7, d6
 800a16a:	ed87 7b00 	vstr	d7, [r7]
 800a16e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 800a172:	aa44      	add	r2, sp, #272	@ 0x110
 800a174:	2301      	movs	r3, #1
 800a176:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a17a:	429c      	cmp	r4, r3
 800a17c:	da20      	bge.n	800a1c0 <__kernel_rem_pio2+0x460>
 800a17e:	b10e      	cbz	r6, 800a184 <__kernel_rem_pio2+0x424>
 800a180:	eeb1 7b47 	vneg.f64	d7, d7
 800a184:	ed87 7b02 	vstr	d7, [r7, #8]
 800a188:	e7bc      	b.n	800a104 <__kernel_rem_pio2+0x3a4>
 800a18a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 800a240 <__kernel_rem_pio2+0x4e0>
 800a18e:	aa42      	add	r2, sp, #264	@ 0x108
 800a190:	4413      	add	r3, r2
 800a192:	2c00      	cmp	r4, #0
 800a194:	da05      	bge.n	800a1a2 <__kernel_rem_pio2+0x442>
 800a196:	b10e      	cbz	r6, 800a19c <__kernel_rem_pio2+0x43c>
 800a198:	eeb1 7b47 	vneg.f64	d7, d7
 800a19c:	ed87 7b00 	vstr	d7, [r7]
 800a1a0:	e7b0      	b.n	800a104 <__kernel_rem_pio2+0x3a4>
 800a1a2:	ed33 6b02 	vldmdb	r3!, {d6}
 800a1a6:	3c01      	subs	r4, #1
 800a1a8:	ee37 7b06 	vadd.f64	d7, d7, d6
 800a1ac:	e7f1      	b.n	800a192 <__kernel_rem_pio2+0x432>
 800a1ae:	ed33 7b02 	vldmdb	r3!, {d7}
 800a1b2:	3a01      	subs	r2, #1
 800a1b4:	ee36 6b07 	vadd.f64	d6, d6, d7
 800a1b8:	e7d2      	b.n	800a160 <__kernel_rem_pio2+0x400>
 800a1ba:	eeb0 7b46 	vmov.f64	d7, d6
 800a1be:	e7d4      	b.n	800a16a <__kernel_rem_pio2+0x40a>
 800a1c0:	ecb2 6b02 	vldmia	r2!, {d6}
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	ee37 7b06 	vadd.f64	d7, d7, d6
 800a1ca:	e7d6      	b.n	800a17a <__kernel_rem_pio2+0x41a>
 800a1cc:	ed31 7b02 	vldmdb	r1!, {d7}
 800a1d0:	ed91 5b02 	vldr	d5, [r1, #8]
 800a1d4:	3801      	subs	r0, #1
 800a1d6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800a1da:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a1de:	ed81 6b00 	vstr	d6, [r1]
 800a1e2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800a1e6:	ed81 7b02 	vstr	d7, [r1, #8]
 800a1ea:	e79c      	b.n	800a126 <__kernel_rem_pio2+0x3c6>
 800a1ec:	ed32 7b02 	vldmdb	r2!, {d7}
 800a1f0:	ed92 5b02 	vldr	d5, [r2, #8]
 800a1f4:	3901      	subs	r1, #1
 800a1f6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800a1fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a1fe:	ed82 6b00 	vstr	d6, [r2]
 800a202:	ee37 7b05 	vadd.f64	d7, d7, d5
 800a206:	ed82 7b02 	vstr	d7, [r2, #8]
 800a20a:	e78f      	b.n	800a12c <__kernel_rem_pio2+0x3cc>
 800a20c:	ed33 6b02 	vldmdb	r3!, {d6}
 800a210:	3c01      	subs	r4, #1
 800a212:	ee37 7b06 	vadd.f64	d7, d7, d6
 800a216:	e78f      	b.n	800a138 <__kernel_rem_pio2+0x3d8>
 800a218:	eeb1 5b45 	vneg.f64	d5, d5
 800a21c:	eeb1 6b46 	vneg.f64	d6, d6
 800a220:	ed87 5b00 	vstr	d5, [r7]
 800a224:	eeb1 7b47 	vneg.f64	d7, d7
 800a228:	ed87 6b02 	vstr	d6, [r7, #8]
 800a22c:	e790      	b.n	800a150 <__kernel_rem_pio2+0x3f0>
 800a22e:	bf00      	nop
 800a230:	00000000 	.word	0x00000000
 800a234:	41700000 	.word	0x41700000
 800a238:	00000000 	.word	0x00000000
 800a23c:	3e700000 	.word	0x3e700000
	...

0800a248 <scalbn>:
 800a248:	ee10 1a90 	vmov	r1, s1
 800a24c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a250:	b98b      	cbnz	r3, 800a276 <scalbn+0x2e>
 800a252:	ee10 3a10 	vmov	r3, s0
 800a256:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800a25a:	4319      	orrs	r1, r3
 800a25c:	d00a      	beq.n	800a274 <scalbn+0x2c>
 800a25e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800a308 <scalbn+0xc0>
 800a262:	4b35      	ldr	r3, [pc, #212]	@ (800a338 <scalbn+0xf0>)
 800a264:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a268:	4298      	cmp	r0, r3
 800a26a:	da0b      	bge.n	800a284 <scalbn+0x3c>
 800a26c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800a310 <scalbn+0xc8>
 800a270:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a274:	4770      	bx	lr
 800a276:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d107      	bne.n	800a28e <scalbn+0x46>
 800a27e:	ee30 0b00 	vadd.f64	d0, d0, d0
 800a282:	4770      	bx	lr
 800a284:	ee10 1a90 	vmov	r1, s1
 800a288:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a28c:	3b36      	subs	r3, #54	@ 0x36
 800a28e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a292:	4290      	cmp	r0, r2
 800a294:	dd0d      	ble.n	800a2b2 <scalbn+0x6a>
 800a296:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800a318 <scalbn+0xd0>
 800a29a:	ee10 3a90 	vmov	r3, s1
 800a29e:	eeb0 6b47 	vmov.f64	d6, d7
 800a2a2:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 800a320 <scalbn+0xd8>
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	fe27 7b05 	vselge.f64	d7, d7, d5
 800a2ac:	ee27 0b06 	vmul.f64	d0, d7, d6
 800a2b0:	4770      	bx	lr
 800a2b2:	4418      	add	r0, r3
 800a2b4:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 800a2b8:	4298      	cmp	r0, r3
 800a2ba:	dcec      	bgt.n	800a296 <scalbn+0x4e>
 800a2bc:	2800      	cmp	r0, #0
 800a2be:	dd08      	ble.n	800a2d2 <scalbn+0x8a>
 800a2c0:	ec53 2b10 	vmov	r2, r3, d0
 800a2c4:	f36f 511e 	bfc	r1, #20, #11
 800a2c8:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800a2cc:	ec43 2b10 	vmov	d0, r2, r3
 800a2d0:	4770      	bx	lr
 800a2d2:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 800a2d6:	da09      	bge.n	800a2ec <scalbn+0xa4>
 800a2d8:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800a310 <scalbn+0xc8>
 800a2dc:	ee10 3a90 	vmov	r3, s1
 800a2e0:	eeb0 6b47 	vmov.f64	d6, d7
 800a2e4:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 800a328 <scalbn+0xe0>
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	e7dd      	b.n	800a2a8 <scalbn+0x60>
 800a2ec:	ec53 2b10 	vmov	r2, r3, d0
 800a2f0:	3036      	adds	r0, #54	@ 0x36
 800a2f2:	f36f 511e 	bfc	r1, #20, #11
 800a2f6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800a2fa:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800a330 <scalbn+0xe8>
 800a2fe:	ec43 2b10 	vmov	d0, r2, r3
 800a302:	e7b5      	b.n	800a270 <scalbn+0x28>
 800a304:	f3af 8000 	nop.w
 800a308:	00000000 	.word	0x00000000
 800a30c:	43500000 	.word	0x43500000
 800a310:	c2f8f359 	.word	0xc2f8f359
 800a314:	01a56e1f 	.word	0x01a56e1f
 800a318:	8800759c 	.word	0x8800759c
 800a31c:	7e37e43c 	.word	0x7e37e43c
 800a320:	8800759c 	.word	0x8800759c
 800a324:	fe37e43c 	.word	0xfe37e43c
 800a328:	c2f8f359 	.word	0xc2f8f359
 800a32c:	81a56e1f 	.word	0x81a56e1f
 800a330:	00000000 	.word	0x00000000
 800a334:	3c900000 	.word	0x3c900000
 800a338:	ffff3cb0 	.word	0xffff3cb0
 800a33c:	00000000 	.word	0x00000000

0800a340 <floor>:
 800a340:	ee10 3a90 	vmov	r3, s1
 800a344:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800a348:	ee10 2a10 	vmov	r2, s0
 800a34c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800a350:	2913      	cmp	r1, #19
 800a352:	b530      	push	{r4, r5, lr}
 800a354:	4615      	mov	r5, r2
 800a356:	dc33      	bgt.n	800a3c0 <floor+0x80>
 800a358:	2900      	cmp	r1, #0
 800a35a:	da18      	bge.n	800a38e <floor+0x4e>
 800a35c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 800a420 <floor+0xe0>
 800a360:	ee30 0b07 	vadd.f64	d0, d0, d7
 800a364:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a36c:	dd0a      	ble.n	800a384 <floor+0x44>
 800a36e:	2b00      	cmp	r3, #0
 800a370:	da50      	bge.n	800a414 <floor+0xd4>
 800a372:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a376:	4313      	orrs	r3, r2
 800a378:	2200      	movs	r2, #0
 800a37a:	4293      	cmp	r3, r2
 800a37c:	4b2a      	ldr	r3, [pc, #168]	@ (800a428 <floor+0xe8>)
 800a37e:	bf08      	it	eq
 800a380:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800a384:	4619      	mov	r1, r3
 800a386:	4610      	mov	r0, r2
 800a388:	ec41 0b10 	vmov	d0, r0, r1
 800a38c:	e01f      	b.n	800a3ce <floor+0x8e>
 800a38e:	4827      	ldr	r0, [pc, #156]	@ (800a42c <floor+0xec>)
 800a390:	4108      	asrs	r0, r1
 800a392:	ea03 0400 	and.w	r4, r3, r0
 800a396:	4314      	orrs	r4, r2
 800a398:	d019      	beq.n	800a3ce <floor+0x8e>
 800a39a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a420 <floor+0xe0>
 800a39e:	ee30 0b07 	vadd.f64	d0, d0, d7
 800a3a2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3aa:	ddeb      	ble.n	800a384 <floor+0x44>
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	bfbe      	ittt	lt
 800a3b0:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 800a3b4:	410a      	asrlt	r2, r1
 800a3b6:	189b      	addlt	r3, r3, r2
 800a3b8:	ea23 0300 	bic.w	r3, r3, r0
 800a3bc:	2200      	movs	r2, #0
 800a3be:	e7e1      	b.n	800a384 <floor+0x44>
 800a3c0:	2933      	cmp	r1, #51	@ 0x33
 800a3c2:	dd05      	ble.n	800a3d0 <floor+0x90>
 800a3c4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a3c8:	d101      	bne.n	800a3ce <floor+0x8e>
 800a3ca:	ee30 0b00 	vadd.f64	d0, d0, d0
 800a3ce:	bd30      	pop	{r4, r5, pc}
 800a3d0:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 800a3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d8:	40e0      	lsrs	r0, r4
 800a3da:	4210      	tst	r0, r2
 800a3dc:	d0f7      	beq.n	800a3ce <floor+0x8e>
 800a3de:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800a420 <floor+0xe0>
 800a3e2:	ee30 0b07 	vadd.f64	d0, d0, d7
 800a3e6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a3ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ee:	ddc9      	ble.n	800a384 <floor+0x44>
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	da02      	bge.n	800a3fa <floor+0xba>
 800a3f4:	2914      	cmp	r1, #20
 800a3f6:	d103      	bne.n	800a400 <floor+0xc0>
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	ea22 0200 	bic.w	r2, r2, r0
 800a3fe:	e7c1      	b.n	800a384 <floor+0x44>
 800a400:	2401      	movs	r4, #1
 800a402:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 800a406:	fa04 f101 	lsl.w	r1, r4, r1
 800a40a:	440a      	add	r2, r1
 800a40c:	42aa      	cmp	r2, r5
 800a40e:	bf38      	it	cc
 800a410:	191b      	addcc	r3, r3, r4
 800a412:	e7f2      	b.n	800a3fa <floor+0xba>
 800a414:	2200      	movs	r2, #0
 800a416:	4613      	mov	r3, r2
 800a418:	e7b4      	b.n	800a384 <floor+0x44>
 800a41a:	bf00      	nop
 800a41c:	f3af 8000 	nop.w
 800a420:	8800759c 	.word	0x8800759c
 800a424:	7e37e43c 	.word	0x7e37e43c
 800a428:	bff00000 	.word	0xbff00000
 800a42c:	000fffff 	.word	0x000fffff

0800a430 <_init>:
 800a430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a432:	bf00      	nop
 800a434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a436:	bc08      	pop	{r3}
 800a438:	469e      	mov	lr, r3
 800a43a:	4770      	bx	lr

0800a43c <_fini>:
 800a43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a43e:	bf00      	nop
 800a440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a442:	bc08      	pop	{r3}
 800a444:	469e      	mov	lr, r3
 800a446:	4770      	bx	lr
