bank_ram.v,verilog,xil_defaultlib,../../../../ICache.srcs/sources_1/ip/bank_ram/sim/bank_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
