# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pruebaDivider.srcs/sources_1/imports/pruebaDivider/cd.vhd" \
"../../../../pruebaDivider.srcs/sources_1/imports/pruebaDivider/uc.vhd" \
"../../../../pruebaDivider.srcs/sources_1/imports/pruebaDivider/divider.vhd" \

# Do not sort compile order
nosort
