Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 15 19:40:54 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_top_control_sets_placed.rpt
| Design       : pong_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    72 |
|    Minimum number of control sets                        |    72 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   427 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    72 |
| >= 0 to < 4        |    64 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |             135 |           61 |
| No           | Yes                   | No                     |              22 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             117 |           47 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                  Enable Signal                 |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][8]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][2]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][5]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][3]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0 |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_1_n_0 |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][1]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][6]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][6]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][9]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][9]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][8]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][8]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][3]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][3]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][2]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][2]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Left][5]_LDC_i_1_n_0   |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][5]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0  |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][6]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Left][9]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateBumpxDP[2][Left][10]_P_i_1_n_0 | i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0  |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2_n_0 |                2 |              3 |         1.50 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][8]_LDC_i_2_n_0   |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2_n_0   |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][6]_LDC_i_2_n_0   |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_2_n_0  |                3 |              3 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][9]_LDC_i_2_n_0   |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0 |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0  |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_2_n_0  |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][1]_LDC_i_2_n_0  |                3 |              3 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0  |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0  |                2 |              3 |         1.50 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0  |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_2_n_0  |                2 |              3 |         1.50 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0  |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_2_n_0   |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_2_n_0  |                2 |              3 |         1.50 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2_n_0  |                2 |              3 |         1.50 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][2]_LDC_i_2_n_0   |                2 |              3 |         1.50 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][5]_LDC_i_2_n_0   |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | i_pong_fsm/PlateBumpxDP_reg[1][Left][3]_LDC_i_2_n_0   |                1 |              3 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/HighscorexDP[3]_i_1_n_0             | RSTxRI_IBUF                                           |                2 |              4 |         2.00 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                |                                                       |                5 |             11 |         2.20 |
|  i_clk_wiz_0/inst/clk_out1                             | i_vga_controller/VCntxDP                       | RSTxRI_IBUF                                           |                4 |             12 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/PlateXxDP[11]_i_1_n_0               | RSTxRI_IBUF                                           |                4 |             12 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/BallsxDP[1][BallY][11]_i_1_n_0      | RSTxRI_IBUF                                           |                6 |             23 |         3.83 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/BallsxDP[2][BallY][11]_i_1_n_0      | RSTxRI_IBUF                                           |                5 |             23 |         4.60 |
|  i_clk_wiz_0/inst/clk_out1                             | i_pong_fsm/BallsxDP[0][BallY][11]_i_1_n_0      | RSTxRI_IBUF                                           |                6 |             23 |         3.83 |
|  i_clk_wiz_0/inst/clk_out1                             |                                                | RSTxRI_IBUF                                           |               29 |             69 |         2.38 |
+--------------------------------------------------------+------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


