# Arithmetic Logic Processor Design
This repository includes my arithmetic logic processor design using Verilog HDL.

* ***ASM of the Arithmetic Logic Processor*** <br />
![](https://github.com/aktastunahan/Arithmetic-Logic-Processor/blob/main/flow_chart.png)

* ***Datapath Design on Paper*** <br />
![](https://github.com/aktastunahan/Arithmetic-Logic-Processor/blob/main/datapath_design.jpeg)

* ***Datapath Design using Quartus II Schematic Editor***  <br />
![](https://github.com/aktastunahan/Arithmetic-Logic-Processor/blob/main/datapath_schematic.png)
