// Seed: 1683456240
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  wire  id_3,
    input  wor   id_4
);
  wire id_6;
  assign id_6 = id_0;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri id_13,
    input tri1 id_14,
    input tri1 id_15,
    output tri id_16,
    input uwire id_17,
    input supply1 id_18,
    input wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input wire id_22,
    input supply0 id_23,
    input tri id_24
);
  and primCall (
      id_13,
      id_21,
      id_17,
      id_11,
      id_19,
      id_6,
      id_1,
      id_4,
      id_23,
      id_5,
      id_20,
      id_8,
      id_12,
      id_14,
      id_18,
      id_15,
      id_24
  );
  module_0 modCall_1 (
      id_20,
      id_9,
      id_18,
      id_19,
      id_22
  );
  wire id_26;
endmodule
