{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688699147674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688699147679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:05:47 2023 " "Processing started: Fri Jul 07 00:05:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688699147679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699147679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699147679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688699148132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688699148132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Multiplicador/Counter/Counter.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "Multiplicador/CONTROL/CONTROL.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Multiplicador/Adder/Adder.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "Multiplicador/ACC/ACC.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/ACC/ACC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "PLL/pll1.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/PLL/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163939 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerfile.v(14) " "Verilog HDL information at registerfile.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile/registerfile.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688699163939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile/registerfile.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register/Register.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC/pc.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163949 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX/mux.v " "Entity \"mux\" obtained from \"MUX/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX/mux.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1688699163952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX/mux.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador/Multiplicador.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/InstructionMemory/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Extend/extend.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/DataMemory/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control/control.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdecoding/addrdecoding.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdecoding/addrdecoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRDecoding " "Found entity 1: ADDRDecoding" {  } { { "ADDRDecoding/ADDRDecoding.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/ADDRDecoding/ADDRDecoding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl1 CTRL1 cpu.v(58) " "Verilog HDL Declaration information at cpu.v(58): object \"ctrl1\" differs only in case from object \"CTRL1\" in the same scope" {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688699163969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl2 CTRL2 cpu.v(58) " "Verilog HDL Declaration information at cpu.v(58): object \"ctrl2\" differs only in case from object \"CTRL2\" in the same scope" {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688699163969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl3 CTRL3 cpu.v(58) " "Verilog HDL Declaration information at cpu.v(58): object \"ctrl3\" differs only in case from object \"CTRL3\" in the same scope" {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688699163969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699163969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699163969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs cpu.v(232) " "Verilog HDL Implicit Net warning at cpu.v(232): created implicit net for \"cs\"" {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699163969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688699164024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll1\"" {  } { { "cpu.v" "pll1" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:pll1\|altpll:altpll_component\"" {  } { { "PLL/pll1.v" "altpll_component" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/PLL/pll1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:pll1\|altpll:altpll_component\"" {  } { { "PLL/pll1.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/PLL/pll1.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll1:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 34 " "Parameter \"clk1_divide_by\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 3333 " "Parameter \"inclk0_input_frequency\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699164062 ""}  } { { "PLL/pll1.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/PLL/pll1.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688699164062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699164129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699164129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:pll1\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:inst_mem " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:inst_mem\"" {  } { { "cpu.v" "inst_mem" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164129 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(7) " "Net \"memoria.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/InstructionMemory/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688699164139 "|cpu|instructionmemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(7) " "Net \"memoria.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/InstructionMemory/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688699164139 "|cpu|instructionmemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(7) " "Net \"memoria.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/InstructionMemory/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688699164139 "|cpu|instructionmemory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"pc:program_counter\"" {  } { { "cpu.v" "program_counter" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CONTROL " "Elaborating entity \"control\" for hierarchy \"control:CONTROL\"" {  } { { "cpu.v" "CONTROL" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:RF " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:RF\"" {  } { { "cpu.v" "RF" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164149 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerfile.v(14) " "Verilog HDL Always Construct warning at registerfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile/registerfile.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688699164164 "|cpu|registerfile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:EX " "Elaborating entity \"extend\" for hierarchy \"extend:EX\"" {  } { { "cpu.v" "EX" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:A " "Elaborating entity \"Register\" for hierarchy \"Register:A\"" {  } { { "cpu.v" "A" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:CTRL1 " "Elaborating entity \"Register\" for hierarchy \"Register:CTRL1\"" {  } { { "cpu.v" "CTRL1" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX1 " "Elaborating entity \"mux\" for hierarchy \"mux:MUX1\"" {  } { { "cpu.v" "MUX1" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "cpu.v" "ALU" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:MULT " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:MULT\"" {  } { { "cpu.v" "MULT" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC Multiplicador:MULT\|ACC:acc " "Elaborating entity \"ACC\" for hierarchy \"Multiplicador:MULT\|ACC:acc\"" {  } { { "Multiplicador/Multiplicador.v" "acc" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/Multiplicador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL Multiplicador:MULT\|CONTROL:clt " "Elaborating entity \"CONTROL\" for hierarchy \"Multiplicador:MULT\|CONTROL:clt\"" {  } { { "Multiplicador/Multiplicador.v" "clt" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/Multiplicador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Multiplicador:MULT\|Counter:count " "Elaborating entity \"Counter\" for hierarchy \"Multiplicador:MULT\|Counter:count\"" {  } { { "Multiplicador/Multiplicador.v" "count" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/Multiplicador.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Multiplicador:MULT\|Adder:add " "Elaborating entity \"Adder\" for hierarchy \"Multiplicador:MULT\|Adder:add\"" {  } { { "Multiplicador/Multiplicador.v" "add" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/Multiplicador/Multiplicador.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRDecoding ADDRDecoding:ADD " "Elaborating entity \"ADDRDecoding\" for hierarchy \"ADDRDecoding:ADD\"" {  } { { "cpu.v" "ADD" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:MEM_DADOS " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:MEM_DADOS\"" {  } { { "cpu.v" "MEM_DADOS" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:M " "Elaborating entity \"Register\" for hierarchy \"Register:M\"" {  } { { "cpu.v" "M" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699164209 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instructionmemory:inst_mem\|memoria_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instructionmemory:inst_mem\|memoria_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_instructionmemory_56655cf4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datamemory:MEM_DADOS\|memoria_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datamemory:MEM_DADOS\|memoria_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_datamemory_1d545f57.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688699165682 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1688699165682 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1688699165682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:inst_mem\|altsyncram:memoria_rtl_0 " "Elaborated megafunction instantiation \"instructionmemory:inst_mem\|altsyncram:memoria_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699165759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:inst_mem\|altsyncram:memoria_rtl_0 " "Instantiated megafunction \"instructionmemory:inst_mem\|altsyncram:memoria_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165759 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688699165759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br71 " "Found entity 1: altsyncram_br71" {  } { { "db/altsyncram_br71.tdf" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/db/altsyncram_br71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699165826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699165826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:MEM_DADOS\|altsyncram:memoria_rtl_0 " "Elaborated megafunction instantiation \"datamemory:MEM_DADOS\|altsyncram:memoria_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699165842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:MEM_DADOS\|altsyncram:memoria_rtl_0 " "Instantiated megafunction \"datamemory:MEM_DADOS\|altsyncram:memoria_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_datamemory_1d545f57.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688699165842 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688699165842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3d1 " "Found entity 1: altsyncram_t3d1" {  } { { "db/altsyncram_t3d1.tdf" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/db/altsyncram_t3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688699165950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699165950 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688699166682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688699167746 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688699169302 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[11\] " "Logic cell \"reg_d1_out\[11\]\"" {  } { { "cpu.v" "reg_d1_out\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[9\] " "Logic cell \"reg_d1_out\[9\]\"" {  } { { "cpu.v" "reg_d1_out\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[8\] " "Logic cell \"reg_d1_out\[8\]\"" {  } { { "cpu.v" "reg_d1_out\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[10\] " "Logic cell \"reg_d1_out\[10\]\"" {  } { { "cpu.v" "reg_d1_out\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[31\] " "Logic cell \"reg_d1_out\[31\]\"" {  } { { "cpu.v" "reg_d1_out\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[30\] " "Logic cell \"reg_d1_out\[30\]\"" {  } { { "cpu.v" "reg_d1_out\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[29\] " "Logic cell \"reg_d1_out\[29\]\"" {  } { { "cpu.v" "reg_d1_out\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[28\] " "Logic cell \"reg_d1_out\[28\]\"" {  } { { "cpu.v" "reg_d1_out\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[27\] " "Logic cell \"reg_d1_out\[27\]\"" {  } { { "cpu.v" "reg_d1_out\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[26\] " "Logic cell \"reg_d1_out\[26\]\"" {  } { { "cpu.v" "reg_d1_out\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[25\] " "Logic cell \"reg_d1_out\[25\]\"" {  } { { "cpu.v" "reg_d1_out\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[24\] " "Logic cell \"reg_d1_out\[24\]\"" {  } { { "cpu.v" "reg_d1_out\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[23\] " "Logic cell \"reg_d1_out\[23\]\"" {  } { { "cpu.v" "reg_d1_out\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[22\] " "Logic cell \"reg_d1_out\[22\]\"" {  } { { "cpu.v" "reg_d1_out\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[21\] " "Logic cell \"reg_d1_out\[21\]\"" {  } { { "cpu.v" "reg_d1_out\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[20\] " "Logic cell \"reg_d1_out\[20\]\"" {  } { { "cpu.v" "reg_d1_out\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[19\] " "Logic cell \"reg_d1_out\[19\]\"" {  } { { "cpu.v" "reg_d1_out\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[18\] " "Logic cell \"reg_d1_out\[18\]\"" {  } { { "cpu.v" "reg_d1_out\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[17\] " "Logic cell \"reg_d1_out\[17\]\"" {  } { { "cpu.v" "reg_d1_out\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[16\] " "Logic cell \"reg_d1_out\[16\]\"" {  } { { "cpu.v" "reg_d1_out\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[15\] " "Logic cell \"reg_d1_out\[15\]\"" {  } { { "cpu.v" "reg_d1_out\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[14\] " "Logic cell \"reg_d1_out\[14\]\"" {  } { { "cpu.v" "reg_d1_out\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[13\] " "Logic cell \"reg_d1_out\[13\]\"" {  } { { "cpu.v" "reg_d1_out\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[12\] " "Logic cell \"reg_d1_out\[12\]\"" {  } { { "cpu.v" "reg_d1_out\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[1\] " "Logic cell \"ctrl2\[1\]\"" {  } { { "cpu.v" "ctrl2\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[0\] " "Logic cell \"reg_d1_out\[0\]\"" {  } { { "cpu.v" "reg_d1_out\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[1\] " "Logic cell \"reg_d1_out\[1\]\"" {  } { { "cpu.v" "reg_d1_out\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[2\] " "Logic cell \"reg_d1_out\[2\]\"" {  } { { "cpu.v" "reg_d1_out\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[3\] " "Logic cell \"reg_d1_out\[3\]\"" {  } { { "cpu.v" "reg_d1_out\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[4\] " "Logic cell \"reg_d1_out\[4\]\"" {  } { { "cpu.v" "reg_d1_out\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[5\] " "Logic cell \"reg_d1_out\[5\]\"" {  } { { "cpu.v" "reg_d1_out\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[6\] " "Logic cell \"reg_d1_out\[6\]\"" {  } { { "cpu.v" "reg_d1_out\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d1_out\[7\] " "Logic cell \"reg_d1_out\[7\]\"" {  } { { "cpu.v" "reg_d1_out\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[0\] " "Logic cell \"regB\[0\]\"" {  } { { "cpu.v" "regB\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[1\] " "Logic cell \"regB\[1\]\"" {  } { { "cpu.v" "regB\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[2\] " "Logic cell \"regB\[2\]\"" {  } { { "cpu.v" "regB\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[3\] " "Logic cell \"regB\[3\]\"" {  } { { "cpu.v" "regB\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[4\] " "Logic cell \"regB\[4\]\"" {  } { { "cpu.v" "regB\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[5\] " "Logic cell \"regB\[5\]\"" {  } { { "cpu.v" "regB\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[6\] " "Logic cell \"regB\[6\]\"" {  } { { "cpu.v" "regB\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[7\] " "Logic cell \"regB\[7\]\"" {  } { { "cpu.v" "regB\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[8\] " "Logic cell \"regB\[8\]\"" {  } { { "cpu.v" "regB\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[9\] " "Logic cell \"regB\[9\]\"" {  } { { "cpu.v" "regB\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[10\] " "Logic cell \"regB\[10\]\"" {  } { { "cpu.v" "regB\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[11\] " "Logic cell \"regB\[11\]\"" {  } { { "cpu.v" "regB\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[12\] " "Logic cell \"regB\[12\]\"" {  } { { "cpu.v" "regB\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[13\] " "Logic cell \"regB\[13\]\"" {  } { { "cpu.v" "regB\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[14\] " "Logic cell \"regB\[14\]\"" {  } { { "cpu.v" "regB\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[15\] " "Logic cell \"regB\[15\]\"" {  } { { "cpu.v" "regB\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[16\] " "Logic cell \"regB\[16\]\"" {  } { { "cpu.v" "regB\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[17\] " "Logic cell \"regB\[17\]\"" {  } { { "cpu.v" "regB\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[18\] " "Logic cell \"regB\[18\]\"" {  } { { "cpu.v" "regB\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[19\] " "Logic cell \"regB\[19\]\"" {  } { { "cpu.v" "regB\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[20\] " "Logic cell \"regB\[20\]\"" {  } { { "cpu.v" "regB\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[21\] " "Logic cell \"regB\[21\]\"" {  } { { "cpu.v" "regB\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[22\] " "Logic cell \"regB\[22\]\"" {  } { { "cpu.v" "regB\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[23\] " "Logic cell \"regB\[23\]\"" {  } { { "cpu.v" "regB\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[24\] " "Logic cell \"regB\[24\]\"" {  } { { "cpu.v" "regB\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[25\] " "Logic cell \"regB\[25\]\"" {  } { { "cpu.v" "regB\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[26\] " "Logic cell \"regB\[26\]\"" {  } { { "cpu.v" "regB\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[27\] " "Logic cell \"regB\[27\]\"" {  } { { "cpu.v" "regB\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[28\] " "Logic cell \"regB\[28\]\"" {  } { { "cpu.v" "regB\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[29\] " "Logic cell \"regB\[29\]\"" {  } { { "cpu.v" "regB\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[30\] " "Logic cell \"regB\[30\]\"" {  } { { "cpu.v" "regB\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regB\[31\] " "Logic cell \"regB\[31\]\"" {  } { { "cpu.v" "regB\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[1\] " "Logic cell \"ctrl1\[1\]\"" {  } { { "cpu.v" "ctrl1\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[11\] " "Logic cell \"out_MULT\[11\]\"" {  } { { "cpu.v" "out_MULT\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[2\] " "Logic cell \"ctrl1\[2\]\"" {  } { { "cpu.v" "ctrl1\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[9\] " "Logic cell \"out_MULT\[9\]\"" {  } { { "cpu.v" "out_MULT\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[8\] " "Logic cell \"out_MULT\[8\]\"" {  } { { "cpu.v" "out_MULT\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[10\] " "Logic cell \"out_MULT\[10\]\"" {  } { { "cpu.v" "out_MULT\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[31\] " "Logic cell \"out_MULT\[31\]\"" {  } { { "cpu.v" "out_MULT\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[30\] " "Logic cell \"out_MULT\[30\]\"" {  } { { "cpu.v" "out_MULT\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[29\] " "Logic cell \"out_MULT\[29\]\"" {  } { { "cpu.v" "out_MULT\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[28\] " "Logic cell \"out_MULT\[28\]\"" {  } { { "cpu.v" "out_MULT\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[27\] " "Logic cell \"out_MULT\[27\]\"" {  } { { "cpu.v" "out_MULT\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[26\] " "Logic cell \"out_MULT\[26\]\"" {  } { { "cpu.v" "out_MULT\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[25\] " "Logic cell \"out_MULT\[25\]\"" {  } { { "cpu.v" "out_MULT\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[24\] " "Logic cell \"out_MULT\[24\]\"" {  } { { "cpu.v" "out_MULT\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[23\] " "Logic cell \"out_MULT\[23\]\"" {  } { { "cpu.v" "out_MULT\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[22\] " "Logic cell \"out_MULT\[22\]\"" {  } { { "cpu.v" "out_MULT\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[21\] " "Logic cell \"out_MULT\[21\]\"" {  } { { "cpu.v" "out_MULT\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[20\] " "Logic cell \"out_MULT\[20\]\"" {  } { { "cpu.v" "out_MULT\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[19\] " "Logic cell \"out_MULT\[19\]\"" {  } { { "cpu.v" "out_MULT\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[18\] " "Logic cell \"out_MULT\[18\]\"" {  } { { "cpu.v" "out_MULT\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[17\] " "Logic cell \"out_MULT\[17\]\"" {  } { { "cpu.v" "out_MULT\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[16\] " "Logic cell \"out_MULT\[16\]\"" {  } { { "cpu.v" "out_MULT\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[15\] " "Logic cell \"out_MULT\[15\]\"" {  } { { "cpu.v" "out_MULT\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[14\] " "Logic cell \"out_MULT\[14\]\"" {  } { { "cpu.v" "out_MULT\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[13\] " "Logic cell \"out_MULT\[13\]\"" {  } { { "cpu.v" "out_MULT\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[12\] " "Logic cell \"out_MULT\[12\]\"" {  } { { "cpu.v" "out_MULT\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[0\] " "Logic cell \"out_MULT\[0\]\"" {  } { { "cpu.v" "out_MULT\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[1\] " "Logic cell \"out_MULT\[1\]\"" {  } { { "cpu.v" "out_MULT\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[2\] " "Logic cell \"out_MULT\[2\]\"" {  } { { "cpu.v" "out_MULT\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[3\] " "Logic cell \"out_MULT\[3\]\"" {  } { { "cpu.v" "out_MULT\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[4\] " "Logic cell \"out_MULT\[4\]\"" {  } { { "cpu.v" "out_MULT\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[5\] " "Logic cell \"out_MULT\[5\]\"" {  } { { "cpu.v" "out_MULT\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[6\] " "Logic cell \"out_MULT\[6\]\"" {  } { { "cpu.v" "out_MULT\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_MULT\[7\] " "Logic cell \"out_MULT\[7\]\"" {  } { { "cpu.v" "out_MULT\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[5\] " "Logic cell \"ctrl1\[5\]\"" {  } { { "cpu.v" "ctrl1\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[4\] " "Logic cell \"ctrl1\[4\]\"" {  } { { "cpu.v" "ctrl1\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[11\] " "Logic cell \"regA\[11\]\"" {  } { { "cpu.v" "regA\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[10\] " "Logic cell \"regA\[10\]\"" {  } { { "cpu.v" "regA\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[9\] " "Logic cell \"regA\[9\]\"" {  } { { "cpu.v" "regA\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[8\] " "Logic cell \"regA\[8\]\"" {  } { { "cpu.v" "regA\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[7\] " "Logic cell \"regA\[7\]\"" {  } { { "cpu.v" "regA\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[6\] " "Logic cell \"regA\[6\]\"" {  } { { "cpu.v" "regA\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[5\] " "Logic cell \"regA\[5\]\"" {  } { { "cpu.v" "regA\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[4\] " "Logic cell \"regA\[4\]\"" {  } { { "cpu.v" "regA\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[3\] " "Logic cell \"regA\[3\]\"" {  } { { "cpu.v" "regA\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[2\] " "Logic cell \"regA\[2\]\"" {  } { { "cpu.v" "regA\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[1\] " "Logic cell \"regA\[1\]\"" {  } { { "cpu.v" "regA\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[0\] " "Logic cell \"regA\[0\]\"" {  } { { "cpu.v" "regA\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[31\] " "Logic cell \"regA\[31\]\"" {  } { { "cpu.v" "regA\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[30\] " "Logic cell \"regA\[30\]\"" {  } { { "cpu.v" "regA\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[29\] " "Logic cell \"regA\[29\]\"" {  } { { "cpu.v" "regA\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[28\] " "Logic cell \"regA\[28\]\"" {  } { { "cpu.v" "regA\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[27\] " "Logic cell \"regA\[27\]\"" {  } { { "cpu.v" "regA\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[26\] " "Logic cell \"regA\[26\]\"" {  } { { "cpu.v" "regA\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[25\] " "Logic cell \"regA\[25\]\"" {  } { { "cpu.v" "regA\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[24\] " "Logic cell \"regA\[24\]\"" {  } { { "cpu.v" "regA\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[23\] " "Logic cell \"regA\[23\]\"" {  } { { "cpu.v" "regA\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[22\] " "Logic cell \"regA\[22\]\"" {  } { { "cpu.v" "regA\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[21\] " "Logic cell \"regA\[21\]\"" {  } { { "cpu.v" "regA\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[20\] " "Logic cell \"regA\[20\]\"" {  } { { "cpu.v" "regA\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[19\] " "Logic cell \"regA\[19\]\"" {  } { { "cpu.v" "regA\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[18\] " "Logic cell \"regA\[18\]\"" {  } { { "cpu.v" "regA\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[17\] " "Logic cell \"regA\[17\]\"" {  } { { "cpu.v" "regA\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[16\] " "Logic cell \"regA\[16\]\"" {  } { { "cpu.v" "regA\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[15\] " "Logic cell \"regA\[15\]\"" {  } { { "cpu.v" "regA\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[14\] " "Logic cell \"regA\[14\]\"" {  } { { "cpu.v" "regA\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[13\] " "Logic cell \"regA\[13\]\"" {  } { { "cpu.v" "regA\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "regA\[12\] " "Logic cell \"regA\[12\]\"" {  } { { "cpu.v" "regA\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[15\] " "Logic cell \"ctrl0\[15\]\"" {  } { { "cpu.v" "ctrl0\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[16\] " "Logic cell \"ctrl0\[16\]\"" {  } { { "cpu.v" "ctrl0\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[14\] " "Logic cell \"ctrl0\[14\]\"" {  } { { "cpu.v" "ctrl0\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[13\] " "Logic cell \"ctrl0\[13\]\"" {  } { { "cpu.v" "ctrl0\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[17\] " "Logic cell \"ctrl0\[17\]\"" {  } { { "cpu.v" "ctrl0\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[11\] " "Logic cell \"reg_imm_out\[11\]\"" {  } { { "cpu.v" "reg_imm_out\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[6\] " "Logic cell \"ctrl1\[6\]\"" {  } { { "cpu.v" "ctrl1\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[10\] " "Logic cell \"reg_imm_out\[10\]\"" {  } { { "cpu.v" "reg_imm_out\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[9\] " "Logic cell \"reg_imm_out\[9\]\"" {  } { { "cpu.v" "reg_imm_out\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[8\] " "Logic cell \"reg_imm_out\[8\]\"" {  } { { "cpu.v" "reg_imm_out\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[7\] " "Logic cell \"reg_imm_out\[7\]\"" {  } { { "cpu.v" "reg_imm_out\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[6\] " "Logic cell \"reg_imm_out\[6\]\"" {  } { { "cpu.v" "reg_imm_out\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[5\] " "Logic cell \"reg_imm_out\[5\]\"" {  } { { "cpu.v" "reg_imm_out\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[4\] " "Logic cell \"reg_imm_out\[4\]\"" {  } { { "cpu.v" "reg_imm_out\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[3\] " "Logic cell \"reg_imm_out\[3\]\"" {  } { { "cpu.v" "reg_imm_out\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[2\] " "Logic cell \"reg_imm_out\[2\]\"" {  } { { "cpu.v" "reg_imm_out\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[1\] " "Logic cell \"reg_imm_out\[1\]\"" {  } { { "cpu.v" "reg_imm_out\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[0\] " "Logic cell \"reg_imm_out\[0\]\"" {  } { { "cpu.v" "reg_imm_out\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[3\] " "Logic cell \"ctrl1\[3\]\"" {  } { { "cpu.v" "ctrl1\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[31\] " "Logic cell \"reg_imm_out\[31\]\"" {  } { { "cpu.v" "reg_imm_out\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[30\] " "Logic cell \"reg_imm_out\[30\]\"" {  } { { "cpu.v" "reg_imm_out\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[29\] " "Logic cell \"reg_imm_out\[29\]\"" {  } { { "cpu.v" "reg_imm_out\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[28\] " "Logic cell \"reg_imm_out\[28\]\"" {  } { { "cpu.v" "reg_imm_out\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[27\] " "Logic cell \"reg_imm_out\[27\]\"" {  } { { "cpu.v" "reg_imm_out\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[26\] " "Logic cell \"reg_imm_out\[26\]\"" {  } { { "cpu.v" "reg_imm_out\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[25\] " "Logic cell \"reg_imm_out\[25\]\"" {  } { { "cpu.v" "reg_imm_out\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[24\] " "Logic cell \"reg_imm_out\[24\]\"" {  } { { "cpu.v" "reg_imm_out\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[23\] " "Logic cell \"reg_imm_out\[23\]\"" {  } { { "cpu.v" "reg_imm_out\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[22\] " "Logic cell \"reg_imm_out\[22\]\"" {  } { { "cpu.v" "reg_imm_out\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[21\] " "Logic cell \"reg_imm_out\[21\]\"" {  } { { "cpu.v" "reg_imm_out\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[20\] " "Logic cell \"reg_imm_out\[20\]\"" {  } { { "cpu.v" "reg_imm_out\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[19\] " "Logic cell \"reg_imm_out\[19\]\"" {  } { { "cpu.v" "reg_imm_out\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[18\] " "Logic cell \"reg_imm_out\[18\]\"" {  } { { "cpu.v" "reg_imm_out\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[17\] " "Logic cell \"reg_imm_out\[17\]\"" {  } { { "cpu.v" "reg_imm_out\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[16\] " "Logic cell \"reg_imm_out\[16\]\"" {  } { { "cpu.v" "reg_imm_out\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[15\] " "Logic cell \"reg_imm_out\[15\]\"" {  } { { "cpu.v" "reg_imm_out\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[14\] " "Logic cell \"reg_imm_out\[14\]\"" {  } { { "cpu.v" "reg_imm_out\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[13\] " "Logic cell \"reg_imm_out\[13\]\"" {  } { { "cpu.v" "reg_imm_out\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_imm_out\[12\] " "Logic cell \"reg_imm_out\[12\]\"" {  } { { "cpu.v" "reg_imm_out\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[26\] " "Logic cell \"out_inst_mem\[26\]\"" {  } { { "cpu.v" "out_inst_mem\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[31\] " "Logic cell \"out_inst_mem\[31\]\"" {  } { { "cpu.v" "out_inst_mem\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[30\] " "Logic cell \"out_inst_mem\[30\]\"" {  } { { "cpu.v" "out_inst_mem\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[29\] " "Logic cell \"out_inst_mem\[29\]\"" {  } { { "cpu.v" "out_inst_mem\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[28\] " "Logic cell \"out_inst_mem\[28\]\"" {  } { { "cpu.v" "out_inst_mem\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[27\] " "Logic cell \"out_inst_mem\[27\]\"" {  } { { "cpu.v" "out_inst_mem\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl3\[7\] " "Logic cell \"ctrl3\[7\]\"" {  } { { "cpu.v" "ctrl3\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl3\[8\] " "Logic cell \"ctrl3\[8\]\"" {  } { { "cpu.v" "ctrl3\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl3\[9\] " "Logic cell \"ctrl3\[9\]\"" {  } { { "cpu.v" "ctrl3\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl3\[10\] " "Logic cell \"ctrl3\[10\]\"" {  } { { "cpu.v" "ctrl3\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl3\[12\] " "Logic cell \"ctrl3\[12\]\"" {  } { { "cpu.v" "ctrl3\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl3\[11\] " "Logic cell \"ctrl3\[11\]\"" {  } { { "cpu.v" "ctrl3\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[18\] " "Logic cell \"out_inst_mem\[18\]\"" {  } { { "cpu.v" "out_inst_mem\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[19\] " "Logic cell \"out_inst_mem\[19\]\"" {  } { { "cpu.v" "out_inst_mem\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[17\] " "Logic cell \"out_inst_mem\[17\]\"" {  } { { "cpu.v" "out_inst_mem\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[16\] " "Logic cell \"out_inst_mem\[16\]\"" {  } { { "cpu.v" "out_inst_mem\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[20\] " "Logic cell \"out_inst_mem\[20\]\"" {  } { { "cpu.v" "out_inst_mem\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[3\] " "Logic cell \"out_inst_mem\[3\]\"" {  } { { "cpu.v" "out_inst_mem\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[2\] " "Logic cell \"out_inst_mem\[2\]\"" {  } { { "cpu.v" "out_inst_mem\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[5\] " "Logic cell \"out_inst_mem\[5\]\"" {  } { { "cpu.v" "out_inst_mem\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[4\] " "Logic cell \"out_inst_mem\[4\]\"" {  } { { "cpu.v" "out_inst_mem\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[0\] " "Logic cell \"out_inst_mem\[0\]\"" {  } { { "cpu.v" "out_inst_mem\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[1\] " "Logic cell \"out_inst_mem\[1\]\"" {  } { { "cpu.v" "out_inst_mem\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[0\] " "Logic cell \"reg_d2_out\[0\]\"" {  } { { "cpu.v" "reg_d2_out\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl3\[0\] " "Logic cell \"ctrl3\[0\]\"" {  } { { "cpu.v" "ctrl3\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[1\] " "Logic cell \"reg_d2_out\[1\]\"" {  } { { "cpu.v" "reg_d2_out\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[2\] " "Logic cell \"reg_d2_out\[2\]\"" {  } { { "cpu.v" "reg_d2_out\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[3\] " "Logic cell \"reg_d2_out\[3\]\"" {  } { { "cpu.v" "reg_d2_out\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[4\] " "Logic cell \"reg_d2_out\[4\]\"" {  } { { "cpu.v" "reg_d2_out\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[5\] " "Logic cell \"reg_d2_out\[5\]\"" {  } { { "cpu.v" "reg_d2_out\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[6\] " "Logic cell \"reg_d2_out\[6\]\"" {  } { { "cpu.v" "reg_d2_out\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[7\] " "Logic cell \"reg_d2_out\[7\]\"" {  } { { "cpu.v" "reg_d2_out\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[8\] " "Logic cell \"reg_d2_out\[8\]\"" {  } { { "cpu.v" "reg_d2_out\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[9\] " "Logic cell \"reg_d2_out\[9\]\"" {  } { { "cpu.v" "reg_d2_out\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[10\] " "Logic cell \"reg_d2_out\[10\]\"" {  } { { "cpu.v" "reg_d2_out\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[11\] " "Logic cell \"reg_d2_out\[11\]\"" {  } { { "cpu.v" "reg_d2_out\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[12\] " "Logic cell \"reg_d2_out\[12\]\"" {  } { { "cpu.v" "reg_d2_out\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[13\] " "Logic cell \"reg_d2_out\[13\]\"" {  } { { "cpu.v" "reg_d2_out\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[14\] " "Logic cell \"reg_d2_out\[14\]\"" {  } { { "cpu.v" "reg_d2_out\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[15\] " "Logic cell \"reg_d2_out\[15\]\"" {  } { { "cpu.v" "reg_d2_out\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[16\] " "Logic cell \"reg_d2_out\[16\]\"" {  } { { "cpu.v" "reg_d2_out\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[17\] " "Logic cell \"reg_d2_out\[17\]\"" {  } { { "cpu.v" "reg_d2_out\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[18\] " "Logic cell \"reg_d2_out\[18\]\"" {  } { { "cpu.v" "reg_d2_out\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[19\] " "Logic cell \"reg_d2_out\[19\]\"" {  } { { "cpu.v" "reg_d2_out\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[20\] " "Logic cell \"reg_d2_out\[20\]\"" {  } { { "cpu.v" "reg_d2_out\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[21\] " "Logic cell \"reg_d2_out\[21\]\"" {  } { { "cpu.v" "reg_d2_out\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[22\] " "Logic cell \"reg_d2_out\[22\]\"" {  } { { "cpu.v" "reg_d2_out\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[23\] " "Logic cell \"reg_d2_out\[23\]\"" {  } { { "cpu.v" "reg_d2_out\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[24\] " "Logic cell \"reg_d2_out\[24\]\"" {  } { { "cpu.v" "reg_d2_out\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[25\] " "Logic cell \"reg_d2_out\[25\]\"" {  } { { "cpu.v" "reg_d2_out\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[26\] " "Logic cell \"reg_d2_out\[26\]\"" {  } { { "cpu.v" "reg_d2_out\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[27\] " "Logic cell \"reg_d2_out\[27\]\"" {  } { { "cpu.v" "reg_d2_out\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[28\] " "Logic cell \"reg_d2_out\[28\]\"" {  } { { "cpu.v" "reg_d2_out\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[29\] " "Logic cell \"reg_d2_out\[29\]\"" {  } { { "cpu.v" "reg_d2_out\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[30\] " "Logic cell \"reg_d2_out\[30\]\"" {  } { { "cpu.v" "reg_d2_out\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_d2_out\[31\] " "Logic cell \"reg_d2_out\[31\]\"" {  } { { "cpu.v" "reg_d2_out\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[11\] " "Logic cell \"ex_out\[11\]\"" {  } { { "cpu.v" "ex_out\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[20\] " "Logic cell \"ctrl0\[20\]\"" {  } { { "cpu.v" "ctrl0\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[21\] " "Logic cell \"ctrl0\[21\]\"" {  } { { "cpu.v" "ctrl0\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[18\] " "Logic cell \"ctrl0\[18\]\"" {  } { { "cpu.v" "ctrl0\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[19\] " "Logic cell \"ctrl0\[19\]\"" {  } { { "cpu.v" "ctrl0\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl0\[22\] " "Logic cell \"ctrl0\[22\]\"" {  } { { "cpu.v" "ctrl0\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[10\] " "Logic cell \"ex_out\[10\]\"" {  } { { "cpu.v" "ex_out\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[9\] " "Logic cell \"ex_out\[9\]\"" {  } { { "cpu.v" "ex_out\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[8\] " "Logic cell \"ex_out\[8\]\"" {  } { { "cpu.v" "ex_out\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[7\] " "Logic cell \"ex_out\[7\]\"" {  } { { "cpu.v" "ex_out\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[6\] " "Logic cell \"ex_out\[6\]\"" {  } { { "cpu.v" "ex_out\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[5\] " "Logic cell \"ex_out\[5\]\"" {  } { { "cpu.v" "ex_out\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[4\] " "Logic cell \"ex_out\[4\]\"" {  } { { "cpu.v" "ex_out\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[3\] " "Logic cell \"ex_out\[3\]\"" {  } { { "cpu.v" "ex_out\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[2\] " "Logic cell \"ex_out\[2\]\"" {  } { { "cpu.v" "ex_out\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[1\] " "Logic cell \"ex_out\[1\]\"" {  } { { "cpu.v" "ex_out\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[0\] " "Logic cell \"ex_out\[0\]\"" {  } { { "cpu.v" "ex_out\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[31\] " "Logic cell \"ex_out\[31\]\"" {  } { { "cpu.v" "ex_out\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[30\] " "Logic cell \"ex_out\[30\]\"" {  } { { "cpu.v" "ex_out\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[29\] " "Logic cell \"ex_out\[29\]\"" {  } { { "cpu.v" "ex_out\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[28\] " "Logic cell \"ex_out\[28\]\"" {  } { { "cpu.v" "ex_out\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[27\] " "Logic cell \"ex_out\[27\]\"" {  } { { "cpu.v" "ex_out\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[26\] " "Logic cell \"ex_out\[26\]\"" {  } { { "cpu.v" "ex_out\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[25\] " "Logic cell \"ex_out\[25\]\"" {  } { { "cpu.v" "ex_out\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[24\] " "Logic cell \"ex_out\[24\]\"" {  } { { "cpu.v" "ex_out\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[23\] " "Logic cell \"ex_out\[23\]\"" {  } { { "cpu.v" "ex_out\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[22\] " "Logic cell \"ex_out\[22\]\"" {  } { { "cpu.v" "ex_out\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[21\] " "Logic cell \"ex_out\[21\]\"" {  } { { "cpu.v" "ex_out\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[20\] " "Logic cell \"ex_out\[20\]\"" {  } { { "cpu.v" "ex_out\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[19\] " "Logic cell \"ex_out\[19\]\"" {  } { { "cpu.v" "ex_out\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[18\] " "Logic cell \"ex_out\[18\]\"" {  } { { "cpu.v" "ex_out\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[17\] " "Logic cell \"ex_out\[17\]\"" {  } { { "cpu.v" "ex_out\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[16\] " "Logic cell \"ex_out\[16\]\"" {  } { { "cpu.v" "ex_out\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[15\] " "Logic cell \"ex_out\[15\]\"" {  } { { "cpu.v" "ex_out\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[14\] " "Logic cell \"ex_out\[14\]\"" {  } { { "cpu.v" "ex_out\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[13\] " "Logic cell \"ex_out\[13\]\"" {  } { { "cpu.v" "ex_out\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ex_out\[12\] " "Logic cell \"ex_out\[12\]\"" {  } { { "cpu.v" "ex_out\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[0\] " "Logic cell \"enderecoMem1\[0\]\"" {  } { { "cpu.v" "enderecoMem1\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[1\] " "Logic cell \"enderecoMem1\[1\]\"" {  } { { "cpu.v" "enderecoMem1\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[2\] " "Logic cell \"enderecoMem1\[2\]\"" {  } { { "cpu.v" "enderecoMem1\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[3\] " "Logic cell \"enderecoMem1\[3\]\"" {  } { { "cpu.v" "enderecoMem1\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[4\] " "Logic cell \"enderecoMem1\[4\]\"" {  } { { "cpu.v" "enderecoMem1\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[5\] " "Logic cell \"enderecoMem1\[5\]\"" {  } { { "cpu.v" "enderecoMem1\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[6\] " "Logic cell \"enderecoMem1\[6\]\"" {  } { { "cpu.v" "enderecoMem1\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem1\[7\] " "Logic cell \"enderecoMem1\[7\]\"" {  } { { "cpu.v" "enderecoMem1\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[0\] " "Logic cell \"dout\[0\]\"" {  } { { "cpu.v" "dout\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "csM " "Logic cell \"csM\"" {  } { { "cpu.v" "csM" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[7\] " "Logic cell \"ctrl2\[7\]\"" {  } { { "cpu.v" "ctrl2\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[8\] " "Logic cell \"ctrl2\[8\]\"" {  } { { "cpu.v" "ctrl2\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[9\] " "Logic cell \"ctrl2\[9\]\"" {  } { { "cpu.v" "ctrl2\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[10\] " "Logic cell \"ctrl2\[10\]\"" {  } { { "cpu.v" "ctrl2\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[12\] " "Logic cell \"ctrl2\[12\]\"" {  } { { "cpu.v" "ctrl2\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[11\] " "Logic cell \"ctrl2\[11\]\"" {  } { { "cpu.v" "ctrl2\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[1\] " "Logic cell \"dout\[1\]\"" {  } { { "cpu.v" "dout\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[2\] " "Logic cell \"dout\[2\]\"" {  } { { "cpu.v" "dout\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[3\] " "Logic cell \"dout\[3\]\"" {  } { { "cpu.v" "dout\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[4\] " "Logic cell \"dout\[4\]\"" {  } { { "cpu.v" "dout\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[5\] " "Logic cell \"dout\[5\]\"" {  } { { "cpu.v" "dout\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[6\] " "Logic cell \"dout\[6\]\"" {  } { { "cpu.v" "dout\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[7\] " "Logic cell \"dout\[7\]\"" {  } { { "cpu.v" "dout\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[8\] " "Logic cell \"dout\[8\]\"" {  } { { "cpu.v" "dout\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[9\] " "Logic cell \"dout\[9\]\"" {  } { { "cpu.v" "dout\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[10\] " "Logic cell \"dout\[10\]\"" {  } { { "cpu.v" "dout\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[11\] " "Logic cell \"dout\[11\]\"" {  } { { "cpu.v" "dout\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[12\] " "Logic cell \"dout\[12\]\"" {  } { { "cpu.v" "dout\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[13\] " "Logic cell \"dout\[13\]\"" {  } { { "cpu.v" "dout\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[14\] " "Logic cell \"dout\[14\]\"" {  } { { "cpu.v" "dout\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[15\] " "Logic cell \"dout\[15\]\"" {  } { { "cpu.v" "dout\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[16\] " "Logic cell \"dout\[16\]\"" {  } { { "cpu.v" "dout\[16\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[17\] " "Logic cell \"dout\[17\]\"" {  } { { "cpu.v" "dout\[17\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[18\] " "Logic cell \"dout\[18\]\"" {  } { { "cpu.v" "dout\[18\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[19\] " "Logic cell \"dout\[19\]\"" {  } { { "cpu.v" "dout\[19\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[20\] " "Logic cell \"dout\[20\]\"" {  } { { "cpu.v" "dout\[20\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[21\] " "Logic cell \"dout\[21\]\"" {  } { { "cpu.v" "dout\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[22\] " "Logic cell \"dout\[22\]\"" {  } { { "cpu.v" "dout\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[23\] " "Logic cell \"dout\[23\]\"" {  } { { "cpu.v" "dout\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[24\] " "Logic cell \"dout\[24\]\"" {  } { { "cpu.v" "dout\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[25\] " "Logic cell \"dout\[25\]\"" {  } { { "cpu.v" "dout\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[26\] " "Logic cell \"dout\[26\]\"" {  } { { "cpu.v" "dout\[26\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[27\] " "Logic cell \"dout\[27\]\"" {  } { { "cpu.v" "dout\[27\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[28\] " "Logic cell \"dout\[28\]\"" {  } { { "cpu.v" "dout\[28\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[29\] " "Logic cell \"dout\[29\]\"" {  } { { "cpu.v" "dout\[29\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[30\] " "Logic cell \"dout\[30\]\"" {  } { { "cpu.v" "dout\[30\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "dout\[31\] " "Logic cell \"dout\[31\]\"" {  } { { "cpu.v" "dout\[31\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[11\] " "Logic cell \"out_inst_mem\[11\]\"" {  } { { "cpu.v" "out_inst_mem\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[23\] " "Logic cell \"out_inst_mem\[23\]\"" {  } { { "cpu.v" "out_inst_mem\[23\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[24\] " "Logic cell \"out_inst_mem\[24\]\"" {  } { { "cpu.v" "out_inst_mem\[24\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[21\] " "Logic cell \"out_inst_mem\[21\]\"" {  } { { "cpu.v" "out_inst_mem\[21\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[22\] " "Logic cell \"out_inst_mem\[22\]\"" {  } { { "cpu.v" "out_inst_mem\[22\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[25\] " "Logic cell \"out_inst_mem\[25\]\"" {  } { { "cpu.v" "out_inst_mem\[25\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[10\] " "Logic cell \"out_inst_mem\[10\]\"" {  } { { "cpu.v" "out_inst_mem\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[9\] " "Logic cell \"out_inst_mem\[9\]\"" {  } { { "cpu.v" "out_inst_mem\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[8\] " "Logic cell \"out_inst_mem\[8\]\"" {  } { { "cpu.v" "out_inst_mem\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[7\] " "Logic cell \"out_inst_mem\[7\]\"" {  } { { "cpu.v" "out_inst_mem\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[6\] " "Logic cell \"out_inst_mem\[6\]\"" {  } { { "cpu.v" "out_inst_mem\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[15\] " "Logic cell \"out_inst_mem\[15\]\"" {  } { { "cpu.v" "out_inst_mem\[15\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[14\] " "Logic cell \"out_inst_mem\[14\]\"" {  } { { "cpu.v" "out_inst_mem\[14\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[13\] " "Logic cell \"out_inst_mem\[13\]\"" {  } { { "cpu.v" "out_inst_mem\[13\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_inst_mem\[12\] " "Logic cell \"out_inst_mem\[12\]\"" {  } { { "cpu.v" "out_inst_mem\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[0\] " "Logic cell \"out_PC\[0\]\"" {  } { { "cpu.v" "out_PC\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[1\] " "Logic cell \"out_PC\[1\]\"" {  } { { "cpu.v" "out_PC\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[2\] " "Logic cell \"out_PC\[2\]\"" {  } { { "cpu.v" "out_PC\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[3\] " "Logic cell \"out_PC\[3\]\"" {  } { { "cpu.v" "out_PC\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[4\] " "Logic cell \"out_PC\[4\]\"" {  } { { "cpu.v" "out_PC\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[5\] " "Logic cell \"out_PC\[5\]\"" {  } { { "cpu.v" "out_PC\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[6\] " "Logic cell \"out_PC\[6\]\"" {  } { { "cpu.v" "out_PC\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[7\] " "Logic cell \"out_PC\[7\]\"" {  } { { "cpu.v" "out_PC\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[8\] " "Logic cell \"out_PC\[8\]\"" {  } { { "cpu.v" "out_PC\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "out_PC\[9\] " "Logic cell \"out_PC\[9\]\"" {  } { { "cpu.v" "out_PC\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl2\[0\] " "Logic cell \"ctrl2\[0\]\"" {  } { { "cpu.v" "ctrl2\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[0\] " "Logic cell \"enderecoMem2\[0\]\"" {  } { { "cpu.v" "enderecoMem2\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[1\] " "Logic cell \"enderecoMem2\[1\]\"" {  } { { "cpu.v" "enderecoMem2\[1\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[2\] " "Logic cell \"enderecoMem2\[2\]\"" {  } { { "cpu.v" "enderecoMem2\[2\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[3\] " "Logic cell \"enderecoMem2\[3\]\"" {  } { { "cpu.v" "enderecoMem2\[3\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[4\] " "Logic cell \"enderecoMem2\[4\]\"" {  } { { "cpu.v" "enderecoMem2\[4\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[5\] " "Logic cell \"enderecoMem2\[5\]\"" {  } { { "cpu.v" "enderecoMem2\[5\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[6\] " "Logic cell \"enderecoMem2\[6\]\"" {  } { { "cpu.v" "enderecoMem2\[6\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "enderecoMem2\[7\] " "Logic cell \"enderecoMem2\[7\]\"" {  } { { "cpu.v" "enderecoMem2\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[7\] " "Logic cell \"ctrl1\[7\]\"" {  } { { "cpu.v" "ctrl1\[7\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[8\] " "Logic cell \"ctrl1\[8\]\"" {  } { { "cpu.v" "ctrl1\[8\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[9\] " "Logic cell \"ctrl1\[9\]\"" {  } { { "cpu.v" "ctrl1\[9\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[10\] " "Logic cell \"ctrl1\[10\]\"" {  } { { "cpu.v" "ctrl1\[10\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[12\] " "Logic cell \"ctrl1\[12\]\"" {  } { { "cpu.v" "ctrl1\[12\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[11\] " "Logic cell \"ctrl1\[11\]\"" {  } { { "cpu.v" "ctrl1\[11\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl1\[0\] " "Logic cell \"ctrl1\[0\]\"" {  } { { "cpu.v" "ctrl1\[0\]" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1688699169329 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1688699169329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/output_files/cpu.map.smsg " "Generated suppressed messages file D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699169478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688699170062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688699170062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3396 " "Implemented 3396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688699170582 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688699170582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3231 " "Implemented 3231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688699170582 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1688699170582 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1688699170582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688699170582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688699170691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:06:10 2023 " "Processing ended: Fri Jul 07 00:06:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688699170691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688699170691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688699170691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688699170691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1688699172270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688699172277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:06:11 2023 " "Processing started: Fri Jul 07 00:06:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688699172277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688699172277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688699172277 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688699172414 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1688699172414 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1688699172414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688699172552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688699172552 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP4CGX150DF31I7AD " "Selected device EP4CGX150DF31I7AD for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688699172589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688699172682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688699172682 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688699173314 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688699173319 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688699173569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688699173569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688699173569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688699173569 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688699173569 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 4931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688699173580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 4933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688699173580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 4935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688699173580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 4937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688699173580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 4939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688699173580 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688699173580 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688699173589 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1688699174152 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "No exact pin location assignment(s) for 100 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1688699175507 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_CLKIN_FREQ_OUT_OF_RANGE2_WARN" "pll1:pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 CLK 2.5 V 300 MHz 250 MHz MPLL or GPLL " "Cannot implement MPLL or GPLL PLL \"pll1:pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\", because the input clock of the PLL \"CLK\" uses I/O standard 2.5 V and has a frequency of 300 MHz. However, the device only supports a frequency up to 250 MHz." {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 48 0 0 } } { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { CLK } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } } { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 66 0 0 } } { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_MUL" } } } } { "db/pll1_altpll.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/db/pll1_altpll.v" 85 -1 0 } }  } 1 176575 "Cannot implement %6!s! PLL \"%1!s!\", because the input clock of the PLL \"%2!s!\" uses I/O standard %3!s! and has a frequency of %4!s!. However, the device only supports a frequency up to %5!s!." 0 0 "Fitter" 0 -1 1688699175544 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pll1:pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLK_MUL 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for CLK_MUL port" {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 57 -1 0 } } { "" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1688699175559 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLK_SYS 1 34 0 0 " "Implementing clock multiplication of 1, clock division of 34, and phase shift of 0 degrees (0 ps) for CLK_SYS port" {  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 57 -1 0 } } { "" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 2065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1688699175559 ""}  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 57 -1 0 } } { "" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1688699175559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688699176164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688699176164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688699176174 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1688699176174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1688699176204 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1688699176204 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688699176204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_MUL (placed in counter C0 of PLL_1) " "Automatically promoted node CLK_MUL (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688699176589 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/db/pll1_altpll.v" 85 -1 0 } } { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_MUL" } } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688699176589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_SYS (placed in counter C1 of PLL_1) " "Automatically promoted node CLK_SYS (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688699176589 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/db/pll1_altpll.v" 85 -1 0 } } { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_MUL" } } } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688699176589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node rst~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G26 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G26" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688699176589 ""}  } { { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 4889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688699176589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688699177205 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688699177214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688699177214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688699177222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688699177229 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688699177242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688699177242 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688699177242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688699177399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688699177404 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688699177404 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 2.5V 32 66 0 " "Number of I/O pins in group: 98 (unused VREF, 2.5V VCCIO, 32 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1688699177412 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1688699177412 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1688699177412 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 1 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688699177420 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1688699177420 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1688699177420 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688699178039 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688699178048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688699182144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688699183151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688699183231 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688699202843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688699202843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688699204069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X70_Y69 X81_Y79 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X70_Y69 to location X81_Y79" {  } { { "loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X70_Y69 to location X81_Y79"} { { 12 { 0 ""} 70 69 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688699210859 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688699210859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688699215129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688699215129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688699215139 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.08 " "Total time spent on timing analysis during the Fitter is 3.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688699215449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688699215484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688699216089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688699216089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688699216689 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688699217859 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V W15 " "Pin rst uses I/O standard 2.5 V at W15" {  } { { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { rst } } } { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688699218969 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V V12 " "Pin CLK uses I/O standard 2.5 V at V12" {  } { { "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus/versao18.1/intelfpga_lite/quartus/bin64/pin_planner.ppl" { CLK } } } { "cpu.v" "" { Text "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/cpu.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688699218969 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1688699218969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/output_files/cpu.fit.smsg " "Generated suppressed messages file D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688699219222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5929 " "Peak virtual memory: 5929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688699220231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:07:00 2023 " "Processing ended: Fri Jul 07 00:07:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688699220231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688699220231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688699220231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688699220231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688699221599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688699221611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:07:01 2023 " "Processing started: Fri Jul 07 00:07:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688699221611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688699221611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688699221611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1688699222339 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688699227159 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688699227343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688699227871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:07:07 2023 " "Processing ended: Fri Jul 07 00:07:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688699227871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688699227871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688699227871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688699227871 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688699228641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688699229284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688699229289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:07:08 2023 " "Processing started: Fri Jul 07 00:07:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688699229289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688699229289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688699229289 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1688699229415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1688699229719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688699229719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699229828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699229828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1688699230689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699230689 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 3.333 -waveform \{0.000 1.666\} -name CLK CLK " "create_clock -period 3.333 -waveform \{0.000 1.666\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1688699230702 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1688699230702 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 34 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 34 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1688699230702 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688699230702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699230702 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1688699230702 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1688699230739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688699230739 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688699230744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1688699230759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688699230872 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688699230872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.422 " "Worst-case setup slack is -0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -2.856 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.422              -2.856 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.892               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699230874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.352               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.398               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699230897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688699230901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688699230905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.667 " "Worst-case minimum pulse width slack is -0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -0.667 CLK  " "   -0.667              -0.667 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.833               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.279               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   56.279               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699230909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699230909 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1688699231079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688699231124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688699232010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688699232269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.197 " "Worst-case setup slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.197               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.191               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699232330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.328               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.343               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699232359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688699232364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688699232369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688699232375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688699232375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.667 " "Worst-case minimum pulse width slack is -0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -0.667 CLK  " "   -0.667              -0.667 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.833               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.289               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   56.289               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699232379 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1688699232551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688699232747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.578 " "Worst-case setup slack is 1.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.578               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.578               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.149               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.149               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699232776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.131               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.169               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699232805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688699232816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688699232821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688699232821 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688699232821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.667 " "Worst-case minimum pulse width slack is -0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -0.667 CLK  " "   -0.667              -0.667 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.333               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.395               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   56.395               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688699232834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688699232834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688699233699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688699233706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688699234050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:07:14 2023 " "Processing ended: Fri Jul 07 00:07:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688699234050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688699234050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688699234050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688699234050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1688699235482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688699235489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:07:15 2023 " "Processing started: Fri Jul 07 00:07:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688699235489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688699235489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688699235489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1688699236195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_100c_slow.vo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_100c_slow.vo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699236884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_-40c_slow.vo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_-40c_slow.vo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699237259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_-40c_fast.vo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_-40c_fast.vo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699237639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu.vo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699237967 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_100c_v_slow.sdo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_100c_v_slow.sdo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699238229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_7_1200mv_-40c_v_slow.sdo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu_7_1200mv_-40c_v_slow.sdo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699238571 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_-40c_v_fast.sdo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_-40c_v_fast.sdo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699238895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_v.sdo D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/ simulation " "Generated file cpu_v.sdo in folder \"D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688699239181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688699239319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:07:19 2023 " "Processing ended: Fri Jul 07 00:07:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688699239319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688699239319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688699239319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688699239319 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688699240069 ""}
