
*** Running vivado
    with args -log design_1_clusterOp2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clusterOp2_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_clusterOp2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Project_Update_2/Cluster_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Final/cluster2Overlay'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clusterOp2_0_0
Command: synth_design -top design_1_clusterOp2_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71736
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1851.625 ; gain = 407.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clusterOp2_0_0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_0/synth/design_1_clusterOp2_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_distances_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_distances_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_visited_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_visited_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_visited_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_visited_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusters_id_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusters_id_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusters_members_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusters_members_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusterOp2_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_flow_control_loop_pipe_sequential_init' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_flow_control_loop_pipe_sequential_init' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusterOp2_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_30_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_30_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_30_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_30_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_85_2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_85_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_85_2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_85_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_116_4' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_116_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_116_4' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_116_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_132_5' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_132_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_132_5' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_132_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sin_or_cos_double_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_170s_53ns_170_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_170s_53ns_170_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_49ns_49ns_98_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_49ns_49ns_98_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mux_83_1_1_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mux_83_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mux_83_1_1_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mux_83_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mux_164_1_1_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mux_164_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mux_164_1_1_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mux_164_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_56ns_52s_108_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_56ns_52s_108_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_56ns_52s_108_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_56ns_52s_108_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_49ns_44s_93_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_44s_93_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_49ns_44s_93_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_44s_93_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_42ns_33ns_75_2_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_42ns_33ns_75_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_42ns_33ns_75_2_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_42ns_33ns_75_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_35ns_25ns_60_2_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_35ns_25ns_60_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_35ns_25ns_60_2_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_35ns_25ns_60_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_64s_63ns_126_5_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_64s_63ns_126_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_64s_63ns_126_5_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_64s_63ns_126_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sin_or_cos_double_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sqrt_fixed_32_32_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sqrt_fixed_32_32_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sitodp_32ns_64_6_no_dsp_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sitodp_32ns_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sitodp_32ns_64_6_no_dsp_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sitodp_32ns_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/ip/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_32s_32s_32_2_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_32s_32s_32_2_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_dbscan.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_51_3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_51_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_51_3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_51_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_CTRL_BUS_s_axi' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_CTRL_BUS_s_axi' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized4' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized4' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clusterOp2_0_0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_0/synth/design_1_clusterOp2_0_0.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln1454_2_reg_1904_reg' and it is trimmed from '63' to '62' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:1569]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln1454_1_reg_1876_pp0_iter31_reg_reg' and it is trimmed from '63' to '62' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:1568]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln1454_1_reg_1876_reg' and it is trimmed from '63' to '62' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:1567]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln1454_reg_1847_pp0_iter31_reg_reg' and it is trimmed from '63' to '62' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:1572]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln1454_reg_1847_pp0_iter30_reg_reg' and it is trimmed from '63' to '62' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:1571]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln1454_reg_1847_reg' and it is trimmed from '63' to '62' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:1570]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_5_reg_1540_reg' and it is trimmed from '170' to '168' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_sin_or_cos_double_s.v:1560]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:250]
WARNING: [Synth 8-7129] Port WDATA[31] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2161.641 ; gain = 717.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2161.641 ; gain = 717.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2161.641 ; gain = 717.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2161.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_0/constraints/clusterOp2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_0/constraints/clusterOp2_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2380.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  FDE => FDRE: 71 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2424.473 ; gain = 44.191
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2424.473 ; gain = 980.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2424.473 ; gain = 980.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2424.473 ; gain = 980.801
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'clusterOp2_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'clusterOp2_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'clusterOp2_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'clusterOp2_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2424.473 ; gain = 980.801
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1:/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1:/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1:/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1:/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dbscan_fu_217/ddiv_64ns_64ns_64_59_no_dsp_1_U84/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_dbscan_fu_217/ddiv_64ns_64ns_64_59_no_dsp_1_U84/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dbscan_fu_217/ddiv_64ns_64ns_64_59_no_dsp_1_U84/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/grp_dbscan_fu_217/ddiv_64ns_64ns_64_59_no_dsp_1_U84/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dbscan_fu_217/ddiv_64ns_64ns_64_59_no_dsp_1_U84/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/grp_dbscan_fu_217/ddiv_64ns_64ns_64_59_no_dsp_1_U84/clusterOp2_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized56) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized56) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'clusterOp2_sitodp_32ns_64_6_no_dsp_1:/clusterOp2_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1:/clusterOp2_dsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
Why this net has no driver: _order_recur <const1>
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[47]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[46]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[45]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[44]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[43]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[42]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[41]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[40]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[39]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[38]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[37]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[36]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[35]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[34]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[33]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[32]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[31]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[30]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[29]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[28]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[27]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[26]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[25]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[24]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[23]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[22]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[21]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[20]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[19]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[18]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[17]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[16]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[15]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[14]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[13]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[12]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[11]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[10]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[9]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[8]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[7]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[6]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[5]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[4]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[3]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[2]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[1]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[0]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[47]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[46]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[45]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[44]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[43]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[42]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[41]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[40]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[39]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[38]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[37]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[36]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[35]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[34]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[33]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[32]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[31]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[30]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[29]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[28]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[27]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[26]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[25]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[24]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[23]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[22]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[21]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[20]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[19]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[18]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[17]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[16]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[15]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[14]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[13]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[12]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[11]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[10]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[9]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[8]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[7]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[6]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[5]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[4]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[3]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[2]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[1]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_170s_53ns_170_5_1_U10/buff1_reg[0]__0) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_49ns_49ns_98_5_1_U11/buff1_reg[47]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_49ns_49ns_98_5_1_U11/buff1_reg[46]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_49ns_49ns_98_5_1_U11/buff1_reg[45]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
WARNING: [Synth 8-3332] Sequential element (mul_49ns_49ns_98_5_1_U11/buff1_reg[44]) is unused and will be removed from module clusterOp2_sin_or_cos_double_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:03:56 . Memory (MB): peak = 2516.906 ; gain = 1073.234
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 474, Available = 220. Use report_utilization command for details.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff1_reg' and it is trimmed from '48' to '34' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff0_reg' and it is trimmed from '48' to '34' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff1_reg' and it is trimmed from '48' to '17' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff0_reg' and it is trimmed from '48' to '17' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff0_reg' and it is trimmed from '48' to '34' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff0_reg' and it is trimmed from '48' to '34' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff0_reg' and it is trimmed from '48' to '17' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_170s_53ns_170_5_1_U10/buff0_reg' and it is trimmed from '48' to '17' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_170s_53ns_170_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_49ns_98_5_1_U11/buff1_reg' and it is trimmed from '48' to '30' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_49ns_98_5_1_U11/buff0_reg' and it is trimmed from '48' to '30' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_44s_93_5_1_U18/buff1_reg' and it is trimmed from '48' to '25' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_44s_93_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_49ns_98_5_1_U16/buff1_reg' and it is trimmed from '48' to '30' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_49ns_98_5_1_U15/buff1_reg' and it is trimmed from '48' to '30' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_49ns_98_5_1_U16/buff0_reg' and it is trimmed from '48' to '30' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_49ns_98_5_1_U15/buff0_reg' and it is trimmed from '48' to '30' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_49ns_98_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_44s_93_5_1_U18/buff0_reg' and it is trimmed from '48' to '25' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_49ns_44s_93_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_56ns_52s_108_5_1_U17/buff1_reg' and it is trimmed from '48' to '40' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_56ns_52s_108_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_56ns_52s_108_5_1_U17/buff0_reg' and it is trimmed from '48' to '40' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_56ns_52s_108_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_42ns_33ns_75_2_1_U19/dout_reg' and it is trimmed from '48' to '41' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_42ns_33ns_75_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_42ns_33ns_75_2_1_U19/dout_reg' and it is trimmed from '48' to '24' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_42ns_33ns_75_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_35ns_25ns_60_2_1_U20/dout_reg' and it is trimmed from '48' to '26' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_35ns_25ns_60_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_35ns_25ns_60_2_1_U20/dout_reg' and it is trimmed from '48' to '43' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_35ns_25ns_60_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_64s_63ns_126_5_1_U21/buff1_reg' and it is trimmed from '48' to '41' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_64s_63ns_126_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_64s_63ns_126_5_1_U21/buff0_reg' and it is trimmed from '48' to '41' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_64s_63ns_126_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_64s_63ns_126_5_1_U21/buff1_reg' and it is trimmed from '48' to '24' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_64s_63ns_126_5_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_64s_63ns_126_5_1_U21/buff0_reg' and it is trimmed from '48' to '24' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_64s_63ns_126_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_64s_63ns_126_5_1_U21/buff0_reg' and it is trimmed from '48' to '41' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_64s_63ns_126_5_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U94/dout_reg' and it is trimmed from '48' to '15' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_32s_32s_32_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U95/dout_reg' and it is trimmed from '48' to '15' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/e3a6/hdl/verilog/clusterOp2_mul_32s_32s_32_2_1.v:27]
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:03 ; elapsed = 00:04:08 . Memory (MB): peak = 2516.906 ; gain = 1073.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:20 ; elapsed = 00:04:25 . Memory (MB): peak = 2516.906 ; gain = 1073.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_dbscan_fu_217/new_neighbors_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_dbscan_fu_217/neighbors_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/distances_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/distances_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_id_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_member_count_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_member_count_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:54 ; elapsed = 00:04:58 . Memory (MB): peak = 2587.758 ; gain = 1144.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:06 ; elapsed = 00:05:11 . Memory (MB): peak = 2602.281 ; gain = 1158.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:06 ; elapsed = 00:05:11 . Memory (MB): peak = 2602.281 ; gain = 1158.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:16 ; elapsed = 00:05:21 . Memory (MB): peak = 2602.281 ; gain = 1158.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:16 ; elapsed = 00:05:21 . Memory (MB): peak = 2602.281 ; gain = 1158.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:18 ; elapsed = 00:05:23 . Memory (MB): peak = 2602.281 ; gain = 1158.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:18 ; elapsed = 00:05:23 . Memory (MB): peak = 2602.281 ; gain = 1158.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_487                  | A*B                    | 17     | 14     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_488  | (PCIN>>17+A*B)'        | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_489  | PCIN+(A*B)'            | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_490  | PCIN>>17+A'*B'         | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_491  | (PCIN+A'*B')'          | 19     | 14     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_492  | PCIN+(A'*B')'          | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_493  | PCIN>>17+A'*B''        | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_494  | (PCIN+A''*B'')'        | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7_495  | PCIN>>17+(A*B'')'      | 0      | 15     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8_496  | PCIN>>17+A'*B''        | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_472  | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_427                  | A*B                    | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_428  | (PCIN>>17+A*B)'        | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_429  | PCIN+(A*B)'            | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_430  | PCIN>>17+A'*B'         | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_431  | (PCIN+A'*B')'          | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_432  | PCIN+(A'*B')'          | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_433  | PCIN>>17+A'*B''        | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_434  | (PCIN+A''*B'')'        | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7_435  | PCIN>>17+(A*B'')'      | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8_436  | PCIN>>17+A'*B''        | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_412  | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_367                  | A*B                    | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_368  | (PCIN>>17+A*B)'        | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_369  | PCIN+(A*B)'            | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_370  | PCIN>>17+A'*B'         | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_371  | (PCIN+A'*B')'          | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_372  | PCIN+(A'*B')'          | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_373  | PCIN>>17+A'*B''        | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_374  | (PCIN+A''*B'')'        | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7_375  | PCIN>>17+(A*B'')'      | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8_376  | PCIN>>17+A'*B''        | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_352  | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_307                  | A*B                    | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_308  | (PCIN>>17+A*B)'        | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_309  | PCIN+(A*B)'            | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_310  | PCIN>>17+A'*B'         | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_311  | (PCIN+A'*B')'          | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_312  | PCIN+(A'*B')'          | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_313  | PCIN>>17+A'*B''        | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_314  | (PCIN+A''*B'')'        | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7_315  | PCIN>>17+(A*B'')'      | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8_316  | PCIN>>17+A'*B''        | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_292  | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | A*B                    | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | (PCIN>>17+A*B)'        | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1      | PCIN+(A*B)'            | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+A'*B'         | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3      | (PCIN+A'*B')'          | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4      | PCIN+(A'*B')'          | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5      | PCIN>>17+A'*B''        | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6      | (PCIN+A''*B'')'        | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7      | PCIN>>17+(A*B'')'      | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8      | PCIN>>17+A'*B''        | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_258  | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11_243 | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10_244 | A':B'                  | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_165  | C+A:B                  | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11     | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10     | A':B'                  | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9      | C+A:B                  | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B'')')'           | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 18     | 8      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 8      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A'*B'')'     | 16     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 0      | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 30     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A'*B'')')'      | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B'')')'           | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 18     | 8      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 8      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A'*B'')'     | 16     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 0      | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 30     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A'*B'')')'      | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B'')'             | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 30     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B'')')'           | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 18     | 8      | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 8      | -      | -      | 43     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A'*B'')'     | 16     | 8      | -      | -      | 24     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 41     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 18     | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 0      | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 22     | 18     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 30     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A'*B'')')'      | 17     | 18     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B'')'             | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 30     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B'')')'           | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 18     | 8      | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 8      | -      | -      | 43     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A'*B'')'     | 16     | 8      | -      | -      | 24     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 41     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+A''*B')'     | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 18     | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A'*B')')'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 0      | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN>>17+(A''*B'')')' | 22     | 18     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 22     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B'')')'          | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B'')'    | 0      | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | ((A''*B')')'           | 30     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A'*B'')')'      | 17     | 18     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A'*B'')'              | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 12     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN+(A''*B')'         | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_sin_or_cos_double_s       | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_sin_or_cos_double_s       | PCIN>>17+(A''*B')'     | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|clusterOp2_sin_or_cos_double_s       | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1764|
|2     |DSP48E1   |   453|
|32    |LUT1      |   744|
|33    |LUT2      |  5644|
|34    |LUT3      |  5169|
|35    |LUT4      |  4128|
|36    |LUT5      |  3018|
|37    |LUT6      | 13404|
|38    |MUXCY     |  3763|
|39    |MUXF7     |  1486|
|40    |MUXF8     |   722|
|41    |RAM16X1S  |     1|
|42    |RAM256X1S |     1|
|43    |RAM32X1S  |     1|
|44    |RAM64X1S  |     1|
|45    |RAMB18E1  |     5|
|47    |RAMB36E1  |    36|
|49    |SRL16E    |   818|
|50    |SRLC32E   |   252|
|51    |XORCY     |  3518|
|52    |FDE       |    71|
|53    |FDRE      | 20572|
|54    |FDSE      |   318|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:18 ; elapsed = 00:05:23 . Memory (MB): peak = 2602.281 ; gain = 1158.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 903 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:39 ; elapsed = 00:05:06 . Memory (MB): peak = 2602.281 ; gain = 895.777
Synthesis Optimization Complete : Time (s): cpu = 00:05:19 ; elapsed = 00:05:23 . Memory (MB): peak = 2602.281 ; gain = 1158.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2651.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1085 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1010 instances
  FDE => FDRE: 71 instances
  RAM16X1S => RAM32X1S (RAMS32): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Synth Design complete, checksum: 3bbf5f34
INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 241 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:39 ; elapsed = 00:05:45 . Memory (MB): peak = 2651.832 ; gain = 1610.656
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_0_synth_1/design_1_clusterOp2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2651.832 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.832 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_clusterOp2_0_0, cache-ID = 8f21035c70534b12
INFO: [Coretcl 2-1174] Renamed 1145 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_0_synth_1/design_1_clusterOp2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_clusterOp2_0_0_utilization_synth.rpt -pb design_1_clusterOp2_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 03:36:49 2023...
