

================================================================
== Vitis HLS Report for 'read_input_Pipeline_mem_rd'
================================================================
* Date:           Mon Nov 25 16:13:56 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  27.328 us|  27.328 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|     143|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_102_p2         |         +|   0|  0|  38|          31|           1|
    |ap_ext_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln68_fu_96_p2         |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  89|          71|          42|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_52                  |   9|          2|   31|         62|
    |inStream1_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_135           |  32|   0|   32|          0|
    |i_fu_52                           |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_ext_blocking_n         |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_str_blocking_n         |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|ap_int_blocking_n         |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_mem_rd|  return value|
|m_axi_gmem0_AWVALID       |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWREADY       |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWADDR        |  out|   64|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWID          |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWLEN         |  out|   32|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWSIZE        |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWBURST       |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWLOCK        |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWCACHE       |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWPROT        |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWQOS         |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWREGION      |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWUSER        |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WVALID        |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WREADY        |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WDATA         |  out|   32|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WSTRB         |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WLAST         |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WID           |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WUSER         |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARVALID       |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARREADY       |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARADDR        |  out|   64|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARID          |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARLEN         |  out|   32|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARSIZE        |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARBURST       |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARLOCK        |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARCACHE       |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARPROT        |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARQOS         |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARREGION      |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARUSER        |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RVALID        |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RREADY        |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RDATA         |   in|   32|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RLAST         |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RID           |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RFIFONUM      |   in|    9|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RUSER         |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RRESP         |   in|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BVALID        |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BREADY        |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BRESP         |   in|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BID           |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BUSER         |   in|    1|       m_axi|                       gmem0|       pointer|
|inStream1_din             |  out|   32|     ap_fifo|                   inStream1|       pointer|
|inStream1_num_data_valid  |   in|    3|     ap_fifo|                   inStream1|       pointer|
|inStream1_fifo_cap        |   in|    3|     ap_fifo|                   inStream1|       pointer|
|inStream1_full_n          |   in|    1|     ap_fifo|                   inStream1|       pointer|
|inStream1_write           |  out|    1|     ap_fifo|                   inStream1|       pointer|
|size                      |   in|   32|     ap_none|                        size|        scalar|
|sext_ln68                 |   in|   62|     ap_none|                   sext_ln68|        scalar|
+--------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln68_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln68"   --->   Operation 7 'read' 'sext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln68_cast = sext i62 %sext_ln68_read"   --->   Operation 9 'sext' 'sext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream1, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [src/vadd.cpp:68]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i31 %i_load" [src/vadd.cpp:68]   --->   Operation 15 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.01ns)   --->   "%icmp_ln68 = icmp_slt  i32 %zext_ln68, i32 %size_read" [src/vadd.cpp:68]   --->   Operation 16 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %read_input.exit.exitStub, void %for.inc.split.i" [src/vadd.cpp:68]   --->   Operation 17 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%add_ln68 = add i31 %i_load, i31 1" [src/vadd.cpp:68]   --->   Operation 18 'add' 'add_ln68' <Predicate = (icmp_ln68)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln68 = store i31 %add_ln68, i31 %i" [src/vadd.cpp:68]   --->   Operation 19 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln68_cast" [src/vadd.cpp:68]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (4.86ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [src/vadd.cpp:70]   --->   Operation 21 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [src/vadd.cpp:68]   --->   Operation 22 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [src/vadd.cpp:69]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/vadd.cpp:68]   --->   Operation 24 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.83ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %inStream1, i32 %gmem0_addr_read" [src/vadd.cpp:70]   --->   Operation 25 'write' 'write_ln70' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i" [src/vadd.cpp:68]   --->   Operation 26 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
sext_ln68_read         (read             ) [ 0000]
size_read              (read             ) [ 0000]
sext_ln68_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_load                 (load             ) [ 0000]
zext_ln68              (zext             ) [ 0000]
icmp_ln68              (icmp             ) [ 0110]
br_ln68                (br               ) [ 0000]
add_ln68               (add              ) [ 0000]
store_ln68             (store            ) [ 0000]
gmem0_addr             (getelementptr    ) [ 0000]
gmem0_addr_read        (read             ) [ 0101]
specpipeline_ln68      (specpipeline     ) [ 0000]
speclooptripcount_ln69 (speclooptripcount) [ 0000]
specloopname_ln68      (specloopname     ) [ 0000]
write_ln70             (write            ) [ 0000]
br_ln68                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln68">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln68_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="62" slack="0"/>
<pin id="58" dir="0" index="1" bw="62" slack="0"/>
<pin id="59" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln68_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="size_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="gmem0_addr_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln70_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln68_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="62" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="31" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_load_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="31" slack="0"/>
<pin id="91" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln68_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln68_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln68_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln68_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="0" index="1" bw="31" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="gmem0_addr_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="126" class="1005" name="sext_ln68_cast_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68_cast "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln68_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="135" class="1005" name="gmem0_addr_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="56" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="62" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="89" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="113" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="122"><net_src comp="52" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="129"><net_src comp="80" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="134"><net_src comp="96" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="68" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: inStream1 | {3 }
 - Input state : 
	Port: read_input_Pipeline_mem_rd : size | {1 }
	Port: read_input_Pipeline_mem_rd : gmem0 | {2 }
	Port: read_input_Pipeline_mem_rd : sext_ln68 | {1 }
	Port: read_input_Pipeline_mem_rd : inStream1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		zext_ln68 : 2
		icmp_ln68 : 3
		br_ln68 : 4
		add_ln68 : 2
		store_ln68 : 3
	State 2
		gmem0_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln68_fu_96      |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln68_fu_102      |    0    |    38   |
|----------|----------------------------|---------|---------|
|          |  sext_ln68_read_read_fu_56 |    0    |    0    |
|   read   |    size_read_read_fu_62    |    0    |    0    |
|          | gmem0_addr_read_read_fu_68 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln70_write_fu_73   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln68_cast_fu_80    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       zext_ln68_fu_92      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    77   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_135|   32   |
|       i_reg_119       |   31   |
|   icmp_ln68_reg_131   |    1   |
| sext_ln68_cast_reg_126|   64   |
+-----------------------+--------+
|         Total         |   128  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   77   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   128  |    -   |
+-----------+--------+--------+
|   Total   |   128  |   77   |
+-----------+--------+--------+
