Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 21:24:12 2020
| Host         : LAPTOP-DMSEF8GG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |           10 |
| Yes          | No                    | No                     |              65 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------+-------------------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------+-------------------------------+------------------+----------------+
|  CLK50MHZ_BUFG     | kb/uut/db_data/O_i_1__0_n_0        |                               |                1 |              1 |
|  CLK50MHZ_BUFG     | kb/uut/db_data/Iv_i_1__0_n_0       |                               |                1 |              1 |
|  CLK50MHZ_BUFG     | kb/uut/db_clk/O_i_1_n_0            |                               |                1 |              1 |
|  CLK50MHZ_BUFG     | kb/uut/db_clk/clear                |                               |                1 |              1 |
|  kb/d1_out         |                                    |                               |                1 |              1 |
|  kb/s7_out         |                                    |                               |                1 |              1 |
|  kb/w8_out         |                                    |                               |                1 |              1 |
|  kb/a_reg_i_1_n_0  |                                    | kb/a0                         |                1 |              1 |
| ~kb/uut/db_clk/clk | kb/uut/cnt                         | kb/uut/cnt[3]_i_1_n_0         |                1 |              4 |
|  CLK50MHZ_BUFG     | kb/uut/db_data/count[4]_i_1__0_n_0 | kb/uut/db_data/Iv_i_1__0_n_0  |                2 |              5 |
|  CLK_IBUF_BUFG     |                                    |                               |                2 |              5 |
|  CLK50MHZ_BUFG     |                                    |                               |                3 |              7 |
|  PixCLK_BUFG       |                                    |                               |                5 |              7 |
|  PixCLK_BUFG       | BeeDisplay/BeeY                    |                               |                3 |              9 |
| ~kb/uut/db_clk/clk |                                    |                               |                3 |              9 |
|  PixCLK_BUFG       | BeeDisplay/BeeX                    |                               |                4 |             10 |
|  PixCLK_BUFG       | BeeDisplay/address                 | BeeDisplay/address[9]_i_1_n_0 |                2 |             10 |
|  CLK_IBUF_BUFG     | PixCLK_BUFG                        | display/H_SCAN                |                7 |             10 |
|  CLK_IBUF_BUFG     | display/V_SCAN[9]_i_1_n_0          |                               |                4 |             10 |
|  PixCLK_BUFG       |                                    | BeeDisplay/SS[0]              |                9 |             12 |
|  PixCLK_BUFG       | display/address0                   | display/V_SCAN_reg[2]_0       |                4 |             15 |
|  CLK50MHZ_BUFG     | kb/uut/oflag_i_1_n_0               |                               |                5 |             16 |
|  CLK_IBUF_BUFG     | kb/uut/E[0]                        |                               |                5 |             16 |
+--------------------+------------------------------------+-------------------------------+------------------+----------------+


