cpu-bind=MASK - fpga-0001, task  0  0 [93120]: mask 0xffffffffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0001
fpga-0002
fpga-0003
fpga-0005
fpga-0006
fpga-0007
fpga-0008
fpga-0009
fpga-0011
fpga-0012
fpga-0013
fpga-0014
fpga-0015
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 0.725060939789s
	>>>> The module 'intel/19.0.4' is deprecated and will be removed from the system
	>>>> on Dec 2021. Try ml spider intel to find newer releases
srun: Warning: can't run 1 processes on 13 nodes, setting nnodes to 1
srun: found predefined topology, ignoring explictily given links
srun: using predefined topology torus5
cpu-bind=MASK - fpga-0001, task  0  0 [93278]: mask 0xffffffffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0001
fpga-0002
fpga-0003
fpga-0005
fpga-0006
fpga-0007
fpga-0008
fpga-0009
fpga-0011
fpga-0012
fpga-0013
fpga-0014
fpga-0015
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 0.725060939789s
[1mYour current link-setup:(B[m
	fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
	fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
	fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
	fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
	fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
	fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
	fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
	fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
	fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
	fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
	fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
	fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
	fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
	fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
	fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
	fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
	fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
	fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
	fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
	fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
	fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
	fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
	fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
	fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
	fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
	fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
	fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
	fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
	fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
	fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
	fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
	fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
	fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
	fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
	fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
	fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
	fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
	fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
	fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
	fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
	fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
	fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
	fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
	fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
	fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
	fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
	fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
	fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
	fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
	fpga-0015:acl0:ch3-fpga-0013:acl0:ch2

[1mTo visualize this configuration click here:(B[m
https://pc2.github.io/fpgalink-gui//index.html?import=fpga-0001%3Aacl0%3Ach1-fpga-0003%3Aacl1%3Ach0%20fpga-0001%3Aacl0%3Ach3-fpga-0001%3Aacl1%3Ach2%20fpga-0001%3Aacl1%3Ach1-fpga-0005%3Aacl0%3Ach0%20fpga-0001%3Aacl1%3Ach3-fpga-0002%3Aacl0%3Ach2%20fpga-0002%3Aacl0%3Ach1-fpga-0005%3Aacl1%3Ach0%20fpga-0002%3Aacl0%3Ach3-fpga-0002%3Aacl1%3Ach2%20fpga-0002%3Aacl1%3Ach1-fpga-0006%3Aacl0%3Ach0%20fpga-0002%3Aacl1%3Ach3-fpga-0003%3Aacl0%3Ach2%20fpga-0003%3Aacl0%3Ach1-fpga-0006%3Aacl1%3Ach0%20fpga-0003%3Aacl0%3Ach3-fpga-0001%3Aacl0%3Ach2%20fpga-0003%3Aacl1%3Ach1-fpga-0007%3Aacl0%3Ach0%20fpga-0003%3Aacl1%3Ach3-fpga-0005%3Aacl0%3Ach2%20fpga-0005%3Aacl0%3Ach1-fpga-0007%3Aacl1%3Ach0%20fpga-0005%3Aacl0%3Ach3-fpga-0005%3Aacl1%3Ach2%20fpga-0005%3Aacl1%3Ach1-fpga-0008%3Aacl0%3Ach0%20fpga-0005%3Aacl1%3Ach3-fpga-0006%3Aacl0%3Ach2%20fpga-0006%3Aacl0%3Ach1-fpga-0008%3Aacl1%3Ach0%20fpga-0006%3Aacl0%3Ach3-fpga-0006%3Aacl1%3Ach2%20fpga-0006%3Aacl1%3Ach1-fpga-0009%3Aacl0%3Ach0%20fpga-0006%3Aacl1%3Ach3-fpga-0003%3Aacl1%3Ach2%20fpga-0007%3Aacl0%3Ach1-fpga-0009%3Aacl1%3Ach0%20fpga-0007%3Aacl0%3Ach3-fpga-0007%3Aacl1%3Ach2%20fpga-0007%3Aacl1%3Ach1-fpga-0011%3Aacl0%3Ach0%20fpga-0007%3Aacl1%3Ach3-fpga-0008%3Aacl0%3Ach2%20fpga-0008%3Aacl0%3Ach1-fpga-0011%3Aacl1%3Ach0%20fpga-0008%3Aacl0%3Ach3-fpga-0008%3Aacl1%3Ach2%20fpga-0008%3Aacl1%3Ach1-fpga-0012%3Aacl0%3Ach0%20fpga-0008%3Aacl1%3Ach3-fpga-0009%3Aacl0%3Ach2%20fpga-0009%3Aacl0%3Ach1-fpga-0012%3Aacl1%3Ach0%20fpga-0009%3Aacl0%3Ach3-fpga-0007%3Aacl0%3Ach2%20fpga-0009%3Aacl1%3Ach1-fpga-0013%3Aacl0%3Ach0%20fpga-0009%3Aacl1%3Ach3-fpga-0011%3Aacl0%3Ach2%20fpga-0011%3Aacl0%3Ach1-fpga-0013%3Aacl1%3Ach0%20fpga-0011%3Aacl0%3Ach3-fpga-0011%3Aacl1%3Ach2%20fpga-0011%3Aacl1%3Ach1-fpga-0014%3Aacl0%3Ach0%20fpga-0011%3Aacl1%3Ach3-fpga-0012%3Aacl0%3Ach2%20fpga-0012%3Aacl0%3Ach1-fpga-0014%3Aacl1%3Ach0%20fpga-0012%3Aacl0%3Ach3-fpga-0012%3Aacl1%3Ach2%20fpga-0012%3Aacl1%3Ach1-fpga-0015%3Aacl0%3Ach0%20fpga-0012%3Aacl1%3Ach3-fpga-0009%3Aacl1%3Ach2%20fpga-0013%3Aacl0%3Ach1-fpga-0001%3Aacl0%3Ach0%20fpga-0013%3Aacl0%3Ach3-fpga-0013%3Aacl1%3Ach2%20fpga-0013%3Aacl1%3Ach1-fpga-0001%3Aacl1%3Ach0%20fpga-0013%3Aacl1%3Ach3-fpga-0014%3Aacl0%3Ach2%20fpga-0014%3Aacl0%3Ach1-fpga-0002%3Aacl0%3Ach0%20fpga-0014%3Aacl0%3Ach3-fpga-0014%3Aacl1%3Ach2%20fpga-0014%3Aacl1%3Ach1-fpga-0002%3Aacl1%3Ach0%20fpga-0014%3Aacl1%3Ach3-fpga-0015%3Aacl0%3Ach2%20fpga-0015%3Aacl0%3Ach1-fpga-0003%3Aacl0%3Ach0%20fpga-0015%3Aacl0%3Ach3-fpga-0013%3Aacl0%3Ach2%20

[1mYour nodes in this Job (1062704(B[m):
	fpga-0001
	fpga-0002
	fpga-0003
	fpga-0005
	fpga-0006
	fpga-0007
	fpga-0008
	fpga-0009
	fpga-0011
	fpga-0012
	fpga-0013
	fpga-0014
	fpga-0015
Started changing link-config with ID e2cfbfec-a42b-4059-b705-6538a7a77ba8
START: Thu Jan 20 10:38:52 CET 2022
INFO: Request from user "mariusme" from job "1062704"
INFO: Nodelist of job: fpga-0001
fpga-0002
fpga-0003
fpga-0005
fpga-0006
fpga-0007
fpga-0008
fpga-0009
fpga-0011
fpga-0012
fpga-0013
fpga-0014
fpga-0015
INFO: Requested torus5
Host list 
fpga-0001
fpga-0002
fpga-0003
fpga-0005
fpga-0006
fpga-0007
fpga-0008
fpga-0009
fpga-0011
fpga-0012
fpga-0013
fpga-0014
fpga-0015
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
fpgalink fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
fpgalink fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
fpgalink fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
fpgalink fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
fpgalink fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
fpgalink fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
fpgalink fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
fpgalink fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
fpgalink fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
fpgalink fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
fpgalink fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
fpgalink fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
fpgalink fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
fpgalink fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
fpgalink fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
fpgalink fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
fpgalink fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
fpgalink fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
fpgalink fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
fpgalink fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
fpgalink fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
fpgalink fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
fpgalink fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
fpgalink fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
fpgalink fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
fpgalink fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
fpgalink fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
fpgalink fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
fpgalink fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
fpgalink fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
fpgalink fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
fpgalink fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
fpgalink fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
fpgalink fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
fpgalink fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
fpgalink fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
fpgalink fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
fpgalink fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
fpgalink fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
fpgalink fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
fpgalink fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
fpgalink fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
fpgalink fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
fpgalink fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
fpgalink fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
fpgalink fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
fpgalink fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
fpgalink fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
fpgalink fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
fpgalink fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s

[1mTo visualize this configuration click here:(B[m
https://pc2.github.io/fpgalink-gui//index.html?import=fpga-0001%3Aacl0%3Ach1-fpga-0003%3Aacl1%3Ach0%20fpga-0001%3Aacl0%3Ach3-fpga-0001%3Aacl1%3Ach2%20fpga-0001%3Aacl1%3Ach1-fpga-0005%3Aacl0%3Ach0%20fpga-0001%3Aacl1%3Ach3-fpga-0002%3Aacl0%3Ach2%20fpga-0002%3Aacl0%3Ach1-fpga-0005%3Aacl1%3Ach0%20fpga-0002%3Aacl0%3Ach3-fpga-0002%3Aacl1%3Ach2%20fpga-0002%3Aacl1%3Ach1-fpga-0006%3Aacl0%3Ach0%20fpga-0002%3Aacl1%3Ach3-fpga-0003%3Aacl0%3Ach2%20fpga-0003%3Aacl0%3Ach1-fpga-0006%3Aacl1%3Ach0%20fpga-0003%3Aacl0%3Ach3-fpga-0001%3Aacl0%3Ach2%20fpga-0003%3Aacl1%3Ach1-fpga-0007%3Aacl0%3Ach0%20fpga-0003%3Aacl1%3Ach3-fpga-0005%3Aacl0%3Ach2%20fpga-0005%3Aacl0%3Ach1-fpga-0007%3Aacl1%3Ach0%20fpga-0005%3Aacl0%3Ach3-fpga-0005%3Aacl1%3Ach2%20fpga-0005%3Aacl1%3Ach1-fpga-0008%3Aacl0%3Ach0%20fpga-0005%3Aacl1%3Ach3-fpga-0006%3Aacl0%3Ach2%20fpga-0006%3Aacl0%3Ach1-fpga-0008%3Aacl1%3Ach0%20fpga-0006%3Aacl0%3Ach3-fpga-0006%3Aacl1%3Ach2%20fpga-0006%3Aacl1%3Ach1-fpga-0009%3Aacl0%3Ach0%20fpga-0006%3Aacl1%3Ach3-fpga-0003%3Aacl1%3Ach2%20fpga-0007%3Aacl0%3Ach1-fpga-0009%3Aacl1%3Ach0%20fpga-0007%3Aacl0%3Ach3-fpga-0007%3Aacl1%3Ach2%20fpga-0007%3Aacl1%3Ach1-fpga-0011%3Aacl0%3Ach0%20fpga-0007%3Aacl1%3Ach3-fpga-0008%3Aacl0%3Ach2%20fpga-0008%3Aacl0%3Ach1-fpga-0011%3Aacl1%3Ach0%20fpga-0008%3Aacl0%3Ach3-fpga-0008%3Aacl1%3Ach2%20fpga-0008%3Aacl1%3Ach1-fpga-0012%3Aacl0%3Ach0%20fpga-0008%3Aacl1%3Ach3-fpga-0009%3Aacl0%3Ach2%20fpga-0009%3Aacl0%3Ach1-fpga-0012%3Aacl1%3Ach0%20fpga-0009%3Aacl0%3Ach3-fpga-0007%3Aacl0%3Ach2%20fpga-0009%3Aacl1%3Ach1-fpga-0013%3Aacl0%3Ach0%20fpga-0009%3Aacl1%3Ach3-fpga-0011%3Aacl0%3Ach2%20fpga-0011%3Aacl0%3Ach1-fpga-0013%3Aacl1%3Ach0%20fpga-0011%3Aacl0%3Ach3-fpga-0011%3Aacl1%3Ach2%20fpga-0011%3Aacl1%3Ach1-fpga-0014%3Aacl0%3Ach0%20fpga-0011%3Aacl1%3Ach3-fpga-0012%3Aacl0%3Ach2%20fpga-0012%3Aacl0%3Ach1-fpga-0014%3Aacl1%3Ach0%20fpga-0012%3Aacl0%3Ach3-fpga-0012%3Aacl1%3Ach2%20fpga-0012%3Aacl1%3Ach1-fpga-0015%3Aacl0%3Ach0%20fpga-0012%3Aacl1%3Ach3-fpga-0009%3Aacl1%3Ach2%20fpga-0013%3Aacl0%3Ach1-fpga-0001%3Aacl0%3Ach0%20fpga-0013%3Aacl0%3Ach3-fpga-0013%3Aacl1%3Ach2%20fpga-0013%3Aacl1%3Ach1-fpga-0001%3Aacl1%3Ach0%20fpga-0013%3Aacl1%3Ach3-fpga-0014%3Aacl0%3Ach2%20fpga-0014%3Aacl0%3Ach1-fpga-0002%3Aacl0%3Ach0%20fpga-0014%3Aacl0%3Ach3-fpga-0014%3Aacl1%3Ach2%20fpga-0014%3Aacl1%3Ach1-fpga-0002%3Aacl1%3Ach0%20fpga-0014%3Aacl1%3Ach3-fpga-0015%3Aacl0%3Ach2%20fpga-0015%3Aacl0%3Ach1-fpga-0003%3Aacl0%3Ach0%20fpga-0015%3Aacl0%3Ach3-fpga-0013%3Aacl0%3Ach2%20

srun: found predefined topology, ignoring explictily given links
srun: using predefined topology torus5
cpu-bind=MASK - fpga-0003, task  4  0 [93767]: mask 0xfffff set
cpu-bind=MASK - fpga-0009, task 14  0 [90223]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0001, task  0  0 [93767]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0008, task 12  0 [90081]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0002, task  2  0 [5967]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0006, task  8  0 [5998]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0011, task 16  0 [89040]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0014, task 22  0 [5971]: mask 0xfffff set
Host list
cpu-bind=MASK - fpga-0012, task 18  0 [5981]: mask 0xfffff set
Host list
cpu-bind=MASK - fpga-0005, task  6  0 [5981]: mask 0xfffff set
Host list
cpu-bind=MASK - fpga-0007, task 10  0 [6002]: mask 0xfffff set
Host list
cpu-bind=MASK - fpga-0015, task 24  0 [10283]: mask 0xffffffffff set
Host list
cpu-bind=MASK - fpga-0013, task 20  0 [10282]: mask 0xfffff set
Host list
cpu-bind=MASK - fpga-0003, task  5  1 [93768]: mask 0xfffff set
fpga-0001
cpu-bind=MASK - fpga-0009, task 15  1 [90224]: mask 0xfffff set
fpga-0001
cpu-bind=MASK - fpga-0001, task  1  1 [93768]: mask 0xfffff set
fpga-0001
cpu-bind=MASK - fpga-0008, task 13  1 [90082]: mask 0xfffff set
fpga-0001
cpu-bind=MASK - fpga-0002, task  3  1 [5968]: mask 0xfffff set
fpga-0001
cpu-bind=MASK - fpga-0006, task  9  1 [5999]: mask 0xfffff set
fpga-0001
cpu-bind=MASK - fpga-0011, task 17  1 [89041]: mask 0xfffff set
fpga-0002
cpu-bind=MASK - fpga-0014, task 23  1 [5972]: mask 0xfffff set
fpga-0002
cpu-bind=MASK - fpga-0012, task 19  1 [5982]: mask 0xfffff set
fpga-0003
cpu-bind=MASK - fpga-0005, task  7  1 [5982]: mask 0xfffff set
fpga-0003
cpu-bind=MASK - fpga-0007, task 11  1 [6003]: mask 0xfffff set
fpga-0005
cpu-bind=MASK - fpga-0013, task 21  1 [10283]: mask 0xfffff set
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0002
fpga-0002
Summarizing most recent topology information and exporting FPGALINK variables:
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0002
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0003
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0005
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0005
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0006
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0006
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0007
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
Summarizing most recent topology information and exporting FPGALINK variables:
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
Summarizing most recent topology information and exporting FPGALINK variables:
fpga-0001
Host list
fpga-0002
Host list
fpga-0002
fpga-0001
fpga-0003
fpga-0001
fpga-0003
fpga-0002
fpga-0005
fpga-0002
fpga-0005
fpga-0003
fpga-0006
fpga-0003
fpga-0006
fpga-0005
fpga-0007
fpga-0005
fpga-0007
fpga-0006
fpga-0008
fpga-0006
fpga-0008
fpga-0007
fpga-0009
fpga-0007
fpga-0009
fpga-0008
fpga-0011
fpga-0008
fpga-0011
fpga-0009
fpga-0012
fpga-0009
fpga-0012
fpga-0011
fpga-0013
fpga-0011
fpga-0013
fpga-0012
fpga-0014
fpga-0012
fpga-0014
fpga-0013
fpga-0015
fpga-0013
fpga-0015
fpga-0014
Torus topology with width 5 and height 5
fpga-0014
Torus topology with width 5 and height 5
fpga-0015
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0015
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology with width 5 and height 5
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
Torus topology with width 5 and height 5
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Torus topology with width 5 and height 5
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
Host list
fpga-0001
fpga-0002
fpga-0003
fpga-0005
fpga-0006
fpga-0007
fpga-0008
fpga-0009
fpga-0011
fpga-0012
fpga-0013
fpga-0014
fpga-0015
Torus topology with width 5 and height 5
Torus topology information: columns from north to south, rows from west to east, end connected back to start
fpga-0001:acl0 - fpga-0001:acl1 - fpga-0002:acl0 - fpga-0002:acl1 - fpga-0003:acl0
fpga-0003:acl1 - fpga-0005:acl0 - fpga-0005:acl1 - fpga-0006:acl0 - fpga-0006:acl1
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
Generated connections
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
Generated connections
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
fpga-0007:acl0 - fpga-0007:acl1 - fpga-0008:acl0 - fpga-0008:acl1 - fpga-0009:acl0
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0009:acl1 - fpga-0011:acl0 - fpga-0011:acl1 - fpga-0012:acl0 - fpga-0012:acl1
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
fpga-0013:acl0 - fpga-0013:acl1 - fpga-0014:acl0 - fpga-0014:acl1 - fpga-0015:acl0
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK0=fpga-0001:acl0:ch1-fpga-0003:acl1:ch0
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK1=fpga-0001:acl0:ch3-fpga-0001:acl1:ch2
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK2=fpga-0001:acl1:ch1-fpga-0005:acl0:ch0
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK3=fpga-0001:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK4=fpga-0002:acl0:ch1-fpga-0005:acl1:ch0
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK5=fpga-0002:acl0:ch3-fpga-0002:acl1:ch2
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0002:acl1:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK7=fpga-0002:acl1:ch3-fpga-0003:acl0:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0003:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK9=fpga-0003:acl0:ch3-fpga-0001:acl0:ch2
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK10=fpga-0003:acl1:ch1-fpga-0007:acl0:ch0
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK11=fpga-0003:acl1:ch3-fpga-0005:acl0:ch2
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK12=fpga-0005:acl0:ch1-fpga-0007:acl1:ch0
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK13=fpga-0005:acl0:ch3-fpga-0005:acl1:ch2
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK14=fpga-0005:acl1:ch1-fpga-0008:acl0:ch0
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK15=fpga-0005:acl1:ch3-fpga-0006:acl0:ch2
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK16=fpga-0006:acl0:ch1-fpga-0008:acl1:ch0
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK17=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK18=fpga-0006:acl1:ch1-fpga-0009:acl0:ch0
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK19=fpga-0006:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
Topology configuration request accepted after 13.4432649612s
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
Topology configuration request accepted after 13.4432649612s
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK20=fpga-0007:acl0:ch1-fpga-0009:acl1:ch0
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK21=fpga-0007:acl0:ch3-fpga-0007:acl1:ch2
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK22=fpga-0007:acl1:ch1-fpga-0011:acl0:ch0
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK23=fpga-0007:acl1:ch3-fpga-0008:acl0:ch2
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK24=fpga-0008:acl0:ch1-fpga-0011:acl1:ch0
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK25=fpga-0008:acl0:ch3-fpga-0008:acl1:ch2
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK26=fpga-0008:acl1:ch1-fpga-0012:acl0:ch0
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK27=fpga-0008:acl1:ch3-fpga-0009:acl0:ch2
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK28=fpga-0009:acl0:ch1-fpga-0012:acl1:ch0
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK29=fpga-0009:acl0:ch3-fpga-0007:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK30=fpga-0009:acl1:ch1-fpga-0013:acl0:ch0
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK31=fpga-0009:acl1:ch3-fpga-0011:acl0:ch2
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK32=fpga-0011:acl0:ch1-fpga-0013:acl1:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK33=fpga-0011:acl0:ch3-fpga-0011:acl1:ch2
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK34=fpga-0011:acl1:ch1-fpga-0014:acl0:ch0
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK35=fpga-0011:acl1:ch3-fpga-0012:acl0:ch2
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK36=fpga-0012:acl0:ch1-fpga-0014:acl1:ch0
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK37=fpga-0012:acl0:ch3-fpga-0012:acl1:ch2
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK38=fpga-0012:acl1:ch1-fpga-0015:acl0:ch0
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK39=fpga-0012:acl1:ch3-fpga-0009:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK40=fpga-0013:acl0:ch1-fpga-0001:acl0:ch0
FPGALINK41=fpga-0013:acl0:ch3-fpga-0013:acl1:ch2
FPGALINK42=fpga-0013:acl1:ch1-fpga-0001:acl1:ch0
FPGALINK43=fpga-0013:acl1:ch3-fpga-0014:acl0:ch2
FPGALINK44=fpga-0014:acl0:ch1-fpga-0002:acl0:ch0
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
FPGALINK45=fpga-0014:acl0:ch3-fpga-0014:acl1:ch2
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK46=fpga-0014:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK47=fpga-0014:acl1:ch3-fpga-0015:acl0:ch2
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK48=fpga-0015:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
FPGALINK49=fpga-0015:acl0:ch3-fpga-0013:acl0:ch2
Topology configuration request accepted after 13.4432649612s
Topology configuration request accepted after 13.4432649612s
-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/LINPACK_SP/520n-21.2.0-20.4.0-iec/hpl_torus_IEC.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
Implementation of the LINPACK benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 2.4
MPI Version:  3.1
Config. Time: Thu Dec 23 16:42:58 UTC 2021
Git Commit:   e851bcf-dirty

Summary:
Block Size                    512
Communication Type            IEC
Data Type                     cl_float
Emulate                       No
Kernel File                   ../../synthesis_artifacts/LINPACK_SP/520n-21.2.0-20.4.0-iec/hpl_torus_IEC.aocx
Kernel Replications           5
MPI Ranks                     25
Matrix Size                   24576
Repetitions                   2
Test Mode                     No
Device                        p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 2.72587e+01 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Torus 0,1Start! 
Torus 1,0Start! 
Torus 0,0Start! 
Torus 2,3Start! 
Torus 2,2Start! 
Torus 3,0Start! 
Torus 2,4Start! 
Torus 0,4Start! 
Torus 1,4Start! 
Torus 3,3Start! 
Torus 1,2Start! 
Torus 4,3Start! 
Torus 4,4Start! 
Torus 0,3Start! 
Torus 3,2Start! 
Torus 0,2Start! 
Torus 3,1Start! 
Torus 3,4Start! 
Torus 1,3Start! 
Torus 4,2Start! 
Torus 1,1Start! 
Torus 2,1Start! 
Torus 2,0Start! 
Torus 4,1Start! 
Torus 4,0Start! 
Torus 0,0End! 
Torus 0,1End! 
Torus 1,0End! 
Torus 2,0End! 
Torus 0,2End! 
Torus 2,1End! 
Torus 1,1End! 
Torus 1,2End! 
Torus 3,0End! 
Torus 0,3End! 
Torus 1,3End! 
Torus 3,1End! 
Torus 2,2End! 
Torus 2,3End! 
Torus 3,2End! 
Torus 0,4End! 
Torus 2,4End! 
Torus 4,0End! 
Torus 4,2End! 
Torus 1,4End! 
Torus 4,1End! 
Torus 4,3End! 
Torus 3,3End! 
Torus 3,4End! 
Torus 4,4End! 
Torus 3,0Start! 
Torus 4,0Start! 
Torus 1,3Start! 
Torus 3,2Start! 
Torus 3,4Start! 
Torus 1,0Start! 
Torus 4,2Start! 
Torus 2,0Start! 
Torus 0,3Start! 
Torus 0,0Start! 
Torus 1,1Start! 
Torus 4,4Start! 
Torus 2,2Start! 
Torus 1,2Start! 
Torus 0,2Start! 
Torus 4,1Start! 
Torus 0,1Start! 
Torus 4,3Start! 
Torus 3,1Start! 
Torus 3,3Start! 
Torus 2,1Start! 
Torus 1,4Start! 
Torus 2,4Start! 
Torus 0,4Start! 
Torus 2,3Start! 
Torus 1,0End! 
Torus 0,0End! 
Torus 0,1End! 
Torus 2,0End! 
Torus 0,2End! 
Torus 2,1End! 
Torus 1,1End! 
Torus 1,2End! 
Torus 3,0End! 
Torus 1,3End! 
Torus 0,3End! 
Torus 3,1End! 
Torus 2,2End! 
Torus 2,3End! 
Torus 3,2End! 
Torus 0,4End! 
Torus 2,4End! 
Torus 4,0End! 
Torus 1,4End! 
Torus 4,2End! 
Torus 4,3End! 
Torus 4,1End! 
Torus 3,3End! 
Torus 3,4End! 
Torus 4,4End! 
Execution Time: 1.28968e+03 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
  norm. resid        resid       machep   
    3.22926e-08    5.84126e-05    1.19209e-07
Validation Time: 7.02820e-02 s
         Method           best           mean         GFLOPS
          total    5.94456e+01    5.94507e+01    2.08086e+04
           GEFA    5.94456e+01    5.94507e+01    2.08081e+04
           GESL    5.60000e-08    6.05000e-08    5.39268e+08
Validation: SUCCESS!
