# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_RAM_try1.srcs/sources_1/ip/floating_point_1/sim/floating_point_1.vhd" \
"../../../../VGA_RAM_try1.srcs/sources_1/ip/floating_point_div/sim/floating_point_div.vhd" \
"../../../../VGA_RAM_try1.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" \
"../../../../VGA_RAM_try1.srcs/sources_1/ip/cordic_sin/sim/cordic_sin.vhd" \

# Do not sort compile order
nosort
