{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.433046,
	"cts__clock__skew__setup__pre_repair": 0.48017,
	"cts__clock__skew__hold__pre_repair": 0.48017,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.233097,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.188682,
	"cts__timing__drv__max_cap__pre_repair": 7,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 186,
	"cts__power__internal__total__pre_repair": 0.0962961,
	"cts__power__switching__total__pre_repair": 0.0780126,
	"cts__power__leakage__total__pre_repair": 0.00403356,
	"cts__power__total__pre_repair": 0.178342,
	"cts__design__io__pre_repair": 2039,
	"cts__design__die__area__pre_repair": 396774,
	"cts__design__core__area__pre_repair": 383402,
	"cts__design__instance__count__pre_repair": 82778,
	"cts__design__instance__area__pre_repair": 175087,
	"cts__design__instance__count__stdcell__pre_repair": 82778,
	"cts__design__instance__area__stdcell__pre_repair": 175087,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.456666,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.456666,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.433046,
	"cts__clock__skew__setup__post_repair": 0.48017,
	"cts__clock__skew__hold__post_repair": 0.48017,
	"cts__timing__drv__max_slew_limit__post_repair": 0.233097,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.188682,
	"cts__timing__drv__max_cap__post_repair": 7,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 186,
	"cts__power__internal__total__post_repair": 0.0962961,
	"cts__power__switching__total__post_repair": 0.0780126,
	"cts__power__leakage__total__post_repair": 0.00403356,
	"cts__power__total__post_repair": 0.178342,
	"cts__design__io__post_repair": 2039,
	"cts__design__die__area__post_repair": 396774,
	"cts__design__core__area__post_repair": 383402,
	"cts__design__instance__count__post_repair": 82778,
	"cts__design__instance__area__post_repair": 175087,
	"cts__design__instance__count__stdcell__post_repair": 82778,
	"cts__design__instance__area__stdcell__post_repair": 175087,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.456666,
	"cts__design__instance__utilization__stdcell__post_repair": 0.456666,
	"cts__design__instance__displacement__total": 949.126,
	"cts__design__instance__displacement__mean": 0.011,
	"cts__design__instance__displacement__max": 5.3375,
	"cts__route__wirelength__estimated": 1.81509e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 3,
	"cts__design__instance__displacement__total": 1.933,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 1.5285,
	"cts__route__wirelength__estimated": 1.81514e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.431067,
	"cts__clock__skew__setup": 0.479907,
	"cts__clock__skew__hold": 0.479907,
	"cts__timing__drv__max_slew_limit": 0.235895,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.188169,
	"cts__timing__drv__max_cap": 7,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0963028,
	"cts__power__switching__total": 0.0782087,
	"cts__power__leakage__total": 0.00403359,
	"cts__power__total": 0.178545,
	"cts__design__io": 2039,
	"cts__design__die__area": 396774,
	"cts__design__core__area": 383402,
	"cts__design__instance__count": 82781,
	"cts__design__instance__area": 175089,
	"cts__design__instance__count__stdcell": 82781,
	"cts__design__instance__area__stdcell": 175089,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.456672,
	"cts__design__instance__utilization__stdcell": 0.456672
}