
;; Function getint (getint_, funcdef_no=0, decl_uid=3500, cgraph_uid=0, symbol_order=0)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=752, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=704, prev_offset=0)
Can eliminate 20 to 6 (offset=-32, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 12:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 13:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 24:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 29:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 34:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 37:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) r  (2) 0  (3) rm {*movdicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 47:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 50:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 51:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 52:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) rBwBz {*call}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 59:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 66:  (0) r  (1) r  (2) le {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 67:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 0 in insn 69:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
      Creating newreg=227 from oldreg=175, assigning class GENERAL_REGS to r227
   69: r227:SI={(flags:CCGOC>=0)?[frame:DI-0x34]:r227:SI}
      REG_DEAD r175:SI
      REG_DEAD flags:CCGOC
    Inserting insn reload before:
  367: r227:SI=r175:SI
    Inserting insn reload after:
  368: r152:SI=r227:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) r {*cmpsi_ccno_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 73:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 74:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 75:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 76:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 77:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (1) rBwBz {*call_value}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 82:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 83:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) rm  (1) re {*cmpdi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 87:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 88:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (0) =rm  (1) 0  (2) re {*subdi_1}
            0 Costly set: reject++
            1 Small class reload: reject+=3
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 90:  (0) r  (1) rm {*extendsidi2_rex64}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 91:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 92
	 Choosing alt 0 in insn 92:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 94:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 101:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 102:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 103:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 104:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 107:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 109:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 110:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 114:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 119:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 118:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 122:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 121:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 123:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 124:  (0) r {*cmpsi_ccno_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 127:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 128:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 129:  (0) rm  (1) re {*cmpdi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 131:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 132:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) rm  (1) re {*cmpdi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 136:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 137:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 138:  (0) =rm  (1) 0  (2) re {*subdi_1}
            0 Costly set: reject++
            1 Small class reload: reject+=3
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 139:  (0) r  (1) rm {*extendsidi2_rex64}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 140:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 141
	 Choosing alt 0 in insn 141:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 145:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 150:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 151:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 152:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 153:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 154:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 155:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 157:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 159:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 160:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) q {*cmpqi_ccno_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 164:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 165:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 166:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 167:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 168:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 169:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 170:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 171:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 174:  (0) r  (2) 0  (3) rm {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 175:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 176:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 177:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 182:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 183
	 Choosing alt 0 in insn 183:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 184:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 185:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 186:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 188:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 189:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 190:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 191:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 192:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 193:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 195:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 194:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 196:  (0) r  (2) 0  (3) rm {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 197:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 198:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 199:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 204:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 205
	 Choosing alt 0 in insn 205:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 206:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 207:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 208:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 209:  (0) r  (1) rm {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 212:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 217:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 218:  (0) r  (1) rm {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 221:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 223:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 224:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 225:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 226:  (0) rm  (1) 0  (2) re {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 231:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 232:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 233:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 234:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 235:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 236:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 240:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 243:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 244:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 248:  (0) r  (1) rm {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 251:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 257:  (0) ?mr {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 260:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 265:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 268:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 269:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 272:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 273:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 274:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 275:  (0) r  (1) r  (2) le {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 276:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 278:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 277:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 279:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 280:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 281:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 282:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 283:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 284:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 287:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 289:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 291:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 292:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 293:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
	 Choosing alt 0 in insn 294:  (0) =qm  (1) %0  (2) qn {*andqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 295:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 298:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 299:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 300:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 303:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 304:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 305:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 306:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 307:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 308:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 309:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 310:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 313:  (0) rBwBz {*call}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 314:  (0) rm  (1) 0  (2) re {*addsi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 320:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 322:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 323:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 324:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 325:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 331:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 332:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 333:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 334:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 339:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 340:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 34
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 35
EBB 30
EBB 31
EBB 32
EBB 33

********** Pseudo live ranges #1: **********

  BB 33
  BB 31
   Insn 358: point = 0, n_alt = -1
   Insn 334: point = 0, n_alt = 1
   Insn 333: point = 1, n_alt = 3
   Insn 332: point = 2, n_alt = 1
   Insn 331: point = 3, n_alt = 3
  BB 32
   Insn 348: point = 4, n_alt = -1
   Insn 340: point = 4, n_alt = 1
   Insn 339: point = 5, n_alt = 3
  BB 30
   Insn 326: point = 6, n_alt = -1
   Insn 325: point = 6, n_alt = 0
   Insn 324: point = 7, n_alt = 0
   Insn 323: point = 9, n_alt = 0
   Insn 322: point = 10, n_alt = 0
   Insn 321: point = 10, n_alt = -1
   Insn 320: point = 11, n_alt = 3
  BB 35
   Insn 365: point = 12, n_alt = -1
  BB 27
   Insn 296: point = 12, n_alt = -1
   Insn 295: point = 12, n_alt = 0
   Insn 294: point = 13, n_alt = 0
   Insn 293: point = 13, n_alt = 0
   Insn 292: point = 15, n_alt = 0
   Insn 291: point = 17, n_alt = 0
  BB 29
   Insn 355: point = 19, n_alt = -1
   Insn 314: point = 19, n_alt = 1
   Insn 313: point = 19, n_alt = 0
   Insn 312: point = 19, n_alt = -1
   Insn 311: point = 20, n_alt = -1
   Insn 310: point = 21, n_alt = 0
   Insn 309: point = 21, n_alt = 3
   Insn 308: point = 22, n_alt = 3
   Insn 307: point = 24, n_alt = 3
   Insn 306: point = 25, n_alt = 1
   Insn 305: point = 27, n_alt = 0
   Insn 304: point = 29, n_alt = 0
   Insn 303: point = 31, n_alt = 0
  BB 28
   Insn 301: point = 33, n_alt = -1
   Insn 300: point = 33, n_alt = 0
   Insn 299: point = 34, n_alt = 0
   Insn 298: point = 35, n_alt = 0
  BB 26
   Insn 289: point = 36, n_alt = 1
   Insn 288: point = 36, n_alt = 0
   Insn 287: point = 38, n_alt = 3
   Insn 286: point = 39, n_alt = 0
   Insn 285: point = 39, n_alt = -1
   Insn 284: point = 40, n_alt = 3
   Insn 283: point = 41, n_alt = 1
   Insn 282: point = 41, n_alt = 1
   Insn 281: point = 41, n_alt = 5
   Insn 280: point = 41, n_alt = 1
   Insn 279: point = 42, n_alt = 0
   Insn 277: point = 44, n_alt = 1
   Insn 278: point = 44, n_alt = 0
   Insn 276: point = 45, n_alt = 5
   Insn 275: point = 46, n_alt = 3
   Insn 274: point = 47, n_alt = 1
   Insn 273: point = 47, n_alt = 5
   Insn 272: point = 48, n_alt = 4
  BB 25
   Insn 269: point = 49, n_alt = 1
   Insn 268: point = 50, n_alt = 3
  BB 24
   Insn 265: point = 52, n_alt = 0
  BB 23
   Insn 263: point = 53, n_alt = -1
   Insn 262: point = 53, n_alt = 0
   Insn 261: point = 53, n_alt = 0
   Insn 260: point = 55, n_alt = 3
  BB 22
   Insn 258: point = 56, n_alt = -1
   Insn 257: point = 56, n_alt = 1
  BB 34
   Insn 362: point = 56, n_alt = -1
  BB 12
   Insn 162: point = 56, n_alt = -1
   Insn 161: point = 56, n_alt = 0
   Insn 160: point = 57, n_alt = 0
   Insn 159: point = 58, n_alt = 0
  BB 21
   Insn 353: point = 59, n_alt = -1
   Insn 251: point = 59, n_alt = 1
  BB 20
   Insn 249: point = 60, n_alt = -1
   Insn 248: point = 60, n_alt = 1
   Insn 247: point = 61, n_alt = 0
  BB 16
   Insn 351: point = 63, n_alt = -1
   Insn 226: point = 63, n_alt = 1
   Insn 225: point = 63, n_alt = 1
   Insn 224: point = 64, n_alt = 3
   Insn 223: point = 65, n_alt = 3
   Insn 222: point = 67, n_alt = 0
   Insn 221: point = 69, n_alt = 3
  BB 14
   Insn 349: point = 71, n_alt = -1
   Insn 212: point = 71, n_alt = 1
  BB 19
   Insn 244: point = 72, n_alt = 1
   Insn 243: point = 73, n_alt = 0
  BB 18
   Insn 240: point = 76, n_alt = 0
  BB 17
   Insn 238: point = 78, n_alt = -1
   Insn 237: point = 78, n_alt = 0
   Insn 236: point = 78, n_alt = 0
   Insn 235: point = 79, n_alt = 1
   Insn 234: point = 80, n_alt = 3
   Insn 233: point = 81, n_alt = 3
   Insn 232: point = 83, n_alt = 0
   Insn 231: point = 85, n_alt = 3
  BB 15
   Insn 219: point = 87, n_alt = -1
   Insn 218: point = 87, n_alt = 1
   Insn 217: point = 88, n_alt = 0
  BB 13
   Insn 210: point = 90, n_alt = -1
   Insn 209: point = 90, n_alt = 1
   Insn 208: point = 91, n_alt = 0
   Insn 207: point = 92, n_alt = 1
   Insn 206: point = 93, n_alt = 0
   Insn 205: point = 95, n_alt = 0
   Insn 204: point = 97, n_alt = 0
   Insn 203: point = 98, n_alt = -1
   Insn 202: point = 99, n_alt = 0
   Insn 201: point = 99, n_alt = -1
   Insn 200: point = 100, n_alt = -1
   Insn 199: point = 101, n_alt = 0
   Insn 198: point = 101, n_alt = 4
   Insn 197: point = 101, n_alt = 0
   Insn 196: point = 101, n_alt = 1
   Insn 194: point = 103, n_alt = 0
   Insn 195: point = 103, n_alt = 0
   Insn 193: point = 104, n_alt = 0
   Insn 192: point = 106, n_alt = 1
   Insn 191: point = 108, n_alt = 0
   Insn 190: point = 109, n_alt = 3
   Insn 189: point = 111, n_alt = 0
   Insn 188: point = 113, n_alt = 0
   Insn 187: point = 115, n_alt = 0
   Insn 186: point = 116, n_alt = 3
   Insn 185: point = 117, n_alt = 1
   Insn 184: point = 118, n_alt = 0
   Insn 183: point = 120, n_alt = 0
   Insn 182: point = 122, n_alt = 0
   Insn 181: point = 123, n_alt = -1
   Insn 180: point = 124, n_alt = 0
   Insn 179: point = 124, n_alt = -1
   Insn 178: point = 125, n_alt = -1
   Insn 177: point = 126, n_alt = 0
   Insn 176: point = 126, n_alt = 4
   Insn 175: point = 126, n_alt = 0
   Insn 174: point = 126, n_alt = 1
   Insn 172: point = 128, n_alt = 0
   Insn 173: point = 128, n_alt = 0
   Insn 171: point = 129, n_alt = 0
   Insn 170: point = 131, n_alt = 1
   Insn 169: point = 133, n_alt = 0
   Insn 168: point = 134, n_alt = 3
   Insn 167: point = 136, n_alt = 0
   Insn 166: point = 138, n_alt = 0
   Insn 165: point = 140, n_alt = 0
   Insn 164: point = 141, n_alt = 3
  BB 11
   Insn 157: point = 143, n_alt = 1
   Insn 156: point = 143, n_alt = 0
   Insn 155: point = 144, n_alt = 1
   Insn 154: point = 144, n_alt = 1
   Insn 153: point = 145, n_alt = 3
   Insn 152: point = 146, n_alt = 1
   Insn 151: point = 147, n_alt = 0
   Insn 150: point = 149, n_alt = 3
  BB 10
   Insn 145: point = 150, n_alt = 0
   Insn 144: point = 150, n_alt = -1
   Insn 143: point = 151, n_alt = 0
   Insn 142: point = 151, n_alt = -1
   Insn 141: point = 152, n_alt = 0
   Insn 140: point = 154, n_alt = 3
   Insn 139: point = 155, n_alt = 1
   Insn 138: point = 157, n_alt = 0
   Insn 137: point = 159, n_alt = 1
   Insn 136: point = 160, n_alt = 1
  BB 9
   Insn 134: point = 163, n_alt = -1
   Insn 133: point = 163, n_alt = 0
   Insn 132: point = 164, n_alt = 1
   Insn 131: point = 165, n_alt = 1
   Insn 129: point = 166, n_alt = 0
   Insn 128: point = 167, n_alt = 1
   Insn 127: point = 168, n_alt = 1
  BB 8
   Insn 125: point = 170, n_alt = -1
   Insn 124: point = 170, n_alt = 0
   Insn 123: point = 170, n_alt = 0
   Insn 121: point = 172, n_alt = 1
   Insn 122: point = 172, n_alt = 0
   Insn 120: point = 173, n_alt = 0
   Insn 118: point = 175, n_alt = 0
   Insn 119: point = 175, n_alt = 0
   Insn 115: point = 176, n_alt = 0
   Insn 114: point = 176, n_alt = 0
   Insn 113: point = 178, n_alt = 0
  BB 7
   Insn 111: point = 179, n_alt = -1
   Insn 110: point = 179, n_alt = 1
   Insn 109: point = 179, n_alt = 1
   Insn 108: point = 180, n_alt = -1
   Insn 107: point = 181, n_alt = 0
   Insn 106: point = 181, n_alt = 0
   Insn 105: point = 181, n_alt = -1
   Insn 104: point = 182, n_alt = 0
   Insn 103: point = 182, n_alt = 4
   Insn 102: point = 182, n_alt = 0
   Insn 101: point = 182, n_alt = 3
   Insn 100: point = 183, n_alt = 0
   Insn 99: point = 183, n_alt = -1
  BB 6
   Insn 96: point = 185, n_alt = 0
   Insn 95: point = 185, n_alt = -1
   Insn 94: point = 186, n_alt = 0
   Insn 93: point = 186, n_alt = -1
   Insn 92: point = 187, n_alt = 0
   Insn 91: point = 189, n_alt = 3
   Insn 90: point = 190, n_alt = 1
   Insn 89: point = 192, n_alt = 0
   Insn 88: point = 194, n_alt = 1
   Insn 87: point = 195, n_alt = 1
  BB 5
   Insn 85: point = 198, n_alt = -1
   Insn 84: point = 198, n_alt = 0
   Insn 83: point = 199, n_alt = 1
   Insn 82: point = 200, n_alt = 1
   Insn 81: point = 201, n_alt = 0
   Insn 80: point = 201, n_alt = -1
   Insn 79: point = 202, n_alt = -1
   Insn 78: point = 202, n_alt = -1
   Insn 77: point = 203, n_alt = 3
   Insn 76: point = 204, n_alt = 1
   Insn 75: point = 206, n_alt = 0
   Insn 74: point = 206, n_alt = 1
   Insn 73: point = 207, n_alt = 1
  BB 4
   Insn 71: point = 209, n_alt = -1
   Insn 70: point = 209, n_alt = 0
   Insn 368: point = 209, n_alt = -1
	Hard reg 3 is preferable by r227 with profit 1
   Insn 69: point = 211, n_alt = 0
   Insn 367: point = 211, n_alt = -1
	Hard reg 3 is preferable by r227 with profit 1
	Hard reg 0 is preferable by r227 with profit 1
   Insn 67: point = 213, n_alt = 1
   Insn 68: point = 213, n_alt = 0
   Insn 66: point = 214, n_alt = 3
   Insn 65: point = 216, n_alt = 0
   Insn 63: point = 218, n_alt = 1
   Insn 64: point = 218, n_alt = 0
   Insn 59: point = 219, n_alt = 1
   Insn 58: point = 219, n_alt = 0
   Insn 57: point = 219, n_alt = -1
   Insn 56: point = 220, n_alt = -1
   Insn 55: point = 220, n_alt = -1
   Insn 54: point = 221, n_alt = -1
   Insn 53: point = 222, n_alt = 0
   Insn 52: point = 222, n_alt = 4
   Insn 51: point = 222, n_alt = 3
   Insn 50: point = 223, n_alt = 3
   Insn 49: point = 225, n_alt = 0
   Insn 47: point = 227, n_alt = 1
   Insn 48: point = 227, n_alt = 0
   Insn 46: point = 228, n_alt = 0
   Insn 44: point = 230, n_alt = 1
   Insn 45: point = 230, n_alt = 0
   Insn 43: point = 231, n_alt = -1
   Insn 42: point = 233, n_alt = -1
   Insn 41: point = 235, n_alt = -1
   Insn 40: point = 236, n_alt = 0
   Insn 39: point = 236, n_alt = -1
   Insn 38: point = 237, n_alt = 1
   Insn 36: point = 239, n_alt = 0
   Insn 37: point = 239, n_alt = 2
   Insn 35: point = 240, n_alt = 0
   Insn 34: point = 242, n_alt = 0
   Insn 33: point = 244, n_alt = 0
   Insn 31: point = 246, n_alt = 1
   Insn 32: point = 246, n_alt = 0
   Insn 30: point = 247, n_alt = 1
   Insn 29: point = 248, n_alt = 0
   Insn 28: point = 250, n_alt = 0
   Insn 24: point = 251, n_alt = 1
  BB 3
   Insn 21: point = 253, n_alt = 0
  BB 2
   Insn 19: point = 254, n_alt = -1
   Insn 18: point = 254, n_alt = 0
   Insn 17: point = 254, n_alt = 0
   Insn 13: point = 255, n_alt = 2
   Insn 12: point = 256, n_alt = 3
   Insn 11: point = 257, n_alt = 0
   Insn 10: point = 259, n_alt = 0
   Insn 6: point = 260, n_alt = 1
   Insn 5: point = 260, n_alt = 5
   Insn 4: point = 260, n_alt = 5
   Insn 3: point = 260, n_alt = 5
   Insn 2: point = 260, n_alt = 5
 r87: [256..257]
 r88: [255..260]
 r89: [243..244]
 r90: [241..242]
 r91: [238..240]
 r92: [236..237]
 r93: [220..228]
 r94: [224..225]
 r95: [219..223]
 r97: [215..216]
 r98: [205..207]
 r99: [205..206]
 r100: [202..204]
 r101: [198..200]
 r102: [198..199]
 r103: [193..195]
 r104: [193..194]
 r105: [186..192]
 r106: [188..190]
 r107: [185..187]
 r108: [166..168]
 r109: [166..167]
 r111: [163..165]
 r112: [163..164]
 r113: [158..160]
 r114: [158..159]
 r115: [151..157]
 r116: [153..155]
 r117: [150..152]
 r118: [125..134]
 r119: [130..131]
 r120: [127..129]
 r121: [124..126]
 r122: [121..123]
 r123: [119..120]
 r124: [100..109]
 r125: [105..106]
 r126: [102..104]
 r127: [99..101]
 r128: [96..98]
 r129: [94..95]
 r130: [66..67]
 r131: [63..65]
 r132: [82..83]
 r133: [79..81]
 r134: [41..42]
 r135: [16..17]
 r136: [14..15]
 r137: [12..13]
 r138: [28..29]
 r139: [26..27]
 r140: [20..22]
 r141: [8..9]
 r142: [6..7]
 r143: [251..254]
 r144: [78..78] [74..76]
 r145: [49..53]
 r148: [232..233]
 r149: [183..231]
 r151: [191..214]
 r152: [196..209]
 r153: [174..176]
 r155: [156..173]
 r156: [161..170]
 r157: [56..143]
 r158: [56..57]
 r159: [12..36]
 r160: [33..34]
 r161: [258..259]
 r165: [247..248]
 r166: [249..250]
 r167: [245..246]
 r168: [238..239]
 r169: [234..235]
 r170: [229..230]
 r171: [226..227]
 r172: [221..222]
 r174: [217..218]
 r175: [212..213]
 r176: [201..203]
 r177: [188..189]
 r178: [181..182]
 r179: [179..180]
 r180: [177..178]
 r182: [174..175]
 r183: [171..172]
 r184: [153..154]
 r185: [148..149]
 r186: [146..147]
 r187: [144..145]
 r188: [135..141]
 r189: [137..138]
 r190: [139..140]
 r191: [135..136]
 r192: [132..133]
 r193: [127..128]
 r194: [121..122]
 r195: [117..118]
 r196: [110..116]
 r197: [112..113]
 r198: [114..115]
 r199: [110..111]
 r200: [107..108]
 r201: [102..103]
 r202: [96..97]
 r203: [92..93]
 r204: [90..91]
 r205: [87..88]
 r206: [68..69]
 r207: [63..64]
 r208: [84..85]
 r209: [79..80]
 r210: [72..73]
 r211: [60..61]
 r212: [54..55]
 r213: [49..50]
 r214: [47..48]
 r215: [45..46]
 r216: [43..44]
 r217: [39..40]
 r218: [37..38]
 r219: [30..31]
 r220: [23..25]
 r221: [23..24]
 r222: [19..21]
 r223: [10..11]
 r224: [2..3]
 r225: [0..1]
 r226: [4..5]
 r227: [210..211]
Compressing live ranges: from 261 to 193 - 73%
Ranges after the compression:
 r87: [189..190]
 r88: [189..192]
 r89: [179..180]
 r90: [177..178]
 r91: [175..176]
 r92: [173..174]
 r93: [161..166]
 r94: [163..164]
 r95: [161..162]
 r97: [157..158]
 r98: [151..152]
 r99: [151..152]
 r100: [149..150]
 r101: [147..148]
 r102: [147..148]
 r103: [145..146]
 r104: [145..146]
 r105: [139..144]
 r106: [141..142]
 r107: [139..140]
 r108: [127..128]
 r109: [127..128]
 r111: [125..126]
 r112: [125..126]
 r113: [123..124]
 r114: [123..124]
 r115: [117..122]
 r116: [119..120]
 r117: [117..118]
 r118: [97..104]
 r119: [101..102]
 r120: [99..100]
 r121: [97..98]
 r122: [95..96]
 r123: [93..94]
 r124: [77..84]
 r125: [81..82]
 r126: [79..80]
 r127: [77..78]
 r128: [75..76]
 r129: [73..74]
 r130: [52..53]
 r131: [50..51]
 r132: [63..64]
 r133: [61..62]
 r134: [34..35]
 r135: [16..17]
 r136: [14..15]
 r137: [12..13]
 r138: [24..25]
 r139: [22..23]
 r140: [18..19]
 r141: [8..9]
 r142: [6..7]
 r143: [187..188]
 r144: [58..60]
 r145: [42..43]
 r148: [169..170]
 r149: [139..168]
 r151: [143..156]
 r152: [147..152]
 r153: [131..132]
 r155: [121..130]
 r156: [125..128]
 r157: [46..110]
 r158: [46..47]
 r159: [12..29]
 r160: [28..29]
 r161: [191..192]
 r165: [183..184]
 r166: [185..186]
 r167: [181..182]
 r168: [175..176]
 r169: [171..172]
 r170: [167..168]
 r171: [165..166]
 r172: [161..162]
 r174: [159..160]
 r175: [155..156]
 r176: [149..150]
 r177: [141..142]
 r178: [137..138]
 r179: [135..136]
 r180: [133..134]
 r182: [131..132]
 r183: [129..130]
 r184: [119..120]
 r185: [115..116]
 r186: [113..114]
 r187: [111..112]
 r188: [105..110]
 r189: [107..108]
 r190: [109..110]
 r191: [105..106]
 r192: [103..104]
 r193: [99..100]
 r194: [95..96]
 r195: [91..92]
 r196: [85..90]
 r197: [87..88]
 r198: [89..90]
 r199: [85..86]
 r200: [83..84]
 r201: [79..80]
 r202: [75..76]
 r203: [71..72]
 r204: [69..70]
 r205: [67..68]
 r206: [54..55]
 r207: [50..51]
 r208: [65..66]
 r209: [61..62]
 r210: [56..57]
 r211: [48..49]
 r212: [44..45]
 r213: [42..43]
 r214: [40..41]
 r215: [38..39]
 r216: [36..37]
 r217: [32..33]
 r218: [30..31]
 r219: [26..27]
 r220: [20..21]
 r221: [20..21]
 r222: [18..19]
 r223: [10..11]
 r224: [2..3]
 r225: [0..1]
 r226: [4..5]
 r227: [153..154]

********** Assignment #1: **********

	 Assigning to 227 (cl=GENERAL_REGS, orig=175, freq=3, tfirst=227, tfreq=3)...
	   Assign 0 to reload r227 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=752, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=704, prev_offset=0)
Can eliminate 20 to 6 (offset=-32, prev_offset=-32)
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 12
changing reg in insn 33
changing reg in insn 34
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 38
changing reg in insn 36
changing reg in insn 38
changing reg in insn 39
changing reg in insn 46
changing reg in insn 55
changing reg in insn 49
changing reg in insn 50
changing reg in insn 50
changing reg in insn 57
changing reg in insn 65
changing reg in insn 66
changing reg in insn 73
changing reg in insn 76
changing reg in insn 75
changing reg in insn 74
changing reg in insn 76
changing reg in insn 75
changing reg in insn 76
changing reg in insn 78
changing reg in insn 82
changing reg in insn 84
changing reg in insn 83
changing reg in insn 84
changing reg in insn 87
changing reg in insn 89
changing reg in insn 88
changing reg in insn 89
changing reg in insn 89
changing reg in insn 93
changing reg in insn 90
changing reg in insn 92
changing reg in insn 95
changing reg in insn 127
changing reg in insn 129
changing reg in insn 128
changing reg in insn 129
changing reg in insn 131
changing reg in insn 133
changing reg in insn 132
changing reg in insn 133
changing reg in insn 136
changing reg in insn 138
changing reg in insn 137
changing reg in insn 138
changing reg in insn 138
changing reg in insn 142
changing reg in insn 139
changing reg in insn 141
changing reg in insn 144
changing reg in insn 168
changing reg in insn 178
changing reg in insn 170
changing reg in insn 171
changing reg in insn 171
changing reg in insn 174
changing reg in insn 172
changing reg in insn 174
changing reg in insn 179
changing reg in insn 181
changing reg in insn 183
changing reg in insn 183
changing reg in insn 184
changing reg in insn 190
changing reg in insn 200
changing reg in insn 192
changing reg in insn 193
changing reg in insn 193
changing reg in insn 196
changing reg in insn 194
changing reg in insn 196
changing reg in insn 201
changing reg in insn 203
changing reg in insn 205
changing reg in insn 205
changing reg in insn 206
changing reg in insn 222
changing reg in insn 223
changing reg in insn 223
changing reg in insn 225
changing reg in insn 232
changing reg in insn 233
changing reg in insn 233
changing reg in insn 235
changing reg in insn 279
changing reg in insn 280
changing reg in insn 291
changing reg in insn 292
changing reg in insn 292
changing reg in insn 294
changing reg in insn 293
changing reg in insn 295
changing reg in insn 294
changing reg in insn 304
changing reg in insn 305
changing reg in insn 305
changing reg in insn 306
changing reg in insn 308
changing reg in insn 311
changing reg in insn 323
changing reg in insn 324
changing reg in insn 324
changing reg in insn 325
changing reg in insn 21
changing reg in insn 17
changing reg in insn 24
changing reg in insn 18
changing reg in insn 240
changing reg in insn 236
changing reg in insn 243
changing reg in insn 237
changing reg in insn 265
changing reg in insn 261
changing reg in insn 269
changing reg in insn 262
changing reg in insn 42
changing reg in insn 43
changing reg in insn 43
changing reg in insn 99
changing reg in insn 79
changing reg in insn 56
changing reg in insn 66
changing reg in insn 90
changing reg in insn 88
changing reg in insn 82
changing reg in insn 74
changing reg in insn 87
changing reg in insn 83
changing reg in insn 73
changing reg in insn 70
changing reg in insn 114
changing reg in insn 120
changing reg in insn 118
changing reg in insn 115
changing reg in insn 120
changing reg in insn 139
changing reg in insn 137
changing reg in insn 131
changing reg in insn 128
changing reg in insn 123
changing reg in insn 136
changing reg in insn 132
changing reg in insn 127
changing reg in insn 124
changing reg in insn 156
changing reg in insn 159
changing reg in insn 160
changing reg in insn 161
changing reg in insn 288
changing reg in insn 298
changing reg in insn 299
changing reg in insn 300
changing reg in insn 10
changing reg in insn 11
changing reg in insn 29
changing reg in insn 30
changing reg in insn 28
changing reg in insn 29
changing reg in insn 32
changing reg in insn 33
changing reg in insn 37
changing reg in insn 38
changing reg in insn 41
changing reg in insn 42
changing reg in insn 45
changing reg in insn 46
changing reg in insn 48
changing reg in insn 49
changing reg in insn 51
changing reg in insn 54
changing reg in insn 64
changing reg in insn 65
changing reg in insn 68
changing reg in insn 77
changing reg in insn 80
changing reg in insn 91
changing reg in insn 101
changing reg in insn 105
changing reg in insn 108
changing reg in insn 109
changing reg in insn 113
changing reg in insn 114
changing reg in insn 119
changing reg in insn 120
changing reg in insn 122
changing reg in insn 123
changing reg in insn 140
changing reg in insn 150
changing reg in insn 151
changing reg in insn 151
changing reg in insn 152
changing reg in insn 153
changing reg in insn 154
changing reg in insn 164
changing reg in insn 168
changing reg in insn 166
changing reg in insn 167
changing reg in insn 165
changing reg in insn 166
changing reg in insn 167
changing reg in insn 168
changing reg in insn 169
changing reg in insn 170
changing reg in insn 173
changing reg in insn 174
changing reg in insn 182
changing reg in insn 184
changing reg in insn 185
changing reg in insn 186
changing reg in insn 190
changing reg in insn 188
changing reg in insn 189
changing reg in insn 187
changing reg in insn 188
changing reg in insn 189
changing reg in insn 190
changing reg in insn 191
changing reg in insn 192
changing reg in insn 195
changing reg in insn 196
changing reg in insn 204
changing reg in insn 206
changing reg in insn 207
changing reg in insn 208
changing reg in insn 209
changing reg in insn 217
changing reg in insn 218
changing reg in insn 221
changing reg in insn 222
changing reg in insn 224
changing reg in insn 225
changing reg in insn 231
changing reg in insn 232
changing reg in insn 234
changing reg in insn 235
changing reg in insn 243
changing reg in insn 244
changing reg in insn 247
changing reg in insn 248
changing reg in insn 260
changing reg in insn 261
changing reg in insn 268
changing reg in insn 269
changing reg in insn 272
changing reg in insn 273
changing reg in insn 275
changing reg in insn 276
changing reg in insn 278
changing reg in insn 279
changing reg in insn 284
changing reg in insn 285
changing reg in insn 287
changing reg in insn 288
changing reg in insn 303
changing reg in insn 304
changing reg in insn 306
changing reg in insn 308
changing reg in insn 308
changing reg in insn 307
changing reg in insn 308
changing reg in insn 309
changing reg in insn 312
changing reg in insn 320
changing reg in insn 321
changing reg in insn 331
changing reg in insn 332
changing reg in insn 333
changing reg in insn 334
changing reg in insn 339
changing reg in insn 340
deleting insn with uid = 41.
deleting insn with uid = 42.
deleting insn with uid = 57.
deleting insn with uid = 367.
deleting insn with uid = 78.
deleting insn with uid = 93.
deleting insn with uid = 108.
deleting insn with uid = 178.
deleting insn with uid = 200.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 58.
verify found no changes in insn with uid = 81.
verify found no changes in insn with uid = 96.
verify found no changes in insn with uid = 100.
verify found no changes in insn with uid = 107.
verify found no changes in insn with uid = 145.
verify found no changes in insn with uid = 180.
verify found no changes in insn with uid = 202.
verify found no changes in insn with uid = 286.
verify found no changes in insn with uid = 313.
verify found no changes in insn with uid = 322.


getint

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
;;  ref usage 	r0={105d,105u} r1={41d,33u,3e} r2={23d,11u} r3={3d,6u} r4={23d,11u} r5={25d,13u} r6={1d,135u} r7={1d,47u} r8={12d} r9={12d} r10={12d} r11={12d} r12={12d} r13={12d} r14={12d} r15={12d} r17={89d,30u} r18={12d} r19={12d} r20={1d,1u,11e} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={12d} r30={12d} r31={12d} r32={12d} r33={12d} r34={12d} r35={12d} r36={12d} r37={17d,5u} r38={15d,1u} r39={13d} r40={12d} r41={1d,4u} r42={1d,3u} r45={12d} r46={12d} r47={12d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} 
;;    total ref usage 1542{1123d,405u,14e} in 266{254 regular + 12 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 88
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 88
;; lr  def 	 17 [flags] 87 143 161
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -696 [0xfffffffffffffd48])) [10 input+0 S8 A64])
        (reg:DI 5 di [ input ])) "../src/io.f":208 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -704 [0xfffffffffffffd40])) [6 a+0 S8 A64])
        (reg:DI 4 si [ a ])) "../src/io.f":208 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])
        (reg:DI 1 dx [ n ])) "../src/io.f":208 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [12 error+0 S8 A64])
        (reg:DI 2 cx [ error ])) "../src/io.f":208 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -724 [0xfffffffffffffd2c])) [1 _input+0 S4 A32])
        (reg:SI 37 r8 [ _input ])) "../src/io.f":208 82 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:SI 0 ax [161])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -724 [0xfffffffffffffd2c])) [1 _input+0 S4 A32])) "../src/io.f":278 82 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [161]))) "../src/io.f":278 145 {*extendsidi2_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 38 r9 [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":278 81 {*movdi_internal}
     (nil))
(insn 13 12 17 2 (set (reg:DI 39 r10 [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":278 81 {*movdi_internal}
     (nil))
(insn 17 13 18 2 (set (reg:SI 0 ax [orig:143 M.0_61 ] [143])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -724 [0xfffffffffffffd2c])) [1 _input+0 S4 A32])) "../src/io.f":225 82 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:143 M.0_61 ] [143])
            (const_int 128 [0x80]))) "../src/io.f":225 7 {*cmpsi_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) "../src/io.f":225 617 {*jcc_1}
     (nil)
 -> 22)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 143

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 143
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:SI 0 ax [orig:143 M.0_61 ] [143])
        (const_int 128 [0x80])) "../src/io.f":225 82 {*movsi_internal}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 143

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 143
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 143
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 92 93 94 95 97 148 149 151 152 165 166 167 168 169 170 171 172 174 175
(code_label 22 21 23 4 2 (nil) [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 28 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
        (reg:SI 0 ax [orig:143 M.0_61 ] [143])) "../src/io.f":225 82 {*movsi_internal}
     (nil))
(insn 28 24 29 4 (set (reg:SI 0 ax [166])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])) "../src/io.f":226 82 {*movsi_internal}
     (nil))
(insn 29 28 30 4 (parallel [
            (set (reg:SI 0 ax [165])
                (plus:SI (reg:SI 0 ax [166])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":226 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [1 ilen+0 S4 A32])
            (const_int 2 [0x2]))
        (nil)))
(insn 30 29 32 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 ilenp+0 S4 A32])
        (reg:SI 0 ax [165])) "../src/io.f":226 82 {*movsi_internal}
     (nil))
(insn 32 30 31 4 (set (reg:SI 0 ax [167])
        (const_int 0 [0])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 31 32 33 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":229 3 {*cmpsi_ccno_1}
     (nil))
(insn 33 31 34 4 (set (reg:SI 0 ax [orig:89 _3 ] [89])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (reg:SI 0 ax [167]))) "../src/io.f":229 966 {*movsicc_noc}
     (nil))
(insn 34 33 35 4 (parallel [
            (set (reg:SI 0 ax [orig:90 _4 ] [90])
                (plus:SI (reg:SI 0 ax [orig:89 _3 ] [89])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":229 217 {*addsi_1}
     (nil))
(insn 35 34 37 4 (set (reg:DI 0 ax [orig:91 _5 ] [91])
        (sign_extend:DI (reg:SI 0 ax [orig:90 _4 ] [90]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 37 35 36 4 (set (reg:DI 1 dx [168])
        (const_int 1 [0x1])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(insn 36 37 38 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:91 _5 ] [91])
            (const_int 0 [0]))) "../src/io.f":229 4 {*cmpdi_ccno_1}
     (nil))
(insn 38 36 39 4 (set (reg:DI 0 ax [orig:92 _6 ] [92])
        (if_then_else:DI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:91 _5 ] [91])
            (reg:DI 1 dx [168]))) "../src/io.f":229 967 {*movdicc_noc}
     (nil))
(insn 39 38 40 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:92 _6 ] [92])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(call_insn 40 39 43 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x143849c00 __builtin_malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) "../src/io.f":229 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 43 40 45 4 (set (reg/f:DI 42 r13 [orig:149 pstr.1_84 ] [149])
        (reg/f:DI 0 ax [orig:148 _83 ] [148])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(insn 45 43 44 4 (set (reg:SI 0 ax [170])
        (const_int 0 [0])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 44 45 46 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":229 3 {*cmpsi_ccno_1}
     (nil))
(insn 46 44 48 4 (set (reg:SI 0 ax [orig:93 _7 ] [93])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (reg:SI 0 ax [170]))) "../src/io.f":229 966 {*movsicc_noc}
     (nil))
(insn 48 46 47 4 (set (reg:SI 1 dx [171])
        (const_int 0 [0])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 47 48 49 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":229 3 {*cmpsi_ccno_1}
     (nil))
(insn 49 47 50 4 (set (reg:SI 1 dx [orig:94 _8 ] [94])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (reg:SI 1 dx [171]))) "../src/io.f":229 966 {*movsicc_noc}
     (nil))
(insn 50 49 51 4 (parallel [
            (set (reg:SI 5 di [orig:95 _9 ] [95])
                (plus:SI (reg:SI 1 dx [orig:94 _8 ] [94])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":229 217 {*addsi_1}
     (nil))
(insn 51 50 52 4 (set (reg:DI 1 dx [172])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -696 [0xfffffffffffffd48])) [10 input+0 S8 A64])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(insn 52 51 53 4 (set (reg:DI 38 r9)
        (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x143b721b0 *lC0>)) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(insn 53 52 54 4 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 54 53 55 4 (set (reg:DI 2 cx)
        (reg:DI 1 dx [172])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(insn 55 54 56 4 (set (reg:SI 1 dx)
        (reg:SI 0 ax [orig:93 _7 ] [93])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 56 55 58 4 (set (reg:DI 4 si)
        (reg/f:DI 42 r13 [orig:149 pstr.1_84 ] [149])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(call_insn 58 56 59 4 (call (mem:QI (symbol_ref:DI ("_gfortran_concat_string") [flags 0x41]  <function_decl 0x1439c4800 _gfortran_concat_string>) [0 _gfortran_concat_string S1 A8])
        (const_int 0 [0])) "../src/io.f":229 655 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 59 58 64 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":229 3 {*cmpsi_ccno_1}
     (nil))
(insn 64 59 63 4 (set (reg:SI 0 ax [174])
        (const_int 0 [0])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 63 64 65 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":229 3 {*cmpsi_ccno_1}
     (nil))
(insn 65 63 66 4 (set (reg:SI 0 ax [orig:97 _11 ] [97])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (reg:SI 0 ax [174]))) "../src/io.f":229 966 {*movsicc_noc}
     (nil))
(insn 66 65 68 4 (parallel [
            (set (reg:SI 41 r12 [orig:151 _88 ] [151])
                (plus:SI (reg:SI 0 ax [orig:97 _11 ] [97])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":229 217 {*addsi_1}
     (nil))
(insn 68 66 67 4 (set (reg:SI 0 ax [175])
        (const_int 0 [0])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 67 68 69 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -52 [0xffffffffffffffcc])) [1 ilenp+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":229 3 {*cmpsi_ccno_1}
     (nil))
(insn 69 67 368 4 (set (reg:SI 0 ax [175])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -52 [0xffffffffffffffcc])) [1 ilenp+0 S4 A32])
            (reg:SI 0 ax [175]))) "../src/io.f":229 966 {*movsicc_noc}
     (nil))
(insn 368 69 70 4 (set (reg:SI 3 bx [orig:152 _89 ] [152])
        (reg:SI 0 ax [175])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 70 368 71 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [orig:152 _89 ] [152])
            (const_int 0 [0]))) "../src/io.f":229 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 71 70 72 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../src/io.f":229 617 {*jcc_1}
     (nil)
 -> 97)
;;  succ:       5 (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149 151 152

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149 151 152
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 98 99 100 101 102 176
(note 72 71 73 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 5 (set (reg:DI 1 dx [orig:98 _12 ] [98])
        (sign_extend:DI (reg:SI 3 bx [orig:152 _89 ] [152]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 74 73 75 5 (set (reg:DI 0 ax [orig:99 _13 ] [99])
        (sign_extend:DI (reg:SI 41 r12 [orig:151 _88 ] [151]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 75 74 76 5 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 1 dx [orig:98 _12 ] [98])
            (reg:DI 0 ax [orig:99 _13 ] [99]))) "../src/io.f":229 8 {*cmpdi_1}
     (nil))
(insn 76 75 77 5 (set (reg:DI 1 dx [orig:100 _14 ] [100])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 1 dx [orig:98 _12 ] [98])
            (reg:DI 0 ax [orig:99 _13 ] [99]))) "../src/io.f":229 967 {*movdicc_noc}
     (nil))
(insn 77 76 79 5 (parallel [
            (set (reg:DI 0 ax [176])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":229 218 {*adddi_1}
     (nil))
(insn 79 77 80 5 (set (reg:DI 4 si)
        (reg/f:DI 42 r13 [orig:149 pstr.1_84 ] [149])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(insn 80 79 81 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [176])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(call_insn 81 80 82 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memmove") [flags 0x41]  <function_decl 0x14386f400 __builtin_memmove>) [0 __builtin_memmove S1 A8])
            (const_int 0 [0]))) "../src/io.f":229 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 82 81 83 5 (set (reg:DI 1 dx [orig:101 _15 ] [101])
        (sign_extend:DI (reg:SI 41 r12 [orig:151 _88 ] [151]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 83 82 84 5 (set (reg:DI 0 ax [orig:102 _16 ] [102])
        (sign_extend:DI (reg:SI 3 bx [orig:152 _89 ] [152]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 84 83 85 5 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 1 dx [orig:101 _15 ] [101])
            (reg:DI 0 ax [orig:102 _16 ] [102]))) "../src/io.f":229 8 {*cmpdi_1}
     (nil))
(jump_insn 85 84 86 5 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../src/io.f":229 617 {*jcc_1}
     (nil)
 -> 97)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149 151 152

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 152
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 103 104 105 106 107 177
(note 86 85 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 6 (set (reg:DI 1 dx [orig:103 _17 ] [103])
        (sign_extend:DI (reg:SI 3 bx [orig:152 _89 ] [152]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 88 87 89 6 (set (reg:DI 0 ax [orig:104 _18 ] [104])
        (sign_extend:DI (reg:SI 41 r12 [orig:151 _88 ] [151]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 89 88 90 6 (parallel [
            (set (reg:DI 1 dx [orig:105 _19 ] [105])
                (minus:DI (reg:DI 1 dx [orig:103 _17 ] [103])
                    (reg:DI 0 ax [orig:104 _18 ] [104])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":229 274 {*subdi_1}
     (nil))
(insn 90 89 91 6 (set (reg:DI 0 ax [orig:106 _20 ] [106])
        (sign_extend:DI (reg:SI 41 r12 [orig:151 _88 ] [151]))) "../src/io.f":229 145 {*extendsidi2_rex64}
     (nil))
(insn 91 90 92 6 (parallel [
            (set (reg:DI 2 cx [177])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":229 218 {*adddi_1}
     (nil))
(insn 92 91 94 6 (parallel [
            (set (reg/f:DI 0 ax [orig:107 _21 ] [107])
                (plus:DI (reg:DI 0 ax [orig:106 _20 ] [106])
                    (reg:DI 2 cx [177])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":229 218 {*adddi_1}
     (nil))
(insn 94 92 95 6 (set (reg:SI 4 si)
        (const_int 32 [0x20])) "../src/io.f":229 82 {*movsi_internal}
     (nil))
(insn 95 94 96 6 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:107 _21 ] [107])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(call_insn 96 95 97 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x14386f600 __builtin_memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) "../src/io.f":229 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       4
;;              6 (FALLTHRU)
;;              5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 178 179
(code_label 97 96 98 7 3 (nil) [2 uses])
(note 98 97 99 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 7 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [orig:149 pstr.1_84 ] [149])) "../src/io.f":229 81 {*movdi_internal}
     (nil))
(call_insn 100 99 101 7 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x143849b00 __builtin_free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) "../src/io.f":229 655 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 101 100 102 7 (parallel [
            (set (reg:DI 0 ax [178])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":232 218 {*adddi_1}
     (nil))
(insn 102 101 103 7 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":232 82 {*movsi_internal}
     (nil))
(insn 103 102 104 7 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x143b72240 *lC1>)) "../src/io.f":232 81 {*movdi_internal}
     (nil))
(insn 104 103 105 7 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":232 82 {*movsi_internal}
     (nil))
(insn 105 104 106 7 (set (reg:DI 4 si)
        (reg:DI 0 ax [178])) "../src/io.f":232 81 {*movdi_internal}
     (nil))
(insn 106 105 107 7 (set (reg:SI 5 di)
        (const_int 130 [0x82])) "../src/io.f":232 82 {*movsi_internal}
     (nil))
(call_insn/i 107 106 109 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":232 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 109 107 110 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
        (reg:SI 0 ax [179])) "../src/io.f":232 82 {*movsi_internal}
     (nil))
(insn 110 109 111 7 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":233 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 111 110 112 7 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 148)
            (pc))) "../src/io.f":233 617 {*jcc_1}
     (nil)
 -> 148)
;;  succ:       8 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 153 155 156 180 182 183
(note 112 111 113 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 8 (set (reg:SI 0 ax [180])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":233 82 {*movsi_internal}
     (nil))
(insn 114 113 115 8 (parallel [
            (set (reg:SI 0 ax [orig:153 _94 ] [153])
                (plus:SI (reg:SI 0 ax [180])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":233 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 115 114 119 8 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:153 _94 ] [153])
            (const_int 0 [0]))) "../src/io.f":233 3 {*cmpsi_ccno_1}
     (nil))
(insn 119 115 118 8 (set (reg:SI 1 dx [182])
        (const_int 0 [0])) "../src/io.f":233 82 {*movsi_internal}
     (nil))
(insn 118 119 120 8 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:153 _94 ] [153])
            (const_int 0 [0]))) "../src/io.f":233 3 {*cmpsi_ccno_1}
     (nil))
(insn 120 118 122 8 (set (reg:SI 1 dx [orig:155 _96 ] [155])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:153 _94 ] [153])
            (reg:SI 1 dx [182]))) "../src/io.f":233 966 {*movsicc_noc}
     (nil))
(insn 122 120 121 8 (set (reg:SI 0 ax [183])
        (const_int 0 [0])) "../src/io.f":233 82 {*movsi_internal}
     (nil))
(insn 121 122 123 8 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":233 3 {*cmpsi_ccno_1}
     (nil))
(insn 123 121 124 8 (set (reg:SI 0 ax [orig:156 _97 ] [156])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (reg:SI 0 ax [183]))) "../src/io.f":233 966 {*movsicc_noc}
     (nil))
(insn 124 123 125 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:156 _97 ] [156])
            (const_int 0 [0]))) "../src/io.f":233 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 125 124 126 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 148)
            (pc))) "../src/io.f":233 617 {*jcc_1}
     (nil)
 -> 148)
;;  succ:       9 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 155 156

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 155 156
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 155 156
;; lr  def 	 17 [flags] 108 109 111 112
(note 126 125 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 9 (set (reg:DI 4 si [orig:108 _22 ] [108])
        (sign_extend:DI (reg:SI 0 ax [orig:156 _97 ] [156]))) "../src/io.f":233 145 {*extendsidi2_rex64}
     (nil))
(insn 128 127 129 9 (set (reg:DI 2 cx [orig:109 _23 ] [109])
        (sign_extend:DI (reg:SI 1 dx [orig:155 _96 ] [155]))) "../src/io.f":233 145 {*extendsidi2_rex64}
     (nil))
(insn 129 128 131 9 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 4 si [orig:108 _22 ] [108])
            (reg:DI 2 cx [orig:109 _23 ] [109]))) "../src/io.f":233 8 {*cmpdi_1}
     (nil))
(insn 131 129 132 9 (set (reg:DI 4 si [orig:111 _25 ] [111])
        (sign_extend:DI (reg:SI 1 dx [orig:155 _96 ] [155]))) "../src/io.f":233 145 {*extendsidi2_rex64}
     (nil))
(insn 132 131 133 9 (set (reg:DI 2 cx [orig:112 _26 ] [112])
        (sign_extend:DI (reg:SI 0 ax [orig:156 _97 ] [156]))) "../src/io.f":233 145 {*extendsidi2_rex64}
     (nil))
(insn 133 132 134 9 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 4 si [orig:111 _25 ] [111])
            (reg:DI 2 cx [orig:112 _26 ] [112]))) "../src/io.f":233 8 {*cmpdi_1}
     (nil))
(jump_insn 134 133 135 9 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 148)
            (pc))) "../src/io.f":233 617 {*jcc_1}
     (nil)
 -> 148)
;;  succ:       10 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 155 156

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 155 156
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 155 156
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 113 114 115 116 117 184
(note 135 134 136 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 10 (set (reg:DI 2 cx [orig:113 _27 ] [113])
        (sign_extend:DI (reg:SI 0 ax [orig:156 _97 ] [156]))) "../src/io.f":233 145 {*extendsidi2_rex64}
     (nil))
(insn 137 136 138 10 (set (reg:DI 0 ax [orig:114 _28 ] [114])
        (sign_extend:DI (reg:SI 1 dx [orig:155 _96 ] [155]))) "../src/io.f":233 145 {*extendsidi2_rex64}
     (nil))
(insn 138 137 139 10 (parallel [
            (set (reg:DI 2 cx [orig:115 _29 ] [115])
                (minus:DI (reg:DI 2 cx [orig:113 _27 ] [113])
                    (reg:DI 0 ax [orig:114 _28 ] [114])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":233 274 {*subdi_1}
     (nil))
(insn 139 138 140 10 (set (reg:DI 0 ax [orig:116 _30 ] [116])
        (sign_extend:DI (reg:SI 1 dx [orig:155 _96 ] [155]))) "../src/io.f":233 145 {*extendsidi2_rex64}
     (nil))
(insn 140 139 141 10 (parallel [
            (set (reg:DI 1 dx [184])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":233 218 {*adddi_1}
     (nil))
(insn 141 140 142 10 (parallel [
            (set (reg/f:DI 0 ax [orig:117 _31 ] [117])
                (plus:DI (reg:DI 0 ax [orig:116 _30 ] [116])
                    (reg:DI 1 dx [184])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":233 218 {*adddi_1}
     (nil))
(insn 142 141 143 10 (set (reg:DI 1 dx)
        (reg:DI 2 cx [orig:115 _29 ] [115])) "../src/io.f":233 81 {*movdi_internal}
     (nil))
(insn 143 142 144 10 (set (reg:SI 4 si)
        (const_int 32 [0x20])) "../src/io.f":233 82 {*movsi_internal}
     (nil))
(insn 144 143 145 10 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:117 _31 ] [117])) "../src/io.f":233 81 {*movdi_internal}
     (nil))
(call_insn 145 144 148 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x14386f600 __builtin_memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) "../src/io.f":233 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL, MODIFIED)
;;  pred:       7
;;              10 (FALLTHRU)
;;              8
;;              9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 157 185 186 187
(code_label 148 145 149 11 4 (nil) [3 uses])
(note 149 148 150 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 150 149 151 11 (set (reg/f:DI 0 ax [185])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":235 81 {*movdi_internal}
     (nil))
(insn 151 150 152 11 (set (reg:SI 0 ax [186])
        (mem:SI (reg/f:DI 0 ax [185]) [1 *n_99(D)+0 S4 A32])) "../src/io.f":235 82 {*movsi_internal}
     (nil))
(insn 152 151 153 11 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 ninp+0 S4 A32])
        (reg:SI 0 ax [186])) "../src/io.f":235 82 {*movsi_internal}
     (nil))
(insn 153 152 154 11 (set (reg/f:DI 0 ax [187])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":238 81 {*movdi_internal}
     (nil))
(insn 154 153 155 11 (set (mem:SI (reg/f:DI 0 ax [187]) [1 *n_99(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":238 82 {*movsi_internal}
     (nil))
(insn 155 154 156 11 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":239 82 {*movsi_internal}
     (nil))
(insn 156 155 157 11 (set (reg:SI 3 bx [orig:157 _103 ] [157])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])) "../src/io.f":240 82 {*movsi_internal}
     (nil))
(insn 157 156 252 11 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 ipass+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":240 82 {*movsi_internal}
     (nil))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              21 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  def 	 17 [flags] 158
(code_label 252 157 158 12 11 (nil) [1 uses])
(note 158 252 159 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [1 ipass+0 S4 A32])
            (reg:SI 3 bx [orig:157 _103 ] [157]))) "../src/io.f":240 7 {*cmpsi_1}
     (nil))
(insn 160 159 161 12 (set (reg:QI 0 ax [orig:158 _105 ] [158])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/io.f":240 613 {*setcc_qi}
     (nil))
(insn 161 160 162 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:158 _105 ] [158])
            (const_int 0 [0]))) "../src/io.f":240 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 162 161 163 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) "../src/io.f":240 617 {*jcc_1}
     (nil)
 -> 361)
;;  succ:       34
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 118 119 120 121 122 123 124 125 126 127 128 129 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204
(note 163 162 164 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 13 (parallel [
            (set (reg:DI 1 dx [188])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":242 218 {*adddi_1}
     (nil))
(insn 165 164 166 13 (set (reg:SI 0 ax [190])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 166 165 167 13 (parallel [
            (set (reg:SI 0 ax [189])
                (plus:SI (reg:SI 0 ax [190])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":242 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 167 166 168 13 (set (reg:DI 0 ax [191])
        (sign_extend:DI (reg:SI 0 ax [189]))) "../src/io.f":242 145 {*extendsidi2_rex64}
     (nil))
(insn 168 167 169 13 (parallel [
            (set (reg/f:DI 4 si [orig:118 _32 ] [118])
                (plus:DI (reg:DI 1 dx [188])
                    (reg:DI 0 ax [191])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":242 218 {*adddi_1}
     (nil))
(insn 169 168 170 13 (set (reg:SI 0 ax [192])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 ilenp+0 S4 A32])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 170 169 171 13 (parallel [
            (set (reg:SI 0 ax [orig:119 _33 ] [119])
                (minus:SI (reg:SI 0 ax [192])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":242 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 ilenp+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 171 170 173 13 (parallel [
            (set (reg:SI 0 ax [orig:120 _34 ] [120])
                (plus:SI (reg:SI 0 ax [orig:119 _33 ] [119])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":242 217 {*addsi_1}
     (nil))
(insn 173 171 172 13 (set (reg:SI 1 dx [193])
        (const_int 0 [0])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 172 173 174 13 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:120 _34 ] [120])
            (const_int 0 [0]))) "../src/io.f":242 3 {*cmpsi_ccno_1}
     (nil))
(insn 174 172 175 13 (set (reg:SI 0 ax [orig:121 _35 ] [121])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:120 _34 ] [120])
            (reg:SI 1 dx [193]))) "../src/io.f":242 966 {*movsicc_noc}
     (nil))
(insn 175 174 176 13 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 176 175 177 13 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x143b722d0 *lC2>)) "../src/io.f":242 81 {*movdi_internal}
     (nil))
(insn 177 176 179 13 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 179 177 180 13 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:121 _35 ] [121])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(call_insn/i 180 179 181 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":242 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 181 180 182 13 (set (reg:SI 1 dx [orig:122 _36 ] [122])
        (reg:SI 0 ax)) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 182 181 183 13 (set (reg:SI 0 ax [194])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 183 182 184 13 (parallel [
            (set (reg:SI 0 ax [orig:123 _37 ] [123])
                (plus:SI (reg:SI 0 ax [194])
                    (reg:SI 1 dx [orig:122 _36 ] [122])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":242 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:122 _36 ] [122])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 184 183 185 13 (parallel [
            (set (reg:SI 0 ax [195])
                (plus:SI (reg:SI 0 ax [orig:123 _37 ] [123])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":242 217 {*addsi_1}
     (nil))
(insn 185 184 186 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 kspace+0 S4 A32])
        (reg:SI 0 ax [195])) "../src/io.f":242 82 {*movsi_internal}
     (nil))
(insn 186 185 187 13 (parallel [
            (set (reg:DI 1 dx [196])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":243 218 {*adddi_1}
     (nil))
(insn 187 186 188 13 (set (reg:SI 0 ax [198])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 188 187 189 13 (parallel [
            (set (reg:SI 0 ax [197])
                (plus:SI (reg:SI 0 ax [198])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":243 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 189 188 190 13 (set (reg:DI 0 ax [199])
        (sign_extend:DI (reg:SI 0 ax [197]))) "../src/io.f":243 145 {*extendsidi2_rex64}
     (nil))
(insn 190 189 191 13 (parallel [
            (set (reg/f:DI 4 si [orig:124 _38 ] [124])
                (plus:DI (reg:DI 1 dx [196])
                    (reg:DI 0 ax [199])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":243 218 {*adddi_1}
     (nil))
(insn 191 190 192 13 (set (reg:SI 0 ax [200])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 ilenp+0 S4 A32])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 192 191 193 13 (parallel [
            (set (reg:SI 0 ax [orig:125 _39 ] [125])
                (minus:SI (reg:SI 0 ax [200])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":243 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 ilenp+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 193 192 195 13 (parallel [
            (set (reg:SI 0 ax [orig:126 _40 ] [126])
                (plus:SI (reg:SI 0 ax [orig:125 _39 ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":243 217 {*addsi_1}
     (nil))
(insn 195 193 194 13 (set (reg:SI 1 dx [201])
        (const_int 0 [0])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 194 195 196 13 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:126 _40 ] [126])
            (const_int 0 [0]))) "../src/io.f":243 3 {*cmpsi_ccno_1}
     (nil))
(insn 196 194 197 13 (set (reg:SI 0 ax [orig:127 _41 ] [127])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:126 _40 ] [126])
            (reg:SI 1 dx [201]))) "../src/io.f":243 966 {*movsicc_noc}
     (nil))
(insn 197 196 198 13 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 198 197 199 13 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x143b72360 *lC3>)) "../src/io.f":243 81 {*movdi_internal}
     (nil))
(insn 199 198 201 13 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 201 199 202 13 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:127 _41 ] [127])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(call_insn/i 202 201 203 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":243 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 203 202 204 13 (set (reg:SI 1 dx [orig:128 _42 ] [128])
        (reg:SI 0 ax)) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 204 203 205 13 (set (reg:SI 0 ax [202])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 205 204 206 13 (parallel [
            (set (reg:SI 0 ax [orig:129 _43 ] [129])
                (plus:SI (reg:SI 0 ax [202])
                    (reg:SI 1 dx [orig:128 _42 ] [128])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":243 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:128 _42 ] [128])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 206 205 207 13 (parallel [
            (set (reg:SI 0 ax [203])
                (plus:SI (reg:SI 0 ax [orig:129 _43 ] [129])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":243 217 {*addsi_1}
     (nil))
(insn 207 206 208 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 kcomma+0 S4 A32])
        (reg:SI 0 ax [203])) "../src/io.f":243 82 {*movsi_internal}
     (nil))
(insn 208 207 209 13 (set (reg:SI 0 ax [204])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":245 82 {*movsi_internal}
     (nil))
(insn 209 208 210 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [204])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [1 kspace+0 S4 A32]))) "../src/io.f":245 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 211 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 215)
            (pc))) "../src/io.f":245 617 {*jcc_1}
     (nil)
 -> 215)
;;  succ:       14 (FALLTHRU)
;;              15
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 211 210 212 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 349 14 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":247 217 {*addsi_1}
     (nil))
(jump_insn 349 212 350 14 (set (pc)
        (label_ref 245)) "../src/io.f":248 649 {jump}
     (nil)
 -> 245)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

(barrier 350 349 215)
;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (RTL, MODIFIED)
;;  pred:       13
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 205
(code_label 215 350 216 15 7 (nil) [1 uses])
(note 216 215 217 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 15 (set (reg:SI 0 ax [205])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":251 82 {*movsi_internal}
     (nil))
(insn 218 217 219 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [205])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [1 kcomma+0 S4 A32]))) "../src/io.f":251 7 {*cmpsi_1}
     (nil))
(jump_insn 219 218 220 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 229)
            (pc))) "../src/io.f":251 617 {*jcc_1}
     (nil)
 -> 229)
;;  succ:       16 (FALLTHRU)
;;              17
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 130 131 206 207
(note 220 219 221 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 222 16 (set (reg/f:DI 0 ax [206])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":253 81 {*movdi_internal}
     (nil))
(insn 222 221 223 16 (set (reg:SI 0 ax [orig:130 _44 ] [130])
        (mem:SI (reg/f:DI 0 ax [206]) [1 *n_99(D)+0 S4 A32])) "../src/io.f":253 82 {*movsi_internal}
     (nil))
(insn 223 222 224 16 (parallel [
            (set (reg:SI 1 dx [orig:131 _45 ] [131])
                (plus:SI (reg:SI 0 ax [orig:130 _44 ] [130])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":253 217 {*addsi_1}
     (nil))
(insn 224 223 225 16 (set (reg/f:DI 0 ax [207])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":253 81 {*movdi_internal}
     (nil))
(insn 225 224 226 16 (set (mem:SI (reg/f:DI 0 ax [207]) [1 *n_99(D)+0 S4 A32])
        (reg:SI 1 dx [orig:131 _45 ] [131])) "../src/io.f":253 82 {*movsi_internal}
     (nil))
(insn 226 225 351 16 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":254 217 {*addsi_1}
     (nil))
(jump_insn 351 226 352 16 (set (pc)
        (label_ref 245)) "../src/io.f":255 649 {jump}
     (nil)
 -> 245)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

(barrier 352 351 229)
;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (RTL, MODIFIED)
;;  pred:       15
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 132 133 144 208 209
(code_label 229 352 230 17 9 (nil) [1 uses])
(note 230 229 231 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 231 230 232 17 (set (reg/f:DI 0 ax [208])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":260 81 {*movdi_internal}
     (nil))
(insn 232 231 233 17 (set (reg:SI 0 ax [orig:132 _46 ] [132])
        (mem:SI (reg/f:DI 0 ax [208]) [1 *n_99(D)+0 S4 A32])) "../src/io.f":260 82 {*movsi_internal}
     (nil))
(insn 233 232 234 17 (parallel [
            (set (reg:SI 1 dx [orig:133 _47 ] [133])
                (plus:SI (reg:SI 0 ax [orig:132 _46 ] [132])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":260 217 {*addsi_1}
     (nil))
(insn 234 233 235 17 (set (reg/f:DI 0 ax [209])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":260 81 {*movdi_internal}
     (nil))
(insn 235 234 236 17 (set (mem:SI (reg/f:DI 0 ax [209]) [1 *n_99(D)+0 S4 A32])
        (reg:SI 1 dx [orig:133 _47 ] [133])) "../src/io.f":260 82 {*movsi_internal}
     (nil))
(insn 236 235 237 17 (set (reg:SI 0 ax [orig:144 M.2_62 ] [144])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 kspace+0 S4 A32])) "../src/io.f":261 82 {*movsi_internal}
     (nil))
(insn 237 236 238 17 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [1 kcomma+0 S4 A32])
            (reg:SI 0 ax [orig:144 M.2_62 ] [144]))) "../src/io.f":261 7 {*cmpsi_1}
     (nil))
(jump_insn 238 237 239 17 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../src/io.f":261 617 {*jcc_1}
     (nil)
 -> 241)
;;  succ:       18 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 157

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 144
(note 239 238 240 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 240 239 241 18 (set (reg:SI 0 ax [orig:144 M.2_62 ] [144])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 kcomma+0 S4 A32])) "../src/io.f":261 82 {*movsi_internal}
     (nil))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 157

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (RTL, MODIFIED)
;;  pred:       17
;;              18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144
;; lr  def 	 17 [flags] 210
(code_label 241 240 242 19 10 (nil) [1 uses])
(note 242 241 243 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 243 242 244 19 (parallel [
            (set (reg:SI 0 ax [210])
                (plus:SI (reg:SI 0 ax [orig:144 M.2_62 ] [144])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":261 217 {*addsi_1}
     (nil))
(insn 244 243 245 19 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])
        (reg:SI 0 ax [210])) "../src/io.f":261 82 {*movsi_internal}
     (nil))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;;              14 [100.0%] 
;;              16 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 211
(code_label 245 244 246 20 8 (nil) [2 uses])
(note 246 245 247 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 20 (set (reg:SI 0 ax [211])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 k+0 S4 A32])) "../src/io.f":263 82 {*movsi_internal}
     (nil))
(insn 248 247 249 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [211])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32]))) "../src/io.f":263 7 {*cmpsi_1}
     (nil))
(jump_insn 249 248 250 20 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) "../src/io.f":263 617 {*jcc_1}
     (nil)
 -> 361)
;;  succ:       34
;;              21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 34, flags: (RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 250 249 251 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 353 21 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -40 [0xffffffffffffffd8])) [1 ipass+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -40 [0xffffffffffffffd8])) [1 ipass+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":240 217 {*addsi_1}
     (nil))
(jump_insn 353 251 354 21 (set (pc)
        (label_ref 252)) "../src/io.f":240 649 {jump}
     (nil)
 -> 252)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 157

(barrier 354 353 361)
;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 22, flags: (RTL, MODIFIED)
;;  pred:       12
;;              20
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 361 354 360 34 21 (nil) [2 uses])
(note 360 361 362 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 362 360 255 34 (const_int 0 [0]) "../src/io.f":264 682 {nop}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 23, flags: (RTL, MODIFIED)
;;  pred:       34 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 255 362 256 22 6 (nil) [0 uses])
(note 256 255 257 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 257 256 258 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [1 ninp+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":267 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 258 257 259 22 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) "../src/io.f":267 617 {*jcc_1}
     (nil)
 -> 270)
;;  succ:       23 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 145 212
(note 259 258 260 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 23 (set (reg/f:DI 0 ax [212])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":267 81 {*movdi_internal}
     (nil))
(insn 261 260 262 23 (set (reg:SI 0 ax [orig:145 M.3_63 ] [145])
        (mem:SI (reg/f:DI 0 ax [212]) [1 *n_99(D)+0 S4 A32])) "../src/io.f":267 82 {*movsi_internal}
     (nil))
(insn 262 261 263 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [1 ninp+0 S4 A32])
            (reg:SI 0 ax [orig:145 M.3_63 ] [145]))) "../src/io.f":267 7 {*cmpsi_1}
     (nil))
(jump_insn 263 262 264 23 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 266)
            (pc))) "../src/io.f":267 617 {*jcc_1}
     (nil)
 -> 266)
;;  succ:       24 (FALLTHRU)
;;              25
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 145

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 145
(note 264 263 265 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 265 264 266 24 (set (reg:SI 0 ax [orig:145 M.3_63 ] [145])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 ninp+0 S4 A32])) "../src/io.f":267 82 {*movsi_internal}
     (nil))
;;  succ:       25 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 145

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (RTL, MODIFIED)
;;  pred:       23
;;              24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 145
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 145
;; lr  def 	 213
(code_label 266 265 267 25 13 (nil) [1 uses])
(note 267 266 268 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 268 267 269 25 (set (reg/f:DI 1 dx [213])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":267 81 {*movdi_internal}
     (nil))
(insn 269 268 270 25 (set (mem:SI (reg/f:DI 1 dx [213]) [1 *n_99(D)+0 S4 A32])
        (reg:SI 0 ax [orig:145 M.3_63 ] [145])) "../src/io.f":267 82 {*movsi_internal}
     (nil))
;;  succ:       26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (RTL, MODIFIED)
;;  pred:       22
;;              25 (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 134 159 214 215 216 217 218
(code_label 270 269 271 26 12 (nil) [1 uses])
(note 271 270 272 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 272 271 273 26 (set (reg/f:DI 0 ax [214])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(insn 273 272 274 26 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -680 [0xfffffffffffffd58])) [5 dt_parm.4.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [214])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(insn 274 273 275 26 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -672 [0xfffffffffffffd60])) [1 dt_parm.4.common.line+0 S4 A128])
        (const_int 268 [0x10c])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 275 274 276 26 (parallel [
            (set (reg:DI 0 ax [215])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 218 {*adddi_1}
     (nil))
(insn 276 275 278 26 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -592 [0xfffffffffffffdb0])) [5 dt_parm.4.internal_unit+0 S8 A128])
        (reg:DI 0 ax [215])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(insn 278 276 277 26 (set (reg:SI 0 ax [216])
        (const_int 0 [0])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 277 278 279 26 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":268 3 {*cmpsi_ccno_1}
     (nil))
(insn 279 277 280 26 (set (reg:SI 0 ax [orig:134 _48 ] [134])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ilen+0 S4 A32])
            (reg:SI 0 ax [216]))) "../src/io.f":268 966 {*movsicc_noc}
     (nil))
(insn 280 279 281 26 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -584 [0xfffffffffffffdb8])) [1 dt_parm.4.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:134 _48 ] [134])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 281 280 282 26 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [5 dt_parm.4.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(insn 282 281 283 26 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -684 [0xfffffffffffffd54])) [1 dt_parm.4.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 283 282 284 26 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -688 [0xfffffffffffffd50])) [1 dt_parm.4.common.flags+0 S4 A128])
        (const_int 16516 [0x4084])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 284 283 285 26 (parallel [
            (set (reg:DI 0 ax [217])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 218 {*adddi_1}
     (nil))
(insn 285 284 286 26 (set (reg:DI 5 di)
        (reg:DI 0 ax [217])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(call_insn 286 285 287 26 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":268 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 287 286 288 26 (set (reg/f:DI 0 ax [218])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(insn 288 287 289 26 (set (reg:SI 3 bx [orig:159 _128 ] [159])
        (mem:SI (reg/f:DI 0 ax [218]) [1 *n_99(D)+0 S4 A32])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 289 288 315 26 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 i+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
;;  succ:       27 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;;              29 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 135 136 137
(code_label 315 289 290 27 15 (nil) [1 uses])
(note 290 315 291 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 27 (set (reg:SI 0 ax [orig:135 _49 ] [135])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -688 [0xfffffffffffffd50])) [1 dt_parm.4.common.flags+0 S4 A128])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 292 291 293 27 (parallel [
            (set (reg:SI 0 ax [orig:136 _50 ] [136])
                (and:SI (reg:SI 0 ax [orig:135 _49 ] [135])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 391 {*andsi_1}
     (nil))
(insn 293 292 294 27 (set (reg:QI 0 ax [orig:137 _51 ] [137])
        (reg:QI 0 ax [orig:136 _50 ] [136])) "../src/io.f":268 84 {*movqi_internal}
     (nil))
(insn 294 293 295 27 (parallel [
            (set (reg:QI 0 ax [orig:137 _51 ] [137])
                (and:QI (reg:QI 0 ax [orig:137 _51 ] [137])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 392 {*andqi_1}
     (nil))
(insn 295 294 296 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:137 _51 ] [137])
            (const_int 0 [0]))) "../src/io.f":268 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 296 295 297 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 364)
            (pc))) "../src/io.f":268 617 {*jcc_1}
     (nil)
 -> 364)
;;  succ:       35
;;              28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159
;; lr  def 	 17 [flags] 160
(note 297 296 298 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 298 297 299 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 i+0 S4 A32])
            (reg:SI 3 bx [orig:159 _128 ] [159]))) "../src/io.f":268 7 {*cmpsi_1}
     (nil))
(insn 299 298 300 28 (set (reg:QI 0 ax [orig:160 _130 ] [160])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/io.f":268 613 {*setcc_qi}
     (nil))
(insn 300 299 301 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:160 _130 ] [160])
            (const_int 0 [0]))) "../src/io.f":268 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 301 300 302 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 364)
            (pc))) "../src/io.f":268 617 {*jcc_1}
     (nil)
 -> 364)
;;  succ:       35
;;              29 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 35, flags: (RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 138 139 140 219 220 221 222
(note 302 301 303 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 303 302 304 29 (set (reg:SI 0 ax [219])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 i+0 S4 A32])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 304 303 305 29 (set (reg:DI 0 ax [orig:138 _52 ] [138])
        (sign_extend:DI (reg:SI 0 ax [219]))) "../src/io.f":268 145 {*extendsidi2_rex64}
     (nil))
(insn 305 304 306 29 (parallel [
            (set (reg:DI 0 ax [orig:139 _53 ] [139])
                (plus:DI (reg:DI 0 ax [orig:138 _52 ] [138])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 218 {*adddi_1}
     (nil))
(insn 306 305 307 29 (parallel [
            (set (reg:DI 1 dx [220])
                (ashift:DI (reg:DI 0 ax [orig:139 _53 ] [139])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 512 {*ashldi3_1}
     (nil))
(insn 307 306 308 29 (set (reg/f:DI 0 ax [221])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -704 [0xfffffffffffffd40])) [6 a+0 S8 A64])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(insn 308 307 309 29 (parallel [
            (set (reg/f:DI 2 cx [orig:140 _54 ] [140])
                (plus:DI (reg:DI 1 dx [220])
                    (reg/f:DI 0 ax [221])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])) [6 a+0 S8 A64])
            (reg:DI 1 dx [220]))
        (nil)))
(insn 309 308 310 29 (parallel [
            (set (reg:DI 0 ax [222])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 218 {*adddi_1}
     (nil))
(insn 310 309 311 29 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 311 310 312 29 (set (reg:DI 4 si)
        (reg/f:DI 2 cx [orig:140 _54 ] [140])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(insn 312 311 313 29 (set (reg:DI 5 di)
        (reg:DI 0 ax [222])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(call_insn 313 312 314 29 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_integer") [flags 0x41]  <function_decl 0x1439d4400 _gfortran_transfer_integer>) [0 _gfortran_transfer_integer S1 A8])
        (const_int 0 [0])) "../src/io.f":268 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 314 313 355 29 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -36 [0xffffffffffffffdc])) [1 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -36 [0xffffffffffffffdc])) [1 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 217 {*addsi_1}
     (nil))
(jump_insn 355 314 356 29 (set (pc)
        (label_ref 315)) "../src/io.f":268 649 {jump}
     (nil)
 -> 315)
;;  succ:       27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159

(barrier 356 355 364)
;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 30, flags: (RTL, MODIFIED)
;;  pred:       27
;;              28
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 364 356 363 35 22 (nil) [2 uses])
(note 363 364 365 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 365 363 318 35 (const_int 0 [0]) "../src/io.f":268 682 {nop}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 31, flags: (RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 141 142 223
(code_label 318 365 319 30 14 (nil) [0 uses])
(note 319 318 320 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 320 319 321 30 (parallel [
            (set (reg:DI 0 ax [223])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 218 {*adddi_1}
     (nil))
(insn 321 320 322 30 (set (reg:DI 5 di)
        (reg:DI 0 ax [223])) "../src/io.f":268 81 {*movdi_internal}
     (nil))
(call_insn 322 321 323 30 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":268 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 323 322 324 30 (set (reg:SI 0 ax [orig:141 _55 ] [141])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -688 [0xfffffffffffffd50])) [1 dt_parm.4.common.flags+0 S4 A128])) "../src/io.f":268 82 {*movsi_internal}
     (nil))
(insn 324 323 325 30 (parallel [
            (set (reg:SI 0 ax [orig:142 _56 ] [142])
                (and:SI (reg:SI 0 ax [orig:141 _55 ] [141])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":268 391 {*andsi_1}
     (nil))
(insn 325 324 326 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:142 _56 ] [142])
            (const_int 1 [0x1]))) "../src/io.f":268 7 {*cmpsi_1}
     (nil))
(jump_insn 326 325 330 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) "../src/io.f":268 617 {*jcc_1}
     (nil)
 -> 357)
;;  succ:       31 (FALLTHRU)
;;              32
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 224 225
(note 330 326 329 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 329 330 331 31 ("L.10") NOTE_INSN_DELETED_LABEL 17)
(insn 331 329 332 31 (set (reg/f:DI 0 ax [224])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [11 n+0 S8 A64])) "../src/io.f":275 81 {*movdi_internal}
     (nil))
(insn 332 331 333 31 (set (mem:SI (reg/f:DI 0 ax [224]) [1 *n_99(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":275 82 {*movsi_internal}
     (nil))
(insn 333 332 334 31 (set (reg/f:DI 0 ax [225])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [12 error+0 S8 A64])) "../src/io.f":276 81 {*movdi_internal}
     (nil))
(insn 334 333 358 31 (set (mem:SI (reg/f:DI 0 ax [225]) [13 *error_137(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":276 82 {*movsi_internal}
     (nil))
(jump_insn 358 334 359 31 (set (pc)
        (label_ref 345)) "../src/io.f":277 649 {jump}
     (nil)
 -> 345)
;;  succ:       33 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 359 358 357)
;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (RTL, MODIFIED)
;;  pred:       30
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 226
(code_label 357 359 338 32 20 (nil) [1 uses])
(note 338 357 339 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 339 338 340 32 (set (reg/f:DI 0 ax [226])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [12 error+0 S8 A64])) "../src/io.f":269 81 {*movdi_internal}
     (nil))
(insn 340 339 348 32 (set (mem:SI (reg/f:DI 0 ax [226]) [13 *error_137(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":269 82 {*movsi_internal}
     (nil))
(insn 348 340 345 32 (const_int 0 [0]) "../src/io.f":270 682 {nop}
     (nil))
;;  succ:       33 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 1, flags: (RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;;              31 [100.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 345 348 346 33 1 (nil) [1 uses])
(note 346 345 366 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 366 346 0 NOTE_INSN_DELETED)

;; Function getflt (getflt_, funcdef_no=1, decl_uid=3552, cgraph_uid=1, symbol_order=1)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=608, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=576, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 12:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 13:  (0) r  (1) Z {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 17:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 20:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 23:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 37:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 41:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =r  (1) g {*movsi_internal}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 48:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=213 from oldreg=139, assigning class GENERAL_REGS to r213
   48: {r213:SI=r213:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  320: r213:SI=r138:SI
    Inserting insn reload after:
  321: r139:SI=r213:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 49
	 Choosing alt 0 in insn 49:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 52:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 56:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 57:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 58:  (0) ?mr {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 65:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 66:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 68:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 75:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 76:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 77:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 78:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 79:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 81:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 82:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 85:  (0) r  (2) 0  (3) rm {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 87:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 94
	 Choosing alt 0 in insn 94:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 95:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 97:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 98:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 99:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 100:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 101:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 102:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 103:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 104:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 107:  (0) r  (2) 0  (3) rm {*movsicc_noc}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 108:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 109:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 117
	 Choosing alt 0 in insn 117:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 118:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 119:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 121:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 122:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 128:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 129:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 130:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 134:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 135:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 142:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 143:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 150:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 153:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 154:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 155:  (0) r  (1) rm {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 158:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 163:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 164:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 165:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 166:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 167:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 168:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 169:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 170:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 173:  (0) r  (2) 0  (3) rm {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 174:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 175:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 176:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 182
	 Choosing alt 0 in insn 182:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 183:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 184:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 185:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 186:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 194:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 195:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 198:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 199:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 200:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 203:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 204:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 210:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 211:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 212:  (0) r  (1) rm {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 215:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 224:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 225:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 226:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 227:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 228:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 229:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 230:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 231:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 232:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 233
	 Choosing alt 0 in insn 233:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 234:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 235:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 236:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 237:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 239:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 238:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 240:  (0) r  (2) 0  (3) rm {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 241:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 242:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 243:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 244:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 245:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 248:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 249:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 250:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 251:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 252:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 253:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 254:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 258:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 259:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 263:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 264:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 270:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 271:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 276:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 277:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 278:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 282:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 283:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 284:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 287:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 288:  (0) r  (1) rm {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 291:  (0) rm  (1) 0  (2) re {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 297:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 298:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 31
EBB 29
EBB 30

********** Pseudo live ranges #1: **********

  BB 30
  BB 25
   Insn 312: point = 0, n_alt = -1
   Insn 271: point = 0, n_alt = 1
   Insn 270: point = 1, n_alt = 3
  BB 29
   Insn 306: point = 2, n_alt = -1
   Insn 298: point = 2, n_alt = 1
   Insn 297: point = 3, n_alt = 3
  BB 31
   Insn 318: point = 4, n_alt = -1
  BB 8
   Insn 73: point = 4, n_alt = -1
   Insn 72: point = 4, n_alt = 0
   Insn 71: point = 5, n_alt = 0
   Insn 70: point = 6, n_alt = 0
  BB 28
   Insn 314: point = 7, n_alt = -1
   Insn 291: point = 7, n_alt = 1
  BB 27
   Insn 289: point = 8, n_alt = -1
   Insn 288: point = 8, n_alt = 1
   Insn 287: point = 9, n_alt = 0
  BB 23
   Insn 309: point = 11, n_alt = -1
   Insn 215: point = 11, n_alt = 1
  BB 16
   Insn 307: point = 12, n_alt = -1
   Insn 158: point = 12, n_alt = 1
  BB 26
   Insn 284: point = 13, n_alt = 1
   Insn 283: point = 14, n_alt = 0
   Insn 282: point = 16, n_alt = 0
   Insn 278: point = 17, n_alt = 1
   Insn 277: point = 18, n_alt = 0
   Insn 276: point = 19, n_alt = 3
  BB 24
   Insn 265: point = 21, n_alt = -1
   Insn 264: point = 21, n_alt = 0
   Insn 263: point = 22, n_alt = 0
   Insn 262: point = 24, n_alt = 0
   Insn 261: point = 25, n_alt = 0
   Insn 260: point = 25, n_alt = -1
   Insn 259: point = 26, n_alt = 3
   Insn 258: point = 27, n_alt = 0
   Insn 257: point = 27, n_alt = -1
   Insn 256: point = 28, n_alt = -1
   Insn 255: point = 29, n_alt = 0
   Insn 254: point = 29, n_alt = 3
   Insn 253: point = 30, n_alt = 3
   Insn 252: point = 32, n_alt = 3
   Insn 251: point = 33, n_alt = 1
   Insn 250: point = 35, n_alt = 0
   Insn 249: point = 37, n_alt = 0
   Insn 248: point = 39, n_alt = 0
   Insn 247: point = 40, n_alt = 0
   Insn 246: point = 40, n_alt = -1
   Insn 245: point = 41, n_alt = 3
   Insn 244: point = 42, n_alt = 1
   Insn 243: point = 42, n_alt = 1
   Insn 242: point = 42, n_alt = 5
   Insn 241: point = 42, n_alt = 1
   Insn 240: point = 43, n_alt = 1
   Insn 238: point = 45, n_alt = 0
   Insn 239: point = 45, n_alt = 0
   Insn 237: point = 46, n_alt = 0
   Insn 236: point = 48, n_alt = 1
   Insn 235: point = 50, n_alt = 0
   Insn 234: point = 51, n_alt = 5
   Insn 233: point = 52, n_alt = 0
   Insn 232: point = 54, n_alt = 3
   Insn 231: point = 55, n_alt = 1
   Insn 230: point = 57, n_alt = 0
   Insn 229: point = 59, n_alt = 0
   Insn 228: point = 60, n_alt = 1
   Insn 227: point = 60, n_alt = 5
   Insn 226: point = 61, n_alt = 4
   Insn 225: point = 62, n_alt = 1
   Insn 224: point = 63, n_alt = 0
   Insn 223: point = 65, n_alt = 0
  BB 22
   Insn 213: point = 67, n_alt = -1
   Insn 212: point = 67, n_alt = 1
   Insn 211: point = 68, n_alt = 0
   Insn 210: point = 69, n_alt = 1
  BB 21
   Insn 207: point = 71, n_alt = 0
  BB 20
   Insn 205: point = 73, n_alt = -1
   Insn 204: point = 73, n_alt = 0
   Insn 203: point = 73, n_alt = 0
  BB 19
   Insn 201: point = 75, n_alt = -1
   Insn 200: point = 75, n_alt = 1
   Insn 199: point = 76, n_alt = 0
   Insn 198: point = 77, n_alt = 1
  BB 18
   Insn 195: point = 78, n_alt = 1
   Insn 194: point = 79, n_alt = 0
   Insn 193: point = 81, n_alt = 0
  BB 17
   Insn 188: point = 83, n_alt = -1
   Insn 187: point = 83, n_alt = 0
   Insn 186: point = 84, n_alt = 0
   Insn 185: point = 86, n_alt = 0
   Insn 184: point = 87, n_alt = 1
   Insn 183: point = 88, n_alt = 0
   Insn 182: point = 90, n_alt = 0
   Insn 181: point = 92, n_alt = 0
   Insn 180: point = 93, n_alt = -1
   Insn 179: point = 94, n_alt = 0
   Insn 178: point = 94, n_alt = -1
   Insn 177: point = 95, n_alt = -1
   Insn 176: point = 96, n_alt = 0
   Insn 175: point = 96, n_alt = 4
   Insn 174: point = 96, n_alt = 0
   Insn 173: point = 96, n_alt = 1
   Insn 171: point = 98, n_alt = 0
   Insn 172: point = 98, n_alt = 0
   Insn 170: point = 99, n_alt = 0
   Insn 169: point = 101, n_alt = 1
   Insn 168: point = 103, n_alt = 0
   Insn 167: point = 104, n_alt = 3
   Insn 166: point = 106, n_alt = 3
   Insn 165: point = 107, n_alt = 1
   Insn 164: point = 109, n_alt = 0
   Insn 163: point = 111, n_alt = 0
  BB 15
   Insn 156: point = 113, n_alt = -1
   Insn 155: point = 113, n_alt = 1
   Insn 154: point = 114, n_alt = 0
   Insn 153: point = 115, n_alt = 1
  BB 14
   Insn 150: point = 117, n_alt = 0
  BB 13
   Insn 148: point = 119, n_alt = -1
   Insn 147: point = 119, n_alt = 0
   Insn 146: point = 119, n_alt = 0
  BB 12
   Insn 143: point = 121, n_alt = 1
   Insn 142: point = 122, n_alt = 0
   Insn 141: point = 124, n_alt = 0
  BB 11
   Insn 136: point = 126, n_alt = -1
   Insn 135: point = 126, n_alt = 0
   Insn 134: point = 127, n_alt = 0
   Insn 133: point = 129, n_alt = 0
  BB 10
   Insn 130: point = 131, n_alt = 1
   Insn 129: point = 132, n_alt = 0
   Insn 128: point = 134, n_alt = 0
  BB 9
   Insn 123: point = 136, n_alt = -1
   Insn 122: point = 136, n_alt = 0
   Insn 121: point = 137, n_alt = 0
   Insn 120: point = 139, n_alt = 0
   Insn 119: point = 140, n_alt = 1
   Insn 118: point = 141, n_alt = 0
   Insn 117: point = 143, n_alt = 0
   Insn 116: point = 145, n_alt = 0
   Insn 115: point = 146, n_alt = -1
   Insn 114: point = 147, n_alt = 0
   Insn 113: point = 147, n_alt = -1
   Insn 112: point = 148, n_alt = -1
   Insn 111: point = 149, n_alt = 0
   Insn 110: point = 149, n_alt = -1
   Insn 109: point = 150, n_alt = 0
   Insn 108: point = 150, n_alt = 3
   Insn 107: point = 151, n_alt = 1
   Insn 105: point = 153, n_alt = 0
   Insn 106: point = 153, n_alt = 0
   Insn 104: point = 154, n_alt = 0
   Insn 103: point = 156, n_alt = 1
   Insn 102: point = 158, n_alt = 0
   Insn 101: point = 159, n_alt = 3
   Insn 100: point = 161, n_alt = 3
   Insn 99: point = 162, n_alt = 1
   Insn 98: point = 164, n_alt = 0
   Insn 97: point = 166, n_alt = 0
   Insn 96: point = 167, n_alt = 1
   Insn 95: point = 168, n_alt = 0
   Insn 94: point = 170, n_alt = 0
   Insn 93: point = 172, n_alt = 0
   Insn 92: point = 173, n_alt = -1
   Insn 91: point = 174, n_alt = 0
   Insn 90: point = 174, n_alt = -1
   Insn 89: point = 175, n_alt = -1
   Insn 88: point = 176, n_alt = 0
   Insn 87: point = 176, n_alt = 4
   Insn 86: point = 176, n_alt = 0
   Insn 85: point = 176, n_alt = 1
   Insn 83: point = 178, n_alt = 0
   Insn 84: point = 178, n_alt = 0
   Insn 82: point = 179, n_alt = 0
   Insn 81: point = 181, n_alt = 1
   Insn 80: point = 183, n_alt = 0
   Insn 79: point = 184, n_alt = 3
   Insn 78: point = 186, n_alt = 3
   Insn 77: point = 187, n_alt = 1
   Insn 76: point = 189, n_alt = 0
   Insn 75: point = 191, n_alt = 0
  BB 7
   Insn 68: point = 193, n_alt = 1
   Insn 67: point = 193, n_alt = 0
   Insn 66: point = 194, n_alt = 1
   Insn 65: point = 194, n_alt = 1
  BB 6
   Insn 59: point = 194, n_alt = -1
   Insn 58: point = 194, n_alt = 1
   Insn 57: point = 194, n_alt = 1
   Insn 56: point = 195, n_alt = 3
  BB 5
   Insn 53: point = 196, n_alt = 1
   Insn 52: point = 197, n_alt = 0
   Insn 51: point = 199, n_alt = -1
   Insn 50: point = 201, n_alt = 0
   Insn 49: point = 203, n_alt = 0
   Insn 321: point = 205, n_alt = -1
	Hard reg 1 is preferable by r213 with profit 1
   Insn 48: point = 207, n_alt = 0
   Insn 320: point = 207, n_alt = -1
   Insn 47: point = 208, n_alt = 0
  BB 4
   Insn 45: point = 209, n_alt = -1
   Insn 44: point = 209, n_alt = 1
   Insn 43: point = 209, n_alt = 1
   Insn 42: point = 210, n_alt = 0
   Insn 41: point = 212, n_alt = 3
  BB 3
   Insn 38: point = 213, n_alt = 1
   Insn 37: point = 214, n_alt = 0
   Insn 36: point = 216, n_alt = 0
  BB 2
   Insn 31: point = 217, n_alt = -1
   Insn 30: point = 217, n_alt = 1
   Insn 29: point = 217, n_alt = 1
   Insn 28: point = 218, n_alt = -1
   Insn 27: point = 219, n_alt = 0
   Insn 26: point = 219, n_alt = -1
   Insn 25: point = 220, n_alt = -1
   Insn 24: point = 221, n_alt = 0
   Insn 23: point = 221, n_alt = 4
   Insn 22: point = 221, n_alt = 0
   Insn 21: point = 221, n_alt = 0
   Insn 20: point = 222, n_alt = 3
   Insn 19: point = 223, n_alt = 1
   Insn 18: point = 224, n_alt = 0
   Insn 17: point = 225, n_alt = 6
   Insn 13: point = 225, n_alt = 2
   Insn 12: point = 226, n_alt = 3
   Insn 11: point = 227, n_alt = 0
   Insn 10: point = 229, n_alt = 0
   Insn 6: point = 230, n_alt = 1
   Insn 5: point = 230, n_alt = 5
   Insn 4: point = 230, n_alt = 5
   Insn 3: point = 230, n_alt = 5
   Insn 2: point = 230, n_alt = 5
 r87: [226..227]
 r88: [225..230]
 r89: [198..199]
 r90: [175..184]
 r91: [180..181]
 r92: [177..179]
 r93: [174..176]
 r94: [171..173]
 r95: [169..170]
 r96: [148..159]
 r97: [155..156]
 r98: [152..154]
 r99: [147..151]
 r100: [144..146]
 r101: [142..143]
 r102: [136..137]
 r103: [126..127]
 r104: [95..104]
 r105: [100..101]
 r106: [97..99]
 r107: [94..96]
 r108: [91..93]
 r109: [89..90]
 r110: [83..84]
 r111: [51..52]
 r112: [47..48]
 r113: [44..46]
 r114: [42..43]
 r115: [36..37]
 r116: [34..35]
 r117: [28..30]
 r118: [23..24]
 r119: [21..22]
 r120: [119..119] [115..117]
 r121: [73..73] [69..71]
 r124: [4..193]
 r125: [4..5]
 r126: [228..229]
 r128: [223..224]
 r129: [220..222]
 r130: [219..221]
 r131: [217..218]
 r134: [213..214]
 r135: [215..216]
 r136: [211..212]
 r137: [209..210]
 r138: [204..208]
 r139: [204..205]
 r140: [202..203]
 r141: [200..201]
 r142: [196..197]
 r143: [194..195]
 r144: [188..189]
 r145: [190..191]
 r146: [185..187]
 r147: [185..186]
 r148: [182..183]
 r149: [177..178]
 r150: [171..172]
 r151: [167..168]
 r152: [163..164]
 r153: [165..166]
 r154: [160..162]
 r155: [160..161]
 r156: [157..158]
 r157: [152..153]
 r158: [149..150]
 r159: [144..145]
 r160: [140..141]
 r161: [138..139]
 r164: [131..132]
 r165: [133..134]
 r166: [128..129]
 r169: [121..122]
 r170: [123..124]
 r171: [113..114]
 r172: [108..109]
 r173: [110..111]
 r174: [105..107]
 r175: [105..106]
 r176: [102..103]
 r177: [97..98]
 r178: [91..92]
 r179: [87..88]
 r180: [85..86]
 r183: [78..79]
 r184: [80..81]
 r185: [75..76]
 r186: [67..68]
 r189: [62..63]
 r190: [64..65]
 r191: [60..61]
 r192: [56..57]
 r193: [58..59]
 r194: [53..55]
 r195: [53..54]
 r196: [49..50]
 r197: [44..45]
 r198: [40..41]
 r199: [38..39]
 r200: [31..33]
 r201: [31..32]
 r202: [27..29]
 r203: [25..26]
 r204: [0..1]
 r205: [17..19]
 r206: [17..18]
 r209: [13..14]
 r210: [15..16]
 r211: [8..9]
 r212: [2..3]
 r213: [206..207]
Compressing live ranges: from 231 to 182 - 78%
Ranges after the compression:
 r87: [178..179]
 r88: [178..181]
 r89: [154..155]
 r90: [136..143]
 r91: [140..141]
 r92: [138..139]
 r93: [136..137]
 r94: [134..135]
 r95: [132..133]
 r96: [116..123]
 r97: [120..121]
 r98: [118..119]
 r99: [116..117]
 r100: [114..115]
 r101: [112..113]
 r102: [106..107]
 r103: [98..99]
 r104: [75..82]
 r105: [79..80]
 r106: [77..78]
 r107: [75..76]
 r108: [73..74]
 r109: [71..72]
 r110: [65..66]
 r111: [40..41]
 r112: [36..37]
 r113: [34..35]
 r114: [32..33]
 r115: [26..27]
 r116: [24..25]
 r117: [20..21]
 r118: [16..17]
 r119: [14..15]
 r120: [91..93]
 r121: [56..58]
 r124: [4..149]
 r125: [4..5]
 r126: [180..181]
 r128: [176..177]
 r129: [174..175]
 r130: [174..175]
 r131: [172..173]
 r134: [168..169]
 r135: [170..171]
 r136: [166..167]
 r137: [164..165]
 r138: [160..163]
 r139: [160..161]
 r140: [158..159]
 r141: [156..157]
 r142: [152..153]
 r143: [150..151]
 r144: [146..147]
 r145: [148..149]
 r146: [144..145]
 r147: [144..145]
 r148: [142..143]
 r149: [138..139]
 r150: [134..135]
 r151: [130..131]
 r152: [126..127]
 r153: [128..129]
 r154: [124..125]
 r155: [124..125]
 r156: [122..123]
 r157: [118..119]
 r158: [116..117]
 r159: [114..115]
 r160: [110..111]
 r161: [108..109]
 r164: [102..103]
 r165: [104..105]
 r166: [100..101]
 r169: [94..95]
 r170: [96..97]
 r171: [89..90]
 r172: [85..86]
 r173: [87..88]
 r174: [83..84]
 r175: [83..84]
 r176: [81..82]
 r177: [77..78]
 r178: [73..74]
 r179: [69..70]
 r180: [67..68]
 r183: [61..62]
 r184: [63..64]
 r185: [59..60]
 r186: [54..55]
 r189: [50..51]
 r190: [52..53]
 r191: [48..49]
 r192: [44..45]
 r193: [46..47]
 r194: [42..43]
 r195: [42..43]
 r196: [38..39]
 r197: [34..35]
 r198: [30..31]
 r199: [28..29]
 r200: [22..23]
 r201: [22..23]
 r202: [20..21]
 r203: [18..19]
 r204: [0..1]
 r205: [12..13]
 r206: [12..13]
 r209: [8..9]
 r210: [10..11]
 r211: [6..7]
 r212: [2..3]
 r213: [162..163]

********** Assignment #1: **********

	 Assigning to 213 (cl=GENERAL_REGS, orig=139, freq=3, tfirst=213, tfreq=3)...
	   Assign 1 to reload r213 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=608, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=576, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 12
changing reg in insn 51
changing reg in insn 52
changing reg in insn 79
changing reg in insn 89
changing reg in insn 81
changing reg in insn 82
changing reg in insn 82
changing reg in insn 85
changing reg in insn 83
changing reg in insn 85
changing reg in insn 90
changing reg in insn 92
changing reg in insn 94
changing reg in insn 94
changing reg in insn 95
changing reg in insn 101
changing reg in insn 112
changing reg in insn 103
changing reg in insn 104
changing reg in insn 104
changing reg in insn 107
changing reg in insn 105
changing reg in insn 107
changing reg in insn 113
changing reg in insn 115
changing reg in insn 117
changing reg in insn 117
changing reg in insn 118
changing reg in insn 121
changing reg in insn 122
changing reg in insn 134
changing reg in insn 135
changing reg in insn 167
changing reg in insn 177
changing reg in insn 169
changing reg in insn 170
changing reg in insn 170
changing reg in insn 173
changing reg in insn 171
changing reg in insn 173
changing reg in insn 178
changing reg in insn 180
changing reg in insn 182
changing reg in insn 182
changing reg in insn 183
changing reg in insn 186
changing reg in insn 187
changing reg in insn 233
changing reg in insn 234
changing reg in insn 236
changing reg in insn 237
changing reg in insn 237
changing reg in insn 240
changing reg in insn 238
changing reg in insn 240
changing reg in insn 241
changing reg in insn 249
changing reg in insn 250
changing reg in insn 250
changing reg in insn 251
changing reg in insn 253
changing reg in insn 256
changing reg in insn 262
changing reg in insn 263
changing reg in insn 263
changing reg in insn 264
changing reg in insn 150
changing reg in insn 146
changing reg in insn 153
changing reg in insn 147
changing reg in insn 207
changing reg in insn 203
changing reg in insn 210
changing reg in insn 204
changing reg in insn 67
changing reg in insn 70
changing reg in insn 71
changing reg in insn 72
changing reg in insn 10
changing reg in insn 11
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 25
changing reg in insn 21
changing reg in insn 26
changing reg in insn 28
changing reg in insn 29
changing reg in insn 37
changing reg in insn 38
changing reg in insn 36
changing reg in insn 37
changing reg in insn 41
changing reg in insn 42
changing reg in insn 42
changing reg in insn 43
changing reg in insn 47
changing reg in insn 49
changing reg in insn 50
changing reg in insn 50
changing reg in insn 51
changing reg in insn 52
changing reg in insn 53
changing reg in insn 56
changing reg in insn 57
changing reg in insn 76
changing reg in insn 77
changing reg in insn 75
changing reg in insn 76
changing reg in insn 77
changing reg in insn 79
changing reg in insn 79
changing reg in insn 78
changing reg in insn 79
changing reg in insn 80
changing reg in insn 81
changing reg in insn 84
changing reg in insn 85
changing reg in insn 93
changing reg in insn 95
changing reg in insn 96
changing reg in insn 98
changing reg in insn 99
changing reg in insn 97
changing reg in insn 98
changing reg in insn 99
changing reg in insn 101
changing reg in insn 101
changing reg in insn 100
changing reg in insn 101
changing reg in insn 102
changing reg in insn 103
changing reg in insn 106
changing reg in insn 107
changing reg in insn 108
changing reg in insn 110
changing reg in insn 116
changing reg in insn 118
changing reg in insn 119
changing reg in insn 120
changing reg in insn 121
changing reg in insn 129
changing reg in insn 130
changing reg in insn 128
changing reg in insn 129
changing reg in insn 133
changing reg in insn 134
changing reg in insn 142
changing reg in insn 143
changing reg in insn 141
changing reg in insn 142
changing reg in insn 154
changing reg in insn 155
changing reg in insn 164
changing reg in insn 165
changing reg in insn 163
changing reg in insn 164
changing reg in insn 165
changing reg in insn 167
changing reg in insn 167
changing reg in insn 166
changing reg in insn 167
changing reg in insn 168
changing reg in insn 169
changing reg in insn 172
changing reg in insn 173
changing reg in insn 181
changing reg in insn 183
changing reg in insn 184
changing reg in insn 185
changing reg in insn 186
changing reg in insn 194
changing reg in insn 195
changing reg in insn 193
changing reg in insn 194
changing reg in insn 199
changing reg in insn 200
changing reg in insn 211
changing reg in insn 212
changing reg in insn 224
changing reg in insn 225
changing reg in insn 223
changing reg in insn 224
changing reg in insn 226
changing reg in insn 227
changing reg in insn 230
changing reg in insn 231
changing reg in insn 229
changing reg in insn 230
changing reg in insn 231
changing reg in insn 233
changing reg in insn 232
changing reg in insn 235
changing reg in insn 236
changing reg in insn 239
changing reg in insn 240
changing reg in insn 245
changing reg in insn 246
changing reg in insn 248
changing reg in insn 249
changing reg in insn 251
changing reg in insn 253
changing reg in insn 253
changing reg in insn 252
changing reg in insn 253
changing reg in insn 254
changing reg in insn 257
changing reg in insn 259
changing reg in insn 260
changing reg in insn 270
changing reg in insn 271
changing reg in insn 276
changing reg in insn 278
changing reg in insn 277
changing reg in insn 278
changing reg in insn 283
changing reg in insn 284
changing reg in insn 282
changing reg in insn 283
changing reg in insn 287
changing reg in insn 288
changing reg in insn 297
changing reg in insn 298
deleting insn with uid = 25.
deleting insn with uid = 28.
deleting insn with uid = 321.
deleting insn with uid = 51.
deleting insn with uid = 89.
deleting insn with uid = 112.
deleting insn with uid = 177.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 27.
verify found no changes in insn with uid = 91.
verify found no changes in insn with uid = 114.
verify found no changes in insn with uid = 179.
verify found no changes in insn with uid = 247.
verify found no changes in insn with uid = 258.
verify found no changes in insn with uid = 261.


getflt

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 38 [r9] 39 [r10]
;;  ref usage 	r0={97d,98u} r1={29d,22u,8e} r2={13d,6u} r3={1d,1u} r4={13d,6u} r5={15d,8u} r6={1d,138u} r7={1d,38u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r17={73d,19u} r18={7d} r19={7d} r20={1d,1u,29e} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={12d,5u} r38={9d} r39={8d} r40={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} 
;;    total ref usage 1101{722d,342u,37e} in 219{212 regular + 7 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 88
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 126 128 129 130 131
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [10 input+0 S8 A64])
        (reg:DI 5 di [ input ])) "../src/io.f":112 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [14 rnum+0 S8 A64])
        (reg:DI 4 si [ rnum ])) "../src/io.f":112 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 nr+0 S8 A64])
        (reg:DI 1 dx [ nr ])) "../src/io.f":112 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [12 error+0 S8 A64])
        (reg:DI 2 cx [ error ])) "../src/io.f":112 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -580 [0xfffffffffffffdbc])) [1 _input+0 S4 A32])
        (reg:SI 37 r8 [ _input ])) "../src/io.f":112 82 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:SI 0 ax [126])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -580 [0xfffffffffffffdbc])) [1 _input+0 S4 A32])) "../src/io.f":204 82 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [126]))) "../src/io.f":204 145 {*extendsidi2_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 38 r9 [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":204 81 {*movdi_internal}
     (nil))
(insn 13 12 17 2 (set (reg:DI 39 r10 [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":204 81 {*movdi_internal}
     (nil))
(insn 17 13 18 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -61 [0xffffffffffffffc3])) [2 tab+0 S1 A8])
        (const_int 9 [0x9])) "../src/io.f":128 84 {*movqi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SI 0 ax [128])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -580 [0xfffffffffffffdbc])) [1 _input+0 S4 A32])) "../src/io.f":131 82 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])
        (reg:SI 0 ax [128])) "../src/io.f":131 82 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 4 si [129])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [10 input+0 S8 A64])) "../src/io.f":134 81 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:SI 0 ax [130])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -580 [0xfffffffffffffdbc])) [1 _input+0 S4 A32])) "../src/io.f":134 82 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":134 82 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x143b72240 *lC1>)) "../src/io.f":134 81 {*movdi_internal}
     (nil))
(insn 24 23 26 2 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":134 82 {*movsi_internal}
     (nil))
(insn 26 24 27 2 (set (reg:SI 5 di)
        (reg:SI 0 ax [130])) "../src/io.f":134 82 {*movsi_internal}
     (nil))
(call_insn/i 27 26 29 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":134 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 29 27 30 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
        (reg:SI 0 ax [131])) "../src/io.f":134 82 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":135 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 31 30 32 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../src/io.f":135 617 {*jcc_1}
     (nil)
 -> 39)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 134 135
(note 32 31 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 36 32 37 3 (set (reg:SI 0 ax [135])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":135 82 {*movsi_internal}
     (nil))
(insn 37 36 38 3 (parallel [
            (set (reg:SI 0 ax [134])
                (plus:SI (reg:SI 0 ax [135])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":135 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 38 37 39 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])
        (reg:SI 0 ax [134])) "../src/io.f":135 82 {*movsi_internal}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 136 137
(code_label 39 38 40 4 24 (nil) [1 uses])
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 4 (set (reg/f:DI 0 ax [136])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 nr+0 S8 A64])) "../src/io.f":138 81 {*movdi_internal}
     (nil))
(insn 42 41 43 4 (set (reg:SI 0 ax [137])
        (mem:SI (reg/f:DI 0 ax [136]) [1 *nr_59(D)+0 S4 A32])) "../src/io.f":138 82 {*movsi_internal}
     (nil))
(insn 43 42 44 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 ninp+0 S4 A32])
        (reg:SI 0 ax [137])) "../src/io.f":138 82 {*movsi_internal}
     (nil))
(insn 44 43 45 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ninp+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":139 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) "../src/io.f":139 617 {*jcc_1}
     (nil)
 -> 54)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 138 139 140 141 142
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 320 5 (set (reg:SI 0 ax [138])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":139 82 {*movsi_internal}
     (nil))
(insn 320 47 48 5 (set (reg:SI 1 dx [139])
        (reg:SI 0 ax [138])) "../src/io.f":139 82 {*movsi_internal}
     (nil))
(insn 48 320 49 5 (parallel [
            (set (reg:SI 1 dx [139])
                (lshiftrt:SI (reg:SI 1 dx [139])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":139 544 {*lshrsi3_1}
     (nil))
(insn 49 48 50 5 (parallel [
            (set (reg:SI 0 ax [140])
                (plus:SI (reg:SI 0 ax [138])
                    (reg:SI 1 dx [139])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":139 217 {*addsi_1}
     (nil))
(insn 50 49 52 5 (parallel [
            (set (reg:SI 0 ax [141])
                (ashiftrt:SI (reg:SI 0 ax [140])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":139 545 {*ashrsi3_1}
     (nil))
(insn 52 50 53 5 (parallel [
            (set (reg:SI 0 ax [142])
                (plus:SI (reg:SI 0 ax [orig:89 _3 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":139 217 {*addsi_1}
     (nil))
(insn 53 52 54 5 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 ninp+0 S4 A32])
        (reg:SI 0 ax [142])) "../src/io.f":139 82 {*movsi_internal}
     (nil))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 143
(code_label 54 53 55 6 25 (nil) [1 uses])
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 6 (set (reg/f:DI 0 ax [143])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 nr+0 S8 A64])) "../src/io.f":141 81 {*movdi_internal}
     (nil))
(insn 57 56 58 6 (set (mem:SI (reg/f:DI 0 ax [143]) [1 *nr_59(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":141 82 {*movsi_internal}
     (nil))
(insn 58 57 59 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":143 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 59 58 64 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 303)
            (pc))) "../src/io.f":143 617 {*jcc_1}
     (nil)
 -> 303)
;;  succ:       30
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 124
(note 64 59 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 n+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":146 82 {*movsi_internal}
     (nil))
(insn 66 65 67 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":147 82 {*movsi_internal}
     (nil))
(insn 67 66 68 7 (set (reg:SI 3 bx [orig:124 _65 ] [124])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":148 82 {*movsi_internal}
     (nil))
(insn 68 67 292 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 ipass+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":148 82 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              28 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 17 [flags] 125
(code_label 292 68 69 8 39 (nil) [1 uses])
(note 69 292 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 ipass+0 S4 A32])
            (reg:SI 3 bx [orig:124 _65 ] [124]))) "../src/io.f":148 7 {*cmpsi_1}
     (nil))
(insn 71 70 72 8 (set (reg:QI 0 ax [orig:125 _67 ] [125])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/io.f":148 613 {*setcc_qi}
     (nil))
(insn 72 71 73 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:125 _67 ] [125])
            (const_int 0 [0]))) "../src/io.f":148 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 73 72 74 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) "../src/io.f":148 617 {*jcc_1}
     (nil)
 -> 317)
;;  succ:       31
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 91 92 93 94 95 96 97 98 99 100 101 102 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161
(note 74 73 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 9 (set (reg:SI 0 ax [145])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 76 75 77 9 (parallel [
            (set (reg:SI 0 ax [144])
                (plus:SI (reg:SI 0 ax [145])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":150 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 77 76 78 9 (set (reg:DI 1 dx [146])
        (sign_extend:DI (reg:SI 0 ax [144]))) "../src/io.f":150 145 {*extendsidi2_rex64}
     (nil))
(insn 78 77 79 9 (set (reg/f:DI 0 ax [147])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [10 input+0 S8 A64])) "../src/io.f":150 81 {*movdi_internal}
     (nil))
(insn 79 78 80 9 (parallel [
            (set (reg/f:DI 4 si [orig:90 _4 ] [90])
                (plus:DI (reg:DI 1 dx [146])
                    (reg/f:DI 0 ax [147])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":150 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 input+0 S8 A64])
            (reg:DI 1 dx [146]))
        (nil)))
(insn 80 79 81 9 (set (reg:SI 0 ax [148])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 81 80 82 9 (parallel [
            (set (reg:SI 0 ax [orig:91 _5 ] [91])
                (minus:SI (reg:SI 0 ax [148])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":150 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 ilen+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 82 81 84 9 (parallel [
            (set (reg:SI 0 ax [orig:92 _6 ] [92])
                (plus:SI (reg:SI 0 ax [orig:91 _5 ] [91])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":150 217 {*addsi_1}
     (nil))
(insn 84 82 83 9 (set (reg:SI 1 dx [149])
        (const_int 0 [0])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 83 84 85 9 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:92 _6 ] [92])
            (const_int 0 [0]))) "../src/io.f":150 3 {*cmpsi_ccno_1}
     (nil))
(insn 85 83 86 9 (set (reg:SI 0 ax [orig:93 _7 ] [93])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:92 _6 ] [92])
            (reg:SI 1 dx [149]))) "../src/io.f":150 966 {*movsicc_noc}
     (nil))
(insn 86 85 87 9 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 87 86 88 9 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x143b722d0 *lC2>)) "../src/io.f":150 81 {*movdi_internal}
     (nil))
(insn 88 87 90 9 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 90 88 91 9 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:93 _7 ] [93])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(call_insn/i 91 90 92 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":150 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 92 91 93 9 (set (reg:SI 1 dx [orig:94 _8 ] [94])
        (reg:SI 0 ax)) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 93 92 94 9 (set (reg:SI 0 ax [150])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 94 93 95 9 (parallel [
            (set (reg:SI 0 ax [orig:95 _9 ] [95])
                (plus:SI (reg:SI 0 ax [150])
                    (reg:SI 1 dx [orig:94 _8 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":150 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:94 _8 ] [94])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 95 94 96 9 (parallel [
            (set (reg:SI 0 ax [151])
                (plus:SI (reg:SI 0 ax [orig:95 _9 ] [95])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":150 217 {*addsi_1}
     (nil))
(insn 96 95 97 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [1 kblk+0 S4 A32])
        (reg:SI 0 ax [151])) "../src/io.f":150 82 {*movsi_internal}
     (nil))
(insn 97 96 98 9 (set (reg:SI 0 ax [153])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 98 97 99 9 (parallel [
            (set (reg:SI 0 ax [152])
                (plus:SI (reg:SI 0 ax [153])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":151 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 99 98 100 9 (set (reg:DI 1 dx [154])
        (sign_extend:DI (reg:SI 0 ax [152]))) "../src/io.f":151 145 {*extendsidi2_rex64}
     (nil))
(insn 100 99 101 9 (set (reg/f:DI 0 ax [155])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [10 input+0 S8 A64])) "../src/io.f":151 81 {*movdi_internal}
     (nil))
(insn 101 100 102 9 (parallel [
            (set (reg/f:DI 4 si [orig:96 _10 ] [96])
                (plus:DI (reg:DI 1 dx [154])
                    (reg/f:DI 0 ax [155])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":151 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 input+0 S8 A64])
            (reg:DI 1 dx [154]))
        (nil)))
(insn 102 101 103 9 (set (reg:SI 0 ax [156])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 103 102 104 9 (parallel [
            (set (reg:SI 0 ax [orig:97 _11 ] [97])
                (minus:SI (reg:SI 0 ax [156])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":151 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 ilen+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 104 103 106 9 (parallel [
            (set (reg:SI 0 ax [orig:98 _12 ] [98])
                (plus:SI (reg:SI 0 ax [orig:97 _11 ] [97])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":151 217 {*addsi_1}
     (nil))
(insn 106 104 105 9 (set (reg:SI 1 dx [157])
        (const_int 0 [0])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 105 106 107 9 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:98 _12 ] [98])
            (const_int 0 [0]))) "../src/io.f":151 3 {*cmpsi_ccno_1}
     (nil))
(insn 107 105 108 9 (set (reg:SI 0 ax [orig:99 _13 ] [99])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:98 _12 ] [98])
            (reg:SI 1 dx [157]))) "../src/io.f":151 966 {*movsicc_noc}
     (nil))
(insn 108 107 109 9 (parallel [
            (set (reg:DI 1 dx [158])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -61 [0xffffffffffffffc3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":151 218 {*adddi_1}
     (nil))
(insn 109 108 110 9 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 110 109 111 9 (set (reg:DI 2 cx)
        (reg:DI 1 dx [158])) "../src/io.f":151 81 {*movdi_internal}
     (nil))
(insn 111 110 113 9 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 113 111 114 9 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:99 _13 ] [99])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(call_insn/i 114 113 115 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":151 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 115 114 116 9 (set (reg:SI 1 dx [orig:100 _14 ] [100])
        (reg:SI 0 ax)) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 116 115 117 9 (set (reg:SI 0 ax [159])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 117 116 118 9 (parallel [
            (set (reg:SI 0 ax [orig:101 _15 ] [101])
                (plus:SI (reg:SI 0 ax [159])
                    (reg:SI 1 dx [orig:100 _14 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":151 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:100 _14 ] [100])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 118 117 119 9 (parallel [
            (set (reg:SI 0 ax [160])
                (plus:SI (reg:SI 0 ax [orig:101 _15 ] [101])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":151 217 {*addsi_1}
     (nil))
(insn 119 118 120 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 ktab+0 S4 A32])
        (reg:SI 0 ax [160])) "../src/io.f":151 82 {*movsi_internal}
     (nil))
(insn 120 119 121 9 (set (reg:SI 0 ax [161])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":153 82 {*movsi_internal}
     (nil))
(insn 121 120 122 9 (parallel [
            (set (reg:SI 0 ax [orig:102 _16 ] [102])
                (plus:SI (reg:SI 0 ax [161])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":153 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 122 121 123 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])) [1 kblk+0 S4 A32])
            (reg:SI 0 ax [orig:102 _16 ] [102]))) "../src/io.f":153 7 {*cmpsi_1}
     (nil))
(jump_insn 123 122 124 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 131)
            (pc))) "../src/io.f":153 617 {*jcc_1}
     (nil)
 -> 131)
;;  succ:       10 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 164 165
(note 124 123 128 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 128 124 129 10 (set (reg:SI 0 ax [165])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":153 82 {*movsi_internal}
     (nil))
(insn 129 128 130 10 (parallel [
            (set (reg:SI 0 ax [164])
                (plus:SI (reg:SI 0 ax [165])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":153 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 ilen+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 130 129 131 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [1 kblk+0 S4 A32])
        (reg:SI 0 ax [164])) "../src/io.f":153 82 {*movsi_internal}
     (nil))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL, MODIFIED)
;;  pred:       9
;;              10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 103 166
(code_label 131 130 132 11 29 (nil) [1 uses])
(note 132 131 133 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 11 (set (reg:SI 0 ax [166])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":154 82 {*movsi_internal}
     (nil))
(insn 134 133 135 11 (parallel [
            (set (reg:SI 0 ax [orig:103 _17 ] [103])
                (plus:SI (reg:SI 0 ax [166])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":154 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 135 134 136 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [1 ktab+0 S4 A32])
            (reg:SI 0 ax [orig:103 _17 ] [103]))) "../src/io.f":154 7 {*cmpsi_1}
     (nil))
(jump_insn 136 135 137 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) "../src/io.f":154 617 {*jcc_1}
     (nil)
 -> 144)
;;  succ:       12 (FALLTHRU)
;;              13
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 169 170
(note 137 136 141 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 141 137 142 12 (set (reg:SI 0 ax [170])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":154 82 {*movsi_internal}
     (nil))
(insn 142 141 143 12 (parallel [
            (set (reg:SI 0 ax [169])
                (plus:SI (reg:SI 0 ax [170])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":154 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 ilen+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 143 142 144 12 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 ktab+0 S4 A32])
        (reg:SI 0 ax [169])) "../src/io.f":154 82 {*movsi_internal}
     (nil))
;;  succ:       13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (RTL, MODIFIED)
;;  pred:       11
;;              12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 120
(code_label 144 143 145 13 30 (nil) [1 uses])
(note 145 144 146 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 146 145 147 13 (set (reg:SI 0 ax [orig:120 M.5_44 ] [120])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [1 kblk+0 S4 A32])) "../src/io.f":156 82 {*movsi_internal}
     (nil))
(insn 147 146 148 13 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -40 [0xffffffffffffffd8])) [1 ktab+0 S4 A32])
            (reg:SI 0 ax [orig:120 M.5_44 ] [120]))) "../src/io.f":156 7 {*cmpsi_1}
     (nil))
(jump_insn 148 147 149 13 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../src/io.f":156 617 {*jcc_1}
     (nil)
 -> 151)
;;  succ:       14 (FALLTHRU)
;;              15
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 124

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
(note 149 148 150 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 150 149 151 14 (set (reg:SI 0 ax [orig:120 M.5_44 ] [120])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 ktab+0 S4 A32])) "../src/io.f":156 82 {*movsi_internal}
     (nil))
;;  succ:       15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 124

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (RTL, MODIFIED)
;;  pred:       13
;;              14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 17 [flags] 171
(code_label 151 150 152 15 31 (nil) [1 uses])
(note 152 151 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 15 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 kspace+0 S4 A32])
        (reg:SI 0 ax [orig:120 M.5_44 ] [120])) "../src/io.f":156 82 {*movsi_internal}
     (nil))
(insn 154 153 155 15 (set (reg:SI 0 ax [171])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 kspace+0 S4 A32])) "../src/io.f":158 82 {*movsi_internal}
     (nil))
(insn 155 154 156 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [171])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32]))) "../src/io.f":158 7 {*cmpsi_1}
     (nil))
(jump_insn 156 155 157 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) "../src/io.f":158 617 {*jcc_1}
     (nil)
 -> 161)
;;  succ:       16 (FALLTHRU)
;;              17
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 157 156 158 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 158 157 307 16 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":160 217 {*addsi_1}
     (nil))
(jump_insn 307 158 308 16 (set (pc)
        (label_ref 285)) "../src/io.f":161 649 {jump}
     (nil)
 -> 285)
;;  succ:       27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

(barrier 308 307 161)
;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (RTL, MODIFIED)
;;  pred:       15
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 104 105 106 107 108 109 110 172 173 174 175 176 177 178 179 180
(code_label 161 308 162 17 32 (nil) [1 uses])
(note 162 161 163 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 17 (set (reg:SI 0 ax [173])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 164 163 165 17 (parallel [
            (set (reg:SI 0 ax [172])
                (plus:SI (reg:SI 0 ax [173])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":165 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 165 164 166 17 (set (reg:DI 1 dx [174])
        (sign_extend:DI (reg:SI 0 ax [172]))) "../src/io.f":165 145 {*extendsidi2_rex64}
     (nil))
(insn 166 165 167 17 (set (reg/f:DI 0 ax [175])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [10 input+0 S8 A64])) "../src/io.f":165 81 {*movdi_internal}
     (nil))
(insn 167 166 168 17 (parallel [
            (set (reg/f:DI 4 si [orig:104 _18 ] [104])
                (plus:DI (reg:DI 1 dx [174])
                    (reg/f:DI 0 ax [175])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":165 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 input+0 S8 A64])
            (reg:DI 1 dx [174]))
        (nil)))
(insn 168 167 169 17 (set (reg:SI 0 ax [176])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 169 168 170 17 (parallel [
            (set (reg:SI 0 ax [orig:105 _19 ] [105])
                (minus:SI (reg:SI 0 ax [176])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":165 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 ilen+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 170 169 172 17 (parallel [
            (set (reg:SI 0 ax [orig:106 _20 ] [106])
                (plus:SI (reg:SI 0 ax [orig:105 _19 ] [105])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":165 217 {*addsi_1}
     (nil))
(insn 172 170 171 17 (set (reg:SI 1 dx [177])
        (const_int 0 [0])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 171 172 173 17 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:106 _20 ] [106])
            (const_int 0 [0]))) "../src/io.f":165 3 {*cmpsi_ccno_1}
     (nil))
(insn 173 171 174 17 (set (reg:SI 0 ax [orig:107 _21 ] [107])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:106 _20 ] [106])
            (reg:SI 1 dx [177]))) "../src/io.f":165 966 {*movsicc_noc}
     (nil))
(insn 174 173 175 17 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 175 174 176 17 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x143b72360 *lC3>)) "../src/io.f":165 81 {*movdi_internal}
     (nil))
(insn 176 175 178 17 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 178 176 179 17 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:107 _21 ] [107])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(call_insn/i 179 178 180 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":165 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 180 179 181 17 (set (reg:SI 1 dx [orig:108 _22 ] [108])
        (reg:SI 0 ax)) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 181 180 182 17 (set (reg:SI 0 ax [178])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 182 181 183 17 (parallel [
            (set (reg:SI 0 ax [orig:109 _23 ] [109])
                (plus:SI (reg:SI 0 ax [178])
                    (reg:SI 1 dx [orig:108 _22 ] [108])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":165 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:108 _22 ] [108])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 183 182 184 17 (parallel [
            (set (reg:SI 0 ax [179])
                (plus:SI (reg:SI 0 ax [orig:109 _23 ] [109])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":165 217 {*addsi_1}
     (nil))
(insn 184 183 185 17 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 kcomma+0 S4 A32])
        (reg:SI 0 ax [179])) "../src/io.f":165 82 {*movsi_internal}
     (nil))
(insn 185 184 186 17 (set (reg:SI 0 ax [180])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":166 82 {*movsi_internal}
     (nil))
(insn 186 185 187 17 (parallel [
            (set (reg:SI 0 ax [orig:110 _24 ] [110])
                (plus:SI (reg:SI 0 ax [180])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":166 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 187 186 188 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 kcomma+0 S4 A32])
            (reg:SI 0 ax [orig:110 _24 ] [110]))) "../src/io.f":166 7 {*cmpsi_1}
     (nil))
(jump_insn 188 187 189 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) "../src/io.f":166 617 {*jcc_1}
     (nil)
 -> 196)
;;  succ:       18 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 183 184
(note 189 188 193 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 193 189 194 18 (set (reg:SI 0 ax [184])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32])) "../src/io.f":166 82 {*movsi_internal}
     (nil))
(insn 194 193 195 18 (parallel [
            (set (reg:SI 0 ax [183])
                (plus:SI (reg:SI 0 ax [184])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":166 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 ilen+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 195 194 196 18 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 kcomma+0 S4 A32])
        (reg:SI 0 ax [183])) "../src/io.f":166 82 {*movsi_internal}
     (nil))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (RTL, MODIFIED)
;;  pred:       17
;;              18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 185
(code_label 196 195 197 19 34 (nil) [1 uses])
(note 197 196 198 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 19 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -44 [0xffffffffffffffd4])) [1 n+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [1 n+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":169 217 {*addsi_1}
     (nil))
(insn 199 198 200 19 (set (reg:SI 0 ax [185])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 n+0 S4 A32])) "../src/io.f":172 82 {*movsi_internal}
     (nil))
(insn 200 199 201 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [185])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 ninp+0 S4 A32]))) "../src/io.f":172 7 {*cmpsi_1}
     (nil))
(jump_insn 201 200 202 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) "../src/io.f":172 617 {*jcc_1}
     (nil)
 -> 317)
;;  succ:       31
;;              20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 121
(note 202 201 203 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 203 202 204 20 (set (reg:SI 0 ax [orig:121 M.6_45 ] [121])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 kspace+0 S4 A32])) "../src/io.f":175 82 {*movsi_internal}
     (nil))
(insn 204 203 205 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 kcomma+0 S4 A32])
            (reg:SI 0 ax [orig:121 M.6_45 ] [121]))) "../src/io.f":175 7 {*cmpsi_1}
     (nil))
(jump_insn 205 204 206 20 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) "../src/io.f":175 617 {*jcc_1}
     (nil)
 -> 208)
;;  succ:       21 (FALLTHRU)
;;              22
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121 124

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 121
(note 206 205 207 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 207 206 208 21 (set (reg:SI 0 ax [orig:121 M.6_45 ] [121])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 kcomma+0 S4 A32])) "../src/io.f":175 82 {*movsi_internal}
     (nil))
;;  succ:       22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121 124

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (RTL, MODIFIED)
;;  pred:       20
;;              21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	 17 [flags] 186
(code_label 208 207 209 22 35 (nil) [1 uses])
(note 209 208 210 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 210 209 211 22 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 kdelim+0 S4 A32])
        (reg:SI 0 ax [orig:121 M.6_45 ] [121])) "../src/io.f":175 82 {*movsi_internal}
     (nil))
(insn 211 210 212 22 (set (reg:SI 0 ax [186])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":177 82 {*movsi_internal}
     (nil))
(insn 212 211 213 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [186])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [1 kdelim+0 S4 A32]))) "../src/io.f":177 7 {*cmpsi_1}
     (nil))
(jump_insn 213 212 214 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 218)
            (pc))) "../src/io.f":177 617 {*jcc_1}
     (nil)
 -> 218)
;;  succ:       23 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 214 213 215 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 215 214 309 23 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":179 217 {*addsi_1}
     (nil))
(jump_insn 309 215 310 23 (set (pc)
        (label_ref 285)) "../src/io.f":180 649 {jump}
     (nil)
 -> 285)
;;  succ:       27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

(barrier 310 309 218)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (RTL, MODIFIED)
;;  pred:       22
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 111 112 113 114 115 116 117 118 119 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203
(code_label 218 310 219 24 36 (nil) [1 uses])
(note 219 218 223 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 223 219 224 24 (set (reg:SI 0 ax [190])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 kdelim+0 S4 A32])) "../src/io.f":184 82 {*movsi_internal}
     (nil))
(insn 224 223 225 24 (parallel [
            (set (reg:SI 0 ax [189])
                (plus:SI (reg:SI 0 ax [190])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":184 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [1 kdelim+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 225 224 226 24 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 kend+0 S4 A32])
        (reg:SI 0 ax [189])) "../src/io.f":184 82 {*movsi_internal}
     (nil))
(insn 226 225 227 24 (set (reg/f:DI 0 ax [191])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(insn 227 226 228 24 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [5 dt_parm.7.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [191])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(insn 228 227 229 24 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.7.common.line+0 S4 A128])
        (const_int 185 [0xb9])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 229 228 230 24 (set (reg:SI 0 ax [193])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 230 229 231 24 (parallel [
            (set (reg:SI 0 ax [192])
                (plus:SI (reg:SI 0 ax [193])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 231 230 232 24 (set (reg:DI 1 dx [194])
        (sign_extend:DI (reg:SI 0 ax [192]))) "../src/io.f":185 145 {*extendsidi2_rex64}
     (nil))
(insn 232 231 233 24 (set (reg/f:DI 0 ax [195])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [10 input+0 S8 A64])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(insn 233 232 234 24 (parallel [
            (set (reg/f:DI 0 ax [orig:111 _25 ] [111])
                (plus:DI (reg/f:DI 0 ax [195])
                    (reg:DI 1 dx [194])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 input+0 S8 A64])
            (reg:DI 1 dx [194]))
        (nil)))
(insn 234 233 235 24 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -448 [0xfffffffffffffe40])) [5 dt_parm.7.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [orig:111 _25 ] [111])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(insn 235 234 236 24 (set (reg:SI 0 ax [196])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 kend+0 S4 A32])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 236 235 237 24 (parallel [
            (set (reg:SI 0 ax [orig:112 _26 ] [112])
                (minus:SI (reg:SI 0 ax [196])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -44 [0xffffffffffffffd4])) [1 kend+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 k+0 S4 A32]))
        (nil)))
(insn 237 236 239 24 (parallel [
            (set (reg:SI 0 ax [orig:113 _27 ] [113])
                (plus:SI (reg:SI 0 ax [orig:112 _26 ] [112])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 217 {*addsi_1}
     (nil))
(insn 239 237 238 24 (set (reg:SI 1 dx [197])
        (const_int 0 [0])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 238 239 240 24 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:113 _27 ] [113])
            (const_int 0 [0]))) "../src/io.f":185 3 {*cmpsi_ccno_1}
     (nil))
(insn 240 238 241 24 (set (reg:SI 0 ax [orig:114 _28 ] [114])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:113 _27 ] [113])
            (reg:SI 1 dx [197]))) "../src/io.f":185 966 {*movsicc_noc}
     (nil))
(insn 241 240 242 24 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -440 [0xfffffffffffffe48])) [1 dt_parm.7.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:114 _28 ] [114])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 242 241 243 24 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [5 dt_parm.7.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(insn 243 242 244 24 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -540 [0xfffffffffffffde4])) [1 dt_parm.7.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 244 243 245 24 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [1 dt_parm.7.common.flags+0 S4 A128])
        (const_int 16516 [0x4084])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 245 244 246 24 (parallel [
            (set (reg:DI 0 ax [198])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -544 [0xfffffffffffffde0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 218 {*adddi_1}
     (nil))
(insn 246 245 247 24 (set (reg:DI 5 di)
        (reg:DI 0 ax [198])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(call_insn 247 246 248 24 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":185 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 248 247 249 24 (set (reg:SI 0 ax [199])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 n+0 S4 A32])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 249 248 250 24 (set (reg:DI 0 ax [orig:115 _29 ] [115])
        (sign_extend:DI (reg:SI 0 ax [199]))) "../src/io.f":185 145 {*extendsidi2_rex64}
     (nil))
(insn 250 249 251 24 (parallel [
            (set (reg:DI 0 ax [orig:116 _30 ] [116])
                (plus:DI (reg:DI 0 ax [orig:115 _29 ] [115])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 218 {*adddi_1}
     (nil))
(insn 251 250 252 24 (parallel [
            (set (reg:DI 1 dx [200])
                (ashift:DI (reg:DI 0 ax [orig:116 _30 ] [116])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 512 {*ashldi3_1}
     (nil))
(insn 252 251 253 24 (set (reg/f:DI 0 ax [201])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [14 rnum+0 S8 A64])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(insn 253 252 254 24 (parallel [
            (set (reg/f:DI 2 cx [orig:117 _31 ] [117])
                (plus:DI (reg:DI 1 dx [200])
                    (reg/f:DI 0 ax [201])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -544 [0xfffffffffffffde0])) [14 rnum+0 S8 A64])
            (reg:DI 1 dx [200]))
        (nil)))
(insn 254 253 255 24 (parallel [
            (set (reg:DI 0 ax [202])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -544 [0xfffffffffffffde0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 218 {*adddi_1}
     (nil))
(insn 255 254 256 24 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 256 255 257 24 (set (reg:DI 4 si)
        (reg/f:DI 2 cx [orig:117 _31 ] [117])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(insn 257 256 258 24 (set (reg:DI 5 di)
        (reg:DI 0 ax [202])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(call_insn 258 257 259 24 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":185 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 259 258 260 24 (parallel [
            (set (reg:DI 0 ax [203])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -544 [0xfffffffffffffde0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 218 {*adddi_1}
     (nil))
(insn 260 259 261 24 (set (reg:DI 5 di)
        (reg:DI 0 ax [203])) "../src/io.f":185 81 {*movdi_internal}
     (nil))
(call_insn 261 260 262 24 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":185 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 262 261 263 24 (set (reg:SI 0 ax [orig:118 _32 ] [118])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [1 dt_parm.7.common.flags+0 S4 A128])) "../src/io.f":185 82 {*movsi_internal}
     (nil))
(insn 263 262 264 24 (parallel [
            (set (reg:SI 0 ax [orig:119 _33 ] [119])
                (and:SI (reg:SI 0 ax [orig:118 _32 ] [118])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":185 391 {*andsi_1}
     (nil))
(insn 264 263 265 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:119 _33 ] [119])
            (const_int 1 [0x1]))) "../src/io.f":185 7 {*cmpsi_1}
     (nil))
(jump_insn 265 264 269 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 311)
            (pc))) "../src/io.f":185 617 {*jcc_1}
     (nil)
 -> 311)
;;  succ:       25 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 204
(note 269 265 268 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 268 269 270 25 ("L.22") NOTE_INSN_DELETED_LABEL 38)
(insn 270 268 271 25 (set (reg/f:DI 0 ax [204])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [12 error+0 S8 A64])) "../src/io.f":202 81 {*movdi_internal}
     (nil))
(insn 271 270 312 25 (set (mem:SI (reg/f:DI 0 ax [204]) [13 *error_94(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":202 82 {*movsi_internal}
     (nil))
(jump_insn 312 271 313 25 (set (pc)
        (label_ref 303)) "../src/io.f":203 649 {jump}
     (nil)
 -> 303)
;;  succ:       30 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 313 312 311)
;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (RTL, MODIFIED)
;;  pred:       24
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 205 206 209 210
(code_label 311 313 275 26 41 (nil) [1 uses])
(note 275 311 276 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 276 275 277 26 (set (reg/f:DI 0 ax [205])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 nr+0 S8 A64])) "../src/io.f":186 81 {*movdi_internal}
     (nil))
(insn 277 276 278 26 (set (reg:SI 1 dx [206])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [1 n+0 S4 A32])) "../src/io.f":186 82 {*movsi_internal}
     (nil))
(insn 278 277 282 26 (set (mem:SI (reg/f:DI 0 ax [205]) [1 *nr_59(D)+0 S4 A32])
        (reg:SI 1 dx [206])) "../src/io.f":186 82 {*movsi_internal}
     (nil))
(insn 282 278 283 26 (set (reg:SI 0 ax [210])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 kdelim+0 S4 A32])) "../src/io.f":189 82 {*movsi_internal}
     (nil))
(insn 283 282 284 26 (parallel [
            (set (reg:SI 0 ax [209])
                (plus:SI (reg:SI 0 ax [210])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":189 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [1 kdelim+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 284 283 285 26 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])
        (reg:SI 0 ax [209])) "../src/io.f":189 82 {*movsi_internal}
     (nil))
;;  succ:       27 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;;              16 [100.0%] 
;;              23 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 211
(code_label 285 284 286 27 33 (nil) [2 uses])
(note 286 285 287 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 27 (set (reg:SI 0 ax [211])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 k+0 S4 A32])) "../src/io.f":191 82 {*movsi_internal}
     (nil))
(insn 288 287 289 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [211])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [1 ilen+0 S4 A32]))) "../src/io.f":191 7 {*cmpsi_1}
     (nil))
(jump_insn 289 288 290 27 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) "../src/io.f":191 617 {*jcc_1}
     (nil)
 -> 317)
;;  succ:       31
;;              28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 31, flags: (RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 290 289 291 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 314 28 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [1 ipass+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [1 ipass+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":148 217 {*addsi_1}
     (nil))
(jump_insn 314 291 315 28 (set (pc)
        (label_ref 292)) "../src/io.f":148 649 {jump}
     (nil)
 -> 292)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124

(barrier 315 314 317)
;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 29, flags: (RTL, MODIFIED)
;;  pred:       8
;;              19
;;              27
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 317 315 316 31 42 (nil) [3 uses])
(note 316 317 318 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 318 316 295 31 (const_int 0 [0]) "../src/io.f":192 682 {nop}
     (nil))
;;  succ:       29 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 30, flags: (RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
(code_label 295 318 296 29 28 (nil) [0 uses])
(note 296 295 297 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 297 296 298 29 (set (reg/f:DI 0 ax [212])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [12 error+0 S8 A64])) "../src/io.f":196 81 {*movdi_internal}
     (nil))
(insn 298 297 306 29 (set (mem:SI (reg/f:DI 0 ax [212]) [13 *error_94(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":196 82 {*movsi_internal}
     (nil))
(insn 306 298 303 29 (const_int 0 [0]) "../src/io.f":197 682 {nop}
     (nil))
;;  succ:       30 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 1, flags: (RTL, MODIFIED)
;;  pred:       29 (FALLTHRU)
;;              6
;;              25 [100.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 303 306 304 30 23 (nil) [2 uses])
(note 304 303 319 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 319 304 0 NOTE_INSN_DELETED)

;; Function fread (fread_, funcdef_no=2, decl_uid=3595, cgraph_uid=2, symbol_order=2)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=592, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=544, prev_offset=0)
Can eliminate 20 to 6 (offset=-32, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 6:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 13:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 14:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 20:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 21:  (0) r  (1) Z {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 26:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 28:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 29:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 31:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 32:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 34:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 35:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 37:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 38:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 41:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 45:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 46:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 51:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 55:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 62:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 68:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 72:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 80:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 82:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 91:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 94:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 95:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 100:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 102:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 106:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 109:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 112:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 0 in insn 114:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
      Creating newreg=144 from oldreg=139, assigning class GENERAL_REGS to r144
  114: r144:SI={(flags:CCGOC>=0)?[frame:DI-0x24]:r144:SI}
      REG_DEAD r139:SI
      REG_DEAD flags:CCGOC
    Inserting insn reload before:
  163: r144:SI=r139:SI
    Inserting insn reload after:
  164: r114:SI=r144:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) r {*cmpsi_ccno_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 119:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 120:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 122:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 123:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 124:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 128:  (1) rBwBz {*call_value}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 129:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 130:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) rm  (1) re {*cmpdi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 134:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 135:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) =rm  (1) 0  (2) re {*subdi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 137:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 138:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 139
	 Choosing alt 0 in insn 139:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 146:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 147:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 14
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13

********** Pseudo live ranges #1: **********

  BB 13
  BB 4
   Insn 155: point = 0, n_alt = -1
   Insn 63: point = 0, n_alt = 1
   Insn 62: point = 1, n_alt = 3
  BB 12
   Insn 153: point = 2, n_alt = -1
   Insn 147: point = 2, n_alt = 1
   Insn 146: point = 3, n_alt = 3
  BB 11
   Insn 143: point = 4, n_alt = 0
   Insn 142: point = 4, n_alt = -1
   Insn 141: point = 5, n_alt = 0
   Insn 140: point = 5, n_alt = -1
   Insn 139: point = 6, n_alt = 0
   Insn 138: point = 8, n_alt = 3
   Insn 137: point = 9, n_alt = 1
   Insn 136: point = 11, n_alt = 0
   Insn 135: point = 13, n_alt = 1
   Insn 134: point = 14, n_alt = 1
  BB 10
   Insn 132: point = 17, n_alt = -1
   Insn 131: point = 17, n_alt = 0
   Insn 130: point = 18, n_alt = 1
   Insn 129: point = 19, n_alt = 1
   Insn 128: point = 20, n_alt = 0
   Insn 127: point = 20, n_alt = -1
   Insn 126: point = 21, n_alt = -1
   Insn 125: point = 22, n_alt = -1
   Insn 124: point = 23, n_alt = 3
   Insn 123: point = 24, n_alt = 3
   Insn 122: point = 25, n_alt = 1
   Insn 121: point = 27, n_alt = 0
   Insn 120: point = 27, n_alt = 1
   Insn 119: point = 28, n_alt = 1
  BB 9
   Insn 117: point = 30, n_alt = -1
   Insn 116: point = 30, n_alt = 0
   Insn 115: point = 30, n_alt = 0
   Insn 164: point = 31, n_alt = -1
	Hard reg 41 is preferable by r144 with profit 1
   Insn 114: point = 33, n_alt = 0
   Insn 163: point = 33, n_alt = -1
	Hard reg 41 is preferable by r144 with profit 1
	Hard reg 0 is preferable by r144 with profit 1
   Insn 112: point = 35, n_alt = 1
   Insn 113: point = 35, n_alt = 0
   Insn 109: point = 36, n_alt = 1
  BB 8
   Insn 106: point = 36, n_alt = 1
   Insn 105: point = 37, n_alt = 0
  BB 7
   Insn 103: point = 38, n_alt = -1
   Insn 102: point = 38, n_alt = 1
   Insn 101: point = 38, n_alt = 1
   Insn 100: point = 39, n_alt = 0
   Insn 99: point = 41, n_alt = -1
   Insn 98: point = 42, n_alt = 0
   Insn 97: point = 42, n_alt = -1
   Insn 96: point = 43, n_alt = -1
   Insn 95: point = 44, n_alt = 0
   Insn 94: point = 44, n_alt = 4
   Insn 93: point = 44, n_alt = 0
   Insn 92: point = 44, n_alt = 0
   Insn 91: point = 45, n_alt = 3
  BB 6
   Insn 89: point = 46, n_alt = -1
   Insn 88: point = 46, n_alt = 0
   Insn 87: point = 47, n_alt = -1
   Insn 86: point = 48, n_alt = 0
   Insn 85: point = 48, n_alt = -1
   Insn 84: point = 49, n_alt = -1
   Insn 83: point = 50, n_alt = 0
   Insn 82: point = 50, n_alt = 4
   Insn 81: point = 50, n_alt = 0
   Insn 80: point = 51, n_alt = 3
  BB 5
   Insn 78: point = 52, n_alt = -1
   Insn 77: point = 52, n_alt = 0
   Insn 75: point = 53, n_alt = -1
   Insn 74: point = 54, n_alt = 0
   Insn 73: point = 54, n_alt = 0
   Insn 72: point = 54, n_alt = 4
   Insn 71: point = 54, n_alt = 0
   Insn 70: point = 54, n_alt = -1
   Insn 69: point = 55, n_alt = 0
   Insn 68: point = 55, n_alt = 3
  BB 3
   Insn 57: point = 56, n_alt = -1
   Insn 56: point = 56, n_alt = 0
   Insn 55: point = 57, n_alt = 0
   Insn 54: point = 59, n_alt = 0
   Insn 53: point = 60, n_alt = 0
   Insn 52: point = 60, n_alt = -1
   Insn 51: point = 61, n_alt = 3
   Insn 50: point = 62, n_alt = 0
   Insn 49: point = 62, n_alt = -1
   Insn 48: point = 63, n_alt = -1
   Insn 47: point = 64, n_alt = -1
   Insn 46: point = 65, n_alt = 3
   Insn 45: point = 66, n_alt = 3
   Insn 44: point = 67, n_alt = 0
   Insn 43: point = 68, n_alt = 0
   Insn 42: point = 68, n_alt = -1
   Insn 41: point = 69, n_alt = 3
   Insn 40: point = 70, n_alt = 1
   Insn 39: point = 71, n_alt = 0
   Insn 38: point = 73, n_alt = 3
   Insn 37: point = 74, n_alt = 1
   Insn 36: point = 74, n_alt = 1
   Insn 35: point = 74, n_alt = 5
   Insn 34: point = 75, n_alt = 4
   Insn 33: point = 76, n_alt = 1
   Insn 32: point = 76, n_alt = 5
   Insn 31: point = 77, n_alt = 4
   Insn 30: point = 78, n_alt = 1
   Insn 29: point = 79, n_alt = 3
   Insn 28: point = 80, n_alt = 3
   Insn 27: point = 82, n_alt = 0
   Insn 26: point = 84, n_alt = 3
  BB 14
   Insn 161: point = 85, n_alt = -1
  BB 2
   Insn 157: point = 85, n_alt = -1
   Insn 21: point = 85, n_alt = 2
   Insn 20: point = 86, n_alt = 3
   Insn 19: point = 87, n_alt = 0
   Insn 18: point = 89, n_alt = 0
   Insn 14: point = 90, n_alt = 2
   Insn 13: point = 91, n_alt = 3
   Insn 12: point = 92, n_alt = 0
   Insn 11: point = 94, n_alt = 0
   Insn 7: point = 95, n_alt = 1
   Insn 6: point = 95, n_alt = 5
   Insn 5: point = 95, n_alt = 5
   Insn 4: point = 95, n_alt = 5
   Insn 3: point = 95, n_alt = 5
   Insn 2: point = 95, n_alt = 5
 r87: [91..92]
 r88: [90..95]
 r89: [86..87]
 r90: [85..95]
 r91: [81..82]
 r92: [78..80]
 r93: [70..71]
 r94: [58..59]
 r95: [56..57]
 r96: [52..53]
 r97: [46..47]
 r98: [40..41]
 r99: [26..28]
 r100: [26..27]
 r101: [22..25]
 r102: [17..19]
 r103: [17..18]
 r104: [12..14]
 r105: [12..13]
 r106: [5..11]
 r107: [7..9]
 r108: [4..6]
 r114: [10..31]
 r115: [15..30]
 r116: [93..94]
 r118: [88..89]
 r120: [83..84]
 r121: [78..79]
 r122: [76..77]
 r123: [74..75]
 r124: [72..73]
 r125: [68..69]
 r126: [64..67]
 r127: [63..66]
 r128: [62..65]
 r129: [60..61]
 r130: [0..1]
 r131: [54..55]
 r132: [49..51]
 r133: [48..50]
 r134: [43..45]
 r135: [42..44]
 r136: [38..39]
 r137: [36..37]
 r139: [34..35]
 r140: [21..24]
 r141: [20..23]
 r142: [7..8]
 r143: [2..3]
 r144: [32..33]
Compressing live ranges: from 96 to 70 - 72%
Ranges after the compression:
 r87: [66..67]
 r88: [66..69]
 r89: [62..63]
 r90: [62..69]
 r91: [58..59]
 r92: [56..57]
 r93: [48..49]
 r94: [40..41]
 r95: [38..39]
 r96: [34..35]
 r97: [30..31]
 r98: [26..27]
 r99: [16..17]
 r100: [16..17]
 r101: [14..15]
 r102: [12..13]
 r103: [12..13]
 r104: [10..11]
 r105: [10..11]
 r106: [4..9]
 r107: [6..7]
 r108: [4..5]
 r114: [8..17]
 r115: [12..17]
 r116: [68..69]
 r118: [64..65]
 r120: [60..61]
 r121: [56..57]
 r122: [54..55]
 r123: [52..53]
 r124: [50..51]
 r125: [46..47]
 r126: [44..45]
 r127: [44..45]
 r128: [44..45]
 r129: [42..43]
 r130: [0..1]
 r131: [36..37]
 r132: [32..33]
 r133: [32..33]
 r134: [28..29]
 r135: [28..29]
 r136: [24..25]
 r137: [22..23]
 r139: [20..21]
 r140: [14..15]
 r141: [14..15]
 r142: [6..7]
 r143: [2..3]
 r144: [18..19]

********** Assignment #1: **********

	 Assigning to 144 (cl=GENERAL_REGS, orig=139, freq=3, tfirst=144, tfreq=3)...
	   Assign 0 to reload r144 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=592, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=544, prev_offset=0)
Can eliminate 20 to 6 (offset=-32, prev_offset=-32)
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 13
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 20
changing reg in insn 27
changing reg in insn 28
changing reg in insn 28
changing reg in insn 30
changing reg in insn 39
changing reg in insn 40
changing reg in insn 54
changing reg in insn 55
changing reg in insn 55
changing reg in insn 56
changing reg in insn 75
changing reg in insn 77
changing reg in insn 87
changing reg in insn 88
changing reg in insn 99
changing reg in insn 100
changing reg in insn 119
changing reg in insn 122
changing reg in insn 121
changing reg in insn 120
changing reg in insn 122
changing reg in insn 121
changing reg in insn 122
changing reg in insn 125
changing reg in insn 129
changing reg in insn 131
changing reg in insn 130
changing reg in insn 131
changing reg in insn 134
changing reg in insn 136
changing reg in insn 135
changing reg in insn 136
changing reg in insn 136
changing reg in insn 140
changing reg in insn 137
changing reg in insn 139
changing reg in insn 139
changing reg in insn 142
changing reg in insn 137
changing reg in insn 135
changing reg in insn 129
changing reg in insn 120
changing reg in insn 115
changing reg in insn 134
changing reg in insn 130
changing reg in insn 119
changing reg in insn 116
changing reg in insn 11
changing reg in insn 12
changing reg in insn 18
changing reg in insn 19
changing reg in insn 26
changing reg in insn 27
changing reg in insn 29
changing reg in insn 30
changing reg in insn 31
changing reg in insn 32
changing reg in insn 34
changing reg in insn 35
changing reg in insn 38
changing reg in insn 39
changing reg in insn 41
changing reg in insn 42
changing reg in insn 44
changing reg in insn 47
changing reg in insn 45
changing reg in insn 48
changing reg in insn 46
changing reg in insn 49
changing reg in insn 51
changing reg in insn 52
changing reg in insn 62
changing reg in insn 63
changing reg in insn 68
changing reg in insn 70
changing reg in insn 80
changing reg in insn 84
changing reg in insn 81
changing reg in insn 85
changing reg in insn 91
changing reg in insn 96
changing reg in insn 92
changing reg in insn 97
changing reg in insn 100
changing reg in insn 101
changing reg in insn 105
changing reg in insn 106
changing reg in insn 113
changing reg in insn 123
changing reg in insn 126
changing reg in insn 124
changing reg in insn 127
changing reg in insn 138
changing reg in insn 146
changing reg in insn 147
deleting insn with uid = 47.
deleting insn with uid = 75.
deleting insn with uid = 84.
deleting insn with uid = 87.
deleting insn with uid = 96.
deleting insn with uid = 99.
deleting insn with uid = 163.
deleting insn with uid = 125.
deleting insn with uid = 140.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 43.
verify found no changes in insn with uid = 50.
verify found no changes in insn with uid = 53.
verify found no changes in insn with uid = 74.
verify found no changes in insn with uid = 86.
verify found no changes in insn with uid = 98.
verify found no changes in insn with uid = 128.
verify found no changes in insn with uid = 143.


fread

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
;;  ref usage 	r0={40d,35u} r1={19d,12u} r2={15d,7u,1e} r3={1d,4u} r4={15d,7u} r5={17d,9u} r6={1d,55u} r7={1d,22u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r17={25d,8u} r18={8d} r19={8d} r20={1d,1u,1e} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={11d,3u} r38={9d,1u} r39={9d} r40={9d} r41={2d,4u} r42={1d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} 
;;    total ref usage 850{680d,168u,2e} in 113{105 regular + 8 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 14, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88 90
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88 90
;; lr  def 	 87 89 116 118
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [11 lu+0 S8 A64])
        (reg:DI 5 di [ lu ])) "../src/io.f":21 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [10 line+0 S8 A64])
        (reg:DI 4 si [ line ])) "../src/io.f":21 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [11 iline+0 S8 A64])
        (reg:DI 1 dx [ iline ])) "../src/io.f":21 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 ierr+0 S8 A64])
        (reg:DI 2 cx [ ierr ])) "../src/io.f":21 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [10 cval+0 S8 A64])
        (reg:DI 37 r8 [ cval ])) "../src/io.f":21 81 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])
        (reg:SI 38 r9 [ _line ])) "../src/io.f":21 82 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg:SI 0 ax [116])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":45 82 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [116]))) "../src/io.f":45 145 {*extendsidi2_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 41 r12 [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":45 81 {*movdi_internal}
     (nil))
(insn 14 13 18 2 (set (reg:DI 42 r13 [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":45 81 {*movdi_internal}
     (nil))
(insn 18 14 19 2 (set (reg:SI 0 ax [118])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _cval+0 S4 A64])) "../src/io.f":45 82 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 0 ax [orig:89 _3 ] [89])
        (sign_extend:DI (reg:SI 0 ax [118]))) "../src/io.f":45 145 {*extendsidi2_rex64}
     (nil))
(insn 20 19 21 2 (set (reg:DI 39 r10 [orig:90 _4 ] [90])
        (reg:DI 0 ax [orig:89 _3 ] [89])) "../src/io.f":45 81 {*movdi_internal}
     (nil))
(insn 21 20 157 2 (set (reg:DI 40 r11 [ _4+8 ])
        (const_int 0 [0])) "../src/io.f":45 81 {*movdi_internal}
     (nil))
(jump_insn 157 21 158 2 (set (pc)
        (label_ref 76)) 649 {jump}
     (nil)
 -> 76)
;;  succ:       3
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 158 157 160)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 3, flags: (RTL, MODIFIED)
;;  pred:       5 (DFS_BACK)
;;              6 (DFS_BACK)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 160 158 159 14 51 (nil) [2 uses])
(note 159 160 161 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 161 159 76 14 (const_int 0 [0]) "../src/io.f":21 682 {nop}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2
;;              14 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 92 93 94 95 120 121 122 123 124 125 126 127 128 129
(code_label 76 161 25 3 47 (nil) [1 uses])
(note 25 76 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 3 (set (reg/f:DI 0 ax [120])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [11 iline+0 S8 A64])) "../src/io.f":25 81 {*movdi_internal}
     (nil))
(insn 27 26 28 3 (set (reg:SI 0 ax [orig:91 _5 ] [91])
        (mem:SI (reg/f:DI 0 ax [120]) [1 *iline_34(D)+0 S4 A32])) "../src/io.f":25 82 {*movsi_internal}
     (nil))
(insn 28 27 29 3 (parallel [
            (set (reg:SI 1 dx [orig:92 _6 ] [92])
                (plus:SI (reg:SI 0 ax [orig:91 _5 ] [91])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":25 217 {*addsi_1}
     (nil))
(insn 29 28 30 3 (set (reg/f:DI 0 ax [121])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [11 iline+0 S8 A64])) "../src/io.f":25 81 {*movdi_internal}
     (nil))
(insn 30 29 31 3 (set (mem:SI (reg/f:DI 0 ax [121]) [1 *iline_34(D)+0 S4 A32])
        (reg:SI 1 dx [orig:92 _6 ] [92])) "../src/io.f":25 82 {*movsi_internal}
     (nil))
(insn 31 30 32 3 (set (reg/f:DI 0 ax [122])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(insn 32 31 33 3 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.8.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [122])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(insn 33 32 34 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.8.common.line+0 S4 A128])
        (const_int 27 [0x1b])) "../src/io.f":27 82 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (set (reg/f:DI 0 ax [123])
        (symbol_ref/f:DI ("*lC5") [flags 0x2]  <var_decl 0x143ba4c60 *lC5>)) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(insn 35 34 36 3 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [5 dt_parm.8.format+0 S8 A64])
        (reg/f:DI 0 ax [123])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(insn 36 35 37 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -448 [0xfffffffffffffe40])) [1 dt_parm.8.format_len+0 S4 A128])
        (const_int 3 [0x3])) "../src/io.f":27 82 {*movsi_internal}
     (nil))
(insn 37 36 38 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.8.common.flags+0 S4 A128])
        (const_int 4104 [0x1008])) "../src/io.f":27 82 {*movsi_internal}
     (nil))
(insn 38 37 39 3 (set (reg/f:DI 0 ax [124])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [11 lu+0 S8 A64])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(insn 39 38 40 3 (set (reg:SI 0 ax [orig:93 _7 ] [93])
        (mem:SI (reg/f:DI 0 ax [124]) [1 *lu_41(D)+0 S4 A32])) "../src/io.f":27 82 {*movsi_internal}
     (nil))
(insn 40 39 41 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.8.common.unit+0 S4 A32])
        (reg:SI 0 ax [orig:93 _7 ] [93])) "../src/io.f":27 82 {*movsi_internal}
     (nil))
(insn 41 40 42 3 (parallel [
            (set (reg:DI 0 ax [125])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":27 218 {*adddi_1}
     (nil))
(insn 42 41 43 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [125])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(call_insn 43 42 44 3 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":27 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 44 43 45 3 (set (reg:SI 1 dx [126])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":27 82 {*movsi_internal}
     (nil))
(insn 45 44 46 3 (set (reg:DI 2 cx [127])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [10 line+0 S8 A64])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(insn 46 45 48 3 (parallel [
            (set (reg:DI 0 ax [128])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":27 218 {*adddi_1}
     (nil))
(insn 48 46 49 3 (set (reg:DI 4 si)
        (reg:DI 2 cx [127])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(insn 49 48 50 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [128])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(call_insn 50 49 51 3 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character") [flags 0x41]  <function_decl 0x1439d4800 _gfortran_transfer_character>) [0 _gfortran_transfer_character S1 A8])
        (const_int 0 [0])) "../src/io.f":27 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 51 50 52 3 (parallel [
            (set (reg:DI 0 ax [129])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":27 218 {*adddi_1}
     (nil))
(insn 52 51 53 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [129])) "../src/io.f":27 81 {*movdi_internal}
     (nil))
(call_insn 53 52 54 3 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":27 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 54 53 55 3 (set (reg:SI 0 ax [orig:94 _8 ] [94])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.8.common.flags+0 S4 A128])) "../src/io.f":27 82 {*movsi_internal}
     (nil))
(insn 55 54 56 3 (parallel [
            (set (reg:SI 0 ax [orig:95 _9 ] [95])
                (and:SI (reg:SI 0 ax [orig:94 _8 ] [94])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":27 391 {*andsi_1}
     (nil))
(insn 56 55 57 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:95 _9 ] [95])
            (const_int 2 [0x2]))) "../src/io.f":27 7 {*cmpsi_1}
     (nil))
(jump_insn 57 56 61 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 154)
            (pc))) "../src/io.f":27 617 {*jcc_1}
     (nil)
 -> 154)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 130
(note 61 57 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 60 61 62 4 ("L.24") NOTE_INSN_DELETED_LABEL 45)
(insn 62 60 63 4 (set (reg/f:DI 0 ax [130])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 ierr+0 S8 A64])) "../src/io.f":43 81 {*movdi_internal}
     (nil))
(insn 63 62 155 4 (set (mem:SI (reg/f:DI 0 ax [130]) [1 *ierr_48(D)+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":43 82 {*movsi_internal}
     (nil))
(jump_insn 155 63 156 4 (set (pc)
        (label_ref 150)) "../src/io.f":44 649 {jump}
     (nil)
 -> 150)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 156 155 154)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 96 131
(code_label 154 156 67 5 50 (nil) [1 uses])
(note 67 154 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 5 (set (reg:DI 0 ax [131])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [10 line+0 S8 A64])) "../src/io.f":30 81 {*movdi_internal}
     (nil))
(insn 69 68 70 5 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":30 82 {*movsi_internal}
     (nil))
(insn 70 69 71 5 (set (reg:DI 2 cx)
        (reg:DI 0 ax [131])) "../src/io.f":30 81 {*movdi_internal}
     (nil))
(insn 71 70 72 5 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":30 82 {*movsi_internal}
     (nil))
(insn 72 71 73 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*lC6") [flags 0x2]  <var_decl 0x143ba4cf0 *lC6>)) "../src/io.f":30 81 {*movdi_internal}
     (nil))
(insn 73 72 74 5 (set (reg:SI 5 di)
        (const_int 2 [0x2])) "../src/io.f":30 82 {*movsi_internal}
     (nil))
(call_insn/i 74 73 77 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":30 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 77 74 78 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:96 _10 ] [96])
            (const_int 0 [0]))) "../src/io.f":30 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 78 77 79 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 160)
            (pc))) "../src/io.f":30 617 {*jcc_1}
     (nil)
 -> 160)
;;  succ:       14 (DFS_BACK)
;;              6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97 132 133
(note 79 78 80 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 6 (set (reg:DI 4 si [132])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [10 line+0 S8 A64])) "../src/io.f":31 81 {*movdi_internal}
     (nil))
(insn 81 80 82 6 (set (reg:SI 0 ax [133])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":31 82 {*movsi_internal}
     (nil))
(insn 82 81 83 6 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x143b722d0 *lC2>)) "../src/io.f":31 81 {*movdi_internal}
     (nil))
(insn 83 82 85 6 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":31 82 {*movsi_internal}
     (nil))
(insn 85 83 86 6 (set (reg:SI 5 di)
        (reg:SI 0 ax [133])) "../src/io.f":31 82 {*movsi_internal}
     (nil))
(call_insn/i 86 85 88 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_compare_string") [flags 0x41]  <function_decl 0x1439c4700 _gfortran_compare_string>) [0 _gfortran_compare_string S1 A8])
            (const_int 0 [0]))) "../src/io.f":31 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 88 86 89 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 _11 ] [97])
            (const_int 0 [0]))) "../src/io.f":31 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 89 88 90 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 160)
            (pc))) "../src/io.f":31 617 {*jcc_1}
     (nil)
 -> 160)
;;  succ:       14 (DFS_BACK)
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 98 134 135 136
(note 90 89 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 7 (set (reg:DI 4 si [134])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [10 line+0 S8 A64])) "../src/io.f":33 81 {*movdi_internal}
     (nil))
(insn 92 91 93 7 (set (reg:SI 0 ax [135])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":33 82 {*movsi_internal}
     (nil))
(insn 93 92 94 7 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":33 82 {*movsi_internal}
     (nil))
(insn 94 93 95 7 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x143b72240 *lC1>)) "../src/io.f":33 81 {*movdi_internal}
     (nil))
(insn 95 94 97 7 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":33 82 {*movsi_internal}
     (nil))
(insn 97 95 98 7 (set (reg:SI 5 di)
        (reg:SI 0 ax [135])) "../src/io.f":33 82 {*movsi_internal}
     (nil))
(call_insn/i 98 97 100 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":33 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 100 98 101 7 (parallel [
            (set (reg:SI 0 ax [136])
                (plus:SI (reg:SI 0 ax [orig:98 _12 ] [98])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":33 217 {*addsi_1}
     (nil))
(insn 101 100 102 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [136])) "../src/io.f":33 82 {*movsi_internal}
     (nil))
(insn 102 101 103 7 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 kb+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":34 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 103 102 104 7 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../src/io.f":34 617 {*jcc_1}
     (nil)
 -> 107)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 137
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 8 (set (reg:SI 0 ax [137])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":34 82 {*movsi_internal}
     (nil))
(insn 106 105 107 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [137])) "../src/io.f":34 82 {*movsi_internal}
     (nil))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       7
;;              8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 114 115 139
(code_label 107 106 108 9 48 (nil) [1 uses])
(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 113 9 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 kb+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":36 3 {*cmpsi_ccno_1}
     (nil))
(insn 113 109 112 9 (set (reg:SI 0 ax [139])
        (const_int 0 [0])) "../src/io.f":36 82 {*movsi_internal}
     (nil))
(insn 112 113 114 9 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 kb+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":36 3 {*cmpsi_ccno_1}
     (nil))
(insn 114 112 164 9 (set (reg:SI 0 ax [139])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 kb+0 S4 A32])
            (reg:SI 0 ax [139]))) "../src/io.f":36 966 {*movsicc_noc}
     (nil))
(insn 164 114 115 9 (set (reg:SI 41 r12 [orig:114 _54 ] [114])
        (reg:SI 0 ax [139])) "../src/io.f":36 82 {*movsi_internal}
     (nil))
(insn 115 164 116 9 (set (reg:SI 3 bx [orig:115 _55 ] [115])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _cval+0 S4 A64])) "../src/io.f":36 82 {*movsi_internal}
     (nil))
(insn 116 115 117 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [orig:115 _55 ] [115])
            (const_int 0 [0]))) "../src/io.f":36 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 117 116 118 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) "../src/io.f":36 617 {*jcc_1}
     (nil)
 -> 144)
;;  succ:       10 (FALLTHRU)
;;              12
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99 100 101 102 103 140 141
(note 118 117 119 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 120 10 (set (reg:DI 1 dx [orig:99 _13 ] [99])
        (sign_extend:DI (reg:SI 3 bx [orig:115 _55 ] [115]))) "../src/io.f":36 145 {*extendsidi2_rex64}
     (nil))
(insn 120 119 121 10 (set (reg:DI 0 ax [orig:100 _14 ] [100])
        (sign_extend:DI (reg:SI 41 r12 [orig:114 _54 ] [114]))) "../src/io.f":36 145 {*extendsidi2_rex64}
     (nil))
(insn 121 120 122 10 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 1 dx [orig:99 _13 ] [99])
            (reg:DI 0 ax [orig:100 _14 ] [100]))) "../src/io.f":36 8 {*cmpdi_1}
     (nil))
(insn 122 121 123 10 (set (reg:DI 1 dx [orig:101 _15 ] [101])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 1 dx [orig:99 _13 ] [99])
            (reg:DI 0 ax [orig:100 _14 ] [100]))) "../src/io.f":36 967 {*movdicc_noc}
     (nil))
(insn 123 122 124 10 (set (reg:DI 2 cx [140])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [10 line+0 S8 A64])) "../src/io.f":36 81 {*movdi_internal}
     (nil))
(insn 124 123 126 10 (set (reg:DI 0 ax [141])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [10 cval+0 S8 A64])) "../src/io.f":36 81 {*movdi_internal}
     (nil))
(insn 126 124 127 10 (set (reg:DI 4 si)
        (reg:DI 2 cx [140])) "../src/io.f":36 81 {*movdi_internal}
     (nil))
(insn 127 126 128 10 (set (reg:DI 5 di)
        (reg:DI 0 ax [141])) "../src/io.f":36 81 {*movdi_internal}
     (nil))
(call_insn 128 127 129 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memmove") [flags 0x41]  <function_decl 0x14386f400 __builtin_memmove>) [0 __builtin_memmove S1 A8])
            (const_int 0 [0]))) "../src/io.f":36 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 129 128 130 10 (set (reg:DI 1 dx [orig:102 _16 ] [102])
        (sign_extend:DI (reg:SI 41 r12 [orig:114 _54 ] [114]))) "../src/io.f":36 145 {*extendsidi2_rex64}
     (nil))
(insn 130 129 131 10 (set (reg:DI 0 ax [orig:103 _17 ] [103])
        (sign_extend:DI (reg:SI 3 bx [orig:115 _55 ] [115]))) "../src/io.f":36 145 {*extendsidi2_rex64}
     (nil))
(insn 131 130 132 10 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 1 dx [orig:102 _16 ] [102])
            (reg:DI 0 ax [orig:103 _17 ] [103]))) "../src/io.f":36 8 {*cmpdi_1}
     (nil))
(jump_insn 132 131 133 10 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) "../src/io.f":36 617 {*jcc_1}
     (nil)
 -> 144)
;;  succ:       11 (FALLTHRU)
;;              12
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 104 105 106 107 108 142
(note 133 132 134 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 134 133 135 11 (set (reg:DI 1 dx [orig:104 _18 ] [104])
        (sign_extend:DI (reg:SI 3 bx [orig:115 _55 ] [115]))) "../src/io.f":36 145 {*extendsidi2_rex64}
     (nil))
(insn 135 134 136 11 (set (reg:DI 0 ax [orig:105 _19 ] [105])
        (sign_extend:DI (reg:SI 41 r12 [orig:114 _54 ] [114]))) "../src/io.f":36 145 {*extendsidi2_rex64}
     (nil))
(insn 136 135 137 11 (parallel [
            (set (reg:DI 1 dx [orig:106 _20 ] [106])
                (minus:DI (reg:DI 1 dx [orig:104 _18 ] [104])
                    (reg:DI 0 ax [orig:105 _19 ] [105])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":36 274 {*subdi_1}
     (nil))
(insn 137 136 138 11 (set (reg:DI 2 cx [orig:107 _21 ] [107])
        (sign_extend:DI (reg:SI 41 r12 [orig:114 _54 ] [114]))) "../src/io.f":36 145 {*extendsidi2_rex64}
     (nil))
(insn 138 137 139 11 (set (reg/f:DI 0 ax [142])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [10 cval+0 S8 A64])) "../src/io.f":36 81 {*movdi_internal}
     (nil))
(insn 139 138 141 11 (parallel [
            (set (reg/f:DI 0 ax [orig:108 _22 ] [108])
                (plus:DI (reg/f:DI 0 ax [142])
                    (reg:DI 2 cx [orig:107 _21 ] [107])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":36 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 cval+0 S8 A64])
            (reg:DI 2 cx [orig:107 _21 ] [107]))
        (nil)))
(insn 141 139 142 11 (set (reg:SI 4 si)
        (const_int 32 [0x20])) "../src/io.f":36 82 {*movsi_internal}
     (nil))
(insn 142 141 143 11 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:108 _22 ] [108])) "../src/io.f":36 81 {*movdi_internal}
     (nil))
(call_insn 143 142 144 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x14386f600 __builtin_memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) "../src/io.f":36 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       9
;;              11 (FALLTHRU)
;;              10
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 143
(code_label 144 143 145 12 49 (nil) [2 uses])
(note 145 144 146 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 146 145 147 12 (set (reg/f:DI 0 ax [143])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 ierr+0 S8 A64])) "../src/io.f":37 81 {*movdi_internal}
     (nil))
(insn 147 146 153 12 (set (mem:SI (reg/f:DI 0 ax [143]) [1 *ierr_48(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":37 82 {*movsi_internal}
     (nil))
(insn 153 147 150 12 (const_int 0 [0]) "../src/io.f":38 682 {nop}
     (nil))
;;  succ:       13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 1, flags: (RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;;              4 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 150 153 151 13 43 (nil) [1 uses])
(note 151 150 162 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 162 151 0 NOTE_INSN_DELETED)

;; Function rread (rread_, funcdef_no=3, decl_uid=3621, cgraph_uid=3, symbol_order=3)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=560, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=544, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 6:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 13:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 14:  (0) r  (1) Z {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 21:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 22:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 24:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 25:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 26:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 27:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 28:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 31:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 34:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 37:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 38:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 43:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 47:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 54:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 55:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 60:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 64:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 72:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 73:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 82:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 84:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 85:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 90:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 91:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 92:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 95:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 99:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 0 in insn 101:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
      Creating newreg=125 from oldreg=118, assigning class GENERAL_REGS to r125
  101: r125:SI={(flags:CCGOC>=0)?[frame:DI-0x4]:r125:SI}
      REG_DEAD r118:SI
      REG_DEAD flags:CCGOC
    Inserting insn reload before:
  145: r125:SI=r118:SI
    Inserting insn reload after:
  146: r97:SI=r125:SI

            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 102:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 103:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 104:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 105:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 116:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 117:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 122:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 123:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 13
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12

********** Pseudo live ranges #1: **********

  BB 12
  BB 10
   Insn 137: point = 0, n_alt = -1
   Insn 117: point = 0, n_alt = 1
   Insn 116: point = 1, n_alt = 3
  BB 4
   Insn 135: point = 2, n_alt = -1
   Insn 55: point = 2, n_alt = 1
   Insn 54: point = 3, n_alt = 3
  BB 11
   Insn 133: point = 4, n_alt = -1
   Insn 123: point = 4, n_alt = 1
   Insn 122: point = 5, n_alt = 3
  BB 9
   Insn 114: point = 6, n_alt = -1
   Insn 113: point = 6, n_alt = 0
   Insn 112: point = 7, n_alt = 0
   Insn 111: point = 8, n_alt = 0
   Insn 110: point = 8, n_alt = -1
   Insn 109: point = 9, n_alt = -1
   Insn 108: point = 10, n_alt = -1
   Insn 107: point = 11, n_alt = -1
   Insn 106: point = 12, n_alt = -1
   Insn 105: point = 13, n_alt = 3
   Insn 104: point = 14, n_alt = 3
   Insn 103: point = 15, n_alt = 3
   Insn 102: point = 16, n_alt = 3
   Insn 146: point = 17, n_alt = -1
	Hard reg 5 is preferable by r125 with profit 1
   Insn 101: point = 19, n_alt = 0
   Insn 145: point = 19, n_alt = -1
	Hard reg 5 is preferable by r125 with profit 1
	Hard reg 0 is preferable by r125 with profit 1
   Insn 99: point = 21, n_alt = 1
   Insn 100: point = 21, n_alt = 0
  BB 8
   Insn 96: point = 22, n_alt = 1
   Insn 95: point = 23, n_alt = 0
  BB 7
   Insn 93: point = 24, n_alt = -1
   Insn 92: point = 24, n_alt = 1
   Insn 91: point = 24, n_alt = 1
   Insn 90: point = 25, n_alt = 0
   Insn 89: point = 27, n_alt = -1
   Insn 88: point = 28, n_alt = 0
   Insn 87: point = 28, n_alt = 0
   Insn 86: point = 28, n_alt = -1
   Insn 85: point = 29, n_alt = 0
   Insn 84: point = 29, n_alt = 4
   Insn 83: point = 29, n_alt = 0
   Insn 82: point = 29, n_alt = 3
  BB 6
   Insn 80: point = 30, n_alt = -1
   Insn 79: point = 30, n_alt = 0
   Insn 78: point = 31, n_alt = -1
   Insn 77: point = 32, n_alt = 0
   Insn 76: point = 32, n_alt = 0
   Insn 75: point = 32, n_alt = -1
   Insn 74: point = 33, n_alt = 0
   Insn 73: point = 33, n_alt = 4
   Insn 72: point = 33, n_alt = 3
  BB 5
   Insn 70: point = 34, n_alt = -1
   Insn 69: point = 34, n_alt = 0
   Insn 67: point = 35, n_alt = -1
   Insn 66: point = 36, n_alt = 0
   Insn 65: point = 36, n_alt = 0
   Insn 64: point = 36, n_alt = 4
   Insn 63: point = 36, n_alt = 0
   Insn 62: point = 36, n_alt = -1
   Insn 61: point = 37, n_alt = 0
   Insn 60: point = 37, n_alt = 3
  BB 3
   Insn 49: point = 38, n_alt = -1
   Insn 48: point = 38, n_alt = 0
   Insn 47: point = 39, n_alt = 0
   Insn 46: point = 41, n_alt = 0
   Insn 45: point = 42, n_alt = 0
   Insn 44: point = 42, n_alt = -1
   Insn 43: point = 43, n_alt = 3
   Insn 42: point = 44, n_alt = 0
   Insn 41: point = 44, n_alt = -1
   Insn 40: point = 45, n_alt = -1
   Insn 39: point = 46, n_alt = 0
   Insn 38: point = 46, n_alt = 3
   Insn 37: point = 47, n_alt = 3
   Insn 36: point = 48, n_alt = 0
   Insn 35: point = 48, n_alt = -1
   Insn 34: point = 49, n_alt = 3
   Insn 33: point = 50, n_alt = 1
   Insn 32: point = 51, n_alt = 0
   Insn 31: point = 53, n_alt = 3
   Insn 30: point = 54, n_alt = 1
   Insn 29: point = 54, n_alt = 1
   Insn 28: point = 54, n_alt = 5
   Insn 27: point = 55, n_alt = 4
   Insn 26: point = 56, n_alt = 1
   Insn 25: point = 56, n_alt = 5
   Insn 24: point = 57, n_alt = 4
   Insn 23: point = 58, n_alt = 1
   Insn 22: point = 59, n_alt = 3
   Insn 21: point = 60, n_alt = 3
   Insn 20: point = 62, n_alt = 0
   Insn 19: point = 64, n_alt = 3
  BB 13
   Insn 143: point = 65, n_alt = -1
  BB 2
   Insn 139: point = 65, n_alt = -1
   Insn 14: point = 65, n_alt = 2
   Insn 13: point = 66, n_alt = 3
   Insn 12: point = 67, n_alt = 0
   Insn 11: point = 69, n_alt = 0
   Insn 7: point = 70, n_alt = 5
   Insn 6: point = 70, n_alt = 5
   Insn 5: point = 70, n_alt = 5
   Insn 4: point = 70, n_alt = 5
   Insn 3: point = 70, n_alt = 5
   Insn 2: point = 70, n_alt = 5
 r87: [66..67]
 r88: [65..70]
 r89: [61..62]
 r90: [58..60]
 r91: [50..51]
 r92: [40..41]
 r93: [38..39]
 r94: [34..35]
 r95: [30..31]
 r96: [26..27]
 r97: [12..17]
 r98: [6..7]
 r101: [68..69]
 r103: [63..64]
 r104: [58..59]
 r105: [56..57]
 r106: [54..55]
 r107: [52..53]
 r108: [48..49]
 r109: [45..47]
 r110: [44..46]
 r111: [42..43]
 r112: [2..3]
 r113: [36..37]
 r114: [32..33]
 r115: [28..29]
 r116: [24..25]
 r117: [22..23]
 r118: [20..21]
 r119: [11..16]
 r120: [10..15]
 r121: [9..14]
 r122: [8..13]
 r123: [0..1]
 r124: [4..5]
 r125: [18..19]
Compressing live ranges: from 71 to 58 - 81%
Ranges after the compression:
 r87: [54..55]
 r88: [54..57]
 r89: [50..51]
 r90: [48..49]
 r91: [40..41]
 r92: [32..33]
 r93: [30..31]
 r94: [26..27]
 r95: [22..23]
 r96: [18..19]
 r97: [8..9]
 r98: [6..7]
 r101: [56..57]
 r103: [52..53]
 r104: [48..49]
 r105: [46..47]
 r106: [44..45]
 r107: [42..43]
 r108: [38..39]
 r109: [36..37]
 r110: [36..37]
 r111: [34..35]
 r112: [2..3]
 r113: [28..29]
 r114: [24..25]
 r115: [20..21]
 r116: [16..17]
 r117: [14..15]
 r118: [12..13]
 r119: [8..9]
 r120: [8..9]
 r121: [8..9]
 r122: [8..9]
 r123: [0..1]
 r124: [4..5]
 r125: [10..11]

********** Assignment #1: **********

	 Assigning to 125 (cl=GENERAL_REGS, orig=118, freq=3, tfirst=125, tfreq=3)...
	   Assign 0 to reload r125 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=560, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=544, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 13
changing reg in insn 20
changing reg in insn 21
changing reg in insn 21
changing reg in insn 23
changing reg in insn 32
changing reg in insn 33
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 67
changing reg in insn 69
changing reg in insn 78
changing reg in insn 79
changing reg in insn 89
changing reg in insn 90
changing reg in insn 106
changing reg in insn 112
changing reg in insn 113
changing reg in insn 11
changing reg in insn 12
changing reg in insn 19
changing reg in insn 20
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 27
changing reg in insn 28
changing reg in insn 31
changing reg in insn 32
changing reg in insn 34
changing reg in insn 35
changing reg in insn 37
changing reg in insn 40
changing reg in insn 38
changing reg in insn 41
changing reg in insn 43
changing reg in insn 44
changing reg in insn 54
changing reg in insn 55
changing reg in insn 60
changing reg in insn 62
changing reg in insn 72
changing reg in insn 75
changing reg in insn 82
changing reg in insn 86
changing reg in insn 90
changing reg in insn 91
changing reg in insn 95
changing reg in insn 96
changing reg in insn 100
changing reg in insn 102
changing reg in insn 107
changing reg in insn 103
changing reg in insn 108
changing reg in insn 104
changing reg in insn 109
changing reg in insn 105
changing reg in insn 110
changing reg in insn 116
changing reg in insn 117
changing reg in insn 122
changing reg in insn 123
deleting insn with uid = 67.
deleting insn with uid = 78.
deleting insn with uid = 89.
deleting insn with uid = 145.
deleting insn with uid = 107.
deleting insn with uid = 108.
deleting insn with uid = 109.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 36.
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 45.
verify found no changes in insn with uid = 66.
verify found no changes in insn with uid = 77.
verify found no changes in insn with uid = 88.
verify found no changes in insn with uid = 111.


rread

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
;;  ref usage 	r0={34d,29u} r1={14d,7u} r2={13d,6u} r4={13d,6u} r5={16d,9u} r6={1d,54u} r7={1d,20u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r17={20d,6u} r18={7d} r19={7d} r20={1d,1u} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={11d,4u} r38={8d,1u} r39={8d} r40={8d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} 
;;    total ref usage 733{590d,143u,0e} in 96{89 regular + 7 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 13, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88
;; lr  def 	 87 101
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [11 lu+0 S8 A64])
        (reg:DI 5 di [ lu ])) "../src/io.f":48 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])
        (reg:DI 4 si [ line ])) "../src/io.f":48 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [11 iline+0 S8 A64])
        (reg:DI 1 dx [ iline ])) "../src/io.f":48 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])
        (reg:DI 2 cx [ ierr ])) "../src/io.f":48 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [11 nval+0 S8 A64])
        (reg:DI 37 r8 [ nval ])) "../src/io.f":48 81 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [14 val+0 S8 A64])
        (reg:DI 38 r9 [ val ])) "../src/io.f":48 81 {*movdi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg:SI 0 ax [101])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":76 82 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [101]))) "../src/io.f":76 145 {*extendsidi2_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 39 r10 [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":76 81 {*movdi_internal}
     (nil))
(insn 14 13 139 2 (set (reg:DI 40 r11 [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":76 81 {*movdi_internal}
     (nil))
(jump_insn 139 14 140 2 (set (pc)
        (label_ref 68)) 649 {jump}
     (nil)
 -> 68)
;;  succ:       3
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 140 139 142)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 3, flags: (RTL, MODIFIED)
;;  pred:       5 (DFS_BACK)
;;              6 (DFS_BACK)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 142 140 141 13 62 (nil) [2 uses])
(note 141 142 143 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 143 141 68 13 (const_int 0 [0]) "../src/io.f":48 682 {nop}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2
;;              13 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 92 93 103 104 105 106 107 108 109 110 111
(code_label 68 143 18 3 56 (nil) [1 uses])
(note 18 68 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg/f:DI 0 ax [103])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [11 iline+0 S8 A64])) "../src/io.f":55 81 {*movdi_internal}
     (nil))
(insn 20 19 21 3 (set (reg:SI 0 ax [orig:89 _3 ] [89])
        (mem:SI (reg/f:DI 0 ax [103]) [1 *iline_21(D)+0 S4 A32])) "../src/io.f":55 82 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (parallel [
            (set (reg:SI 1 dx [orig:90 _4 ] [90])
                (plus:SI (reg:SI 0 ax [orig:89 _3 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":55 217 {*addsi_1}
     (nil))
(insn 22 21 23 3 (set (reg/f:DI 0 ax [104])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [11 iline+0 S8 A64])) "../src/io.f":55 81 {*movdi_internal}
     (nil))
(insn 23 22 24 3 (set (mem:SI (reg/f:DI 0 ax [104]) [1 *iline_21(D)+0 S4 A32])
        (reg:SI 1 dx [orig:90 _4 ] [90])) "../src/io.f":55 82 {*movsi_internal}
     (nil))
(insn 24 23 25 3 (set (reg/f:DI 0 ax [105])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(insn 25 24 26 3 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -488 [0xfffffffffffffe18])) [5 dt_parm.9.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [105])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(insn 26 25 27 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [1 dt_parm.9.common.line+0 S4 A128])
        (const_int 57 [0x39])) "../src/io.f":57 82 {*movsi_internal}
     (nil))
(insn 27 26 28 3 (set (reg/f:DI 0 ax [106])
        (symbol_ref/f:DI ("*lC5") [flags 0x2]  <var_decl 0x143ba4c60 *lC5>)) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(insn 28 27 29 3 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [5 dt_parm.9.format+0 S8 A64])
        (reg/f:DI 0 ax [106])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(insn 29 28 30 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -416 [0xfffffffffffffe60])) [1 dt_parm.9.format_len+0 S4 A128])
        (const_int 3 [0x3])) "../src/io.f":57 82 {*movsi_internal}
     (nil))
(insn 30 29 31 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [1 dt_parm.9.common.flags+0 S4 A128])
        (const_int 4104 [0x1008])) "../src/io.f":57 82 {*movsi_internal}
     (nil))
(insn 31 30 32 3 (set (reg/f:DI 0 ax [107])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [11 lu+0 S8 A64])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(insn 32 31 33 3 (set (reg:SI 0 ax [orig:91 _5 ] [91])
        (mem:SI (reg/f:DI 0 ax [107]) [1 *lu_28(D)+0 S4 A32])) "../src/io.f":57 82 {*movsi_internal}
     (nil))
(insn 33 32 34 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -492 [0xfffffffffffffe14])) [1 dt_parm.9.common.unit+0 S4 A32])
        (reg:SI 0 ax [orig:91 _5 ] [91])) "../src/io.f":57 82 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (parallel [
            (set (reg:DI 0 ax [108])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":57 218 {*adddi_1}
     (nil))
(insn 35 34 36 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [108])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(call_insn 36 35 37 3 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":57 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 37 36 38 3 (set (reg:DI 2 cx [109])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(insn 38 37 39 3 (parallel [
            (set (reg:DI 0 ax [110])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":57 218 {*adddi_1}
     (nil))
(insn 39 38 40 3 (set (reg:SI 1 dx)
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":57 82 {*movsi_internal}
     (nil))
(insn 40 39 41 3 (set (reg:DI 4 si)
        (reg:DI 2 cx [109])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(insn 41 40 42 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [110])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(call_insn 42 41 43 3 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character") [flags 0x41]  <function_decl 0x1439d4800 _gfortran_transfer_character>) [0 _gfortran_transfer_character S1 A8])
        (const_int 0 [0])) "../src/io.f":57 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 0 ax [111])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":57 218 {*adddi_1}
     (nil))
(insn 44 43 45 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [111])) "../src/io.f":57 81 {*movdi_internal}
     (nil))
(call_insn 45 44 46 3 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":57 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 46 45 47 3 (set (reg:SI 0 ax [orig:92 _6 ] [92])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [1 dt_parm.9.common.flags+0 S4 A128])) "../src/io.f":57 82 {*movsi_internal}
     (nil))
(insn 47 46 48 3 (parallel [
            (set (reg:SI 0 ax [orig:93 _7 ] [93])
                (and:SI (reg:SI 0 ax [orig:92 _6 ] [92])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":57 391 {*andsi_1}
     (nil))
(insn 48 47 49 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:93 _7 ] [93])
            (const_int 2 [0x2]))) "../src/io.f":57 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 53 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 134)
            (pc))) "../src/io.f":57 617 {*jcc_1}
     (nil)
 -> 134)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 112
(note 53 49 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 53 54 4 ("L.28") NOTE_INSN_DELETED_LABEL 54)
(insn 54 52 55 4 (set (reg/f:DI 0 ax [112])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])) "../src/io.f":74 81 {*movdi_internal}
     (nil))
(insn 55 54 135 4 (set (mem:SI (reg/f:DI 0 ax [112]) [1 *ierr_35(D)+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":74 82 {*movsi_internal}
     (nil))
(jump_insn 135 55 136 4 (set (pc)
        (label_ref 130)) "../src/io.f":75 649 {jump}
     (nil)
 -> 130)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 136 135 134)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 94 113
(code_label 134 136 59 5 61 (nil) [1 uses])
(note 59 134 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 5 (set (reg:DI 0 ax [113])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":60 81 {*movdi_internal}
     (nil))
(insn 61 60 62 5 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":60 82 {*movsi_internal}
     (nil))
(insn 62 61 63 5 (set (reg:DI 2 cx)
        (reg:DI 0 ax [113])) "../src/io.f":60 81 {*movdi_internal}
     (nil))
(insn 63 62 64 5 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":60 82 {*movsi_internal}
     (nil))
(insn 64 63 65 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*lC6") [flags 0x2]  <var_decl 0x143ba4cf0 *lC6>)) "../src/io.f":60 81 {*movdi_internal}
     (nil))
(insn 65 64 66 5 (set (reg:SI 5 di)
        (const_int 2 [0x2])) "../src/io.f":60 82 {*movsi_internal}
     (nil))
(call_insn/i 66 65 69 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":60 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 69 66 70 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:94 _8 ] [94])
            (const_int 0 [0]))) "../src/io.f":60 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 70 69 71 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 142)
            (pc))) "../src/io.f":60 617 {*jcc_1}
     (nil)
 -> 142)
;;  succ:       13 (DFS_BACK)
;;              6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 95 114
(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 6 (set (reg:DI 0 ax [114])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":61 81 {*movdi_internal}
     (nil))
(insn 73 72 74 6 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x143b722d0 *lC2>)) "../src/io.f":61 81 {*movdi_internal}
     (nil))
(insn 74 73 75 6 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":61 82 {*movsi_internal}
     (nil))
(insn 75 74 76 6 (set (reg:DI 4 si)
        (reg:DI 0 ax [114])) "../src/io.f":61 81 {*movdi_internal}
     (nil))
(insn 76 75 77 6 (set (reg:SI 5 di)
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":61 82 {*movsi_internal}
     (nil))
(call_insn/i 77 76 79 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_compare_string") [flags 0x41]  <function_decl 0x1439c4700 _gfortran_compare_string>) [0 _gfortran_compare_string S1 A8])
            (const_int 0 [0]))) "../src/io.f":61 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 79 77 80 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:95 _9 ] [95])
            (const_int 0 [0]))) "../src/io.f":61 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 80 79 81 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 142)
            (pc))) "../src/io.f":61 617 {*jcc_1}
     (nil)
 -> 142)
;;  succ:       13 (DFS_BACK)
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 96 115 116
(note 81 80 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 7 (set (reg:DI 0 ax [115])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":63 81 {*movdi_internal}
     (nil))
(insn 83 82 84 7 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":63 82 {*movsi_internal}
     (nil))
(insn 84 83 85 7 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x143b72240 *lC1>)) "../src/io.f":63 81 {*movdi_internal}
     (nil))
(insn 85 84 86 7 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":63 82 {*movsi_internal}
     (nil))
(insn 86 85 87 7 (set (reg:DI 4 si)
        (reg:DI 0 ax [115])) "../src/io.f":63 81 {*movdi_internal}
     (nil))
(insn 87 86 88 7 (set (reg:SI 5 di)
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":63 82 {*movsi_internal}
     (nil))
(call_insn/i 88 87 90 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":63 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 90 88 91 7 (parallel [
            (set (reg:SI 0 ax [116])
                (plus:SI (reg:SI 0 ax [orig:96 _10 ] [96])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":63 217 {*addsi_1}
     (nil))
(insn 91 90 92 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [116])) "../src/io.f":63 82 {*movsi_internal}
     (nil))
(insn 92 91 93 7 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":64 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 93 92 94 7 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../src/io.f":64 617 {*jcc_1}
     (nil)
 -> 97)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 117
(note 94 93 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 8 (set (reg:SI 0 ax [117])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":64 82 {*movsi_internal}
     (nil))
(insn 96 95 97 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [117])) "../src/io.f":64 82 {*movsi_internal}
     (nil))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       7
;;              8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97 98 118 119 120 121 122
(code_label 97 96 98 9 57 (nil) [1 uses])
(note 98 97 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 100 98 99 9 (set (reg:SI 0 ax [118])
        (const_int 0 [0])) "../src/io.f":66 82 {*movsi_internal}
     (nil))
(insn 99 100 101 9 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":66 3 {*cmpsi_ccno_1}
     (nil))
(insn 101 99 146 9 (set (reg:SI 0 ax [118])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
            (reg:SI 0 ax [118]))) "../src/io.f":66 966 {*movsicc_noc}
     (nil))
(insn 146 101 102 9 (set (reg:SI 5 di [orig:97 _11 ] [97])
        (reg:SI 0 ax [118])) "../src/io.f":66 82 {*movsi_internal}
     (nil))
(insn 102 146 103 9 (parallel [
            (set (reg:DI 2 cx [119])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":66 218 {*adddi_1}
     (nil))
(insn 103 102 104 9 (set (reg:DI 1 dx [120])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [11 nval+0 S8 A64])) "../src/io.f":66 81 {*movdi_internal}
     (nil))
(insn 104 103 105 9 (set (reg:DI 4 si [121])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [14 val+0 S8 A64])) "../src/io.f":66 81 {*movdi_internal}
     (nil))
(insn 105 104 106 9 (set (reg:DI 0 ax [122])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":66 81 {*movdi_internal}
     (nil))
(insn 106 105 110 9 (set (reg:SI 37 r8)
        (reg:SI 5 di [orig:97 _11 ] [97])) "../src/io.f":66 82 {*movsi_internal}
     (nil))
(insn 110 106 111 9 (set (reg:DI 5 di)
        (reg:DI 0 ax [122])) "../src/io.f":66 81 {*movdi_internal}
     (nil))
(call_insn 111 110 112 9 (call (mem:QI (symbol_ref:DI ("getflt_") [flags 0x403]  <function_decl 0x1439e4900 getflt>) [0 getflt S1 A8])
        (const_int 0 [0])) "../src/io.f":66 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 112 111 113 9 (set (reg:SI 0 ax [orig:98 error.18_12 ] [98])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [13 error+0 S4 A64])) "../src/io.f":67 82 {*movsi_internal}
     (nil))
(insn 113 112 114 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:98 error.18_12 ] [98])
            (const_int 0 [0]))) "../src/io.f":67 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 114 113 115 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../src/io.f":67 617 {*jcc_1}
     (nil)
 -> 120)
;;  succ:       10 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 123
(note 115 114 116 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 10 (set (reg/f:DI 0 ax [123])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])) "../src/io.f":68 81 {*movdi_internal}
     (nil))
(insn 117 116 137 10 (set (mem:SI (reg/f:DI 0 ax [123]) [1 *ierr_35(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":68 82 {*movsi_internal}
     (nil))
(jump_insn 137 117 138 10 (set (pc)
        (label_ref 130)) "../src/io.f":72 649 {jump}
     (nil)
 -> 130)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 138 137 120)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL, MODIFIED)
;;  pred:       9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 124
(code_label 120 138 121 11 58 (nil) [1 uses])
(note 121 120 122 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 11 (set (reg/f:DI 0 ax [124])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])) "../src/io.f":70 81 {*movdi_internal}
     (nil))
(insn 123 122 133 11 (set (mem:SI (reg/f:DI 0 ax [124]) [1 *ierr_35(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":70 82 {*movsi_internal}
     (nil))
(insn 133 123 130 11 (const_int 0 [0]) "../src/io.f":72 682 {nop}
     (nil))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 1, flags: (RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              4 [100.0%] 
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 130 133 131 12 52 (nil) [2 uses])
(note 131 130 144 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 144 131 0 NOTE_INSN_DELETED)

;; Function iread (iread_, funcdef_no=4, decl_uid=3643, cgraph_uid=4, symbol_order=4)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=560, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=544, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 6:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 13:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 14:  (0) r  (1) Z {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 21:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 22:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 24:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 25:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 26:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 27:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 28:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 31:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 34:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 37:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 38:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 43:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 47:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 54:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 55:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 60:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 64:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 72:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 73:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 82:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 84:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 85:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 90:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 91:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 92:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 95:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 99:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 0 in insn 101:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
      Creating newreg=125 from oldreg=118, assigning class GENERAL_REGS to r125
  101: r125:SI={(flags:CCGOC>=0)?[frame:DI-0x4]:r125:SI}
      REG_DEAD r118:SI
      REG_DEAD flags:CCGOC
    Inserting insn reload before:
  145: r125:SI=r118:SI
    Inserting insn reload after:
  146: r97:SI=r125:SI

            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 102:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 103:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 104:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 105:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) r {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 116:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 117:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 122:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 123:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 13
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12

********** Pseudo live ranges #1: **********

  BB 12
  BB 10
   Insn 137: point = 0, n_alt = -1
   Insn 117: point = 0, n_alt = 1
   Insn 116: point = 1, n_alt = 3
  BB 4
   Insn 135: point = 2, n_alt = -1
   Insn 55: point = 2, n_alt = 1
   Insn 54: point = 3, n_alt = 3
  BB 11
   Insn 133: point = 4, n_alt = -1
   Insn 123: point = 4, n_alt = 1
   Insn 122: point = 5, n_alt = 3
  BB 9
   Insn 114: point = 6, n_alt = -1
   Insn 113: point = 6, n_alt = 0
   Insn 112: point = 7, n_alt = 0
   Insn 111: point = 8, n_alt = 0
   Insn 110: point = 8, n_alt = -1
   Insn 109: point = 9, n_alt = -1
   Insn 108: point = 10, n_alt = -1
   Insn 107: point = 11, n_alt = -1
   Insn 106: point = 12, n_alt = -1
   Insn 105: point = 13, n_alt = 3
   Insn 104: point = 14, n_alt = 3
   Insn 103: point = 15, n_alt = 3
   Insn 102: point = 16, n_alt = 3
   Insn 146: point = 17, n_alt = -1
	Hard reg 5 is preferable by r125 with profit 1
   Insn 101: point = 19, n_alt = 0
   Insn 145: point = 19, n_alt = -1
	Hard reg 5 is preferable by r125 with profit 1
	Hard reg 0 is preferable by r125 with profit 1
   Insn 99: point = 21, n_alt = 1
   Insn 100: point = 21, n_alt = 0
  BB 8
   Insn 96: point = 22, n_alt = 1
   Insn 95: point = 23, n_alt = 0
  BB 7
   Insn 93: point = 24, n_alt = -1
   Insn 92: point = 24, n_alt = 1
   Insn 91: point = 24, n_alt = 1
   Insn 90: point = 25, n_alt = 0
   Insn 89: point = 27, n_alt = -1
   Insn 88: point = 28, n_alt = 0
   Insn 87: point = 28, n_alt = 0
   Insn 86: point = 28, n_alt = -1
   Insn 85: point = 29, n_alt = 0
   Insn 84: point = 29, n_alt = 4
   Insn 83: point = 29, n_alt = 0
   Insn 82: point = 29, n_alt = 3
  BB 6
   Insn 80: point = 30, n_alt = -1
   Insn 79: point = 30, n_alt = 0
   Insn 78: point = 31, n_alt = -1
   Insn 77: point = 32, n_alt = 0
   Insn 76: point = 32, n_alt = 0
   Insn 75: point = 32, n_alt = -1
   Insn 74: point = 33, n_alt = 0
   Insn 73: point = 33, n_alt = 4
   Insn 72: point = 33, n_alt = 3
  BB 5
   Insn 70: point = 34, n_alt = -1
   Insn 69: point = 34, n_alt = 0
   Insn 67: point = 35, n_alt = -1
   Insn 66: point = 36, n_alt = 0
   Insn 65: point = 36, n_alt = 0
   Insn 64: point = 36, n_alt = 4
   Insn 63: point = 36, n_alt = 0
   Insn 62: point = 36, n_alt = -1
   Insn 61: point = 37, n_alt = 0
   Insn 60: point = 37, n_alt = 3
  BB 3
   Insn 49: point = 38, n_alt = -1
   Insn 48: point = 38, n_alt = 0
   Insn 47: point = 39, n_alt = 0
   Insn 46: point = 41, n_alt = 0
   Insn 45: point = 42, n_alt = 0
   Insn 44: point = 42, n_alt = -1
   Insn 43: point = 43, n_alt = 3
   Insn 42: point = 44, n_alt = 0
   Insn 41: point = 44, n_alt = -1
   Insn 40: point = 45, n_alt = -1
   Insn 39: point = 46, n_alt = 0
   Insn 38: point = 46, n_alt = 3
   Insn 37: point = 47, n_alt = 3
   Insn 36: point = 48, n_alt = 0
   Insn 35: point = 48, n_alt = -1
   Insn 34: point = 49, n_alt = 3
   Insn 33: point = 50, n_alt = 1
   Insn 32: point = 51, n_alt = 0
   Insn 31: point = 53, n_alt = 3
   Insn 30: point = 54, n_alt = 1
   Insn 29: point = 54, n_alt = 1
   Insn 28: point = 54, n_alt = 5
   Insn 27: point = 55, n_alt = 4
   Insn 26: point = 56, n_alt = 1
   Insn 25: point = 56, n_alt = 5
   Insn 24: point = 57, n_alt = 4
   Insn 23: point = 58, n_alt = 1
   Insn 22: point = 59, n_alt = 3
   Insn 21: point = 60, n_alt = 3
   Insn 20: point = 62, n_alt = 0
   Insn 19: point = 64, n_alt = 3
  BB 13
   Insn 143: point = 65, n_alt = -1
  BB 2
   Insn 139: point = 65, n_alt = -1
   Insn 14: point = 65, n_alt = 2
   Insn 13: point = 66, n_alt = 3
   Insn 12: point = 67, n_alt = 0
   Insn 11: point = 69, n_alt = 0
   Insn 7: point = 70, n_alt = 5
   Insn 6: point = 70, n_alt = 5
   Insn 5: point = 70, n_alt = 5
   Insn 4: point = 70, n_alt = 5
   Insn 3: point = 70, n_alt = 5
   Insn 2: point = 70, n_alt = 5
 r87: [66..67]
 r88: [65..70]
 r89: [61..62]
 r90: [58..60]
 r91: [50..51]
 r92: [40..41]
 r93: [38..39]
 r94: [34..35]
 r95: [30..31]
 r96: [26..27]
 r97: [12..17]
 r98: [6..7]
 r101: [68..69]
 r103: [63..64]
 r104: [58..59]
 r105: [56..57]
 r106: [54..55]
 r107: [52..53]
 r108: [48..49]
 r109: [45..47]
 r110: [44..46]
 r111: [42..43]
 r112: [2..3]
 r113: [36..37]
 r114: [32..33]
 r115: [28..29]
 r116: [24..25]
 r117: [22..23]
 r118: [20..21]
 r119: [11..16]
 r120: [10..15]
 r121: [9..14]
 r122: [8..13]
 r123: [0..1]
 r124: [4..5]
 r125: [18..19]
Compressing live ranges: from 71 to 58 - 81%
Ranges after the compression:
 r87: [54..55]
 r88: [54..57]
 r89: [50..51]
 r90: [48..49]
 r91: [40..41]
 r92: [32..33]
 r93: [30..31]
 r94: [26..27]
 r95: [22..23]
 r96: [18..19]
 r97: [8..9]
 r98: [6..7]
 r101: [56..57]
 r103: [52..53]
 r104: [48..49]
 r105: [46..47]
 r106: [44..45]
 r107: [42..43]
 r108: [38..39]
 r109: [36..37]
 r110: [36..37]
 r111: [34..35]
 r112: [2..3]
 r113: [28..29]
 r114: [24..25]
 r115: [20..21]
 r116: [16..17]
 r117: [14..15]
 r118: [12..13]
 r119: [8..9]
 r120: [8..9]
 r121: [8..9]
 r122: [8..9]
 r123: [0..1]
 r124: [4..5]
 r125: [10..11]

********** Assignment #1: **********

	 Assigning to 125 (cl=GENERAL_REGS, orig=118, freq=3, tfirst=125, tfreq=3)...
	   Assign 0 to reload r125 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=560, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=544, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 13
changing reg in insn 20
changing reg in insn 21
changing reg in insn 21
changing reg in insn 23
changing reg in insn 32
changing reg in insn 33
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 67
changing reg in insn 69
changing reg in insn 78
changing reg in insn 79
changing reg in insn 89
changing reg in insn 90
changing reg in insn 106
changing reg in insn 112
changing reg in insn 113
changing reg in insn 11
changing reg in insn 12
changing reg in insn 19
changing reg in insn 20
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 27
changing reg in insn 28
changing reg in insn 31
changing reg in insn 32
changing reg in insn 34
changing reg in insn 35
changing reg in insn 37
changing reg in insn 40
changing reg in insn 38
changing reg in insn 41
changing reg in insn 43
changing reg in insn 44
changing reg in insn 54
changing reg in insn 55
changing reg in insn 60
changing reg in insn 62
changing reg in insn 72
changing reg in insn 75
changing reg in insn 82
changing reg in insn 86
changing reg in insn 90
changing reg in insn 91
changing reg in insn 95
changing reg in insn 96
changing reg in insn 100
changing reg in insn 102
changing reg in insn 107
changing reg in insn 103
changing reg in insn 108
changing reg in insn 104
changing reg in insn 109
changing reg in insn 105
changing reg in insn 110
changing reg in insn 116
changing reg in insn 117
changing reg in insn 122
changing reg in insn 123
deleting insn with uid = 67.
deleting insn with uid = 78.
deleting insn with uid = 89.
deleting insn with uid = 145.
deleting insn with uid = 107.
deleting insn with uid = 108.
deleting insn with uid = 109.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 36.
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 45.
verify found no changes in insn with uid = 66.
verify found no changes in insn with uid = 77.
verify found no changes in insn with uid = 88.
verify found no changes in insn with uid = 111.


iread

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
;;  ref usage 	r0={34d,29u} r1={14d,7u} r2={13d,6u} r4={13d,6u} r5={16d,9u} r6={1d,54u} r7={1d,20u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r17={20d,6u} r18={7d} r19={7d} r20={1d,1u} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={11d,4u} r38={8d,1u} r39={8d} r40={8d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} 
;;    total ref usage 733{590d,143u,0e} in 96{89 regular + 7 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 13, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88
;; lr  def 	 87 101
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [11 lu+0 S8 A64])
        (reg:DI 5 di [ lu ])) "../src/io.f":80 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])
        (reg:DI 4 si [ line ])) "../src/io.f":80 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [11 iline+0 S8 A64])
        (reg:DI 1 dx [ iline ])) "../src/io.f":80 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])
        (reg:DI 2 cx [ ierr ])) "../src/io.f":80 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [11 nval+0 S8 A64])
        (reg:DI 37 r8 [ nval ])) "../src/io.f":80 81 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [6 ival+0 S8 A64])
        (reg:DI 38 r9 [ ival ])) "../src/io.f":80 81 {*movdi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg:SI 0 ax [101])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":108 82 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [101]))) "../src/io.f":108 145 {*extendsidi2_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 39 r10 [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":108 81 {*movdi_internal}
     (nil))
(insn 14 13 139 2 (set (reg:DI 40 r11 [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":108 81 {*movdi_internal}
     (nil))
(jump_insn 139 14 140 2 (set (pc)
        (label_ref 68)) 649 {jump}
     (nil)
 -> 68)
;;  succ:       3
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 140 139 142)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 3, flags: (RTL, MODIFIED)
;;  pred:       5 (DFS_BACK)
;;              6 (DFS_BACK)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 142 140 141 13 73 (nil) [2 uses])
(note 141 142 143 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 143 141 68 13 (const_int 0 [0]) "../src/io.f":80 682 {nop}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2
;;              13 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 92 93 103 104 105 106 107 108 109 110 111
(code_label 68 143 18 3 67 (nil) [1 uses])
(note 18 68 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg/f:DI 0 ax [103])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [11 iline+0 S8 A64])) "../src/io.f":87 81 {*movdi_internal}
     (nil))
(insn 20 19 21 3 (set (reg:SI 0 ax [orig:89 _3 ] [89])
        (mem:SI (reg/f:DI 0 ax [103]) [1 *iline_21(D)+0 S4 A32])) "../src/io.f":87 82 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (parallel [
            (set (reg:SI 1 dx [orig:90 _4 ] [90])
                (plus:SI (reg:SI 0 ax [orig:89 _3 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":87 217 {*addsi_1}
     (nil))
(insn 22 21 23 3 (set (reg/f:DI 0 ax [104])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [11 iline+0 S8 A64])) "../src/io.f":87 81 {*movdi_internal}
     (nil))
(insn 23 22 24 3 (set (mem:SI (reg/f:DI 0 ax [104]) [1 *iline_21(D)+0 S4 A32])
        (reg:SI 1 dx [orig:90 _4 ] [90])) "../src/io.f":87 82 {*movsi_internal}
     (nil))
(insn 24 23 25 3 (set (reg/f:DI 0 ax [105])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(insn 25 24 26 3 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -488 [0xfffffffffffffe18])) [5 dt_parm.10.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [105])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(insn 26 25 27 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [1 dt_parm.10.common.line+0 S4 A128])
        (const_int 89 [0x59])) "../src/io.f":89 82 {*movsi_internal}
     (nil))
(insn 27 26 28 3 (set (reg/f:DI 0 ax [106])
        (symbol_ref/f:DI ("*lC5") [flags 0x2]  <var_decl 0x143ba4c60 *lC5>)) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(insn 28 27 29 3 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [5 dt_parm.10.format+0 S8 A64])
        (reg/f:DI 0 ax [106])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(insn 29 28 30 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -416 [0xfffffffffffffe60])) [1 dt_parm.10.format_len+0 S4 A128])
        (const_int 3 [0x3])) "../src/io.f":89 82 {*movsi_internal}
     (nil))
(insn 30 29 31 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [1 dt_parm.10.common.flags+0 S4 A128])
        (const_int 4104 [0x1008])) "../src/io.f":89 82 {*movsi_internal}
     (nil))
(insn 31 30 32 3 (set (reg/f:DI 0 ax [107])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [11 lu+0 S8 A64])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(insn 32 31 33 3 (set (reg:SI 0 ax [orig:91 _5 ] [91])
        (mem:SI (reg/f:DI 0 ax [107]) [1 *lu_28(D)+0 S4 A32])) "../src/io.f":89 82 {*movsi_internal}
     (nil))
(insn 33 32 34 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -492 [0xfffffffffffffe14])) [1 dt_parm.10.common.unit+0 S4 A32])
        (reg:SI 0 ax [orig:91 _5 ] [91])) "../src/io.f":89 82 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (parallel [
            (set (reg:DI 0 ax [108])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":89 218 {*adddi_1}
     (nil))
(insn 35 34 36 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [108])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(call_insn 36 35 37 3 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":89 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 37 36 38 3 (set (reg:DI 2 cx [109])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(insn 38 37 39 3 (parallel [
            (set (reg:DI 0 ax [110])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":89 218 {*adddi_1}
     (nil))
(insn 39 38 40 3 (set (reg:SI 1 dx)
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":89 82 {*movsi_internal}
     (nil))
(insn 40 39 41 3 (set (reg:DI 4 si)
        (reg:DI 2 cx [109])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(insn 41 40 42 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [110])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(call_insn 42 41 43 3 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character") [flags 0x41]  <function_decl 0x1439d4800 _gfortran_transfer_character>) [0 _gfortran_transfer_character S1 A8])
        (const_int 0 [0])) "../src/io.f":89 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 43 42 44 3 (parallel [
            (set (reg:DI 0 ax [111])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":89 218 {*adddi_1}
     (nil))
(insn 44 43 45 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [111])) "../src/io.f":89 81 {*movdi_internal}
     (nil))
(call_insn 45 44 46 3 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":89 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 46 45 47 3 (set (reg:SI 0 ax [orig:92 _6 ] [92])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [1 dt_parm.10.common.flags+0 S4 A128])) "../src/io.f":89 82 {*movsi_internal}
     (nil))
(insn 47 46 48 3 (parallel [
            (set (reg:SI 0 ax [orig:93 _7 ] [93])
                (and:SI (reg:SI 0 ax [orig:92 _6 ] [92])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":89 391 {*andsi_1}
     (nil))
(insn 48 47 49 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:93 _7 ] [93])
            (const_int 2 [0x2]))) "../src/io.f":89 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 53 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 134)
            (pc))) "../src/io.f":89 617 {*jcc_1}
     (nil)
 -> 134)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 112
(note 53 49 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 53 54 4 ("L.33") NOTE_INSN_DELETED_LABEL 65)
(insn 54 52 55 4 (set (reg/f:DI 0 ax [112])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])) "../src/io.f":106 81 {*movdi_internal}
     (nil))
(insn 55 54 135 4 (set (mem:SI (reg/f:DI 0 ax [112]) [1 *ierr_35(D)+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":106 82 {*movsi_internal}
     (nil))
(jump_insn 135 55 136 4 (set (pc)
        (label_ref 130)) "../src/io.f":107 649 {jump}
     (nil)
 -> 130)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 136 135 134)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 94 113
(code_label 134 136 59 5 72 (nil) [1 uses])
(note 59 134 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 5 (set (reg:DI 0 ax [113])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":92 81 {*movdi_internal}
     (nil))
(insn 61 60 62 5 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":92 82 {*movsi_internal}
     (nil))
(insn 62 61 63 5 (set (reg:DI 2 cx)
        (reg:DI 0 ax [113])) "../src/io.f":92 81 {*movdi_internal}
     (nil))
(insn 63 62 64 5 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":92 82 {*movsi_internal}
     (nil))
(insn 64 63 65 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*lC6") [flags 0x2]  <var_decl 0x143ba4cf0 *lC6>)) "../src/io.f":92 81 {*movdi_internal}
     (nil))
(insn 65 64 66 5 (set (reg:SI 5 di)
        (const_int 2 [0x2])) "../src/io.f":92 82 {*movsi_internal}
     (nil))
(call_insn/i 66 65 69 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":92 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 69 66 70 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:94 _8 ] [94])
            (const_int 0 [0]))) "../src/io.f":92 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 70 69 71 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 142)
            (pc))) "../src/io.f":92 617 {*jcc_1}
     (nil)
 -> 142)
;;  succ:       13 (DFS_BACK)
;;              6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 95 114
(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 6 (set (reg:DI 0 ax [114])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":93 81 {*movdi_internal}
     (nil))
(insn 73 72 74 6 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x143b722d0 *lC2>)) "../src/io.f":93 81 {*movdi_internal}
     (nil))
(insn 74 73 75 6 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":93 82 {*movsi_internal}
     (nil))
(insn 75 74 76 6 (set (reg:DI 4 si)
        (reg:DI 0 ax [114])) "../src/io.f":93 81 {*movdi_internal}
     (nil))
(insn 76 75 77 6 (set (reg:SI 5 di)
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":93 82 {*movsi_internal}
     (nil))
(call_insn/i 77 76 79 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_compare_string") [flags 0x41]  <function_decl 0x1439c4700 _gfortran_compare_string>) [0 _gfortran_compare_string S1 A8])
            (const_int 0 [0]))) "../src/io.f":93 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 79 77 80 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:95 _9 ] [95])
            (const_int 0 [0]))) "../src/io.f":93 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 80 79 81 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 142)
            (pc))) "../src/io.f":93 617 {*jcc_1}
     (nil)
 -> 142)
;;  succ:       13 (DFS_BACK)
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 96 115 116
(note 81 80 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 7 (set (reg:DI 0 ax [115])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":95 81 {*movdi_internal}
     (nil))
(insn 83 82 84 7 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":95 82 {*movsi_internal}
     (nil))
(insn 84 83 85 7 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x143b72240 *lC1>)) "../src/io.f":95 81 {*movdi_internal}
     (nil))
(insn 85 84 86 7 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":95 82 {*movsi_internal}
     (nil))
(insn 86 85 87 7 (set (reg:DI 4 si)
        (reg:DI 0 ax [115])) "../src/io.f":95 81 {*movdi_internal}
     (nil))
(insn 87 86 88 7 (set (reg:SI 5 di)
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":95 82 {*movsi_internal}
     (nil))
(call_insn/i 88 87 90 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":95 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 90 88 91 7 (parallel [
            (set (reg:SI 0 ax [116])
                (plus:SI (reg:SI 0 ax [orig:96 _10 ] [96])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":95 217 {*addsi_1}
     (nil))
(insn 91 90 92 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [116])) "../src/io.f":95 82 {*movsi_internal}
     (nil))
(insn 92 91 93 7 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":96 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 93 92 94 7 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../src/io.f":96 617 {*jcc_1}
     (nil)
 -> 97)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 117
(note 94 93 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 8 (set (reg:SI 0 ax [117])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [1 _line+0 S4 A64])) "../src/io.f":96 82 {*movsi_internal}
     (nil))
(insn 96 95 97 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [117])) "../src/io.f":96 82 {*movsi_internal}
     (nil))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       7
;;              8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97 98 118 119 120 121 122
(code_label 97 96 98 9 68 (nil) [1 uses])
(note 98 97 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 100 98 99 9 (set (reg:SI 0 ax [118])
        (const_int 0 [0])) "../src/io.f":98 82 {*movsi_internal}
     (nil))
(insn 99 100 101 9 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":98 3 {*cmpsi_ccno_1}
     (nil))
(insn 101 99 146 9 (set (reg:SI 0 ax [118])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kb+0 S4 A32])
            (reg:SI 0 ax [118]))) "../src/io.f":98 966 {*movsicc_noc}
     (nil))
(insn 146 101 102 9 (set (reg:SI 5 di [orig:97 _11 ] [97])
        (reg:SI 0 ax [118])) "../src/io.f":98 82 {*movsi_internal}
     (nil))
(insn 102 146 103 9 (parallel [
            (set (reg:DI 2 cx [119])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":98 218 {*adddi_1}
     (nil))
(insn 103 102 104 9 (set (reg:DI 1 dx [120])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [11 nval+0 S8 A64])) "../src/io.f":98 81 {*movdi_internal}
     (nil))
(insn 104 103 105 9 (set (reg:DI 4 si [121])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [6 ival+0 S8 A64])) "../src/io.f":98 81 {*movdi_internal}
     (nil))
(insn 105 104 106 9 (set (reg:DI 0 ax [122])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [10 line+0 S8 A64])) "../src/io.f":98 81 {*movdi_internal}
     (nil))
(insn 106 105 110 9 (set (reg:SI 37 r8)
        (reg:SI 5 di [orig:97 _11 ] [97])) "../src/io.f":98 82 {*movsi_internal}
     (nil))
(insn 110 106 111 9 (set (reg:DI 5 di)
        (reg:DI 0 ax [122])) "../src/io.f":98 81 {*movdi_internal}
     (nil))
(call_insn 111 110 112 9 (call (mem:QI (symbol_ref:DI ("getint_") [flags 0x403]  <function_decl 0x1439e4800 getint>) [0 getint S1 A8])
        (const_int 0 [0])) "../src/io.f":98 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 112 111 113 9 (set (reg:SI 0 ax [orig:98 error.19_12 ] [98])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [13 error+0 S4 A64])) "../src/io.f":99 82 {*movsi_internal}
     (nil))
(insn 113 112 114 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:98 error.19_12 ] [98])
            (const_int 0 [0]))) "../src/io.f":99 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 114 113 115 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../src/io.f":99 617 {*jcc_1}
     (nil)
 -> 120)
;;  succ:       10 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 123
(note 115 114 116 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 10 (set (reg/f:DI 0 ax [123])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])) "../src/io.f":100 81 {*movdi_internal}
     (nil))
(insn 117 116 137 10 (set (mem:SI (reg/f:DI 0 ax [123]) [1 *ierr_35(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":100 82 {*movsi_internal}
     (nil))
(jump_insn 137 117 138 10 (set (pc)
        (label_ref 130)) "../src/io.f":104 649 {jump}
     (nil)
 -> 130)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 138 137 120)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL, MODIFIED)
;;  pred:       9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 124
(code_label 120 138 121 11 69 (nil) [1 uses])
(note 121 120 122 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 11 (set (reg/f:DI 0 ax [124])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [11 ierr+0 S8 A64])) "../src/io.f":102 81 {*movdi_internal}
     (nil))
(insn 123 122 133 11 (set (mem:SI (reg/f:DI 0 ax [124]) [1 *ierr_35(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":102 82 {*movsi_internal}
     (nil))
(insn 133 123 130 11 (const_int 0 [0]) "../src/io.f":104 682 {nop}
     (nil))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 1, flags: (RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              4 [100.0%] 
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 130 133 131 12 63 (nil) [2 uses])
(note 131 130 144 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 144 131 0 NOTE_INSN_DELETED)

;; Function pparse (pparse_, funcdef_no=5, decl_uid=3664, cgraph_uid=5, symbol_order=5)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=592, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=576, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 6:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 13:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 14:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 20:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 23:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 30:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 33:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) ?mr {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) ?mr {*cmpsi_ccno_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 46:  (0) q  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 51:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 55:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 63:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 64:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 66:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 67:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 68:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 69:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 71:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 72:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) r  (2) 0  (3) rm {*movsicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 77:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 84
	 Choosing alt 0 in insn 84:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 85:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 86:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 91:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 94:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 95:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) ?mr {*cmpsi_ccno_1}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 99:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 100:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 102:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 103:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 104:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 105:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 106:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 107:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 108:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 109:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 112:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 113:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 118:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 122:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 123:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 139:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 140:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 141:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 142:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 143:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 144:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 152:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 153:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 154:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 155:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 156:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 157:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 158:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 159:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 160:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 163:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 164:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 165:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 166:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 167:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 169:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 170:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 171:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 175:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 176:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 178:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 180:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 183:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 197:  (0) ?mr {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 200:  (0) ?mr {*cmpsi_ccno_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 203:  (0) q  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 208:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 211:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 212:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 213:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 219:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 220:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 221:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 222:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 223:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 224:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 225:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 226:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 227:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 228:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 229
	 Choosing alt 0 in insn 229:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 230:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 231:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 232:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 233:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 235:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 234:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 236:  (0) r  (2) 0  (3) rm {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 237:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 238:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 239:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 240:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 241:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 243:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 244:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 245:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 246:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 249:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 250:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 252:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 253:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 254:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 271:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 272:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 273:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 274:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 275:  (0) v  (1) vm {*cmpiusf}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 277:  (0) v  (1) vm {*cmpiusf}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 283:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 284:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 289:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 290:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 297:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 303:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 304:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 305:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 309:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 310:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 311:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 312:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 313:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 314:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 315:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 316:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 317:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 318:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 319
	 Choosing alt 0 in insn 319:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 320:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 321:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 322:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 323:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 325:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 324:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 326:  (0) r  (2) 0  (3) rm {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 327:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 328:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 329:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 330:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 331:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 333:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 334:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 335:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 336:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 339:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 340:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 342:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 343:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 344:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 345:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 347:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 364:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 365:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 366:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 367:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 368:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 369:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 370:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 371:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 372:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 373:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 374
	 Choosing alt 0 in insn 374:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 375:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 376:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 377:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 378:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 380:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 379:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 381:  (0) r  (2) 0  (3) rm {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 382:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 383:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 384:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 385:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 386:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 388:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 389:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 390:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 391:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 394:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 395:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 397:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 398:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 399:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 400:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 402:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 416:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 417:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 418:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 419:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 420:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 422:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 423:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=293 from oldreg=126, assigning class SSE_REGS to r293
  423: r293:SF=r293:SF/r127:SF
      REG_DEAD r127:SF
      REG_DEAD r126:SF
    Inserting insn reload before:
  620: r293:SF=r126:SF
    Inserting insn reload after:
  621: r128:SF=r293:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 424:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 425:  (0) v  (1) m {*movsf_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 426:  (0) v  (1) vm {movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 427:  (0) Yv  (1) Yv  (2) 0 {*absnegsf2}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 428:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 429:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 430:  (0) =r  (1) v {fix_truncsfsi_sse}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 431:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 432:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 437:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 443:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 444:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 445:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 449:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 450:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 451:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 452:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 453:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 454:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 455:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 456:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 457:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 458:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 459
	 Choosing alt 0 in insn 459:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 460:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 461:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 462:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 463:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 465:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 464:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 466:  (0) r  (2) 0  (3) rm {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 467:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 468:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 469:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 470:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 471:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 473:  (0) rBwBz {*call}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 474:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 475:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 476:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 479:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 480:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 482:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 483:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 484:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 485:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 487:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 504:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 505:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 506:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 507:  (0) r  (1) i {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 508:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 509:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 510:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 511:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 512:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 513:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 514
	 Choosing alt 0 in insn 514:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 515:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 516:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 517:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 518:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 520:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 519:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 521:  (0) r  (2) 0  (3) rm {*movsicc_noc}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 522:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 523:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 524:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 525:  (0) m  (1) re {*movsi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 526:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 528:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 529:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 530:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 531:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 534:  (0) rBwBz {*call}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 535:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 537:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 538:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 539:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 540:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 542:  (0) rm  (1) re {*cmpsi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 556:  (0) v  (1) m {*movsf_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 557:  (0) v  (1) vm {movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 558:  (0) Yv  (1) Yv  (2) 0 {*absnegsf2}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 559:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 560:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 561:  (0) =r  (1) v {fix_truncsfsi_sse}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 562:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 563:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 568:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 569:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 574:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 575:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 30
EBB 31
EBB 32
EBB 33
EBB 34
EBB 35
EBB 36
EBB 37
EBB 38
EBB 39
EBB 40

********** Pseudo live ranges #1: **********

  BB 40
  BB 38
   Insn 617: point = 0, n_alt = -1
   Insn 569: point = 0, n_alt = 1
   Insn 568: point = 1, n_alt = 3
  BB 31
   Insn 613: point = 2, n_alt = -1
   Insn 432: point = 2, n_alt = 1
   Insn 431: point = 3, n_alt = 3
   Insn 430: point = 4, n_alt = 0
   Insn 429: point = 6, n_alt = 1
   Insn 428: point = 8, n_alt = 7
   Insn 427: point = 9, n_alt = 1
   Insn 426: point = 11, n_alt = 2
   Insn 425: point = 12, n_alt = 7
   Insn 424: point = 13, n_alt = 8
   Insn 621: point = 14, n_alt = -1
	Hard reg 21 is preferable by r293 with profit 1
   Insn 423: point = 16, n_alt = 2
   Insn 620: point = 17, n_alt = -1
	Hard reg 21 is preferable by r293 with profit 1
	Hard reg 22 is preferable by r293 with profit 1
   Insn 422: point = 19, n_alt = 7
   Insn 421: point = 20, n_alt = -1
   Insn 420: point = 22, n_alt = 2
   Insn 419: point = 24, n_alt = 7
   Insn 418: point = 26, n_alt = 3
   Insn 417: point = 27, n_alt = 7
   Insn 416: point = 29, n_alt = 3
  BB 25
   Insn 611: point = 30, n_alt = -1
   Insn 290: point = 30, n_alt = 1
   Insn 289: point = 31, n_alt = 3
  BB 24
   Insn 609: point = 32, n_alt = -1
   Insn 284: point = 32, n_alt = 1
   Insn 283: point = 33, n_alt = 3
  BB 23
   Insn 278: point = 34, n_alt = -1
   Insn 277: point = 34, n_alt = 1
  BB 22
   Insn 276: point = 36, n_alt = -1
   Insn 275: point = 36, n_alt = 1
   Insn 274: point = 36, n_alt = 7
   Insn 273: point = 38, n_alt = 3
   Insn 272: point = 39, n_alt = 7
   Insn 271: point = 41, n_alt = 3
  BB 12
   Insn 605: point = 42, n_alt = -1
   Insn 144: point = 42, n_alt = 1
   Insn 143: point = 43, n_alt = 3
   Insn 142: point = 44, n_alt = 8
   Insn 141: point = 45, n_alt = 3
   Insn 140: point = 46, n_alt = 7
   Insn 139: point = 48, n_alt = 3
  BB 37
   Insn 615: point = 49, n_alt = -1
   Insn 563: point = 49, n_alt = 1
   Insn 562: point = 50, n_alt = 3
   Insn 561: point = 51, n_alt = 0
   Insn 560: point = 53, n_alt = 1
   Insn 559: point = 55, n_alt = 7
   Insn 558: point = 56, n_alt = 1
   Insn 557: point = 58, n_alt = 2
   Insn 556: point = 59, n_alt = 7
  BB 39
   Insn 600: point = 60, n_alt = -1
   Insn 575: point = 60, n_alt = 1
   Insn 574: point = 61, n_alt = 3
  BB 36
   Insn 543: point = 62, n_alt = -1
   Insn 542: point = 62, n_alt = 0
  BB 35
   Insn 541: point = 64, n_alt = -1
   Insn 540: point = 64, n_alt = 0
   Insn 539: point = 64, n_alt = 0
   Insn 538: point = 66, n_alt = 0
   Insn 537: point = 67, n_alt = 0
   Insn 536: point = 67, n_alt = -1
   Insn 535: point = 68, n_alt = 3
   Insn 534: point = 69, n_alt = 0
   Insn 533: point = 69, n_alt = -1
   Insn 532: point = 70, n_alt = -1
   Insn 531: point = 71, n_alt = 0
   Insn 530: point = 71, n_alt = 3
   Insn 529: point = 72, n_alt = 3
   Insn 528: point = 73, n_alt = 0
   Insn 527: point = 73, n_alt = -1
   Insn 526: point = 74, n_alt = 3
   Insn 525: point = 75, n_alt = 1
   Insn 524: point = 75, n_alt = 1
   Insn 523: point = 75, n_alt = 5
   Insn 522: point = 75, n_alt = 1
   Insn 521: point = 76, n_alt = 1
   Insn 519: point = 78, n_alt = 0
   Insn 520: point = 78, n_alt = 0
   Insn 518: point = 79, n_alt = 0
   Insn 517: point = 81, n_alt = 1
   Insn 516: point = 83, n_alt = 0
   Insn 515: point = 84, n_alt = 5
   Insn 514: point = 85, n_alt = 0
   Insn 513: point = 87, n_alt = 3
   Insn 512: point = 88, n_alt = 1
   Insn 511: point = 90, n_alt = 0
   Insn 510: point = 92, n_alt = 0
   Insn 509: point = 93, n_alt = 1
   Insn 508: point = 93, n_alt = 5
   Insn 507: point = 94, n_alt = 4
   Insn 506: point = 95, n_alt = 1
   Insn 505: point = 96, n_alt = 0
   Insn 504: point = 98, n_alt = 0
  BB 34
   Insn 488: point = 99, n_alt = -1
   Insn 487: point = 99, n_alt = 0
  BB 33
   Insn 486: point = 101, n_alt = -1
   Insn 485: point = 101, n_alt = 0
   Insn 484: point = 101, n_alt = 0
   Insn 483: point = 103, n_alt = 0
   Insn 482: point = 104, n_alt = 0
   Insn 481: point = 104, n_alt = -1
   Insn 480: point = 105, n_alt = 3
   Insn 479: point = 106, n_alt = 0
   Insn 478: point = 106, n_alt = -1
   Insn 477: point = 107, n_alt = -1
   Insn 476: point = 108, n_alt = 0
   Insn 475: point = 108, n_alt = 3
   Insn 474: point = 109, n_alt = 3
   Insn 473: point = 110, n_alt = 0
   Insn 472: point = 110, n_alt = -1
   Insn 471: point = 111, n_alt = 3
   Insn 470: point = 112, n_alt = 1
   Insn 469: point = 112, n_alt = 1
   Insn 468: point = 112, n_alt = 5
   Insn 467: point = 112, n_alt = 1
   Insn 466: point = 113, n_alt = 1
   Insn 464: point = 115, n_alt = 0
   Insn 465: point = 115, n_alt = 0
   Insn 463: point = 116, n_alt = 0
   Insn 462: point = 118, n_alt = 1
   Insn 461: point = 120, n_alt = 0
   Insn 460: point = 121, n_alt = 5
   Insn 459: point = 122, n_alt = 0
   Insn 458: point = 124, n_alt = 3
   Insn 457: point = 125, n_alt = 1
   Insn 456: point = 127, n_alt = 0
   Insn 455: point = 129, n_alt = 0
   Insn 454: point = 130, n_alt = 1
   Insn 453: point = 130, n_alt = 5
   Insn 452: point = 131, n_alt = 4
   Insn 451: point = 132, n_alt = 1
   Insn 450: point = 133, n_alt = 0
   Insn 449: point = 135, n_alt = 0
   Insn 445: point = 136, n_alt = 1
   Insn 444: point = 137, n_alt = 0
   Insn 443: point = 139, n_alt = 0
  BB 32
   Insn 438: point = 140, n_alt = -1
   Insn 437: point = 140, n_alt = 1
  BB 30
   Insn 403: point = 140, n_alt = -1
   Insn 402: point = 140, n_alt = 0
  BB 29
   Insn 401: point = 142, n_alt = -1
   Insn 400: point = 142, n_alt = 0
   Insn 399: point = 142, n_alt = 0
   Insn 398: point = 144, n_alt = 0
   Insn 397: point = 145, n_alt = 0
   Insn 396: point = 145, n_alt = -1
   Insn 395: point = 146, n_alt = 3
   Insn 394: point = 147, n_alt = 0
   Insn 393: point = 147, n_alt = -1
   Insn 392: point = 148, n_alt = -1
   Insn 391: point = 149, n_alt = 0
   Insn 390: point = 149, n_alt = 3
   Insn 389: point = 150, n_alt = 3
   Insn 388: point = 151, n_alt = 0
   Insn 387: point = 151, n_alt = -1
   Insn 386: point = 152, n_alt = 3
   Insn 385: point = 153, n_alt = 1
   Insn 384: point = 153, n_alt = 1
   Insn 383: point = 153, n_alt = 5
   Insn 382: point = 153, n_alt = 1
   Insn 381: point = 154, n_alt = 1
   Insn 379: point = 156, n_alt = 0
   Insn 380: point = 156, n_alt = 0
   Insn 378: point = 157, n_alt = 0
   Insn 377: point = 159, n_alt = 1
   Insn 376: point = 161, n_alt = 0
   Insn 375: point = 162, n_alt = 5
   Insn 374: point = 163, n_alt = 0
   Insn 373: point = 165, n_alt = 3
   Insn 372: point = 166, n_alt = 1
   Insn 371: point = 168, n_alt = 0
   Insn 370: point = 170, n_alt = 0
   Insn 369: point = 171, n_alt = 1
   Insn 368: point = 171, n_alt = 5
   Insn 367: point = 172, n_alt = 4
   Insn 366: point = 173, n_alt = 1
   Insn 365: point = 174, n_alt = 0
   Insn 364: point = 176, n_alt = 0
  BB 28
   Insn 348: point = 177, n_alt = -1
   Insn 347: point = 177, n_alt = 0
  BB 27
   Insn 346: point = 179, n_alt = -1
   Insn 345: point = 179, n_alt = 0
   Insn 344: point = 179, n_alt = 0
   Insn 343: point = 181, n_alt = 0
   Insn 342: point = 182, n_alt = 0
   Insn 341: point = 182, n_alt = -1
   Insn 340: point = 183, n_alt = 3
   Insn 339: point = 184, n_alt = 0
   Insn 338: point = 184, n_alt = -1
   Insn 337: point = 185, n_alt = -1
   Insn 336: point = 186, n_alt = 0
   Insn 335: point = 186, n_alt = 3
   Insn 334: point = 187, n_alt = 3
   Insn 333: point = 188, n_alt = 0
   Insn 332: point = 188, n_alt = -1
   Insn 331: point = 189, n_alt = 3
   Insn 330: point = 190, n_alt = 1
   Insn 329: point = 190, n_alt = 1
   Insn 328: point = 190, n_alt = 5
   Insn 327: point = 190, n_alt = 1
   Insn 326: point = 191, n_alt = 1
   Insn 324: point = 193, n_alt = 0
   Insn 325: point = 193, n_alt = 0
   Insn 323: point = 194, n_alt = 0
   Insn 322: point = 196, n_alt = 1
   Insn 321: point = 198, n_alt = 0
   Insn 320: point = 199, n_alt = 5
   Insn 319: point = 200, n_alt = 0
   Insn 318: point = 202, n_alt = 3
   Insn 317: point = 203, n_alt = 1
   Insn 316: point = 205, n_alt = 0
   Insn 315: point = 207, n_alt = 0
   Insn 314: point = 208, n_alt = 1
   Insn 313: point = 208, n_alt = 5
   Insn 312: point = 209, n_alt = 4
   Insn 311: point = 210, n_alt = 1
   Insn 310: point = 211, n_alt = 0
   Insn 309: point = 213, n_alt = 0
   Insn 305: point = 214, n_alt = 1
   Insn 304: point = 215, n_alt = 0
   Insn 303: point = 217, n_alt = 0
  BB 26
   Insn 298: point = 218, n_alt = -1
   Insn 297: point = 218, n_alt = 1
  BB 21
   Insn 258: point = 218, n_alt = -1
   Insn 257: point = 218, n_alt = 0
  BB 20
   Insn 256: point = 220, n_alt = -1
   Insn 255: point = 220, n_alt = 0
   Insn 254: point = 220, n_alt = 0
   Insn 253: point = 222, n_alt = 0
   Insn 252: point = 223, n_alt = 0
   Insn 251: point = 223, n_alt = -1
   Insn 250: point = 224, n_alt = 3
   Insn 249: point = 225, n_alt = 0
   Insn 248: point = 225, n_alt = -1
   Insn 247: point = 226, n_alt = -1
   Insn 246: point = 227, n_alt = 0
   Insn 245: point = 227, n_alt = 3
   Insn 244: point = 228, n_alt = 3
   Insn 243: point = 229, n_alt = 0
   Insn 242: point = 229, n_alt = -1
   Insn 241: point = 230, n_alt = 3
   Insn 240: point = 231, n_alt = 1
   Insn 239: point = 231, n_alt = 1
   Insn 238: point = 231, n_alt = 5
   Insn 237: point = 231, n_alt = 1
   Insn 236: point = 232, n_alt = 1
   Insn 234: point = 234, n_alt = 0
   Insn 235: point = 234, n_alt = 0
   Insn 233: point = 235, n_alt = 0
   Insn 232: point = 237, n_alt = 1
   Insn 231: point = 239, n_alt = 0
   Insn 230: point = 240, n_alt = 5
   Insn 229: point = 241, n_alt = 0
   Insn 228: point = 243, n_alt = 3
   Insn 227: point = 244, n_alt = 1
   Insn 226: point = 246, n_alt = 0
   Insn 225: point = 248, n_alt = 0
   Insn 224: point = 249, n_alt = 1
   Insn 223: point = 249, n_alt = 5
   Insn 222: point = 250, n_alt = 4
   Insn 221: point = 251, n_alt = 1
   Insn 220: point = 252, n_alt = 0
   Insn 219: point = 254, n_alt = 0
  BB 19
   Insn 214: point = 255, n_alt = -1
   Insn 213: point = 255, n_alt = 0
   Insn 212: point = 256, n_alt = 0
   Insn 211: point = 256, n_alt = 0
  BB 17
   Insn 607: point = 259, n_alt = -1
   Insn 203: point = 259, n_alt = 1
  BB 18
   Insn 208: point = 260, n_alt = 1
  BB 16
   Insn 201: point = 261, n_alt = -1
   Insn 200: point = 261, n_alt = 1
  BB 15
   Insn 198: point = 261, n_alt = -1
   Insn 197: point = 261, n_alt = 1
  BB 14
   Insn 184: point = 261, n_alt = -1
   Insn 183: point = 261, n_alt = 0
  BB 13
   Insn 182: point = 263, n_alt = -1
   Insn 181: point = 263, n_alt = 0
   Insn 180: point = 263, n_alt = 0
   Insn 179: point = 265, n_alt = 0
   Insn 178: point = 266, n_alt = 0
   Insn 177: point = 266, n_alt = -1
   Insn 176: point = 267, n_alt = 3
   Insn 175: point = 268, n_alt = 0
   Insn 174: point = 268, n_alt = -1
   Insn 173: point = 269, n_alt = -1
   Insn 172: point = 270, n_alt = 0
   Insn 171: point = 270, n_alt = 3
   Insn 170: point = 271, n_alt = 3
   Insn 169: point = 272, n_alt = 0
   Insn 168: point = 272, n_alt = -1
   Insn 167: point = 273, n_alt = 3
   Insn 166: point = 274, n_alt = 1
   Insn 165: point = 274, n_alt = 1
   Insn 164: point = 274, n_alt = 5
   Insn 163: point = 274, n_alt = 1
   Insn 162: point = 275, n_alt = 0
   Insn 160: point = 277, n_alt = 1
   Insn 161: point = 277, n_alt = 0
   Insn 159: point = 278, n_alt = 5
   Insn 158: point = 279, n_alt = 3
   Insn 157: point = 280, n_alt = 1
   Insn 156: point = 280, n_alt = 5
   Insn 155: point = 281, n_alt = 4
   Insn 154: point = 282, n_alt = 1
   Insn 153: point = 283, n_alt = 0
   Insn 152: point = 285, n_alt = 0
  BB 11
   Insn 126: point = 286, n_alt = -1
   Insn 125: point = 286, n_alt = 0
  BB 10
   Insn 124: point = 288, n_alt = -1
   Insn 123: point = 288, n_alt = 0
   Insn 122: point = 288, n_alt = 0
   Insn 121: point = 290, n_alt = 0
   Insn 120: point = 291, n_alt = 0
   Insn 119: point = 291, n_alt = -1
   Insn 118: point = 292, n_alt = 3
   Insn 117: point = 293, n_alt = 0
   Insn 116: point = 293, n_alt = -1
   Insn 115: point = 294, n_alt = -1
   Insn 114: point = 295, n_alt = 0
   Insn 113: point = 295, n_alt = 3
   Insn 112: point = 296, n_alt = 3
   Insn 111: point = 297, n_alt = 0
   Insn 110: point = 297, n_alt = -1
   Insn 109: point = 298, n_alt = 3
   Insn 108: point = 299, n_alt = 1
   Insn 107: point = 299, n_alt = 1
   Insn 106: point = 299, n_alt = 5
   Insn 105: point = 299, n_alt = 1
   Insn 104: point = 300, n_alt = 0
   Insn 103: point = 301, n_alt = 5
   Insn 102: point = 302, n_alt = 3
   Insn 101: point = 303, n_alt = 1
   Insn 100: point = 303, n_alt = 5
   Insn 99: point = 304, n_alt = 4
  BB 9
   Insn 97: point = 305, n_alt = -1
   Insn 96: point = 305, n_alt = 1
   Insn 95: point = 305, n_alt = 1
   Insn 94: point = 306, n_alt = 3
  BB 7
   Insn 603: point = 307, n_alt = -1
   Insn 86: point = 307, n_alt = 1
   Insn 85: point = 308, n_alt = 0
   Insn 84: point = 310, n_alt = 0
   Insn 83: point = 312, n_alt = 0
   Insn 82: point = 313, n_alt = -1
   Insn 81: point = 314, n_alt = 0
   Insn 80: point = 314, n_alt = -1
   Insn 79: point = 315, n_alt = -1
   Insn 78: point = 316, n_alt = 0
   Insn 77: point = 316, n_alt = 4
   Insn 76: point = 316, n_alt = 0
   Insn 75: point = 316, n_alt = 1
   Insn 73: point = 318, n_alt = 0
   Insn 74: point = 318, n_alt = 0
   Insn 72: point = 319, n_alt = 0
   Insn 71: point = 321, n_alt = 1
   Insn 70: point = 323, n_alt = 0
   Insn 69: point = 324, n_alt = 3
   Insn 68: point = 326, n_alt = 3
   Insn 67: point = 327, n_alt = 1
   Insn 66: point = 329, n_alt = 0
   Insn 65: point = 331, n_alt = 0
   Insn 64: point = 332, n_alt = 1
   Insn 63: point = 333, n_alt = 0
   Insn 62: point = 335, n_alt = 0
  BB 8
   Insn 91: point = 336, n_alt = 1
  BB 6
   Insn 57: point = 336, n_alt = -1
   Insn 56: point = 336, n_alt = 0
   Insn 55: point = 337, n_alt = 0
   Insn 54: point = 337, n_alt = 0
  BB 4
   Insn 601: point = 340, n_alt = -1
   Insn 46: point = 340, n_alt = 1
  BB 5
   Insn 51: point = 341, n_alt = 1
  BB 3
   Insn 44: point = 342, n_alt = -1
   Insn 43: point = 342, n_alt = 1
  BB 2
   Insn 41: point = 342, n_alt = -1
   Insn 40: point = 342, n_alt = 1
   Insn 39: point = 342, n_alt = 1
   Insn 38: point = 343, n_alt = -1
   Insn 37: point = 344, n_alt = 0
   Insn 36: point = 344, n_alt = -1
   Insn 35: point = 345, n_alt = -1
   Insn 34: point = 346, n_alt = 0
   Insn 33: point = 346, n_alt = 4
   Insn 32: point = 346, n_alt = 0
   Insn 31: point = 346, n_alt = 0
   Insn 30: point = 347, n_alt = 3
   Insn 29: point = 348, n_alt = 1
   Insn 28: point = 349, n_alt = -1
   Insn 27: point = 350, n_alt = 0
   Insn 26: point = 350, n_alt = -1
   Insn 25: point = 351, n_alt = -1
   Insn 24: point = 352, n_alt = 0
   Insn 23: point = 352, n_alt = 4
   Insn 22: point = 352, n_alt = 0
   Insn 21: point = 352, n_alt = 0
   Insn 20: point = 353, n_alt = 3
   Insn 19: point = 354, n_alt = 1
   Insn 18: point = 355, n_alt = 0
   Insn 14: point = 356, n_alt = 2
   Insn 13: point = 357, n_alt = 3
   Insn 12: point = 358, n_alt = 0
   Insn 11: point = 360, n_alt = 0
   Insn 7: point = 361, n_alt = 1
   Insn 6: point = 361, n_alt = 5
   Insn 5: point = 361, n_alt = 5
   Insn 4: point = 361, n_alt = 5
   Insn 3: point = 361, n_alt = 5
   Insn 2: point = 361, n_alt = 5
 r87: [357..358]
 r88: [356..361]
 r89: [336..337]
 r90: [315..324]
 r91: [320..321]
 r92: [317..319]
 r93: [314..316]
 r94: [311..313]
 r95: [309..310]
 r96: [289..290]
 r97: [286..288]
 r98: [44..46]
 r99: [274..275]
 r100: [264..265]
 r101: [261..263]
 r102: [255..256]
 r103: [240..241]
 r104: [236..237]
 r105: [233..235]
 r106: [231..232]
 r107: [221..222]
 r108: [218..220]
 r109: [34..39]
 r110: [34..36]
 r111: [199..200]
 r112: [195..196]
 r113: [192..194]
 r114: [190..191]
 r115: [180..181]
 r116: [177..179]
 r117: [162..163]
 r118: [158..159]
 r119: [155..157]
 r120: [153..154]
 r121: [143..144]
 r122: [140..142]
 r123: [23..27]
 r124: [23..24]
 r125: [21..22]
 r126: [18..20]
 r127: [16..19]
 r128: [13..14]
 r129: [10..12]
 r130: [7..9]
 r131: [5..6]
 r132: [2..4]
 r133: [121..122]
 r134: [117..118]
 r135: [114..116]
 r136: [112..113]
 r137: [102..103]
 r138: [99..101]
 r139: [84..85]
 r140: [80..81]
 r141: [77..79]
 r142: [75..76]
 r143: [65..66]
 r144: [62..64]
 r145: [57..59]
 r146: [54..56]
 r147: [52..53]
 r148: [49..51]
 r149: [338..341]
 r150: [257..260]
 r153: [359..360]
 r155: [354..355]
 r156: [351..353]
 r157: [350..352]
 r158: [348..349]
 r159: [345..347]
 r160: [344..346]
 r161: [342..343]
 r164: [332..333]
 r165: [334..335]
 r166: [328..329]
 r167: [330..331]
 r168: [325..327]
 r169: [325..326]
 r170: [322..323]
 r171: [317..318]
 r172: [311..312]
 r173: [307..308]
 r174: [305..306]
 r175: [303..304]
 r176: [301..302]
 r177: [299..300]
 r178: [297..298]
 r179: [294..296]
 r180: [293..295]
 r181: [291..292]
 r182: [47..48]
 r183: [44..45]
 r184: [42..43]
 r187: [282..283]
 r188: [284..285]
 r189: [280..281]
 r190: [278..279]
 r191: [276..277]
 r192: [272..273]
 r193: [269..271]
 r194: [268..270]
 r195: [266..267]
 r198: [251..252]
 r199: [253..254]
 r200: [249..250]
 r201: [245..246]
 r202: [247..248]
 r203: [242..244]
 r204: [242..243]
 r205: [238..239]
 r206: [233..234]
 r207: [229..230]
 r208: [226..228]
 r209: [225..227]
 r210: [223..224]
 r211: [40..41]
 r212: [37..38]
 r213: [32..33]
 r214: [30..31]
 r217: [214..215]
 r218: [216..217]
 r221: [210..211]
 r222: [212..213]
 r223: [208..209]
 r224: [204..205]
 r225: [206..207]
 r226: [201..203]
 r227: [201..202]
 r228: [197..198]
 r229: [192..193]
 r230: [188..189]
 r231: [185..187]
 r232: [184..186]
 r233: [182..183]
 r236: [173..174]
 r237: [175..176]
 r238: [171..172]
 r239: [167..168]
 r240: [169..170]
 r241: [164..166]
 r242: [164..165]
 r243: [160..161]
 r244: [155..156]
 r245: [151..152]
 r246: [148..150]
 r247: [147..149]
 r248: [145..146]
 r249: [28..29]
 r250: [25..26]
 r251: [10..11]
 r252: [7..8]
 r253: [2..3]
 r256: [136..137]
 r257: [138..139]
 r260: [132..133]
 r261: [134..135]
 r262: [130..131]
 r263: [126..127]
 r264: [128..129]
 r265: [123..125]
 r266: [123..124]
 r267: [119..120]
 r268: [114..115]
 r269: [110..111]
 r270: [107..109]
 r271: [106..108]
 r272: [104..105]
 r275: [95..96]
 r276: [97..98]
 r277: [93..94]
 r278: [89..90]
 r279: [91..92]
 r280: [86..88]
 r281: [86..87]
 r282: [82..83]
 r283: [77..78]
 r284: [73..74]
 r285: [70..72]
 r286: [69..71]
 r287: [67..68]
 r288: [57..58]
 r289: [54..55]
 r290: [49..50]
 r291: [0..1]
 r292: [60..61]
 r293: [15..17]
Compressing live ranges: from 362 to 304 - 83%
Ranges after the compression:
 r87: [300..301]
 r88: [300..303]
 r89: [286..287]
 r90: [268..275]
 r91: [272..273]
 r92: [270..271]
 r93: [268..269]
 r94: [266..267]
 r95: [264..265]
 r96: [246..247]
 r97: [244..245]
 r98: [36..37]
 r99: [232..233]
 r100: [224..225]
 r101: [222..223]
 r102: [218..219]
 r103: [204..205]
 r104: [200..201]
 r105: [198..199]
 r106: [196..197]
 r107: [188..189]
 r108: [186..187]
 r109: [28..31]
 r110: [28..29]
 r111: [168..169]
 r112: [164..165]
 r113: [162..163]
 r114: [160..161]
 r115: [152..153]
 r116: [150..151]
 r117: [136..137]
 r118: [132..133]
 r119: [130..131]
 r120: [128..129]
 r121: [120..121]
 r122: [118..119]
 r123: [18..21]
 r124: [18..19]
 r125: [16..17]
 r126: [14..15]
 r127: [12..15]
 r128: [10..11]
 r129: [8..9]
 r130: [6..7]
 r131: [4..5]
 r132: [2..3]
 r133: [100..101]
 r134: [96..97]
 r135: [94..95]
 r136: [92..93]
 r137: [84..85]
 r138: [82..83]
 r139: [68..69]
 r140: [64..65]
 r141: [62..63]
 r142: [60..61]
 r143: [52..53]
 r144: [50..51]
 r145: [46..47]
 r146: [44..45]
 r147: [42..43]
 r148: [40..41]
 r149: [288..289]
 r150: [220..221]
 r153: [302..303]
 r155: [298..299]
 r156: [296..297]
 r157: [296..297]
 r158: [294..295]
 r159: [292..293]
 r160: [292..293]
 r161: [290..291]
 r164: [282..283]
 r165: [284..285]
 r166: [278..279]
 r167: [280..281]
 r168: [276..277]
 r169: [276..277]
 r170: [274..275]
 r171: [270..271]
 r172: [266..267]
 r173: [262..263]
 r174: [260..261]
 r175: [258..259]
 r176: [256..257]
 r177: [254..255]
 r178: [252..253]
 r179: [250..251]
 r180: [250..251]
 r181: [248..249]
 r182: [38..39]
 r183: [36..37]
 r184: [34..35]
 r187: [240..241]
 r188: [242..243]
 r189: [238..239]
 r190: [236..237]
 r191: [234..235]
 r192: [230..231]
 r193: [228..229]
 r194: [228..229]
 r195: [226..227]
 r198: [214..215]
 r199: [216..217]
 r200: [212..213]
 r201: [208..209]
 r202: [210..211]
 r203: [206..207]
 r204: [206..207]
 r205: [202..203]
 r206: [198..199]
 r207: [194..195]
 r208: [192..193]
 r209: [192..193]
 r210: [190..191]
 r211: [32..33]
 r212: [30..31]
 r213: [26..27]
 r214: [24..25]
 r217: [182..183]
 r218: [184..185]
 r221: [178..179]
 r222: [180..181]
 r223: [176..177]
 r224: [172..173]
 r225: [174..175]
 r226: [170..171]
 r227: [170..171]
 r228: [166..167]
 r229: [162..163]
 r230: [158..159]
 r231: [156..157]
 r232: [156..157]
 r233: [154..155]
 r236: [146..147]
 r237: [148..149]
 r238: [144..145]
 r239: [140..141]
 r240: [142..143]
 r241: [138..139]
 r242: [138..139]
 r243: [134..135]
 r244: [130..131]
 r245: [126..127]
 r246: [124..125]
 r247: [124..125]
 r248: [122..123]
 r249: [22..23]
 r250: [20..21]
 r251: [8..9]
 r252: [6..7]
 r253: [2..3]
 r256: [114..115]
 r257: [116..117]
 r260: [110..111]
 r261: [112..113]
 r262: [108..109]
 r263: [104..105]
 r264: [106..107]
 r265: [102..103]
 r266: [102..103]
 r267: [98..99]
 r268: [94..95]
 r269: [90..91]
 r270: [88..89]
 r271: [88..89]
 r272: [86..87]
 r275: [78..79]
 r276: [80..81]
 r277: [76..77]
 r278: [72..73]
 r279: [74..75]
 r280: [70..71]
 r281: [70..71]
 r282: [66..67]
 r283: [62..63]
 r284: [58..59]
 r285: [56..57]
 r286: [56..57]
 r287: [54..55]
 r288: [46..47]
 r289: [44..45]
 r290: [40..41]
 r291: [0..1]
 r292: [48..49]
 r293: [12..13]

********** Assignment #1: **********

	 Assigning to 293 (cl=SSE_REGS, orig=126, freq=3, tfirst=293, tfreq=3)...
	   Assign 22 to reload r293 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=592, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=576, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 13
changing reg in insn 55
changing reg in insn 54
changing reg in insn 56
changing reg in insn 55
changing reg in insn 69
changing reg in insn 79
changing reg in insn 71
changing reg in insn 72
changing reg in insn 72
changing reg in insn 75
changing reg in insn 73
changing reg in insn 75
changing reg in insn 80
changing reg in insn 82
changing reg in insn 84
changing reg in insn 84
changing reg in insn 85
changing reg in insn 121
changing reg in insn 122
changing reg in insn 122
changing reg in insn 125
changing reg in insn 123
changing reg in insn 140
changing reg in insn 142
changing reg in insn 162
changing reg in insn 163
changing reg in insn 179
changing reg in insn 180
changing reg in insn 180
changing reg in insn 183
changing reg in insn 181
changing reg in insn 212
changing reg in insn 211
changing reg in insn 213
changing reg in insn 212
changing reg in insn 229
changing reg in insn 230
changing reg in insn 232
changing reg in insn 233
changing reg in insn 233
changing reg in insn 236
changing reg in insn 234
changing reg in insn 236
changing reg in insn 237
changing reg in insn 253
changing reg in insn 254
changing reg in insn 254
changing reg in insn 257
changing reg in insn 255
changing reg in insn 272
changing reg in insn 277
changing reg in insn 275
changing reg in insn 274
changing reg in insn 277
changing reg in insn 275
changing reg in insn 319
changing reg in insn 320
changing reg in insn 322
changing reg in insn 323
changing reg in insn 323
changing reg in insn 326
changing reg in insn 324
changing reg in insn 326
changing reg in insn 327
changing reg in insn 343
changing reg in insn 344
changing reg in insn 344
changing reg in insn 347
changing reg in insn 345
changing reg in insn 374
changing reg in insn 375
changing reg in insn 377
changing reg in insn 378
changing reg in insn 378
changing reg in insn 381
changing reg in insn 379
changing reg in insn 381
changing reg in insn 382
changing reg in insn 398
changing reg in insn 399
changing reg in insn 399
changing reg in insn 402
changing reg in insn 400
changing reg in insn 417
changing reg in insn 420
changing reg in insn 419
changing reg in insn 420
changing reg in insn 420
changing reg in insn 421
changing reg in insn 421
changing reg in insn 422
changing reg in insn 423
changing reg in insn 424
changing reg in insn 425
changing reg in insn 427
changing reg in insn 427
changing reg in insn 427
changing reg in insn 429
changing reg in insn 429
changing reg in insn 430
changing reg in insn 430
changing reg in insn 432
changing reg in insn 459
changing reg in insn 460
changing reg in insn 462
changing reg in insn 463
changing reg in insn 463
changing reg in insn 466
changing reg in insn 464
changing reg in insn 466
changing reg in insn 467
changing reg in insn 483
changing reg in insn 484
changing reg in insn 484
changing reg in insn 487
changing reg in insn 485
changing reg in insn 514
changing reg in insn 515
changing reg in insn 517
changing reg in insn 518
changing reg in insn 518
changing reg in insn 521
changing reg in insn 519
changing reg in insn 521
changing reg in insn 522
changing reg in insn 538
changing reg in insn 539
changing reg in insn 539
changing reg in insn 542
changing reg in insn 540
changing reg in insn 556
changing reg in insn 558
changing reg in insn 558
changing reg in insn 558
changing reg in insn 560
changing reg in insn 560
changing reg in insn 561
changing reg in insn 561
changing reg in insn 563
changing reg in insn 51
changing reg in insn 46
changing reg in insn 54
changing reg in insn 208
changing reg in insn 203
changing reg in insn 211
changing reg in insn 11
changing reg in insn 12
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 25
changing reg in insn 21
changing reg in insn 26
changing reg in insn 28
changing reg in insn 29
changing reg in insn 30
changing reg in insn 35
changing reg in insn 31
changing reg in insn 36
changing reg in insn 38
changing reg in insn 39
changing reg in insn 63
changing reg in insn 64
changing reg in insn 62
changing reg in insn 63
changing reg in insn 66
changing reg in insn 67
changing reg in insn 65
changing reg in insn 66
changing reg in insn 67
changing reg in insn 69
changing reg in insn 69
changing reg in insn 68
changing reg in insn 69
changing reg in insn 70
changing reg in insn 71
changing reg in insn 74
changing reg in insn 75
changing reg in insn 83
changing reg in insn 85
changing reg in insn 86
changing reg in insn 94
changing reg in insn 95
changing reg in insn 99
changing reg in insn 100
changing reg in insn 102
changing reg in insn 103
changing reg in insn 104
changing reg in insn 105
changing reg in insn 109
changing reg in insn 110
changing reg in insn 112
changing reg in insn 115
changing reg in insn 113
changing reg in insn 116
changing reg in insn 118
changing reg in insn 119
changing reg in insn 139
changing reg in insn 140
changing reg in insn 141
changing reg in insn 142
changing reg in insn 143
changing reg in insn 144
changing reg in insn 153
changing reg in insn 154
changing reg in insn 152
changing reg in insn 153
changing reg in insn 155
changing reg in insn 156
changing reg in insn 158
changing reg in insn 159
changing reg in insn 161
changing reg in insn 162
changing reg in insn 167
changing reg in insn 168
changing reg in insn 170
changing reg in insn 173
changing reg in insn 171
changing reg in insn 174
changing reg in insn 176
changing reg in insn 177
changing reg in insn 220
changing reg in insn 221
changing reg in insn 219
changing reg in insn 220
changing reg in insn 222
changing reg in insn 223
changing reg in insn 226
changing reg in insn 227
changing reg in insn 225
changing reg in insn 226
changing reg in insn 227
changing reg in insn 229
changing reg in insn 228
changing reg in insn 231
changing reg in insn 232
changing reg in insn 235
changing reg in insn 236
changing reg in insn 241
changing reg in insn 242
changing reg in insn 244
changing reg in insn 247
changing reg in insn 245
changing reg in insn 248
changing reg in insn 250
changing reg in insn 251
changing reg in insn 271
changing reg in insn 272
changing reg in insn 273
changing reg in insn 274
changing reg in insn 283
changing reg in insn 284
changing reg in insn 289
changing reg in insn 290
changing reg in insn 304
changing reg in insn 305
changing reg in insn 303
changing reg in insn 304
changing reg in insn 310
changing reg in insn 311
changing reg in insn 309
changing reg in insn 310
changing reg in insn 312
changing reg in insn 313
changing reg in insn 316
changing reg in insn 317
changing reg in insn 315
changing reg in insn 316
changing reg in insn 317
changing reg in insn 319
changing reg in insn 318
changing reg in insn 321
changing reg in insn 322
changing reg in insn 325
changing reg in insn 326
changing reg in insn 331
changing reg in insn 332
changing reg in insn 334
changing reg in insn 337
changing reg in insn 335
changing reg in insn 338
changing reg in insn 340
changing reg in insn 341
changing reg in insn 365
changing reg in insn 366
changing reg in insn 364
changing reg in insn 365
changing reg in insn 367
changing reg in insn 368
changing reg in insn 371
changing reg in insn 372
changing reg in insn 370
changing reg in insn 371
changing reg in insn 372
changing reg in insn 374
changing reg in insn 373
changing reg in insn 376
changing reg in insn 377
changing reg in insn 380
changing reg in insn 381
changing reg in insn 386
changing reg in insn 387
changing reg in insn 389
changing reg in insn 392
changing reg in insn 390
changing reg in insn 393
changing reg in insn 395
changing reg in insn 396
changing reg in insn 416
changing reg in insn 417
changing reg in insn 418
changing reg in insn 419
changing reg in insn 426
changing reg in insn 427
changing reg in insn 428
changing reg in insn 429
changing reg in insn 431
changing reg in insn 432
changing reg in insn 444
changing reg in insn 445
changing reg in insn 443
changing reg in insn 444
changing reg in insn 450
changing reg in insn 451
changing reg in insn 449
changing reg in insn 450
changing reg in insn 452
changing reg in insn 453
changing reg in insn 456
changing reg in insn 457
changing reg in insn 455
changing reg in insn 456
changing reg in insn 457
changing reg in insn 459
changing reg in insn 458
changing reg in insn 461
changing reg in insn 462
changing reg in insn 465
changing reg in insn 466
changing reg in insn 471
changing reg in insn 472
changing reg in insn 474
changing reg in insn 477
changing reg in insn 475
changing reg in insn 478
changing reg in insn 480
changing reg in insn 481
changing reg in insn 505
changing reg in insn 506
changing reg in insn 504
changing reg in insn 505
changing reg in insn 507
changing reg in insn 508
changing reg in insn 511
changing reg in insn 512
changing reg in insn 510
changing reg in insn 511
changing reg in insn 512
changing reg in insn 514
changing reg in insn 513
changing reg in insn 516
changing reg in insn 517
changing reg in insn 520
changing reg in insn 521
changing reg in insn 526
changing reg in insn 527
changing reg in insn 529
changing reg in insn 532
changing reg in insn 530
changing reg in insn 533
changing reg in insn 535
changing reg in insn 536
changing reg in insn 557
changing reg in insn 558
changing reg in insn 559
changing reg in insn 560
changing reg in insn 562
changing reg in insn 563
changing reg in insn 568
changing reg in insn 569
changing reg in insn 574
changing reg in insn 575
deleting insn with uid = 25.
deleting insn with uid = 28.
deleting insn with uid = 35.
deleting insn with uid = 38.
deleting insn with uid = 79.
deleting insn with uid = 620.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 27.
verify found no changes in insn with uid = 37.
verify found no changes in insn with uid = 81.
verify found no changes in insn with uid = 111.
verify found no changes in insn with uid = 117.
verify found no changes in insn with uid = 120.
verify found no changes in insn with uid = 169.
verify found no changes in insn with uid = 175.
verify found no changes in insn with uid = 178.
verify found no changes in insn with uid = 243.
verify found no changes in insn with uid = 249.
verify found no changes in insn with uid = 252.
verify found no changes in insn with uid = 333.
verify found no changes in insn with uid = 339.
verify found no changes in insn with uid = 342.
verify found no changes in insn with uid = 388.
verify found no changes in insn with uid = 394.
verify found no changes in insn with uid = 397.
verify found no changes in insn with uid = 473.
verify found no changes in insn with uid = 479.
verify found no changes in insn with uid = 482.
verify found no changes in insn with uid = 528.
verify found no changes in insn with uid = 534.
verify found no changes in insn with uid = 537.


pparse

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
;;  ref usage 	r0={167d,156u} r1={50d,26u,7e} r2={35d,11u} r4={35d,11u} r5={49d,25u} r6={1d,214u} r7={1d,64u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r17={125d,32u} r18={24d} r19={24d} r20={1d,1u,34e} r21={37d,13u} r22={33d,9u,2e} r23={25d} r24={25d} r25={25d} r26={25d} r27={25d} r28={25d} r29={24d} r30={24d} r31={24d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={28d,4u} r38={25d,1u} r39={25d} r40={25d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r77={24d} r78={24d} r79={24d} r80={24d} 
;;    total ref usage 2693{2083d,567u,43e} in 406{382 regular + 24 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 153 155 156 157 158 159 160 161
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])
        (reg:DI 5 di [ line ])) "../src/io.f":284 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [16 p1+0 S8 A64])
        (reg:DI 4 si [ p1 ])) "../src/io.f":284 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [16 p2+0 S8 A64])
        (reg:DI 1 dx [ p2 ])) "../src/io.f":284 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 np+0 S8 A64])
        (reg:DI 2 cx [ np ])) "../src/io.f":284 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 ierr+0 S8 A64])
        (reg:DI 37 r8 [ ierr ])) "../src/io.f":284 81 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])
        (reg:SI 38 r9 [ _line ])) "../src/io.f":284 82 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg:SI 0 ax [153])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":367 82 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [153]))) "../src/io.f":367 145 {*extendsidi2_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 39 r10 [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":367 81 {*movdi_internal}
     (nil))
(insn 14 13 18 2 (set (reg:DI 40 r11 [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":367 81 {*movdi_internal}
     (nil))
(insn 18 14 19 2 (set (reg:SI 0 ax [155])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":296 82 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])
        (reg:SI 0 ax [155])) "../src/io.f":296 82 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 4 si [156])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":298 81 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:SI 0 ax [157])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":298 82 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":298 82 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x143b72360 *lC3>)) "../src/io.f":298 81 {*movdi_internal}
     (nil))
(insn 24 23 26 2 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":298 82 {*movsi_internal}
     (nil))
(insn 26 24 27 2 (set (reg:SI 5 di)
        (reg:SI 0 ax [157])) "../src/io.f":298 82 {*movsi_internal}
     (nil))
(call_insn/i 27 26 29 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":298 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 29 27 30 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
        (reg:SI 0 ax [158])) "../src/io.f":298 82 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:DI 4 si [159])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":299 81 {*movdi_internal}
     (nil))
(insn 31 30 32 2 (set (reg:SI 0 ax [160])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":299 82 {*movsi_internal}
     (nil))
(insn 32 31 33 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":299 82 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC7") [flags 0x2]  <var_decl 0x143bb8ab0 *lC7>)) "../src/io.f":299 81 {*movdi_internal}
     (nil))
(insn 34 33 36 2 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":299 82 {*movsi_internal}
     (nil))
(insn 36 34 37 2 (set (reg:SI 5 di)
        (reg:SI 0 ax [160])) "../src/io.f":299 82 {*movsi_internal}
     (nil))
(call_insn/i 37 36 39 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":299 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 39 37 40 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])
        (reg:SI 0 ax [161])) "../src/io.f":299 82 {*movsi_internal}
     (nil))
(insn 40 39 41 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":300 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../src/io.f":300 617 {*jcc_1}
     (nil)
 -> 49)
;;  succ:       3 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":300 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../src/io.f":300 617 {*jcc_1}
     (nil)
 -> 49)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 149
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 601 4 (set (reg:QI 0 ax [orig:149 iftmp.20_64 ] [149])
        (const_int 1 [0x1])) "../src/io.f":300 84 {*movqi_internal}
     (nil))
(jump_insn 601 46 602 4 (set (pc)
        (label_ref 52)) "../src/io.f":300 649 {jump}
     (nil)
 -> 52)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149

(barrier 602 601 49)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       2
;;              3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 149
(code_label 49 602 50 5 75 (nil) [2 uses])
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 5 (set (reg:QI 0 ax [orig:149 iftmp.20_64 ] [149])
        (const_int 0 [0])) "../src/io.f":300 84 {*movqi_internal}
     (nil))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149
;; lr  def 	 17 [flags] 89
(code_label 52 51 53 6 76 (nil) [1 uses])
(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 6 (set (reg:SI 0 ax [orig:89 iftmp.21_3 ] [89])
        (zero_extend:SI (reg:QI 0 ax [orig:149 iftmp.20_64 ] [149]))) "../src/io.f":300 136 {*zero_extendqisi2}
     (nil))
(insn 55 54 56 6 (parallel [
            (set (reg:SI 0 ax [orig:89 iftmp.21_3 ] [89])
                (and:SI (reg:SI 0 ax [orig:89 iftmp.21_3 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":300 391 {*andsi_1}
     (nil))
(insn 56 55 57 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:89 iftmp.21_3 ] [89])
            (const_int 0 [0]))) "../src/io.f":300 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 57 56 58 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) "../src/io.f":300 617 {*jcc_1}
     (nil)
 -> 89)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 91 92 93 94 95 164 165 166 167 168 169 170 171 172 173
(note 58 57 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 62 58 63 7 (set (reg:SI 0 ax [165])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])) "../src/io.f":301 82 {*movsi_internal}
     (nil))
(insn 63 62 64 7 (parallel [
            (set (reg:SI 0 ax [164])
                (plus:SI (reg:SI 0 ax [165])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":301 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 64 63 65 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
        (reg:SI 0 ax [164])) "../src/io.f":301 82 {*movsi_internal}
     (nil))
(insn 65 64 66 7 (set (reg:SI 0 ax [167])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(insn 66 65 67 7 (parallel [
            (set (reg:SI 0 ax [166])
                (plus:SI (reg:SI 0 ax [167])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":302 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 67 66 68 7 (set (reg:DI 1 dx [168])
        (sign_extend:DI (reg:SI 0 ax [166]))) "../src/io.f":302 145 {*extendsidi2_rex64}
     (nil))
(insn 68 67 69 7 (set (reg/f:DI 0 ax [169])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":302 81 {*movdi_internal}
     (nil))
(insn 69 68 70 7 (parallel [
            (set (reg/f:DI 4 si [orig:90 _4 ] [90])
                (plus:DI (reg:DI 1 dx [168])
                    (reg/f:DI 0 ax [169])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":302 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])
            (reg:DI 1 dx [168]))
        (nil)))
(insn 70 69 71 7 (set (reg:SI 0 ax [170])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(insn 71 70 72 7 (parallel [
            (set (reg:SI 0 ax [orig:91 _5 ] [91])
                (minus:SI (reg:SI 0 ax [170])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":302 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32]))
        (nil)))
(insn 72 71 74 7 (parallel [
            (set (reg:SI 0 ax [orig:92 _6 ] [92])
                (plus:SI (reg:SI 0 ax [orig:91 _5 ] [91])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":302 217 {*addsi_1}
     (nil))
(insn 74 72 73 7 (set (reg:SI 1 dx [171])
        (const_int 0 [0])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(insn 73 74 75 7 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:92 _6 ] [92])
            (const_int 0 [0]))) "../src/io.f":302 3 {*cmpsi_ccno_1}
     (nil))
(insn 75 73 76 7 (set (reg:SI 0 ax [orig:93 _7 ] [93])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:92 _6 ] [92])
            (reg:SI 1 dx [171]))) "../src/io.f":302 966 {*movsicc_noc}
     (nil))
(insn 76 75 77 7 (set (reg:SI 37 r8)
        (const_int 0 [0])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(insn 77 76 78 7 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x143b72360 *lC3>)) "../src/io.f":302 81 {*movdi_internal}
     (nil))
(insn 78 77 80 7 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(insn 80 78 81 7 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:93 _7 ] [93])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(call_insn/i 81 80 82 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_string_index") [flags 0x41]  <function_decl 0x1439c4a00 _gfortran_string_index>) [0 _gfortran_string_index S1 A8])
            (const_int 0 [0]))) "../src/io.f":302 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 82 81 83 7 (set (reg:SI 1 dx [orig:94 _8 ] [94])
        (reg:SI 0 ax)) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(insn 83 82 84 7 (set (reg:SI 0 ax [172])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(insn 84 83 85 7 (parallel [
            (set (reg:SI 0 ax [orig:95 _9 ] [95])
                (plus:SI (reg:SI 0 ax [172])
                    (reg:SI 1 dx [orig:94 _8 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":302 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:94 _8 ] [94])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32]))
        (nil)))
(insn 85 84 86 7 (parallel [
            (set (reg:SI 0 ax [173])
                (plus:SI (reg:SI 0 ax [orig:95 _9 ] [95])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":302 217 {*addsi_1}
     (nil))
(insn 86 85 603 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])
        (reg:SI 0 ax [173])) "../src/io.f":302 82 {*movsi_internal}
     (nil))
(jump_insn 603 86 604 7 (set (pc)
        (label_ref 92)) 649 {jump}
     (nil)
 -> 92)
;;  succ:       9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 604 603 89)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 89 604 90 8 77 (nil) [1 uses])
(note 90 89 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":304 82 {*movsi_internal}
     (nil))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;;              7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 174
(code_label 92 91 93 9 78 (nil) [1 uses])
(note 93 92 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 9 (set (reg/f:DI 0 ax [174])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 ierr+0 S8 A64])) "../src/io.f":308 81 {*movdi_internal}
     (nil))
(insn 95 94 96 9 (set (mem:SI (reg/f:DI 0 ax [174]) [1 *ierr_83(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":308 82 {*movsi_internal}
     (nil))
(insn 96 95 97 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":310 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 97 96 98 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../src/io.f":310 617 {*jcc_1}
     (nil)
 -> 147)
;;  succ:       10 (FALLTHRU)
;;              13
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 96 97 175 176 177 178 179 180 181
(note 98 97 99 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 10 (set (reg/f:DI 0 ax [175])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(insn 100 99 101 10 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.11.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [175])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(insn 101 100 102 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.11.common.line+0 S4 A128])
        (const_int 312 [0x138])) "../src/io.f":312 82 {*movsi_internal}
     (nil))
(insn 102 101 103 10 (set (reg/f:DI 0 ax [176])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(insn 103 102 104 10 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [5 dt_parm.11.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [176])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(insn 104 103 105 10 (set (reg:SI 0 ax [177])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 _line+0 S4 A32])) "../src/io.f":312 82 {*movsi_internal}
     (nil))
(insn 105 104 106 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 dt_parm.11.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [177])) "../src/io.f":312 82 {*movsi_internal}
     (nil))
(insn 106 105 107 10 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [5 dt_parm.11.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(insn 107 106 108 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.11.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":312 82 {*movsi_internal}
     (nil))
(insn 108 107 109 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.11.common.flags+0 S4 A128])
        (const_int 16524 [0x408c])) "../src/io.f":312 82 {*movsi_internal}
     (nil))
(insn 109 108 110 10 (parallel [
            (set (reg:DI 0 ax [178])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":312 218 {*adddi_1}
     (nil))
(insn 110 109 111 10 (set (reg:DI 5 di)
        (reg:DI 0 ax [178])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(call_insn 111 110 112 10 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":312 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 112 111 113 10 (set (reg:DI 2 cx [179])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [16 p1+0 S8 A64])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(insn 113 112 114 10 (parallel [
            (set (reg:DI 0 ax [180])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":312 218 {*adddi_1}
     (nil))
(insn 114 113 115 10 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":312 82 {*movsi_internal}
     (nil))
(insn 115 114 116 10 (set (reg:DI 4 si)
        (reg:DI 2 cx [179])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(insn 116 115 117 10 (set (reg:DI 5 di)
        (reg:DI 0 ax [180])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(call_insn 117 116 118 10 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":312 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 118 117 119 10 (parallel [
            (set (reg:DI 0 ax [181])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":312 218 {*adddi_1}
     (nil))
(insn 119 118 120 10 (set (reg:DI 5 di)
        (reg:DI 0 ax [181])) "../src/io.f":312 81 {*movdi_internal}
     (nil))
(call_insn 120 119 121 10 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":312 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 121 120 122 10 (set (reg:SI 0 ax [orig:96 _10 ] [96])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.11.common.flags+0 S4 A128])) "../src/io.f":312 82 {*movsi_internal}
     (nil))
(insn 122 121 123 10 (parallel [
            (set (reg:SI 0 ax [orig:97 _11 ] [97])
                (and:SI (reg:SI 0 ax [orig:96 _10 ] [96])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":312 391 {*andsi_1}
     (nil))
(insn 123 122 124 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 _11 ] [97])
            (const_int 1 [0x1]))) "../src/io.f":312 7 {*cmpsi_1}
     (nil))
(jump_insn 124 123 582 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 566)
            (pc))) "../src/io.f":312 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       38
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags]
(note 582 124 125 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 125 582 126 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 _11 ] [97])
            (const_int 2 [0x2]))) "../src/io.f":312 7 {*cmpsi_1}
     (nil))
(jump_insn 126 125 583 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 572)
            (pc))) "../src/io.f":312 617 {*jcc_1}
     (nil)
 -> 572)
;;  succ:       39
;;              12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 98 182 183 184
(note 583 126 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 129 583 133 12 ("L.40") NOTE_INSN_DELETED_LABEL 81)
(note 133 129 139 12 ("L.41") NOTE_INSN_DELETED_LABEL 82)
(insn 139 133 140 12 (set (reg/f:DI 0 ax [182])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [16 p1+0 S8 A64])) "../src/io.f":313 81 {*movdi_internal}
     (nil))
(insn 140 139 141 12 (set (reg:SF 21 xmm0 [orig:98 _12 ] [98])
        (mem:SF (reg/f:DI 0 ax [182]) [15 *p1_94(D)+0 S4 A32])) "../src/io.f":313 127 {*movsf_internal}
     (nil))
(insn 141 140 142 12 (set (reg/f:DI 0 ax [183])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [16 p2+0 S8 A64])) "../src/io.f":313 81 {*movdi_internal}
     (nil))
(insn 142 141 143 12 (set (mem:SF (reg/f:DI 0 ax [183]) [15 *p2_112(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:98 _12 ] [98])) "../src/io.f":313 127 {*movsf_internal}
     (nil))
(insn 143 142 144 12 (set (reg/f:DI 0 ax [184])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 np+0 S8 A64])) "../src/io.f":314 81 {*movdi_internal}
     (nil))
(insn 144 143 605 12 (set (mem:SI (reg/f:DI 0 ax [184]) [1 *np_132(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":314 82 {*movsi_internal}
     (nil))
(jump_insn 605 144 606 12 (set (pc)
        (label_ref 580)) "../src/io.f":315 649 {jump}
     (nil)
 -> 580)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 606 605 147)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (RTL, MODIFIED)
;;  pred:       9
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99 100 101 187 188 189 190 191 192 193 194 195
(code_label 147 606 148 13 79 (nil) [1 uses])
(note 148 147 152 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 152 148 153 13 (set (reg:SI 0 ax [188])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])) "../src/io.f":319 82 {*movsi_internal}
     (nil))
(insn 153 152 154 13 (parallel [
            (set (reg:SI 0 ax [187])
                (plus:SI (reg:SI 0 ax [188])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":319 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 154 153 155 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
        (reg:SI 0 ax [187])) "../src/io.f":319 82 {*movsi_internal}
     (nil))
(insn 155 154 156 13 (set (reg/f:DI 0 ax [189])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(insn 156 155 157 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.12.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [189])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(insn 157 156 158 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.12.common.line+0 S4 A128])
        (const_int 320 [0x140])) "../src/io.f":320 82 {*movsi_internal}
     (nil))
(insn 158 157 159 13 (set (reg/f:DI 0 ax [190])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(insn 159 158 161 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [5 dt_parm.12.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [190])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(insn 161 159 160 13 (set (reg:SI 0 ax [191])
        (const_int 0 [0])) "../src/io.f":320 82 {*movsi_internal}
     (nil))
(insn 160 161 162 13 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":320 3 {*cmpsi_ccno_1}
     (nil))
(insn 162 160 163 13 (set (reg:SI 0 ax [orig:99 _13 ] [99])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
            (reg:SI 0 ax [191]))) "../src/io.f":320 966 {*movsicc_noc}
     (nil))
(insn 163 162 164 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 dt_parm.12.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:99 _13 ] [99])) "../src/io.f":320 82 {*movsi_internal}
     (nil))
(insn 164 163 165 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [5 dt_parm.12.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(insn 165 164 166 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.12.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":320 82 {*movsi_internal}
     (nil))
(insn 166 165 167 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.12.common.flags+0 S4 A128])
        (const_int 16524 [0x408c])) "../src/io.f":320 82 {*movsi_internal}
     (nil))
(insn 167 166 168 13 (parallel [
            (set (reg:DI 0 ax [192])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":320 218 {*adddi_1}
     (nil))
(insn 168 167 169 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [192])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(call_insn 169 168 170 13 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":320 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 170 169 171 13 (set (reg:DI 2 cx [193])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [16 p1+0 S8 A64])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(insn 171 170 172 13 (parallel [
            (set (reg:DI 0 ax [194])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":320 218 {*adddi_1}
     (nil))
(insn 172 171 173 13 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":320 82 {*movsi_internal}
     (nil))
(insn 173 172 174 13 (set (reg:DI 4 si)
        (reg:DI 2 cx [193])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(insn 174 173 175 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [194])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(call_insn 175 174 176 13 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":320 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 176 175 177 13 (parallel [
            (set (reg:DI 0 ax [195])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":320 218 {*adddi_1}
     (nil))
(insn 177 176 178 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [195])) "../src/io.f":320 81 {*movdi_internal}
     (nil))
(call_insn 178 177 179 13 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":320 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 179 178 180 13 (set (reg:SI 0 ax [orig:100 _14 ] [100])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.12.common.flags+0 S4 A128])) "../src/io.f":320 82 {*movsi_internal}
     (nil))
(insn 180 179 181 13 (parallel [
            (set (reg:SI 0 ax [orig:101 _15 ] [101])
                (and:SI (reg:SI 0 ax [orig:100 _14 ] [100])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":320 391 {*andsi_1}
     (nil))
(insn 181 180 182 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:101 _15 ] [101])
            (const_int 1 [0x1]))) "../src/io.f":320 7 {*cmpsi_1}
     (nil))
(jump_insn 182 181 584 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 566)
            (pc))) "../src/io.f":320 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       38
;;              14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags]
(note 584 182 183 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 183 584 184 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:101 _15 ] [101])
            (const_int 2 [0x2]))) "../src/io.f":320 7 {*cmpsi_1}
     (nil))
(jump_insn 184 183 585 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 572)
            (pc))) "../src/io.f":320 617 {*jcc_1}
     (nil)
 -> 572)
;;  succ:       39
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 585 184 187 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 187 585 191 15 ("L.42") NOTE_INSN_DELETED_LABEL 87)
(note 191 187 197 15 ("L.43") NOTE_INSN_DELETED_LABEL 88)
(insn 197 191 198 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":322 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 198 197 199 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) "../src/io.f":322 617 {*jcc_1}
     (nil)
 -> 206)
;;  succ:       16 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 199 198 200 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":322 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 201 200 202 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) "../src/io.f":322 617 {*jcc_1}
     (nil)
 -> 206)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 150
(note 202 201 203 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 203 202 607 17 (set (reg:QI 0 ax [orig:150 iftmp.22_65 ] [150])
        (const_int 1 [0x1])) "../src/io.f":322 84 {*movqi_internal}
     (nil))
(jump_insn 607 203 608 17 (set (pc)
        (label_ref 209)) "../src/io.f":322 649 {jump}
     (nil)
 -> 209)
;;  succ:       19 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150

(barrier 608 607 206)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (RTL, MODIFIED)
;;  pred:       15
;;              16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 150
(code_label 206 608 207 18 89 (nil) [2 uses])
(note 207 206 208 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 18 (set (reg:QI 0 ax [orig:150 iftmp.22_65 ] [150])
        (const_int 0 [0])) "../src/io.f":322 84 {*movqi_internal}
     (nil))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;;              17 [100.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags] 102
(code_label 209 208 210 19 90 (nil) [1 uses])
(note 210 209 211 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 211 210 212 19 (set (reg:SI 0 ax [orig:102 iftmp.23_16 ] [102])
        (zero_extend:SI (reg:QI 0 ax [orig:150 iftmp.22_65 ] [150]))) "../src/io.f":322 136 {*zero_extendqisi2}
     (nil))
(insn 212 211 213 19 (parallel [
            (set (reg:SI 0 ax [orig:102 iftmp.23_16 ] [102])
                (and:SI (reg:SI 0 ax [orig:102 iftmp.23_16 ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":322 391 {*andsi_1}
     (nil))
(insn 213 212 214 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:102 iftmp.23_16 ] [102])
            (const_int 0 [0]))) "../src/io.f":322 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 214 213 215 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 295)
            (pc))) "../src/io.f":322 617 {*jcc_1}
     (nil)
 -> 295)
;;  succ:       20 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 103 104 105 106 107 108 198 199 200 201 202 203 204 205 206 207 208 209 210
(note 215 214 219 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 219 215 220 20 (set (reg:SI 0 ax [199])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])) "../src/io.f":324 82 {*movsi_internal}
     (nil))
(insn 220 219 221 20 (parallel [
            (set (reg:SI 0 ax [198])
                (plus:SI (reg:SI 0 ax [199])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":324 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 221 220 222 20 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
        (reg:SI 0 ax [198])) "../src/io.f":324 82 {*movsi_internal}
     (nil))
(insn 222 221 223 20 (set (reg/f:DI 0 ax [200])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(insn 223 222 224 20 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.13.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [200])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(insn 224 223 225 20 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.13.common.line+0 S4 A128])
        (const_int 325 [0x145])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 225 224 226 20 (set (reg:SI 0 ax [202])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 226 225 227 20 (parallel [
            (set (reg:SI 0 ax [201])
                (plus:SI (reg:SI 0 ax [202])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 227 226 228 20 (set (reg:DI 1 dx [203])
        (sign_extend:DI (reg:SI 0 ax [201]))) "../src/io.f":325 145 {*extendsidi2_rex64}
     (nil))
(insn 228 227 229 20 (set (reg/f:DI 0 ax [204])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(insn 229 228 230 20 (parallel [
            (set (reg/f:DI 0 ax [orig:103 _17 ] [103])
                (plus:DI (reg/f:DI 0 ax [204])
                    (reg:DI 1 dx [203])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])
            (reg:DI 1 dx [203]))
        (nil)))
(insn 230 229 231 20 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [5 dt_parm.13.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [orig:103 _17 ] [103])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(insn 231 230 232 20 (set (reg:SI 0 ax [205])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 232 231 233 20 (parallel [
            (set (reg:SI 0 ax [orig:104 _18 ] [104])
                (minus:SI (reg:SI 0 ax [205])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32]))
        (nil)))
(insn 233 232 235 20 (parallel [
            (set (reg:SI 0 ax [orig:105 _19 ] [105])
                (plus:SI (reg:SI 0 ax [orig:104 _18 ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 217 {*addsi_1}
     (nil))
(insn 235 233 234 20 (set (reg:SI 1 dx [206])
        (const_int 0 [0])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 234 235 236 20 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:105 _19 ] [105])
            (const_int 0 [0]))) "../src/io.f":325 3 {*cmpsi_ccno_1}
     (nil))
(insn 236 234 237 20 (set (reg:SI 0 ax [orig:106 _20 ] [106])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:105 _19 ] [105])
            (reg:SI 1 dx [206]))) "../src/io.f":325 966 {*movsicc_noc}
     (nil))
(insn 237 236 238 20 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 dt_parm.13.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:106 _20 ] [106])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 238 237 239 20 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [5 dt_parm.13.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(insn 239 238 240 20 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.13.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 240 239 241 20 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.13.common.flags+0 S4 A128])
        (const_int 16524 [0x408c])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 241 240 242 20 (parallel [
            (set (reg:DI 0 ax [207])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 218 {*adddi_1}
     (nil))
(insn 242 241 243 20 (set (reg:DI 5 di)
        (reg:DI 0 ax [207])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(call_insn 243 242 244 20 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":325 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 244 243 245 20 (set (reg:DI 2 cx [208])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [16 p2+0 S8 A64])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(insn 245 244 246 20 (parallel [
            (set (reg:DI 0 ax [209])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 218 {*adddi_1}
     (nil))
(insn 246 245 247 20 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 247 246 248 20 (set (reg:DI 4 si)
        (reg:DI 2 cx [208])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(insn 248 247 249 20 (set (reg:DI 5 di)
        (reg:DI 0 ax [209])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(call_insn 249 248 250 20 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":325 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 250 249 251 20 (parallel [
            (set (reg:DI 0 ax [210])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 218 {*adddi_1}
     (nil))
(insn 251 250 252 20 (set (reg:DI 5 di)
        (reg:DI 0 ax [210])) "../src/io.f":325 81 {*movdi_internal}
     (nil))
(call_insn 252 251 253 20 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":325 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 253 252 254 20 (set (reg:SI 0 ax [orig:107 _21 ] [107])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.13.common.flags+0 S4 A128])) "../src/io.f":325 82 {*movsi_internal}
     (nil))
(insn 254 253 255 20 (parallel [
            (set (reg:SI 0 ax [orig:108 _22 ] [108])
                (and:SI (reg:SI 0 ax [orig:107 _21 ] [107])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":325 391 {*andsi_1}
     (nil))
(insn 255 254 256 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:108 _22 ] [108])
            (const_int 1 [0x1]))) "../src/io.f":325 7 {*cmpsi_1}
     (nil))
(jump_insn 256 255 586 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 566)
            (pc))) "../src/io.f":325 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       38
;;              21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108
;; lr  def 	 17 [flags]
(note 586 256 257 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 257 586 258 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:108 _22 ] [108])
            (const_int 2 [0x2]))) "../src/io.f":325 7 {*cmpsi_1}
     (nil))
(jump_insn 258 257 587 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 572)
            (pc))) "../src/io.f":325 617 {*jcc_1}
     (nil)
 -> 572)
;;  succ:       39
;;              22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 109 110 211 212
(note 587 258 261 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 261 587 265 22 ("L.45") NOTE_INSN_DELETED_LABEL 93)
(note 265 261 271 22 ("L.46") NOTE_INSN_DELETED_LABEL 94)
(insn 271 265 272 22 (set (reg/f:DI 0 ax [211])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [16 p1+0 S8 A64])) "../src/io.f":326 81 {*movdi_internal}
     (nil))
(insn 272 271 273 22 (set (reg:SF 21 xmm0 [orig:109 _23 ] [109])
        (mem:SF (reg/f:DI 0 ax [211]) [15 *p1_94(D)+0 S4 A32])) "../src/io.f":326 127 {*movsf_internal}
     (nil))
(insn 273 272 274 22 (set (reg/f:DI 0 ax [212])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [16 p2+0 S8 A64])) "../src/io.f":326 81 {*movdi_internal}
     (nil))
(insn 274 273 275 22 (set (reg:SF 22 xmm1 [orig:110 _24 ] [110])
        (mem:SF (reg/f:DI 0 ax [212]) [15 *p2_112(D)+0 S4 A32])) "../src/io.f":326 127 {*movsf_internal}
     (nil))
(insn 275 274 276 22 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:109 _23 ] [109])
            (reg:SF 22 xmm1 [orig:110 _24 ] [110]))) "../src/io.f":326 51 {*cmpiusf}
     (nil))
(jump_insn 276 275 588 22 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 287)
            (pc))) "../src/io.f":326 617 {*jcc_1}
     (nil)
 -> 287)
;;  succ:       25
;;              23 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109 110

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109 110
;; lr  def 	 17 [flags]
(note 588 276 277 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 277 588 278 23 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:109 _23 ] [109])
            (reg:SF 22 xmm1 [orig:110 _24 ] [110]))) "../src/io.f":326 51 {*cmpiusf}
     (nil))
(jump_insn 278 277 282 23 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 287)
            (pc))) "../src/io.f":326 617 {*jcc_1}
     (nil)
 -> 287)
;;  succ:       24 (FALLTHRU)
;;              25
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 213
(note 282 278 283 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 24 (set (reg/f:DI 0 ax [213])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 np+0 S8 A64])) "../src/io.f":328 81 {*movdi_internal}
     (nil))
(insn 284 283 609 24 (set (mem:SI (reg/f:DI 0 ax [213]) [1 *np_132(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":328 82 {*movsi_internal}
     (nil))
(jump_insn 609 284 610 24 (set (pc)
        (label_ref 580)) "../src/io.f":333 649 {jump}
     (nil)
 -> 580)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 610 609 287)
;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (RTL, MODIFIED)
;;  pred:       22
;;              23
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 214
(code_label 287 610 288 25 95 (nil) [2 uses])
(note 288 287 289 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 25 (set (reg/f:DI 0 ax [214])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 np+0 S8 A64])) "../src/io.f":331 81 {*movdi_internal}
     (nil))
(insn 290 289 611 25 (set (mem:SI (reg/f:DI 0 ax [214]) [1 *np_132(D)+0 S4 A32])
        (const_int 5 [0x5])) "../src/io.f":331 82 {*movsi_internal}
     (nil))
(jump_insn 611 290 612 25 (set (pc)
        (label_ref 580)) "../src/io.f":333 649 {jump}
     (nil)
 -> 580)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 612 611 295)
;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (RTL, MODIFIED)
;;  pred:       19
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 295 612 296 26 91 (nil) [1 uses])
(note 296 295 297 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 297 296 298 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":335 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 298 297 299 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../src/io.f":335 617 {*jcc_1}
     (nil)
 -> 435)
;;  succ:       27 (FALLTHRU)
;;              32
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 111 112 113 114 115 116 217 218 221 222 223 224 225 226 227 228 229 230 231 232 233
(note 299 298 303 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 303 299 304 27 (set (reg:SI 0 ax [218])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])) "../src/io.f":337 82 {*movsi_internal}
     (nil))
(insn 304 303 305 27 (parallel [
            (set (reg:SI 0 ax [217])
                (plus:SI (reg:SI 0 ax [218])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":337 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 305 304 309 27 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])
        (reg:SI 0 ax [217])) "../src/io.f":337 82 {*movsi_internal}
     (nil))
(insn 309 305 310 27 (set (reg:SI 0 ax [222])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])) "../src/io.f":338 82 {*movsi_internal}
     (nil))
(insn 310 309 311 27 (parallel [
            (set (reg:SI 0 ax [221])
                (plus:SI (reg:SI 0 ax [222])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":338 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 311 310 312 27 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [221])) "../src/io.f":338 82 {*movsi_internal}
     (nil))
(insn 312 311 313 27 (set (reg/f:DI 0 ax [223])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(insn 313 312 314 27 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.14.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [223])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(insn 314 313 315 27 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.14.common.line+0 S4 A128])
        (const_int 339 [0x153])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 315 314 316 27 (set (reg:SI 0 ax [225])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 316 315 317 27 (parallel [
            (set (reg:SI 0 ax [224])
                (plus:SI (reg:SI 0 ax [225])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 317 316 318 27 (set (reg:DI 1 dx [226])
        (sign_extend:DI (reg:SI 0 ax [224]))) "../src/io.f":339 145 {*extendsidi2_rex64}
     (nil))
(insn 318 317 319 27 (set (reg/f:DI 0 ax [227])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(insn 319 318 320 27 (parallel [
            (set (reg/f:DI 0 ax [orig:111 _25 ] [111])
                (plus:DI (reg/f:DI 0 ax [227])
                    (reg:DI 1 dx [226])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])
            (reg:DI 1 dx [226]))
        (nil)))
(insn 320 319 321 27 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [5 dt_parm.14.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [orig:111 _25 ] [111])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(insn 321 320 322 27 (set (reg:SI 0 ax [228])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 kb+0 S4 A32])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 322 321 323 27 (parallel [
            (set (reg:SI 0 ax [orig:112 _26 ] [112])
                (minus:SI (reg:SI 0 ax [228])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [1 kb+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32]))
        (nil)))
(insn 323 322 325 27 (parallel [
            (set (reg:SI 0 ax [orig:113 _27 ] [113])
                (plus:SI (reg:SI 0 ax [orig:112 _26 ] [112])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 217 {*addsi_1}
     (nil))
(insn 325 323 324 27 (set (reg:SI 1 dx [229])
        (const_int 0 [0])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 324 325 326 27 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:113 _27 ] [113])
            (const_int 0 [0]))) "../src/io.f":339 3 {*cmpsi_ccno_1}
     (nil))
(insn 326 324 327 27 (set (reg:SI 0 ax [orig:114 _28 ] [114])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:113 _27 ] [113])
            (reg:SI 1 dx [229]))) "../src/io.f":339 966 {*movsicc_noc}
     (nil))
(insn 327 326 328 27 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 dt_parm.14.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:114 _28 ] [114])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 328 327 329 27 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [5 dt_parm.14.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(insn 329 328 330 27 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.14.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 330 329 331 27 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.14.common.flags+0 S4 A128])
        (const_int 16524 [0x408c])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 331 330 332 27 (parallel [
            (set (reg:DI 0 ax [230])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 218 {*adddi_1}
     (nil))
(insn 332 331 333 27 (set (reg:DI 5 di)
        (reg:DI 0 ax [230])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(call_insn 333 332 334 27 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":339 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 334 333 335 27 (set (reg:DI 2 cx [231])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [16 p2+0 S8 A64])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(insn 335 334 336 27 (parallel [
            (set (reg:DI 0 ax [232])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 218 {*adddi_1}
     (nil))
(insn 336 335 337 27 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 337 336 338 27 (set (reg:DI 4 si)
        (reg:DI 2 cx [231])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(insn 338 337 339 27 (set (reg:DI 5 di)
        (reg:DI 0 ax [232])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(call_insn 339 338 340 27 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":339 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 340 339 341 27 (parallel [
            (set (reg:DI 0 ax [233])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 218 {*adddi_1}
     (nil))
(insn 341 340 342 27 (set (reg:DI 5 di)
        (reg:DI 0 ax [233])) "../src/io.f":339 81 {*movdi_internal}
     (nil))
(call_insn 342 341 343 27 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":339 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 343 342 344 27 (set (reg:SI 0 ax [orig:115 _29 ] [115])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.14.common.flags+0 S4 A128])) "../src/io.f":339 82 {*movsi_internal}
     (nil))
(insn 344 343 345 27 (parallel [
            (set (reg:SI 0 ax [orig:116 _30 ] [116])
                (and:SI (reg:SI 0 ax [orig:115 _29 ] [115])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":339 391 {*andsi_1}
     (nil))
(insn 345 344 346 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:116 _30 ] [116])
            (const_int 1 [0x1]))) "../src/io.f":339 7 {*cmpsi_1}
     (nil))
(jump_insn 346 345 591 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 566)
            (pc))) "../src/io.f":339 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       38
;;              28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 17 [flags]
(note 591 346 347 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 347 591 348 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:116 _30 ] [116])
            (const_int 2 [0x2]))) "../src/io.f":339 7 {*cmpsi_1}
     (nil))
(jump_insn 348 347 592 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 572)
            (pc))) "../src/io.f":339 617 {*jcc_1}
     (nil)
 -> 572)
;;  succ:       39
;;              29 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 117 118 119 120 121 122 236 237 238 239 240 241 242 243 244 245 246 247 248
(note 592 348 351 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 351 592 355 29 ("L.48") NOTE_INSN_DELETED_LABEL 100)
(note 355 351 364 29 ("L.49") NOTE_INSN_DELETED_LABEL 101)
(insn 364 355 365 29 (set (reg:SI 0 ax [237])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])) "../src/io.f":340 82 {*movsi_internal}
     (nil))
(insn 365 364 366 29 (parallel [
            (set (reg:SI 0 ax [236])
                (plus:SI (reg:SI 0 ax [237])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":340 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 kcomma2+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 366 365 367 29 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
        (reg:SI 0 ax [236])) "../src/io.f":340 82 {*movsi_internal}
     (nil))
(insn 367 366 368 29 (set (reg/f:DI 0 ax [238])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(insn 368 367 369 29 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.15.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [238])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(insn 369 368 370 29 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.15.common.line+0 S4 A128])
        (const_int 341 [0x155])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 370 369 371 29 (set (reg:SI 0 ax [240])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 371 370 372 29 (parallel [
            (set (reg:SI 0 ax [239])
                (plus:SI (reg:SI 0 ax [240])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 372 371 373 29 (set (reg:DI 1 dx [241])
        (sign_extend:DI (reg:SI 0 ax [239]))) "../src/io.f":341 145 {*extendsidi2_rex64}
     (nil))
(insn 373 372 374 29 (set (reg/f:DI 0 ax [242])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(insn 374 373 375 29 (parallel [
            (set (reg/f:DI 0 ax [orig:117 _31 ] [117])
                (plus:DI (reg/f:DI 0 ax [242])
                    (reg:DI 1 dx [241])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])
            (reg:DI 1 dx [241]))
        (nil)))
(insn 375 374 376 29 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [5 dt_parm.15.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [orig:117 _31 ] [117])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(insn 376 375 377 29 (set (reg:SI 0 ax [243])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 377 376 378 29 (parallel [
            (set (reg:SI 0 ax [orig:118 _32 ] [118])
                (minus:SI (reg:SI 0 ax [243])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32]))
        (nil)))
(insn 378 377 380 29 (parallel [
            (set (reg:SI 0 ax [orig:119 _33 ] [119])
                (plus:SI (reg:SI 0 ax [orig:118 _32 ] [118])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 217 {*addsi_1}
     (nil))
(insn 380 378 379 29 (set (reg:SI 1 dx [244])
        (const_int 0 [0])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 379 380 381 29 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:119 _33 ] [119])
            (const_int 0 [0]))) "../src/io.f":341 3 {*cmpsi_ccno_1}
     (nil))
(insn 381 379 382 29 (set (reg:SI 0 ax [orig:120 _34 ] [120])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:119 _33 ] [119])
            (reg:SI 1 dx [244]))) "../src/io.f":341 966 {*movsicc_noc}
     (nil))
(insn 382 381 383 29 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 dt_parm.15.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:120 _34 ] [120])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 383 382 384 29 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [5 dt_parm.15.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(insn 384 383 385 29 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.15.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 385 384 386 29 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.15.common.flags+0 S4 A128])
        (const_int 16524 [0x408c])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 386 385 387 29 (parallel [
            (set (reg:DI 0 ax [245])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 218 {*adddi_1}
     (nil))
(insn 387 386 388 29 (set (reg:DI 5 di)
        (reg:DI 0 ax [245])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(call_insn 388 387 389 29 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":341 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 389 388 390 29 (parallel [
            (set (reg:DI 2 cx [246])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 218 {*adddi_1}
     (nil))
(insn 390 389 391 29 (parallel [
            (set (reg:DI 0 ax [247])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 218 {*adddi_1}
     (nil))
(insn 391 390 392 29 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 392 391 393 29 (set (reg:DI 4 si)
        (reg:DI 2 cx [246])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(insn 393 392 394 29 (set (reg:DI 5 di)
        (reg:DI 0 ax [247])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(call_insn 394 393 395 29 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":341 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 395 394 396 29 (parallel [
            (set (reg:DI 0 ax [248])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 218 {*adddi_1}
     (nil))
(insn 396 395 397 29 (set (reg:DI 5 di)
        (reg:DI 0 ax [248])) "../src/io.f":341 81 {*movdi_internal}
     (nil))
(call_insn 397 396 398 29 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":341 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 398 397 399 29 (set (reg:SI 0 ax [orig:121 _35 ] [121])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.15.common.flags+0 S4 A128])) "../src/io.f":341 82 {*movsi_internal}
     (nil))
(insn 399 398 400 29 (parallel [
            (set (reg:SI 0 ax [orig:122 _36 ] [122])
                (and:SI (reg:SI 0 ax [orig:121 _35 ] [121])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":341 391 {*andsi_1}
     (nil))
(insn 400 399 401 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:122 _36 ] [122])
            (const_int 1 [0x1]))) "../src/io.f":341 7 {*cmpsi_1}
     (nil))
(jump_insn 401 400 593 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 566)
            (pc))) "../src/io.f":341 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       38
;;              30 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (RTL, MODIFIED)
;;  pred:       29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags]
(note 593 401 402 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 402 593 403 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:122 _36 ] [122])
            (const_int 2 [0x2]))) "../src/io.f":341 7 {*cmpsi_1}
     (nil))
(jump_insn 403 402 594 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 572)
            (pc))) "../src/io.f":341 617 {*jcc_1}
     (nil)
 -> 572)
;;  succ:       39
;;              31 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 123 124 125 126 127 128 129 130 131 132 249 250 251 252 253
(note 594 403 406 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 406 594 410 31 ("L.50") NOTE_INSN_DELETED_LABEL 103)
(note 410 406 416 31 ("L.51") NOTE_INSN_DELETED_LABEL 104)
(insn 416 410 417 31 (set (reg/f:DI 0 ax [249])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [16 p2+0 S8 A64])) "../src/io.f":342 81 {*movdi_internal}
     (nil))
(insn 417 416 418 31 (set (reg:SF 21 xmm0 [orig:123 _37 ] [123])
        (mem:SF (reg/f:DI 0 ax [249]) [15 *p2_112(D)+0 S4 A32])) "../src/io.f":342 127 {*movsf_internal}
     (nil))
(insn 418 417 419 31 (set (reg/f:DI 0 ax [250])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [16 p1+0 S8 A64])) "../src/io.f":342 81 {*movdi_internal}
     (nil))
(insn 419 418 420 31 (set (reg:SF 22 xmm1 [orig:124 _38 ] [124])
        (mem:SF (reg/f:DI 0 ax [250]) [15 *p1_94(D)+0 S4 A32])) "../src/io.f":342 127 {*movsf_internal}
     (nil))
(insn 420 419 421 31 (set (reg:SF 21 xmm0 [orig:125 _39 ] [125])
        (minus:SF (reg:SF 21 xmm0 [orig:123 _37 ] [123])
            (reg:SF 22 xmm1 [orig:124 _38 ] [124]))) "../src/io.f":342 805 {*fop_sf_1}
     (nil))
(insn 421 420 422 31 (set (reg:SF 22 xmm1 [orig:126 _40 ] [126])
        (reg:SF 21 xmm0 [orig:125 _39 ] [125])) "../src/io.f":342 127 {*movsf_internal}
     (nil))
(insn 422 421 423 31 (set (reg:SF 21 xmm0 [orig:127 pdel.24_41 ] [127])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [15 pdel+0 S4 A128])) "../src/io.f":342 127 {*movsf_internal}
     (nil))
(insn 423 422 621 31 (set (reg:SF 22 xmm1 [orig:126 _40 ] [126])
        (div:SF (reg:SF 22 xmm1 [orig:126 _40 ] [126])
            (reg:SF 21 xmm0 [orig:127 pdel.24_41 ] [127]))) "../src/io.f":342 805 {*fop_sf_1}
     (nil))
(insn 621 423 424 31 (set (reg:SF 21 xmm0 [orig:128 _42 ] [128])
        (reg:SF 22 xmm1 [orig:126 _40 ] [126])) "../src/io.f":342 127 {*movsf_internal}
     (nil))
(insn 424 621 425 31 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [15 rnum+0 S4 A32])
        (reg:SF 21 xmm0 [orig:128 _42 ] [128])) "../src/io.f":342 127 {*movsf_internal}
     (nil))
(insn 425 424 426 31 (set (reg:SF 22 xmm1 [orig:129 rnum.25_43 ] [129])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [15 rnum+0 S4 A32])) "../src/io.f":343 127 {*movsf_internal}
     (nil))
(insn 426 425 427 31 (set (reg:V4SF 21 xmm0 [251])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC8") [flags 0x2]) [15  S16 A128])) "../src/io.f":343 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 427 426 428 31 (parallel [
            (set (reg:SF 21 xmm0 [orig:130 _44 ] [130])
                (abs:SF (reg:SF 22 xmm1 [orig:129 rnum.25_43 ] [129])))
            (use (reg:V4SF 21 xmm0 [251]))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":343 470 {*absnegsf2}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:129 rnum.25_43 ] [129]))
        (nil)))
(insn 428 427 429 31 (set (reg:SF 22 xmm1 [252])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC9") [flags 0x2]) [15  S4 A32])) "../src/io.f":343 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.4900000095367431640625e+0 [0x0.beb852p+1])
        (nil)))
(insn 429 428 430 31 (set (reg:SF 21 xmm0 [orig:131 _45 ] [131])
        (plus:SF (reg:SF 21 xmm0 [orig:130 _44 ] [130])
            (reg:SF 22 xmm1 [252]))) "../src/io.f":343 802 {*fop_sf_comm}
     (nil))
(insn 430 429 431 31 (set (reg:SI 1 dx [orig:132 _46 ] [132])
        (fix:SI (reg:SF 21 xmm0 [orig:131 _45 ] [131]))) "../src/io.f":343 170 {fix_truncsfsi_sse}
     (nil))
(insn 431 430 432 31 (set (reg/f:DI 0 ax [253])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 np+0 S8 A64])) "../src/io.f":343 81 {*movdi_internal}
     (nil))
(insn 432 431 613 31 (set (mem:SI (reg/f:DI 0 ax [253]) [1 *np_132(D)+0 S4 A32])
        (reg:SI 1 dx [orig:132 _46 ] [132])) "../src/io.f":343 82 {*movsi_internal}
     (nil))
(jump_insn 613 432 614 31 (set (pc)
        (label_ref 580)) "../src/io.f":344 649 {jump}
     (nil)
 -> 580)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 614 613 435)
;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (RTL, MODIFIED)
;;  pred:       26
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 435 614 436 32 98 (nil) [1 uses])
(note 436 435 437 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 437 436 438 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])
            (const_int 0 [0]))) "../src/io.f":346 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 438 437 439 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 566)
            (pc))) "../src/io.f":346 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       33 (FALLTHRU)
;;              38
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 133 134 135 136 137 138 256 257 260 261 262 263 264 265 266 267 268 269 270 271 272
(note 439 438 443 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 443 439 444 33 (set (reg:SI 0 ax [257])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])) "../src/io.f":347 82 {*movsi_internal}
     (nil))
(insn 444 443 445 33 (parallel [
            (set (reg:SI 0 ax [256])
                (plus:SI (reg:SI 0 ax [257])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":347 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 kcomma1+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 445 444 449 33 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])
        (reg:SI 0 ax [256])) "../src/io.f":347 82 {*movsi_internal}
     (nil))
(insn 449 445 450 33 (set (reg:SI 0 ax [261])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])) "../src/io.f":348 82 {*movsi_internal}
     (nil))
(insn 450 449 451 33 (parallel [
            (set (reg:SI 0 ax [260])
                (plus:SI (reg:SI 0 ax [261])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":348 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 451 450 452 33 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 kb+0 S4 A32])
        (reg:SI 0 ax [260])) "../src/io.f":348 82 {*movsi_internal}
     (nil))
(insn 452 451 453 33 (set (reg/f:DI 0 ax [262])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(insn 453 452 454 33 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.16.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [262])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(insn 454 453 455 33 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.16.common.line+0 S4 A128])
        (const_int 350 [0x15e])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 455 454 456 33 (set (reg:SI 0 ax [264])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 456 455 457 33 (parallel [
            (set (reg:SI 0 ax [263])
                (plus:SI (reg:SI 0 ax [264])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 457 456 458 33 (set (reg:DI 1 dx [265])
        (sign_extend:DI (reg:SI 0 ax [263]))) "../src/io.f":350 145 {*extendsidi2_rex64}
     (nil))
(insn 458 457 459 33 (set (reg/f:DI 0 ax [266])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(insn 459 458 460 33 (parallel [
            (set (reg/f:DI 0 ax [orig:133 _47 ] [133])
                (plus:DI (reg/f:DI 0 ax [266])
                    (reg:DI 1 dx [265])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])
            (reg:DI 1 dx [265]))
        (nil)))
(insn 460 459 461 33 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [5 dt_parm.16.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [orig:133 _47 ] [133])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(insn 461 460 462 33 (set (reg:SI 0 ax [267])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 kb+0 S4 A32])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 462 461 463 33 (parallel [
            (set (reg:SI 0 ax [orig:134 _48 ] [134])
                (minus:SI (reg:SI 0 ax [267])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [1 kb+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 ka+0 S4 A32]))
        (nil)))
(insn 463 462 465 33 (parallel [
            (set (reg:SI 0 ax [orig:135 _49 ] [135])
                (plus:SI (reg:SI 0 ax [orig:134 _48 ] [134])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 217 {*addsi_1}
     (nil))
(insn 465 463 464 33 (set (reg:SI 1 dx [268])
        (const_int 0 [0])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 464 465 466 33 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:135 _49 ] [135])
            (const_int 0 [0]))) "../src/io.f":350 3 {*cmpsi_ccno_1}
     (nil))
(insn 466 464 467 33 (set (reg:SI 0 ax [orig:136 _50 ] [136])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:135 _49 ] [135])
            (reg:SI 1 dx [268]))) "../src/io.f":350 966 {*movsicc_noc}
     (nil))
(insn 467 466 468 33 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 dt_parm.16.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:136 _50 ] [136])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 468 467 469 33 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [5 dt_parm.16.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(insn 469 468 470 33 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.16.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 470 469 471 33 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.16.common.flags+0 S4 A128])
        (const_int 16524 [0x408c])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 471 470 472 33 (parallel [
            (set (reg:DI 0 ax [269])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 218 {*adddi_1}
     (nil))
(insn 472 471 473 33 (set (reg:DI 5 di)
        (reg:DI 0 ax [269])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(call_insn 473 472 474 33 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":350 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 474 473 475 33 (set (reg:DI 2 cx [270])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [16 p2+0 S8 A64])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(insn 475 474 476 33 (parallel [
            (set (reg:DI 0 ax [271])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 218 {*adddi_1}
     (nil))
(insn 476 475 477 33 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 477 476 478 33 (set (reg:DI 4 si)
        (reg:DI 2 cx [270])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(insn 478 477 479 33 (set (reg:DI 5 di)
        (reg:DI 0 ax [271])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(call_insn 479 478 480 33 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":350 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 480 479 481 33 (parallel [
            (set (reg:DI 0 ax [272])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 218 {*adddi_1}
     (nil))
(insn 481 480 482 33 (set (reg:DI 5 di)
        (reg:DI 0 ax [272])) "../src/io.f":350 81 {*movdi_internal}
     (nil))
(call_insn 482 481 483 33 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":350 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 483 482 484 33 (set (reg:SI 0 ax [orig:137 _51 ] [137])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.16.common.flags+0 S4 A128])) "../src/io.f":350 82 {*movsi_internal}
     (nil))
(insn 484 483 485 33 (parallel [
            (set (reg:SI 0 ax [orig:138 _52 ] [138])
                (and:SI (reg:SI 0 ax [orig:137 _51 ] [137])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":350 391 {*andsi_1}
     (nil))
(insn 485 484 486 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:138 _52 ] [138])
            (const_int 1 [0x1]))) "../src/io.f":350 7 {*cmpsi_1}
     (nil))
(jump_insn 486 485 595 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 566)
            (pc))) "../src/io.f":350 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       38
;;              34 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 138

;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (RTL, MODIFIED)
;;  pred:       33 (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 138
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 138
;; lr  def 	 17 [flags]
(note 595 486 487 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 487 595 488 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:138 _52 ] [138])
            (const_int 2 [0x2]))) "../src/io.f":350 7 {*cmpsi_1}
     (nil))
(jump_insn 488 487 596 34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 572)
            (pc))) "../src/io.f":350 617 {*jcc_1}
     (nil)
 -> 572)
;;  succ:       39
;;              35 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 139 140 141 142 143 144 275 276 277 278 279 280 281 282 283 284 285 286 287
(note 596 488 491 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 491 596 495 35 ("L.52") NOTE_INSN_DELETED_LABEL 106)
(note 495 491 504 35 ("L.53") NOTE_INSN_DELETED_LABEL 107)
(insn 504 495 505 35 (set (reg:SI 0 ax [276])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])) "../src/io.f":351 82 {*movsi_internal}
     (nil))
(insn 505 504 506 35 (parallel [
            (set (reg:SI 0 ax [275])
                (plus:SI (reg:SI 0 ax [276])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":351 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [1 kslash+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 506 505 507 35 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
        (reg:SI 0 ax [275])) "../src/io.f":351 82 {*movsi_internal}
     (nil))
(insn 507 506 508 35 (set (reg/f:DI 0 ax [277])
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x143b723f0 *lC4>)) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(insn 508 507 509 35 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [5 dt_parm.17.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [277])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(insn 509 508 510 35 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 dt_parm.17.common.line+0 S4 A128])
        (const_int 352 [0x160])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 510 509 511 35 (set (reg:SI 0 ax [279])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 511 510 512 35 (parallel [
            (set (reg:SI 0 ax [278])
                (plus:SI (reg:SI 0 ax [279])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 512 511 513 35 (set (reg:DI 1 dx [280])
        (sign_extend:DI (reg:SI 0 ax [278]))) "../src/io.f":352 145 {*extendsidi2_rex64}
     (nil))
(insn 513 512 514 35 (set (reg/f:DI 0 ax [281])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(insn 514 513 515 35 (parallel [
            (set (reg/f:DI 0 ax [orig:139 _53 ] [139])
                (plus:DI (reg/f:DI 0 ax [281])
                    (reg:DI 1 dx [280])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [10 line+0 S8 A64])
            (reg:DI 1 dx [280]))
        (nil)))
(insn 515 514 516 35 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [5 dt_parm.17.internal_unit+0 S8 A128])
        (reg/f:DI 0 ax [orig:139 _53 ] [139])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(insn 516 515 517 35 (set (reg:SI 0 ax [282])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 517 516 518 35 (parallel [
            (set (reg:SI 0 ax [orig:140 _54 ] [140])
                (minus:SI (reg:SI 0 ax [282])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 n+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [1 k+0 S4 A32]))
        (nil)))
(insn 518 517 520 35 (parallel [
            (set (reg:SI 0 ax [orig:141 _55 ] [141])
                (plus:SI (reg:SI 0 ax [orig:140 _54 ] [140])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 217 {*addsi_1}
     (nil))
(insn 520 518 519 35 (set (reg:SI 1 dx [283])
        (const_int 0 [0])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 519 520 521 35 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:141 _55 ] [141])
            (const_int 0 [0]))) "../src/io.f":352 3 {*cmpsi_ccno_1}
     (nil))
(insn 521 519 522 35 (set (reg:SI 0 ax [orig:142 _56 ] [142])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:141 _55 ] [141])
            (reg:SI 1 dx [283]))) "../src/io.f":352 966 {*movsicc_noc}
     (nil))
(insn 522 521 523 35 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 dt_parm.17.internal_unit_len+0 S4 A64])
        (reg:SI 0 ax [orig:142 _56 ] [142])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 523 522 524 35 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [5 dt_parm.17.internal_unit_desc+0 S8 A128])
        (const_int 0 [0])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(insn 524 523 525 35 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 dt_parm.17.common.unit+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 525 524 526 35 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.17.common.flags+0 S4 A128])
        (const_int 16524 [0x408c])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 526 525 527 35 (parallel [
            (set (reg:DI 0 ax [284])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 218 {*adddi_1}
     (nil))
(insn 527 526 528 35 (set (reg:DI 5 di)
        (reg:DI 0 ax [284])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(call_insn 528 527 529 35 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read") [flags 0x41]  <function_decl 0x1439e0700 _gfortran_st_read>) [0 _gfortran_st_read S1 A8])
        (const_int 0 [0])) "../src/io.f":352 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 529 528 530 35 (parallel [
            (set (reg:DI 2 cx [285])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 218 {*adddi_1}
     (nil))
(insn 530 529 531 35 (parallel [
            (set (reg:DI 0 ax [286])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 218 {*adddi_1}
     (nil))
(insn 531 530 532 35 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 532 531 533 35 (set (reg:DI 4 si)
        (reg:DI 2 cx [285])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(insn 533 532 534 35 (set (reg:DI 5 di)
        (reg:DI 0 ax [286])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(call_insn 534 533 535 35 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real") [flags 0x41]  <function_decl 0x1439d4c00 _gfortran_transfer_real>) [0 _gfortran_transfer_real S1 A8])
        (const_int 0 [0])) "../src/io.f":352 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 535 534 536 35 (parallel [
            (set (reg:DI 0 ax [287])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 218 {*adddi_1}
     (nil))
(insn 536 535 537 35 (set (reg:DI 5 di)
        (reg:DI 0 ax [287])) "../src/io.f":352 81 {*movdi_internal}
     (nil))
(call_insn 537 536 538 35 (call (mem:QI (symbol_ref:DI ("_gfortran_st_read_done") [flags 0x41]  <function_decl 0x1439e4200 _gfortran_st_read_done>) [0 _gfortran_st_read_done S1 A8])
        (const_int 0 [0])) "../src/io.f":352 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 538 537 539 35 (set (reg:SI 0 ax [orig:143 _57 ] [143])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 dt_parm.17.common.flags+0 S4 A128])) "../src/io.f":352 82 {*movsi_internal}
     (nil))
(insn 539 538 540 35 (parallel [
            (set (reg:SI 0 ax [orig:144 _58 ] [144])
                (and:SI (reg:SI 0 ax [orig:143 _57 ] [143])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":352 391 {*andsi_1}
     (nil))
(insn 540 539 541 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:144 _58 ] [144])
            (const_int 1 [0x1]))) "../src/io.f":352 7 {*cmpsi_1}
     (nil))
(jump_insn 541 540 597 35 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 566)
            (pc))) "../src/io.f":352 617 {*jcc_1}
     (nil)
 -> 566)
;;  succ:       38
;;              36 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144

;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (RTL, MODIFIED)
;;  pred:       35 (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144
;; lr  def 	 17 [flags]
(note 597 541 542 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 542 597 543 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:144 _58 ] [144])
            (const_int 2 [0x2]))) "../src/io.f":352 7 {*cmpsi_1}
     (nil))
(jump_insn 543 542 598 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 572)
            (pc))) "../src/io.f":352 617 {*jcc_1}
     (nil)
 -> 572)
;;  succ:       39
;;              37 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (RTL, MODIFIED)
;;  pred:       36 (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 145 146 147 148 288 289 290
(note 598 543 546 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(note 546 598 550 37 ("L.54") NOTE_INSN_DELETED_LABEL 109)
(note 550 546 556 37 ("L.55") NOTE_INSN_DELETED_LABEL 110)
(insn 556 550 557 37 (set (reg:SF 22 xmm1 [orig:145 rnum.26_59 ] [145])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [15 rnum+0 S4 A32])) "../src/io.f":353 127 {*movsf_internal}
     (nil))
(insn 557 556 558 37 (set (reg:V4SF 21 xmm0 [288])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC8") [flags 0x2]) [15  S16 A128])) "../src/io.f":353 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 558 557 559 37 (parallel [
            (set (reg:SF 21 xmm0 [orig:146 _60 ] [146])
                (abs:SF (reg:SF 22 xmm1 [orig:145 rnum.26_59 ] [145])))
            (use (reg:V4SF 21 xmm0 [288]))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":353 470 {*absnegsf2}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 22 xmm1 [orig:145 rnum.26_59 ] [145]))
        (nil)))
(insn 559 558 560 37 (set (reg:SF 22 xmm1 [289])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC10") [flags 0x2]) [15  S4 A32])) "../src/io.f":353 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 9.99999977648258209228515625e-3 [0x0.a3d70ap-6])
        (nil)))
(insn 560 559 561 37 (set (reg:SF 21 xmm0 [orig:147 _61 ] [147])
        (plus:SF (reg:SF 21 xmm0 [orig:146 _60 ] [146])
            (reg:SF 22 xmm1 [289]))) "../src/io.f":353 802 {*fop_sf_comm}
     (nil))
(insn 561 560 562 37 (set (reg:SI 1 dx [orig:148 _62 ] [148])
        (fix:SI (reg:SF 21 xmm0 [orig:147 _61 ] [147]))) "../src/io.f":353 170 {fix_truncsfsi_sse}
     (nil))
(insn 562 561 563 37 (set (reg/f:DI 0 ax [290])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [11 np+0 S8 A64])) "../src/io.f":353 81 {*movdi_internal}
     (nil))
(insn 563 562 615 37 (set (mem:SI (reg/f:DI 0 ax [290]) [1 *np_132(D)+0 S4 A32])
        (reg:SI 1 dx [orig:148 _62 ] [148])) "../src/io.f":353 82 {*movsi_internal}
     (nil))
(jump_insn 615 563 616 37 (set (pc)
        (label_ref 580)) "../src/io.f":354 649 {jump}
     (nil)
 -> 580)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 616 615 566)
;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (RTL, MODIFIED)
;;  pred:       10
;;              13
;;              20
;;              27
;;              29
;;              32
;;              33
;;              35
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 291
(code_label 566 616 567 38 83 (nil) [8 uses])
(note 567 566 568 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 568 567 569 38 (set (reg/f:DI 0 ax [291])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 ierr+0 S8 A64])) "../src/io.f":360 81 {*movdi_internal}
     (nil))
(insn 569 568 617 38 (set (mem:SI (reg/f:DI 0 ax [291]) [1 *ierr_83(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":360 82 {*movsi_internal}
     (nil))
(jump_insn 617 569 618 38 (set (pc)
        (label_ref 580)) "../src/io.f":361 649 {jump}
     (nil)
 -> 580)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 618 617 572)
;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (RTL, MODIFIED)
;;  pred:       11
;;              14
;;              21
;;              28
;;              30
;;              34
;;              36
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 292
(code_label 572 618 573 39 84 (nil) [7 uses])
(note 573 572 574 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 574 573 575 39 (set (reg/f:DI 0 ax [292])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [11 ierr+0 S8 A64])) "../src/io.f":364 81 {*movdi_internal}
     (nil))
(insn 575 574 600 39 (set (mem:SI (reg/f:DI 0 ax [292]) [1 *ierr_83(D)+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "../src/io.f":364 82 {*movsi_internal}
     (nil))
(insn 600 575 580 39 (const_int 0 [0]) "../src/io.f":365 682 {nop}
     (nil))
;;  succ:       40 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 1, flags: (RTL, MODIFIED)
;;  pred:       39 (FALLTHRU)
;;              37 [100.0%] 
;;              12 [100.0%] 
;;              24 [100.0%] 
;;              25 [100.0%] 
;;              31 [100.0%] 
;;              38 [100.0%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 580 600 581 40 74 (nil) [6 uses])
(note 581 580 619 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 619 581 0 NOTE_INSN_DELETED)

;; Function getarg0 (getarg0_, funcdef_no=6, decl_uid=3710, cgraph_uid=6, symbol_order=6)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 4:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 10:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 11:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 17:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 18:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 24:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 25:  (0) r  (1) rem {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) rBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 37:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (0) r {*cmpsi_ccno_1}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 41:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 43:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =r  (2) rm  (3) 0 {*movdicc_noc}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 45:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 47:  (0) r  (1) i {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (1) rBwBz {*call_value}
            0 Costly set: reject++
            1 Small class reload: reject+=3
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 55:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) rm  (1) re {*cmpdi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 59:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 60:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (1) rBwBz {*call_value}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 8
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
  BB 8
   Insn 78: point = 0, n_alt = -1
  BB 6
   Insn 71: point = 0, n_alt = -1
   Insn 64: point = 0, n_alt = 0
   Insn 63: point = 0, n_alt = -1
   Insn 62: point = 1, n_alt = 0
   Insn 61: point = 1, n_alt = -1
   Insn 60: point = 2, n_alt = 0
   Insn 59: point = 4, n_alt = 3
  BB 5
   Insn 57: point = 6, n_alt = -1
   Insn 56: point = 6, n_alt = 0
   Insn 55: point = 7, n_alt = 1
   Insn 52: point = 9, n_alt = 0
   Insn 51: point = 9, n_alt = -1
   Insn 50: point = 10, n_alt = -1
   Insn 49: point = 11, n_alt = -1
   Insn 48: point = 12, n_alt = -1
   Insn 47: point = 14, n_alt = 4
   Insn 46: point = 15, n_alt = -1
   Insn 45: point = 17, n_alt = 3
   Insn 44: point = 18, n_alt = 0
   Insn 42: point = 20, n_alt = 0
   Insn 43: point = 20, n_alt = 2
   Insn 41: point = 21, n_alt = 1
  BB 3
   Insn 72: point = 23, n_alt = -1
   Insn 30: point = 23, n_alt = 0
   Insn 29: point = 23, n_alt = 1
   Insn 28: point = 23, n_alt = -1
   Insn 27: point = 24, n_alt = -1
   Insn 26: point = 25, n_alt = -1
   Insn 25: point = 26, n_alt = 3
   Insn 24: point = 27, n_alt = 3
   Insn 23: point = 28, n_alt = 0
  BB 4
   Insn 39: point = 29, n_alt = -1
   Insn 38: point = 29, n_alt = 0
   Insn 37: point = 29, n_alt = 3
   Insn 36: point = 31, n_alt = 1
   Insn 35: point = 32, n_alt = 0
  BB 2
   Insn 21: point = 33, n_alt = -1
   Insn 20: point = 33, n_alt = 0
   Insn 19: point = 34, n_alt = 0
   Insn 18: point = 36, n_alt = 3
   Insn 17: point = 37, n_alt = 1
   Insn 16: point = 38, n_alt = -1
   Insn 15: point = 39, n_alt = 0
   Insn 11: point = 39, n_alt = 2
   Insn 10: point = 40, n_alt = 3
   Insn 9: point = 41, n_alt = 0
   Insn 8: point = 43, n_alt = 0
   Insn 4: point = 44, n_alt = 1
   Insn 3: point = 44, n_alt = 5
   Insn 2: point = 44, n_alt = 5
 r87: [40..41]
 r88: [39..44]
 r89: [33..34]
 r90: [30..31]
 r91: [19..21]
 r92: [13..18]
 r93: [6..7]
 r94: [0..2]
 r97: [29..32] [8..22]
 r98: [29..29] [1..22]
 r99: [42..43]
 r101: [37..38]
 r102: [35..36]
 r103: [25..28]
 r104: [24..27]
 r105: [23..26]
 r106: [19..20]
 r107: [16..17]
 r108: [9..15]
 r109: [10..14]
 r110: [11..12]
 r113: [3..4]
Compressing live ranges: from 45 to 29 - 64%
Ranges after the compression:
 r87: [25..26]
 r88: [25..28]
 r89: [19..20]
 r90: [17..18]
 r91: [12..13]
 r92: [8..11]
 r93: [4..5]
 r94: [0..1]
 r97: [16..18] [6..13]
 r98: [16..16] [0..13]
 r99: [27..28]
 r101: [23..24]
 r102: [21..22]
 r103: [14..15]
 r104: [14..15]
 r105: [14..15]
 r106: [12..13]
 r107: [10..11]
 r108: [6..9]
 r109: [6..9]
 r110: [6..7]
 r113: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 9
changing reg in insn 10
changing reg in insn 11
changing reg in insn 10
changing reg in insn 19
changing reg in insn 20
changing reg in insn 36
changing reg in insn 37
changing reg in insn 41
changing reg in insn 44
changing reg in insn 42
changing reg in insn 44
changing reg in insn 48
changing reg in insn 55
changing reg in insn 56
changing reg in insn 60
changing reg in insn 63
changing reg in insn 35
changing reg in insn 55
changing reg in insn 41
changing reg in insn 38
changing reg in insn 36
changing reg in insn 37
changing reg in insn 61
changing reg in insn 8
changing reg in insn 9
changing reg in insn 16
changing reg in insn 17
changing reg in insn 18
changing reg in insn 19
changing reg in insn 23
changing reg in insn 26
changing reg in insn 24
changing reg in insn 27
changing reg in insn 25
changing reg in insn 28
changing reg in insn 43
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 46
changing reg in insn 51
changing reg in insn 47
changing reg in insn 50
changing reg in insn 48
changing reg in insn 49
changing reg in insn 59
changing reg in insn 60
deleting insn with uid = 16.
deleting insn with uid = 26.
deleting insn with uid = 48.
deleting insn with uid = 49.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 15.
verify found no changes in insn with uid = 30.
verify found no changes in insn with uid = 52.
verify found no changes in insn with uid = 64.


getarg0

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12]
;;  ref usage 	r0={18d,15u} r1={9d,5u} r2={8d,2u} r3={2d,4u} r4={8d,4u} r5={8d,4u} r6={1d,21u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={10d,4u} r18={4d} r19={4d} r20={1d,1u,1e} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r41={1d,1u} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} 
;;    total ref usage 415{341d,73u,1e} in 47{43 regular + 4 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 89 99 101 102
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [11 iarg+0 S8 A64])
        (reg:DI 5 di [ iarg ])) "../src/io.f":370 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [10 arg+0 S8 A64])
        (reg:DI 4 si [ arg ])) "../src/io.f":370 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 _arg+0 S4 A32])
        (reg:SI 1 dx [ _arg ])) "../src/io.f":370 82 {*movsi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 0 ax [99])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 _arg+0 S4 A32])) "../src/io.f":388 82 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [99]))) "../src/io.f":388 145 {*extendsidi2_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 2 cx [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":388 81 {*movdi_internal}
     (nil))
(insn 11 10 15 2 (set (reg:DI 3 bx [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":388 81 {*movdi_internal}
     (nil))
(call_insn 15 11 17 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_gfortran_iargc") [flags 0x41]  <function_decl 0x1439d3100 _gfortran_iargc>) [0 _gfortran_iargc S1 A8])
            (const_int 0 [0]))) "../src/io.f":380 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 17 15 18 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 narg+0 S4 A32])
        (reg:SI 0 ax [101])) "../src/io.f":380 82 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 0 ax [102])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [11 iarg+0 S8 A64])) "../src/io.f":381 81 {*movdi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 ax [orig:89 _3 ] [89])
        (mem:SI (reg/f:DI 0 ax [102]) [1 *iarg_16(D)+0 S4 A32])) "../src/io.f":381 82 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [1 narg+0 S4 A32])
            (reg:SI 0 ax [orig:89 _3 ] [89]))) "../src/io.f":381 7 {*cmpsi_1}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../src/io.f":381 617 {*jcc_1}
     (nil)
 -> 33)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 103 104 105
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:SI 1 dx [103])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 _arg+0 S4 A32])) "../src/io.f":382 82 {*movsi_internal}
     (nil))
(insn 24 23 25 3 (set (reg:DI 2 cx [104])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [10 arg+0 S8 A64])) "../src/io.f":382 81 {*movdi_internal}
     (nil))
(insn 25 24 27 3 (set (reg:DI 0 ax [105])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [11 iarg+0 S8 A64])) "../src/io.f":382 81 {*movdi_internal}
     (nil))
(insn 27 25 28 3 (set (reg:DI 4 si)
        (reg:DI 2 cx [104])) "../src/io.f":382 81 {*movdi_internal}
     (nil))
(insn 28 27 29 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [105])) "../src/io.f":382 81 {*movdi_internal}
     (nil))
(insn 29 28 30 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/io.f":382 84 {*movqi_internal}
     (nil))
(call_insn 30 29 72 3 (call (mem:QI (symbol_ref:DI ("_gfortran_getarg_i4") [flags 0x41]  <function_decl 0x1439e4f00 _gfortran_getarg_i4>) [0 _gfortran_getarg_i4 S1 A8])
        (const_int 0 [0])) "../src/io.f":382 655 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(jump_insn 72 30 73 3 (set (pc)
        (label_ref:DI 77)) "../src/io.f":387 649 {jump}
     (nil)
 -> 77)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 73 72 33)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 90 97 98
(code_label 33 73 34 4 114 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 4 (set (reg:SI 3 bx [orig:97 _17 ] [97])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 _arg+0 S4 A32])) "../src/io.f":384 82 {*movsi_internal}
     (nil))
(insn 36 35 37 4 (set (reg:DI 0 ax [orig:90 _4 ] [90])
        (sign_extend:DI (reg:SI 3 bx [orig:97 _17 ] [97]))) "../src/io.f":384 145 {*extendsidi2_rex64}
     (nil))
(insn 37 36 38 4 (parallel [
            (set (reg:DI 41 r12 [orig:98 _18 ] [98])
                (plus:DI (reg:DI 0 ax [orig:90 _4 ] [90])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":384 218 {*adddi_1}
     (nil))
(insn 38 37 39 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [orig:97 _17 ] [97])
            (const_int 0 [0]))) "../src/io.f":384 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 39 38 40 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 77)
            (pc))) "../src/io.f":384 617 {*jcc_1}
     (nil)
 -> 77)
;;  succ:       5 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 92 93 106 107 108 109 110
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 5 (set (reg:DI 0 ax [orig:91 _5 ] [91])
        (sign_extend:DI (reg:SI 3 bx [orig:97 _17 ] [97]))) "../src/io.f":384 145 {*extendsidi2_rex64}
     (nil))
(insn 43 41 42 5 (set (reg:DI 1 dx [106])
        (const_int 1 [0x1])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(insn 42 43 44 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:91 _5 ] [91])
            (const_int 0 [0]))) "../src/io.f":384 4 {*cmpdi_ccno_1}
     (nil))
(insn 44 42 45 5 (set (reg:DI 1 dx [orig:92 _6 ] [92])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:91 _5 ] [91])
            (reg:DI 1 dx [106]))) "../src/io.f":384 967 {*movdicc_noc}
     (nil))
(insn 45 44 46 5 (set (reg/f:DI 0 ax [107])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [10 arg+0 S8 A64])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(insn 46 45 47 5 (set (reg:DI 2 cx [108])
        (reg/f:DI 0 ax [107])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(insn 47 46 50 5 (set (reg:DI 0 ax [109])
        (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x143b722d0 *lC2>)) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(insn 50 47 51 5 (set (reg:DI 4 si)
        (reg:DI 0 ax [109])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(insn 51 50 52 5 (set (reg:DI 5 di)
        (reg:DI 2 cx [108])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(call_insn 52 51 55 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x14386f300 __builtin_memcpy>) [0 __builtin_memcpy S1 A8])
            (const_int 0 [0]))) "../src/io.f":384 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 55 52 56 5 (set (reg:DI 0 ax [orig:93 _7 ] [93])
        (sign_extend:DI (reg:SI 3 bx [orig:97 _17 ] [97]))) "../src/io.f":384 145 {*extendsidi2_rex64}
     (nil))
(insn 56 55 57 5 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:93 _7 ] [93])
            (const_int 1 [0x1]))) "../src/io.f":384 8 {*cmpdi_1}
     (nil))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 77)
            (pc))) "../src/io.f":384 617 {*jcc_1}
     (nil)
 -> 77)
;;  succ:       6 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 8, flags: (RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 94 113
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 6 (set (reg/f:DI 0 ax [113])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [10 arg+0 S8 A64])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(insn 60 59 61 6 (parallel [
            (set (reg/f:DI 0 ax [orig:94 _8 ] [94])
                (plus:DI (reg/f:DI 0 ax [113])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":384 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [10 arg+0 S8 A64])
            (const_int 1 [0x1]))
        (nil)))
(insn 61 60 62 6 (set (reg:DI 1 dx)
        (reg:DI 41 r12 [orig:98 _18 ] [98])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(insn 62 61 63 6 (set (reg:SI 4 si)
        (const_int 32 [0x20])) "../src/io.f":384 82 {*movsi_internal}
     (nil))
(insn 63 62 64 6 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:94 _8 ] [94])) "../src/io.f":384 81 {*movdi_internal}
     (nil))
(call_insn 64 63 71 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x14386f600 __builtin_memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) "../src/io.f":384 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 71 64 77 6 (const_int 0 [0]) "../src/io.f":387 682 {nop}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 7, flags: (RTL, MODIFIED)
;;  pred:       4
;;              3 [100.0%] 
;;              6 [100.0%]  (FALLTHRU)
;;              5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 77 71 76 8 117 (nil) [3 uses])
(note 76 77 78 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 78 76 69 8 (const_int 0 [0]) "../src/io.f":387 682 {nop}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 1, flags: (RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 69 78 70 7 113 (nil) [0 uses])
(note 70 69 79 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 79 70 0 NOTE_INSN_DELETED)

;; Function strip (strip_, funcdef_no=7, decl_uid=3722, cgraph_uid=7, symbol_order=7)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 4:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 10:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 11:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 18:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 21:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 28:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 32:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 33:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 35:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) qm  (1) qn {*cmpqi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 39:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 41:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 42:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 49:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 50:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 55:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 57:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 59:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 64:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 66:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 67:  (0) r  (1) rm {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 68:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) qm  (1) qn {*cmpqi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 72:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 83:  (0) r  (1) r  (2) le {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 84:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 85:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 86:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 90:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 93:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 94:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 95:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) r  (1) rm {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 97:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) qm  (1) qn {*cmpqi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 101:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 110:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 111:  (0) r  (1) 0  (2) rm {*subsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 112:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 113:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 115:  (0) r  (1) 0  (2) rm {*subsi_1}
      Creating newreg=180 from oldreg=95, assigning class GENERAL_REGS to r180
  115: {r180:SI=r180:SI-[frame:DI-0x20];clobber flags:CC;}
      REG_DEAD r95:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  214: r180:SI=r95:SI
    Inserting insn reload after:
  215: r128:SI=r180:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 116:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =r  (1) g {*movsi_internal}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 118:  (0) r  (1) 0  (2) rm {*subsi_1}
      Creating newreg=181 from oldreg=96, assigning class GENERAL_REGS to r181
  118: {r181:SI=r181:SI-[frame:DI-0x18];clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  216: r181:SI=r129:SI
    Inserting insn reload after:
  217: r96:SI=r181:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 119:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) r {*cmpsi_ccno_1}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 123:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 124:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 127:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
      Creating newreg=182 from oldreg=164, assigning class GENERAL_REGS to r182
  127: r182:SI={(flags:CCGOC>=0)?r99:SI:r182:SI}
      REG_DEAD r164:SI
      REG_DEAD r99:SI
      REG_DEAD flags:CCGOC
    Inserting insn reload before:
  218: r182:SI=r164:SI
    Inserting insn reload after:
  219: r131:SI=r182:SI

            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 128:  (0) r  (1) 0  (2) rm {*subsi_1}
      Creating newreg=183 from oldreg=128, assigning class GENERAL_REGS to r183
  128: {r183:SI=r183:SI-[frame:DI-0x14];clobber flags:CC;}
      REG_DEAD r128:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  220: r183:SI=r128:SI
    Inserting insn reload after:
  221: r100:SI=r183:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 129:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 130:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 132:  (0) =r  (2) rm  (3) 0 {*movsicc_noc}
      Creating newreg=184 from oldreg=165, assigning class GENERAL_REGS to r184
  132: r184:SI={(flags:CCGOC>=0)?r101:SI:r184:SI}
      REG_DEAD r165:SI
      REG_DEAD r101:SI
      REG_DEAD flags:CCGOC
    Inserting insn reload before:
  222: r184:SI=r165:SI
    Inserting insn reload after:
  223: r132:SI=r184:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) r {*cmpsi_ccno_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 136:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 137:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 138:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 139:  (0) =r  (2) rm  (3) 0 {*movdicc_noc}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 141:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 142:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 143:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 144:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 145:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 146:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 147:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 148:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 149:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 153:  (1) rBwBz {*call_value}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=22,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 154:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 155:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) rm  (1) re {*cmpdi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 159:  (0) r  (1) rm {*extendsidi2_rex64}
            0 Costly set: reject++
            1 Matching alt: reject+=2
            1 Small class reload: reject+=3
          alt=0,overall=12,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 160:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) =rm  (1) 0  (2) re {*subdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 163:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 164:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 165:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly set: reject++
            1 Small class reload: reject+=3
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 167:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 168
	 Choosing alt 0 in insn 168:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 175:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 176:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 177:  (0) r  (1) 0  (2) rm {*subsi_1}
      Creating newreg=185 from oldreg=115, assigning class GENERAL_REGS to r185
  177: {r185:SI=r185:SI-[frame:DI-0x20];clobber flags:CC;}
      REG_DEAD r115:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  224: r185:SI=r115:SI
    Inserting insn reload after:
  225: r116:SI=r185:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 178:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 179:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 21
EBB 6
EBB 22
EBB 7
EBB 8
EBB 9
EBB 10
EBB 23
EBB 11
EBB 24
EBB 12
EBB 13
EBB 14
EBB 15
EBB 25
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20

********** Pseudo live ranges #1: **********

  BB 20
  BB 11
   Insn 192: point = 0, n_alt = -1
  BB 23
   Insn 206: point = 0, n_alt = -1
  BB 8
   Insn 62: point = 0, n_alt = -1
   Insn 61: point = 0, n_alt = 0
   Insn 60: point = 1, n_alt = 0
   Insn 59: point = 2, n_alt = 0
  BB 10
   Insn 190: point = 3, n_alt = -1
   Insn 72: point = 3, n_alt = 1
  BB 7
   Insn 57: point = 4, n_alt = 1
   Insn 56: point = 4, n_alt = 0
   Insn 55: point = 6, n_alt = 3
  BB 19
   Insn 196: point = 7, n_alt = -1
   Insn 179: point = 7, n_alt = 1
   Insn 178: point = 8, n_alt = 3
   Insn 225: point = 9, n_alt = -1
	Hard reg 1 is preferable by r185 with profit 1
   Insn 177: point = 11, n_alt = 1
   Insn 224: point = 11, n_alt = -1
	Hard reg 1 is preferable by r185 with profit 1
	Hard reg 0 is preferable by r185 with profit 1
   Insn 176: point = 13, n_alt = 0
   Insn 175: point = 15, n_alt = 3
  BB 18
   Insn 172: point = 16, n_alt = 0
   Insn 171: point = 16, n_alt = -1
   Insn 170: point = 17, n_alt = 0
   Insn 169: point = 17, n_alt = -1
   Insn 168: point = 18, n_alt = 0
   Insn 167: point = 20, n_alt = 1
   Insn 166: point = 22, n_alt = 0
   Insn 165: point = 24, n_alt = 3
   Insn 164: point = 25, n_alt = 1
   Insn 163: point = 27, n_alt = 0
   Insn 162: point = 29, n_alt = 0
   Insn 161: point = 30, n_alt = 0
   Insn 160: point = 32, n_alt = 1
   Insn 159: point = 33, n_alt = 1
  BB 17
   Insn 157: point = 36, n_alt = -1
   Insn 156: point = 36, n_alt = 0
   Insn 155: point = 37, n_alt = 1
   Insn 154: point = 38, n_alt = 1
   Insn 153: point = 39, n_alt = 0
   Insn 152: point = 39, n_alt = -1
   Insn 151: point = 40, n_alt = -1
   Insn 150: point = 41, n_alt = -1
   Insn 149: point = 42, n_alt = 0
   Insn 148: point = 44, n_alt = 3
   Insn 147: point = 45, n_alt = 1
   Insn 146: point = 47, n_alt = 0
   Insn 145: point = 49, n_alt = 0
   Insn 144: point = 50, n_alt = 3
   Insn 143: point = 52, n_alt = 3
   Insn 142: point = 53, n_alt = 1
   Insn 141: point = 55, n_alt = 0
   Insn 140: point = 57, n_alt = 0
   Insn 139: point = 58, n_alt = 0
   Insn 138: point = 60, n_alt = 0
   Insn 137: point = 60, n_alt = 1
   Insn 136: point = 61, n_alt = 1
  BB 16
   Insn 134: point = 63, n_alt = -1
   Insn 133: point = 63, n_alt = 0
   Insn 223: point = 63, n_alt = -1
	Hard reg 3 is preferable by r184 with profit 1
   Insn 132: point = 65, n_alt = 0
   Insn 222: point = 66, n_alt = -1
	Hard reg 3 is preferable by r184 with profit 1
	Hard reg 1 is preferable by r184 with profit 1
   Insn 130: point = 68, n_alt = 0
   Insn 131: point = 68, n_alt = 0
   Insn 129: point = 69, n_alt = 0
   Insn 221: point = 71, n_alt = -1
	Hard reg 0 is preferable by r183 with profit 1
   Insn 128: point = 73, n_alt = 1
   Insn 220: point = 73, n_alt = -1
	Hard reg 0 is preferable by r183 with profit 1
	Hard reg 1 is preferable by r183 with profit 1
   Insn 219: point = 75, n_alt = -1
	Hard reg 41 is preferable by r182 with profit 1
   Insn 127: point = 77, n_alt = 0
   Insn 218: point = 78, n_alt = -1
	Hard reg 41 is preferable by r182 with profit 1
	Hard reg 2 is preferable by r182 with profit 1
   Insn 125: point = 80, n_alt = 0
   Insn 126: point = 80, n_alt = 0
   Insn 124: point = 81, n_alt = 0
   Insn 123: point = 83, n_alt = 1
   Insn 120: point = 85, n_alt = 0
   Insn 119: point = 86, n_alt = 0
   Insn 217: point = 88, n_alt = -1
	Hard reg 2 is preferable by r181 with profit 1
   Insn 118: point = 90, n_alt = 1
   Insn 216: point = 90, n_alt = -1
   Insn 117: point = 91, n_alt = 0
   Insn 116: point = 93, n_alt = 3
   Insn 215: point = 94, n_alt = -1
	Hard reg 1 is preferable by r180 with profit 1
   Insn 115: point = 96, n_alt = 1
   Insn 214: point = 96, n_alt = -1
	Hard reg 1 is preferable by r180 with profit 1
	Hard reg 0 is preferable by r180 with profit 1
   Insn 114: point = 98, n_alt = 0
   Insn 113: point = 100, n_alt = 3
   Insn 112: point = 101, n_alt = 1
   Insn 111: point = 102, n_alt = 1
   Insn 110: point = 104, n_alt = 0
  BB 25
   Insn 212: point = 105, n_alt = -1
  BB 13
   Insn 91: point = 105, n_alt = -1
   Insn 90: point = 105, n_alt = 0
   Insn 89: point = 106, n_alt = 0
   Insn 88: point = 107, n_alt = 0
  BB 15
   Insn 194: point = 108, n_alt = -1
   Insn 101: point = 108, n_alt = 1
  BB 14
   Insn 99: point = 109, n_alt = -1
   Insn 98: point = 109, n_alt = 0
   Insn 97: point = 110, n_alt = 2
   Insn 96: point = 112, n_alt = 1
   Insn 95: point = 114, n_alt = 0
   Insn 94: point = 116, n_alt = 0
   Insn 93: point = 117, n_alt = 3
  BB 12
   Insn 86: point = 119, n_alt = 1
   Insn 85: point = 120, n_alt = 0
   Insn 84: point = 122, n_alt = 3
   Insn 83: point = 123, n_alt = 3
   Insn 82: point = 125, n_alt = 0
  BB 24
   Insn 209: point = 126, n_alt = -1
  BB 9
   Insn 70: point = 126, n_alt = -1
   Insn 69: point = 126, n_alt = 0
   Insn 68: point = 127, n_alt = 2
   Insn 67: point = 129, n_alt = 1
   Insn 66: point = 131, n_alt = 0
   Insn 65: point = 133, n_alt = 0
   Insn 64: point = 134, n_alt = 3
  BB 22
   Insn 203: point = 136, n_alt = -1
  BB 6
   Insn 188: point = 136, n_alt = -1
   Insn 50: point = 136, n_alt = 1
   Insn 49: point = 137, n_alt = 3
  BB 21
   Insn 200: point = 138, n_alt = -1
  BB 3
   Insn 26: point = 138, n_alt = -1
   Insn 25: point = 138, n_alt = 0
   Insn 24: point = 139, n_alt = 0
   Insn 23: point = 140, n_alt = 0
   Insn 22: point = 141, n_alt = 0
   Insn 21: point = 143, n_alt = 3
  BB 5
   Insn 186: point = 144, n_alt = -1
   Insn 43: point = 144, n_alt = 1
   Insn 42: point = 145, n_alt = 3
   Insn 41: point = 146, n_alt = 3
   Insn 40: point = 148, n_alt = 0
   Insn 39: point = 150, n_alt = 3
  BB 4
   Insn 37: point = 151, n_alt = -1
   Insn 36: point = 151, n_alt = 0
   Insn 35: point = 152, n_alt = 2
   Insn 34: point = 154, n_alt = 0
   Insn 33: point = 156, n_alt = 0
   Insn 32: point = 158, n_alt = 3
   Insn 29: point = 159, n_alt = 0
   Insn 28: point = 161, n_alt = 3
  BB 2
   Insn 19: point = 162, n_alt = 1
   Insn 18: point = 163, n_alt = 3
   Insn 17: point = 164, n_alt = 0
   Insn 16: point = 165, n_alt = 1
   Insn 15: point = 166, n_alt = 0
   Insn 11: point = 167, n_alt = 2
   Insn 10: point = 168, n_alt = 3
   Insn 9: point = 169, n_alt = 0
   Insn 8: point = 171, n_alt = 0
   Insn 4: point = 172, n_alt = 1
   Insn 3: point = 172, n_alt = 5
   Insn 2: point = 172, n_alt = 5
 r87: [168..169]
 r88: [167..172]
 r89: [140..141]
 r90: [151..152]
 r91: [147..148]
 r92: [144..146]
 r93: [126..127]
 r94: [109..110]
 r95: [97..98]
 r96: [87..88]
 r97: [85..86]
 r98: [82..83]
 r99: [77..81]
 r100: [70..71]
 r101: [65..69]
 r102: [59..61]
 r103: [59..60]
 r104: [41..58]
 r105: [40..50]
 r106: [39..42]
 r107: [36..38]
 r108: [36..37]
 r109: [31..33]
 r110: [31..32]
 r111: [17..30]
 r112: [19..22]
 r113: [19..20]
 r114: [16..18]
 r115: [12..13]
 r116: [7..9]
 r119: [162..164]
 r120: [138..139]
 r121: [157..159]
 r123: [126..135] [0..4]
 r124: [0..1]
 r125: [119..123]
 r126: [105..120]
 r127: [105..106]
 r128: [74..94]
 r129: [84..91]
 r131: [21..75]
 r132: [34..63]
 r133: [170..171]
 r135: [165..166]
 r136: [162..163]
 r137: [142..143]
 r138: [160..161]
 r140: [153..158]
 r141: [155..156]
 r142: [153..154]
 r143: [149..150]
 r144: [144..145]
 r145: [136..137]
 r146: [5..6]
 r147: [128..134]
 r148: [130..131]
 r149: [132..133]
 r150: [128..129]
 r151: [124..125]
 r152: [121..122]
 r153: [111..117]
 r154: [113..114]
 r155: [115..116]
 r156: [111..112]
 r159: [101..102]
 r160: [103..104]
 r161: [99..100]
 r162: [92..93]
 r164: [79..80]
 r165: [67..68]
 r166: [54..55]
 r167: [56..57]
 r168: [51..53]
 r169: [51..52]
 r170: [46..47]
 r171: [48..49]
 r172: [43..45]
 r173: [43..44]
 r174: [26..27]
 r175: [28..29]
 r176: [23..25]
 r177: [23..24]
 r178: [14..15]
 r179: [7..8]
 r180: [95..96]
 r181: [89..90]
 r182: [76..78]
 r183: [72..73]
 r184: [64..66]
 r185: [10..11]
Compressing live ranges: from 173 to 134 - 77%
Ranges after the compression:
 r87: [130..131]
 r88: [130..133]
 r89: [106..107]
 r90: [116..117]
 r91: [112..113]
 r92: [110..111]
 r93: [94..95]
 r94: [80..81]
 r95: [70..71]
 r96: [62..63]
 r97: [60..61]
 r98: [58..59]
 r99: [54..57]
 r100: [48..49]
 r101: [44..47]
 r102: [42..43]
 r103: [42..43]
 r104: [28..41]
 r105: [28..35]
 r106: [28..29]
 r107: [26..27]
 r108: [26..27]
 r109: [24..25]
 r110: [24..25]
 r111: [12..23]
 r112: [14..17]
 r113: [14..15]
 r114: [12..13]
 r115: [8..9]
 r116: [4..5]
 r119: [126..127]
 r120: [104..105]
 r121: [122..123]
 r123: [94..101] [0..1]
 r124: [0..1]
 r125: [88..91]
 r126: [78..89]
 r127: [78..79]
 r128: [52..67]
 r129: [60..65]
 r131: [16..53]
 r132: [26..43]
 r133: [132..133]
 r135: [128..129]
 r136: [126..127]
 r137: [108..109]
 r138: [124..125]
 r140: [118..123]
 r141: [120..121]
 r142: [118..119]
 r143: [114..115]
 r144: [110..111]
 r145: [102..103]
 r146: [2..3]
 r147: [96..101]
 r148: [98..99]
 r149: [100..101]
 r150: [96..97]
 r151: [92..93]
 r152: [90..91]
 r153: [82..87]
 r154: [84..85]
 r155: [86..87]
 r156: [82..83]
 r159: [74..75]
 r160: [76..77]
 r161: [72..73]
 r162: [66..67]
 r164: [56..57]
 r165: [46..47]
 r166: [38..39]
 r167: [40..41]
 r168: [36..37]
 r169: [36..37]
 r170: [32..33]
 r171: [34..35]
 r172: [30..31]
 r173: [30..31]
 r174: [20..21]
 r175: [22..23]
 r176: [18..19]
 r177: [18..19]
 r178: [10..11]
 r179: [4..5]
 r180: [68..69]
 r181: [64..65]
 r182: [54..55]
 r183: [50..51]
 r184: [44..45]
 r185: [6..7]

********** Assignment #1: **********

	 Assigning to 180 (cl=GENERAL_REGS, orig=95, freq=3, tfirst=180, tfreq=3)...
	   Assign 0 to reload r180 (freq=3)
	 Assigning to 181 (cl=GENERAL_REGS, orig=96, freq=3, tfirst=181, tfreq=3)...
	   Assign 2 to reload r181 (freq=3)
	 Assigning to 182 (cl=GENERAL_REGS, orig=164, freq=3, tfirst=182, tfreq=3)...
	   Assign 2 to reload r182 (freq=3)
	 Assigning to 183 (cl=GENERAL_REGS, orig=128, freq=3, tfirst=183, tfreq=3)...
	   Assign 0 to reload r183 (freq=3)
	 Assigning to 184 (cl=GENERAL_REGS, orig=165, freq=3, tfirst=184, tfreq=3)...
	   Assign 3 to reload r184 (freq=3)
	 Assigning to 185 (cl=GENERAL_REGS, orig=115, freq=3, tfirst=185, tfreq=3)...
	   Assign 0 to reload r185 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 9
changing reg in insn 10
changing reg in insn 11
changing reg in insn 10
changing reg in insn 22
changing reg in insn 23
changing reg in insn 35
changing reg in insn 36
changing reg in insn 40
changing reg in insn 41
changing reg in insn 41
changing reg in insn 43
changing reg in insn 68
changing reg in insn 69
changing reg in insn 97
changing reg in insn 98
changing reg in insn 114
changing reg in insn 119
changing reg in insn 119
changing reg in insn 120
changing reg in insn 123
changing reg in insn 124
changing reg in insn 124
changing reg in insn 127
changing reg in insn 125
changing reg in insn 129
changing reg in insn 129
changing reg in insn 132
changing reg in insn 130
changing reg in insn 136
changing reg in insn 139
changing reg in insn 138
changing reg in insn 137
changing reg in insn 139
changing reg in insn 138
changing reg in insn 139
changing reg in insn 150
changing reg in insn 144
changing reg in insn 151
changing reg in insn 149
changing reg in insn 152
changing reg in insn 154
changing reg in insn 156
changing reg in insn 155
changing reg in insn 156
changing reg in insn 159
changing reg in insn 161
changing reg in insn 160
changing reg in insn 161
changing reg in insn 161
changing reg in insn 169
changing reg in insn 166
changing reg in insn 167
changing reg in insn 168
changing reg in insn 171
changing reg in insn 176
changing reg in insn 179
changing reg in insn 17
changing reg in insn 19
changing reg in insn 24
changing reg in insn 25
changing reg in insn 29
changing reg in insn 33
changing reg in insn 56
changing reg in insn 59
changing reg in insn 60
changing reg in insn 61
changing reg in insn 83
changing reg in insn 86
changing reg in insn 85
changing reg in insn 88
changing reg in insn 89
changing reg in insn 90
changing reg in insn 117
changing reg in insn 123
changing reg in insn 167
changing reg in insn 160
changing reg in insn 154
changing reg in insn 137
changing reg in insn 159
changing reg in insn 155
changing reg in insn 136
changing reg in insn 133
changing reg in insn 8
changing reg in insn 9
changing reg in insn 15
changing reg in insn 16
changing reg in insn 18
changing reg in insn 19
changing reg in insn 21
changing reg in insn 22
changing reg in insn 28
changing reg in insn 29
changing reg in insn 32
changing reg in insn 35
changing reg in insn 33
changing reg in insn 34
changing reg in insn 34
changing reg in insn 35
changing reg in insn 39
changing reg in insn 40
changing reg in insn 42
changing reg in insn 43
changing reg in insn 49
changing reg in insn 50
changing reg in insn 55
changing reg in insn 56
changing reg in insn 64
changing reg in insn 68
changing reg in insn 66
changing reg in insn 67
changing reg in insn 65
changing reg in insn 66
changing reg in insn 67
changing reg in insn 68
changing reg in insn 82
changing reg in insn 83
changing reg in insn 84
changing reg in insn 85
changing reg in insn 93
changing reg in insn 97
changing reg in insn 95
changing reg in insn 96
changing reg in insn 94
changing reg in insn 95
changing reg in insn 96
changing reg in insn 97
changing reg in insn 111
changing reg in insn 112
changing reg in insn 110
changing reg in insn 111
changing reg in insn 113
changing reg in insn 114
changing reg in insn 116
changing reg in insn 117
changing reg in insn 126
changing reg in insn 131
changing reg in insn 141
changing reg in insn 142
changing reg in insn 140
changing reg in insn 141
changing reg in insn 142
changing reg in insn 144
changing reg in insn 144
changing reg in insn 143
changing reg in insn 144
changing reg in insn 146
changing reg in insn 147
changing reg in insn 145
changing reg in insn 146
changing reg in insn 147
changing reg in insn 149
changing reg in insn 149
changing reg in insn 148
changing reg in insn 149
changing reg in insn 163
changing reg in insn 164
changing reg in insn 162
changing reg in insn 163
changing reg in insn 164
changing reg in insn 166
changing reg in insn 166
changing reg in insn 165
changing reg in insn 166
changing reg in insn 175
changing reg in insn 176
changing reg in insn 178
changing reg in insn 179
deleting insn with uid = 214.
deleting insn with uid = 217.
deleting insn with uid = 218.
deleting insn with uid = 221.
deleting insn with uid = 223.
deleting insn with uid = 151.
deleting insn with uid = 169.
deleting insn with uid = 224.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 153.
verify found no changes in insn with uid = 172.


strip

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12]
;;  ref usage 	r0={49d,50u} r1={31d,30u} r2={16d,12u,3e} r3={3d,5u} r4={5d,3u} r5={5d,3u} r6={1d,72u} r7={1d,27u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={41d,14u} r18={2d} r19={2d} r20={1d,1u,11e} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r41={1d,4u} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} 
;;    total ref usage 531{296d,221u,14e} in 144{142 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 87 119 133 135 136
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [10 string+0 S8 A64])
        (reg:DI 5 di [ string ])) "../src/io.f":392 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])
        (reg:DI 4 si [ ns ])) "../src/io.f":392 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 _string+0 S4 A32])
        (reg:SI 1 dx [ _string ])) "../src/io.f":392 82 {*movsi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 0 ax [133])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 _string+0 S4 A32])) "../src/io.f":431 82 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:DI 0 ax [orig:87 _1 ] [87])
        (sign_extend:DI (reg:SI 0 ax [133]))) "../src/io.f":431 145 {*extendsidi2_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 2 cx [orig:88 _2 ] [88])
        (reg:DI 0 ax [orig:87 _1 ] [87])) "../src/io.f":431 81 {*movdi_internal}
     (nil))
(insn 11 10 15 2 (set (reg:DI 3 bx [ _2+8 ])
        (const_int 0 [0])) "../src/io.f":431 81 {*movdi_internal}
     (nil))
(insn 15 11 16 2 (set (reg:SI 0 ax [135])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 _string+0 S4 A32])) "../src/io.f":399 82 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 n+0 S4 A32])
        (reg:SI 0 ax [135])) "../src/io.f":399 82 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:SI 1 dx [orig:119 _41 ] [119])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 n+0 S4 A32])) "../src/io.f":402 82 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 0 ax [136])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":402 81 {*movdi_internal}
     (nil))
(insn 19 18 44 2 (set (mem:SI (reg/f:DI 0 ax [136]) [1 *ns_43(D)+0 S4 A32])
        (reg:SI 1 dx [orig:119 _41 ] [119])) "../src/io.f":402 82 {*movsi_internal}
     (nil))
;;  succ:       3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              5 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 120 137
(code_label 44 19 20 3 121 (nil) [1 uses])
(note 20 44 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg/f:DI 0 ax [137])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":402 81 {*movdi_internal}
     (nil))
(insn 22 21 23 3 (set (reg:SI 0 ax [orig:89 _3 ] [89])
        (mem:SI (reg/f:DI 0 ax [137]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":402 82 {*movsi_internal}
     (nil))
(insn 23 22 24 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:89 _3 ] [89])
            (const_int 0 [0]))) "../src/io.f":402 3 {*cmpsi_ccno_1}
     (nil))
(insn 24 23 25 3 (set (reg:QI 0 ax [orig:120 _45 ] [120])
        (le:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) "../src/io.f":402 613 {*setcc_qi}
     (nil))
(insn 25 24 26 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:120 _45 ] [120])
            (const_int 0 [0]))) "../src/io.f":402 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 199)
            (pc))) "../src/io.f":402 617 {*jcc_1}
     (nil)
 -> 199)
;;  succ:       21
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 90 121 138 140 141 142
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg/f:DI 0 ax [138])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":403 81 {*movdi_internal}
     (nil))
(insn 29 28 32 4 (set (reg:SI 0 ax [orig:121 _46 ] [121])
        (mem:SI (reg/f:DI 0 ax [138]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":403 82 {*movsi_internal}
     (nil))
(insn 32 29 33 4 (set (reg/f:DI 1 dx [140])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [10 string+0 S8 A64])) "../src/io.f":403 81 {*movdi_internal}
     (nil))
(insn 33 32 34 4 (parallel [
            (set (reg:SI 0 ax [141])
                (plus:SI (reg:SI 0 ax [orig:121 _46 ] [121])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":403 217 {*addsi_1}
     (nil))
(insn 34 33 35 4 (set (reg:DI 0 ax [142])
        (sign_extend:DI (reg:SI 0 ax [141]))) "../src/io.f":403 145 {*extendsidi2_rex64}
     (nil))
(insn 35 34 36 4 (set (reg:QI 0 ax [orig:90 _4 ] [90])
        (mem:QI (plus:DI (reg/f:DI 1 dx [140])
                (reg:DI 0 ax [142])) [2 *string_48(D) S1 A8])) "../src/io.f":403 84 {*movqi_internal}
     (nil))
(insn 36 35 37 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:90 _4 ] [90])
            (const_int 32 [0x20]))) "../src/io.f":403 5 {*cmpqi_1}
     (nil))
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 202)
            (pc))) "../src/io.f":403 617 {*jcc_1}
     (nil)
 -> 202)
;;  succ:       22
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 21, flags: (RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 92 143 144
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg/f:DI 0 ax [143])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":402 81 {*movdi_internal}
     (nil))
(insn 40 39 41 5 (set (reg:SI 0 ax [orig:91 _5 ] [91])
        (mem:SI (reg/f:DI 0 ax [143]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":402 82 {*movsi_internal}
     (nil))
(insn 41 40 42 5 (parallel [
            (set (reg:SI 1 dx [orig:92 _6 ] [92])
                (plus:SI (reg:SI 0 ax [orig:91 _5 ] [91])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":402 217 {*addsi_1}
     (nil))
(insn 42 41 43 5 (set (reg/f:DI 0 ax [144])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":402 81 {*movdi_internal}
     (nil))
(insn 43 42 186 5 (set (mem:SI (reg/f:DI 0 ax [144]) [1 *ns_43(D)+0 S4 A32])
        (reg:SI 1 dx [orig:92 _6 ] [92])) "../src/io.f":402 82 {*movsi_internal}
     (nil))
(jump_insn 186 43 187 5 (set (pc)
        (label_ref 44)) "../src/io.f":402 649 {jump}
     (nil)
 -> 44)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 187 186 199)
;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 6, flags: (RTL, MODIFIED)
;;  pred:       3
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 199 187 198 21 129 (nil) [1 uses])
(note 198 199 200 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 47 21 (const_int 0 [0]) "../src/io.f":403 682 {nop}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 22, flags: (RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 145
(code_label 47 200 48 6 119 (nil) [0 uses])
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (set (reg/f:DI 0 ax [145])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":405 81 {*movdi_internal}
     (nil))
(insn 50 49 188 6 (set (mem:SI (reg/f:DI 0 ax [145]) [1 *ns_43(D)+0 S4 A32])
        (const_int 0 [0])) "../src/io.f":405 82 {*movsi_internal}
     (nil))
(jump_insn 188 50 189 6 (set (pc)
        (label_ref 184)) "../src/io.f":406 649 {jump}
     (nil)
 -> 184)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 189 188 202)
;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 7, flags: (RTL, MODIFIED)
;;  pred:       4
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 202 189 201 22 130 (nil) [1 uses])
(note 201 202 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 203 201 53 22 (const_int 0 [0]) "../src/io.f":406 682 {nop}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 8, flags: (RTL, MODIFIED)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              19 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 123 146
(code_label 53 203 54 7 120 (nil) [1 uses])
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 7 (set (reg/f:DI 0 ax [146])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":412 81 {*movdi_internal}
     (nil))
(insn 56 55 57 7 (set (reg:SI 0 ax [orig:123 _50 ] [123])
        (mem:SI (reg/f:DI 0 ax [146]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":412 82 {*movsi_internal}
     (nil))
(insn 57 56 73 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])
        (const_int 1 [0x1])) "../src/io.f":412 82 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              10 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 17 [flags] 124
(code_label 73 57 58 8 125 (nil) [1 uses])
(note 58 73 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])
            (reg:SI 0 ax [orig:123 _50 ] [123]))) "../src/io.f":412 7 {*cmpsi_1}
     (nil))
(insn 60 59 61 8 (set (reg:QI 1 dx [orig:124 _52 ] [124])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/io.f":412 613 {*setcc_qi}
     (nil))
(insn 61 60 62 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 1 dx [orig:124 _52 ] [124])
            (const_int 0 [0]))) "../src/io.f":412 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 62 61 63 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 205)
            (pc))) "../src/io.f":412 617 {*jcc_1}
     (nil)
 -> 205)
;;  succ:       23
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 93 147 148 149 150
(note 63 62 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 9 (set (reg/f:DI 2 cx [147])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [10 string+0 S8 A64])) "../src/io.f":413 81 {*movdi_internal}
     (nil))
(insn 65 64 66 9 (set (reg:SI 1 dx [149])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])) "../src/io.f":413 82 {*movsi_internal}
     (nil))
(insn 66 65 67 9 (parallel [
            (set (reg:SI 1 dx [148])
                (plus:SI (reg:SI 1 dx [149])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":413 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 k0+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 67 66 68 9 (set (reg:DI 1 dx [150])
        (sign_extend:DI (reg:SI 1 dx [148]))) "../src/io.f":413 145 {*extendsidi2_rex64}
     (nil))
(insn 68 67 69 9 (set (reg:QI 1 dx [orig:93 _7 ] [93])
        (mem:QI (plus:DI (reg/f:DI 2 cx [147])
                (reg:DI 1 dx [150])) [2 *string_48(D) S1 A8])) "../src/io.f":413 84 {*movqi_internal}
     (nil))
(insn 69 68 70 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 1 dx [orig:93 _7 ] [93])
            (const_int 32 [0x20]))) "../src/io.f":413 5 {*cmpqi_1}
     (nil))
(jump_insn 70 69 71 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 208)
            (pc))) "../src/io.f":413 617 {*jcc_1}
     (nil)
 -> 208)
;;  succ:       24
;;              10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 23, flags: (RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 190 10 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":412 217 {*addsi_1}
     (nil))
(jump_insn 190 72 191 10 (set (pc)
        (label_ref 73)) "../src/io.f":412 649 {jump}
     (nil)
 -> 73)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123

(barrier 191 190 205)
;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 11, flags: (RTL, MODIFIED)
;;  pred:       8
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 205 191 204 23 131 (nil) [1 uses])
(note 204 205 206 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 206 204 76 23 (const_int 0 [0]) "../src/io.f":413 682 {nop}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 24, flags: (RTL, MODIFIED)
;;  pred:       23 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 76 206 77 11 123 (nil) [0 uses])
(note 77 76 192 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(jump_insn 192 77 193 11 (set (pc)
        (label_ref 184)) "../src/io.f":415 649 {jump}
     (nil)
 -> 184)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 193 192 208)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 12, flags: (RTL, MODIFIED)
;;  pred:       9
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 208 193 207 24 132 (nil) [1 uses])
(note 207 208 209 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 209 207 80 24 (const_int 0 [0]) "../src/io.f":415 682 {nop}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 13, flags: (RTL, MODIFIED)
;;  pred:       24 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 125 126 151 152
(code_label 80 209 81 12 124 (nil) [0 uses])
(note 81 80 82 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 12 (set (reg:SI 0 ax [151])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])) "../src/io.f":419 82 {*movsi_internal}
     (nil))
(insn 83 82 84 12 (parallel [
            (set (reg:SI 1 dx [orig:125 _54 ] [125])
                (plus:SI (reg:SI 0 ax [151])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":419 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 k0+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 84 83 85 12 (set (reg/f:DI 0 ax [152])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":419 81 {*movdi_internal}
     (nil))
(insn 85 84 86 12 (set (reg:SI 0 ax [orig:126 _55 ] [126])
        (mem:SI (reg/f:DI 0 ax [152]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":419 82 {*movsi_internal}
     (nil))
(insn 86 85 102 12 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])
        (reg:SI 1 dx [orig:125 _54 ] [125])) "../src/io.f":419 82 {*movsi_internal}
     (nil))
;;  succ:       13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;;              15 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126
;; lr  def 	 17 [flags] 127
(code_label 102 86 87 13 127 (nil) [1 uses])
(note 87 102 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 13 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])
            (reg:SI 0 ax [orig:126 _55 ] [126]))) "../src/io.f":419 7 {*cmpsi_1}
     (nil))
(insn 89 88 90 13 (set (reg:QI 1 dx [orig:127 _57 ] [127])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/io.f":419 613 {*setcc_qi}
     (nil))
(insn 90 89 91 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 1 dx [orig:127 _57 ] [127])
            (const_int 0 [0]))) "../src/io.f":419 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 91 90 92 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 211)
            (pc))) "../src/io.f":419 617 {*jcc_1}
     (nil)
 -> 211)
;;  succ:       25
;;              14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94 153 154 155 156
(note 92 91 93 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 14 (set (reg/f:DI 2 cx [153])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [10 string+0 S8 A64])) "../src/io.f":420 81 {*movdi_internal}
     (nil))
(insn 94 93 95 14 (set (reg:SI 1 dx [155])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])) "../src/io.f":420 82 {*movsi_internal}
     (nil))
(insn 95 94 96 14 (parallel [
            (set (reg:SI 1 dx [154])
                (plus:SI (reg:SI 1 dx [155])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":420 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 k1+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 96 95 97 14 (set (reg:DI 1 dx [156])
        (sign_extend:DI (reg:SI 1 dx [154]))) "../src/io.f":420 145 {*extendsidi2_rex64}
     (nil))
(insn 97 96 98 14 (set (reg:QI 1 dx [orig:94 _8 ] [94])
        (mem:QI (plus:DI (reg/f:DI 2 cx [153])
                (reg:DI 1 dx [156])) [2 *string_48(D) S1 A8])) "../src/io.f":420 84 {*movqi_internal}
     (nil))
(insn 98 97 99 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 1 dx [orig:94 _8 ] [94])
            (const_int 32 [0x20]))) "../src/io.f":420 5 {*cmpqi_1}
     (nil))
(jump_insn 99 98 100 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 211)
            (pc))) "../src/io.f":420 617 {*jcc_1}
     (nil)
 -> 211)
;;  succ:       25
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 25, flags: (RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 100 99 101 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 194 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":419 217 {*addsi_1}
     (nil))
(jump_insn 194 101 195 15 (set (pc)
        (label_ref 102)) "../src/io.f":419 649 {jump}
     (nil)
 -> 102)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126

(barrier 195 194 211)
;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 16, flags: (RTL, MODIFIED)
;;  pred:       13
;;              14
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 211 195 210 25 133 (nil) [2 uses])
(note 210 211 212 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 212 210 105 25 (const_int 0 [0]) "../src/io.f":420 682 {nop}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 17, flags: (RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 95 96 97 98 99 100 101 128 129 131 132 159 160 161 162 164 165
(code_label 105 212 106 16 126 (nil) [0 uses])
(note 106 105 110 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 110 106 111 16 (set (reg:SI 0 ax [160])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])) "../src/io.f":425 82 {*movsi_internal}
     (nil))
(insn 111 110 112 16 (parallel [
            (set (reg:SI 0 ax [159])
                (minus:SI (reg:SI 0 ax [160])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":425 273 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 k1+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 k0+0 S4 A32]))
        (nil)))
(insn 112 111 113 16 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [1 nsdel+0 S4 A32])
        (reg:SI 0 ax [159])) "../src/io.f":425 82 {*movsi_internal}
     (nil))
(insn 113 112 114 16 (set (reg/f:DI 0 ax [161])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(insn 114 113 115 16 (set (reg:SI 0 ax [orig:95 _9 ] [95])
        (mem:SI (reg/f:DI 0 ax [161]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 115 114 215 16 (parallel [
            (set (reg:SI 0 ax [orig:95 _9 ] [95])
                (minus:SI (reg:SI 0 ax [orig:95 _9 ] [95])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -32 [0xffffffffffffffe0])) [1 nsdel+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 273 {*subsi_1}
     (nil))
(insn 215 115 116 16 (set (reg:SI 1 dx [orig:128 _60 ] [128])
        (reg:SI 0 ax [orig:95 _9 ] [95])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 116 215 117 16 (set (reg/f:DI 0 ax [162])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(insn 117 116 216 16 (set (reg:SI 0 ax [orig:129 _61 ] [129])
        (mem:SI (reg/f:DI 0 ax [162]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 216 117 118 16 (set (reg:SI 2 cx [orig:96 _10 ] [96])
        (reg:SI 0 ax [orig:129 _61 ] [129])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 118 216 119 16 (parallel [
            (set (reg:SI 2 cx [orig:96 _10 ] [96])
                (minus:SI (reg:SI 2 cx [orig:96 _10 ] [96])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 273 {*subsi_1}
     (nil))
(insn 119 118 120 16 (parallel [
            (set (reg:SI 2 cx [orig:97 _11 ] [97])
                (plus:SI (reg:SI 2 cx [orig:96 _10 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 217 {*addsi_1}
     (nil))
(insn 120 119 123 16 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 2 cx [orig:97 _11 ] [97])
            (const_int 0 [0]))) "../src/io.f":426 3 {*cmpsi_ccno_1}
     (nil))
(insn 123 120 124 16 (parallel [
            (set (reg:SI 0 ax [orig:98 _12 ] [98])
                (minus:SI (reg:SI 0 ax [orig:129 _61 ] [129])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 273 {*subsi_1}
     (nil))
(insn 124 123 126 16 (parallel [
            (set (reg:SI 0 ax [orig:99 _13 ] [99])
                (plus:SI (reg:SI 0 ax [orig:98 _12 ] [98])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 217 {*addsi_1}
     (nil))
(insn 126 124 125 16 (set (reg:SI 2 cx [164])
        (const_int 0 [0])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 125 126 127 16 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:99 _13 ] [99])
            (const_int 0 [0]))) "../src/io.f":426 3 {*cmpsi_ccno_1}
     (nil))
(insn 127 125 219 16 (set (reg:SI 2 cx [164])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:99 _13 ] [99])
            (reg:SI 2 cx [164]))) "../src/io.f":426 966 {*movsicc_noc}
     (nil))
(insn 219 127 220 16 (set (reg:SI 41 r12 [orig:131 _63 ] [131])
        (reg:SI 2 cx [164])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 220 219 128 16 (set (reg:SI 0 ax [orig:128 _60 ] [128])
        (reg:SI 1 dx [orig:128 _60 ] [128])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 128 220 129 16 (parallel [
            (set (reg:SI 0 ax [orig:128 _60 ] [128])
                (minus:SI (reg:SI 0 ax [orig:128 _60 ] [128])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 273 {*subsi_1}
     (nil))
(insn 129 128 131 16 (parallel [
            (set (reg:SI 0 ax [orig:101 _15 ] [101])
                (plus:SI (reg:SI 0 ax [orig:100 _14 ] [100])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 217 {*addsi_1}
     (nil))
(insn 131 129 130 16 (set (reg:SI 1 dx [165])
        (const_int 0 [0])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 130 131 222 16 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:101 _15 ] [101])
            (const_int 0 [0]))) "../src/io.f":426 3 {*cmpsi_ccno_1}
     (nil))
(insn 222 130 132 16 (set (reg:SI 3 bx [165])
        (reg:SI 1 dx [165])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 132 222 133 16 (set (reg:SI 3 bx [165])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 0 ax [orig:101 _15 ] [101])
            (reg:SI 3 bx [165]))) "../src/io.f":426 966 {*movsicc_noc}
     (nil))
(insn 133 132 134 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [orig:132 _64 ] [132])
            (const_int 0 [0]))) "../src/io.f":426 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 134 133 135 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../src/io.f":426 617 {*jcc_1}
     (nil)
 -> 173)
;;  succ:       17 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 132

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 104 105 106 107 108 166 167 168 169 170 171 172 173
(note 135 134 136 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 17 (set (reg:DI 1 dx [orig:102 _16 ] [102])
        (sign_extend:DI (reg:SI 3 bx [orig:132 _64 ] [132]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 137 136 138 17 (set (reg:DI 0 ax [orig:103 _17 ] [103])
        (sign_extend:DI (reg:SI 41 r12 [orig:131 _63 ] [131]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 138 137 139 17 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 1 dx [orig:102 _16 ] [102])
            (reg:DI 0 ax [orig:103 _17 ] [103]))) "../src/io.f":426 8 {*cmpdi_1}
     (nil))
(insn 139 138 140 17 (set (reg:DI 0 ax [orig:104 _18 ] [104])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 1 dx [orig:102 _16 ] [102])
            (reg:DI 0 ax [orig:103 _17 ] [103]))) "../src/io.f":426 967 {*movdicc_noc}
     (nil))
(insn 140 139 141 17 (set (reg:SI 1 dx [167])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 k1+0 S4 A32])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 141 140 142 17 (parallel [
            (set (reg:SI 1 dx [166])
                (plus:SI (reg:SI 1 dx [167])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 k1+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 142 141 143 17 (set (reg:DI 2 cx [168])
        (sign_extend:DI (reg:SI 1 dx [166]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 143 142 144 17 (set (reg/f:DI 1 dx [169])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [10 string+0 S8 A64])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(insn 144 143 145 17 (parallel [
            (set (reg/f:DI 4 si [orig:105 _19 ] [105])
                (plus:DI (reg:DI 2 cx [168])
                    (reg/f:DI 1 dx [169])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [10 string+0 S8 A64])
            (reg:DI 2 cx [168]))
        (nil)))
(insn 145 144 146 17 (set (reg:SI 1 dx [171])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 146 145 147 17 (parallel [
            (set (reg:SI 1 dx [170])
                (plus:SI (reg:SI 1 dx [171])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 k0+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 147 146 148 17 (set (reg:DI 2 cx [172])
        (sign_extend:DI (reg:SI 1 dx [170]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 148 147 149 17 (set (reg/f:DI 1 dx [173])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [10 string+0 S8 A64])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(insn 149 148 150 17 (parallel [
            (set (reg/f:DI 2 cx [orig:106 _20 ] [106])
                (plus:DI (reg:DI 2 cx [172])
                    (reg/f:DI 1 dx [173])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [10 string+0 S8 A64])
            (reg:DI 2 cx [172]))
        (nil)))
(insn 150 149 152 17 (set (reg:DI 1 dx)
        (reg:DI 0 ax [orig:104 _18 ] [104])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(insn 152 150 153 17 (set (reg:DI 5 di)
        (reg/f:DI 2 cx [orig:106 _20 ] [106])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(call_insn 153 152 154 17 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memmove") [flags 0x41]  <function_decl 0x14386f400 __builtin_memmove>) [0 __builtin_memmove S1 A8])
            (const_int 0 [0]))) "../src/io.f":426 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 154 153 155 17 (set (reg:DI 1 dx [orig:107 _21 ] [107])
        (sign_extend:DI (reg:SI 41 r12 [orig:131 _63 ] [131]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 155 154 156 17 (set (reg:DI 0 ax [orig:108 _22 ] [108])
        (sign_extend:DI (reg:SI 3 bx [orig:132 _64 ] [132]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 156 155 157 17 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 1 dx [orig:107 _21 ] [107])
            (reg:DI 0 ax [orig:108 _22 ] [108]))) "../src/io.f":426 8 {*cmpdi_1}
     (nil))
(jump_insn 157 156 158 17 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../src/io.f":426 617 {*jcc_1}
     (nil)
 -> 173)
;;  succ:       18 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 132

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 109 110 111 112 113 114 174 175 176 177
(note 158 157 159 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 18 (set (reg:DI 1 dx [orig:109 _23 ] [109])
        (sign_extend:DI (reg:SI 3 bx [orig:132 _64 ] [132]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 160 159 161 18 (set (reg:DI 0 ax [orig:110 _24 ] [110])
        (sign_extend:DI (reg:SI 41 r12 [orig:131 _63 ] [131]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 161 160 162 18 (parallel [
            (set (reg:DI 1 dx [orig:111 _25 ] [111])
                (minus:DI (reg:DI 1 dx [orig:109 _23 ] [109])
                    (reg:DI 0 ax [orig:110 _24 ] [110])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 274 {*subdi_1}
     (nil))
(insn 162 161 163 18 (set (reg:SI 0 ax [175])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 k0+0 S4 A32])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 163 162 164 18 (parallel [
            (set (reg:SI 0 ax [174])
                (plus:SI (reg:SI 0 ax [175])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 k0+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 164 163 165 18 (set (reg:DI 2 cx [176])
        (sign_extend:DI (reg:SI 0 ax [174]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 165 164 166 18 (set (reg/f:DI 0 ax [177])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [10 string+0 S8 A64])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(insn 166 165 167 18 (parallel [
            (set (reg/f:DI 2 cx [orig:112 _26 ] [112])
                (plus:DI (reg:DI 2 cx [176])
                    (reg/f:DI 0 ax [177])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [10 string+0 S8 A64])
            (reg:DI 2 cx [176]))
        (nil)))
(insn 167 166 168 18 (set (reg:DI 0 ax [orig:113 _27 ] [113])
        (sign_extend:DI (reg:SI 41 r12 [orig:131 _63 ] [131]))) "../src/io.f":426 145 {*extendsidi2_rex64}
     (nil))
(insn 168 167 170 18 (parallel [
            (set (reg/f:DI 0 ax [orig:114 _28 ] [114])
                (plus:DI (reg:DI 0 ax [orig:113 _27 ] [113])
                    (reg/f:DI 2 cx [orig:112 _26 ] [112])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":426 218 {*adddi_1}
     (nil))
(insn 170 168 171 18 (set (reg:SI 4 si)
        (const_int 32 [0x20])) "../src/io.f":426 82 {*movsi_internal}
     (nil))
(insn 171 170 172 18 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:114 _28 ] [114])) "../src/io.f":426 81 {*movdi_internal}
     (nil))
(call_insn 172 171 173 18 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x14386f600 __builtin_memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) "../src/io.f":426 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (RTL, MODIFIED)
;;  pred:       16
;;              18 (FALLTHRU)
;;              17
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 115 116 178 179
(code_label 173 172 174 19 128 (nil) [2 uses])
(note 174 173 175 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 176 19 (set (reg/f:DI 0 ax [178])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":427 81 {*movdi_internal}
     (nil))
(insn 176 175 177 19 (set (reg:SI 0 ax [orig:115 _29 ] [115])
        (mem:SI (reg/f:DI 0 ax [178]) [1 *ns_43(D)+0 S4 A32])) "../src/io.f":427 82 {*movsi_internal}
     (nil))
(insn 177 176 225 19 (parallel [
            (set (reg:SI 0 ax [orig:115 _29 ] [115])
                (minus:SI (reg:SI 0 ax [orig:115 _29 ] [115])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -32 [0xffffffffffffffe0])) [1 nsdel+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "../src/io.f":427 273 {*subsi_1}
     (nil))
(insn 225 177 178 19 (set (reg:SI 1 dx [orig:116 _30 ] [116])
        (reg:SI 0 ax [orig:115 _29 ] [115])) "../src/io.f":427 82 {*movsi_internal}
     (nil))
(insn 178 225 179 19 (set (reg/f:DI 0 ax [179])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [11 ns+0 S8 A64])) "../src/io.f":427 81 {*movdi_internal}
     (nil))
(insn 179 178 196 19 (set (mem:SI (reg/f:DI 0 ax [179]) [1 *ns_43(D)+0 S4 A32])
        (reg:SI 1 dx [orig:116 _30 ] [116])) "../src/io.f":427 82 {*movsi_internal}
     (nil))
(jump_insn 196 179 197 19 (set (pc)
        (label_ref 53)) "../src/io.f":429 649 {jump}
     (nil)
 -> 53)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 197 196 184)
;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 1, flags: (RTL, MODIFIED)
;;  pred:       6 [100.0%] 
;;              11 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 184 197 185 20 118 (nil) [2 uses])
(note 185 184 213 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 213 185 0 NOTE_INSN_DELETED)
