<profile>

<section name = "Vitis HLS Report for 'dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config5_s'" level="0">
<item name = "Date">Sat Sep 27 22:09:56 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.554 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 20.000 ns, 20.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 300, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 0, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 56, -</column>
<column name="Register">-, -, 345, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_5s_11_3_0_U2">mul_8s_5s_11_3_0, 0, 1, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln813_10_fu_454_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln813_11_fu_343_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln813_12_fu_349_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln813_13_fu_458_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln813_14_fu_477_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln813_4_fu_481_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln813_5_fu_486_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln813_6_fu_448_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln813_7_fu_473_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln813_8_fu_331_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln813_9_fu_337_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln813_fu_325_p2">+, 0, 0, 15, 8, 8</column>
<column name="r_V_10_fu_309_p2">+, 0, 0, 12, 11, 11</column>
<column name="r_V_3_fu_192_p2">+, 0, 0, 12, 11, 11</column>
<column name="r_V_4_fu_220_p2">+, 0, 0, 12, 11, 11</column>
<column name="r_V_7_fu_416_p2">+, 0, 0, 12, 11, 11</column>
<column name="r_V_8_fu_432_p2">+, 0, 0, 12, 11, 11</column>
<column name="r_V_5_fu_379_p2">-, 0, 0, 12, 11, 11</column>
<column name="r_V_6_fu_265_p2">-, 0, 0, 12, 11, 11</column>
<column name="r_V_9_fu_293_p2">-, 0, 0, 12, 1, 11</column>
<column name="r_V_fu_164_p2">-, 0, 0, 12, 1, 11</column>
<column name="sub_ln1273_fu_362_p2">-, 0, 0, 12, 1, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return_0">14, 3, 8, 24</column>
<column name="ap_return_1">14, 3, 8, 24</column>
<column name="ap_return_2">14, 3, 8, 24</column>
<column name="ap_return_3">14, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln813_10_reg_564">8, 0, 8, 0</column>
<column name="add_ln813_11_reg_544">8, 0, 8, 0</column>
<column name="add_ln813_11_reg_544_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="add_ln813_12_reg_549">8, 0, 8, 0</column>
<column name="add_ln813_13_reg_569">8, 0, 8, 0</column>
<column name="add_ln813_14_reg_584">8, 0, 8, 0</column>
<column name="add_ln813_14_reg_584_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="add_ln813_4_reg_589">8, 0, 8, 0</column>
<column name="add_ln813_6_reg_559">8, 0, 8, 0</column>
<column name="add_ln813_7_reg_579">8, 0, 8, 0</column>
<column name="add_ln813_7_reg_579_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="add_ln813_8_reg_534">8, 0, 8, 0</column>
<column name="add_ln813_9_reg_539">8, 0, 8, 0</column>
<column name="add_ln813_reg_529">8, 0, 8, 0</column>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_0_int_reg">8, 0, 8, 0</column>
<column name="ap_return_1_int_reg">8, 0, 8, 0</column>
<column name="ap_return_2_int_reg">8, 0, 8, 0</column>
<column name="ap_return_3_int_reg">8, 0, 8, 0</column>
<column name="p_read1_int_reg">8, 0, 8, 0</column>
<column name="p_read27_reg_518">8, 0, 8, 0</column>
<column name="p_read2_int_reg">8, 0, 8, 0</column>
<column name="p_read3_int_reg">8, 0, 8, 0</column>
<column name="p_read4_int_reg">8, 0, 8, 0</column>
<column name="p_read_8_reg_511">8, 0, 8, 0</column>
<column name="p_read_int_reg">8, 0, 8, 0</column>
<column name="trunc_ln818_7_reg_554">8, 0, 8, 0</column>
<column name="trunc_ln818_8_reg_574">8, 0, 8, 0</column>
<column name="add_ln813_10_reg_564">64, 32, 8, 0</column>
<column name="add_ln813_reg_529">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;8, 4, 5, 3, 0&gt;, ap_fixed&lt;8, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;8, 4, 5, 3, 0&gt;, ap_fixed&lt;8, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_return_0">out, 8, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;8, 4, 5, 3, 0&gt;, ap_fixed&lt;8, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_return_1">out, 8, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;8, 4, 5, 3, 0&gt;, ap_fixed&lt;8, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_return_2">out, 8, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;8, 4, 5, 3, 0&gt;, ap_fixed&lt;8, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_return_3">out, 8, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;8, 4, 5, 3, 0&gt;, ap_fixed&lt;8, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;8, 4, 5, 3, 0&gt;, ap_fixed&lt;8, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 8, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 8, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 8, ap_none, p_read4, scalar</column>
</table>
</item>
</section>
</profile>
