# Sidewinder PCIe design with PCIe IP configured in bridge mode 
# sidewinder_bandwidth
