Running: D:\PROGRAM\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/mips_tb_isim_beh.exe -prj C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/_DASM.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/_CU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/_SU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/_CP0.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/W_REG.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/M_REG.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/M_DM.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/F_IFU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/E_REG.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/E_HILO.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/E_ALU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/D_REG.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/D_NPC.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/D_GRF.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/D_EXT.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/D_CMP.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/timer.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/cpu.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/mips.v" into library work
WARNING:HDLCompiler:35 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/mips.v" Line 42: <HWInt> is already implicitly declared earlier.
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/mips_tb.v" into library work
Analyzing Verilog file "D:/PROGRAM/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/cpu.v" Line 125: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/cpu.v" Line 227: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/cpu.v" Line 324: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/cpu.v" Line 414: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/_SU.v" Line 16: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/_SU.v" Line 47: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/../mips2/src/_SU.v" Line 68: Port rs_addr is not connected to this instance
Completed static elaboration
Compiling module _CU
Compiling module _SU
Compiling module _DASM
Compiling module F_IFU
Compiling module D_REG
Compiling module D_GRF
Compiling module D_EXT
Compiling module D_CMP
Compiling module D_NPC
Compiling module E_REG
Compiling module E_ALU
Compiling module E_HILO
Compiling module M_REG
Compiling module M_DM
Compiling module CP0
Compiling module W_REG
Compiling module CPU
Compiling module TC
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.3/cpu/mips_tb_isim_beh.exe
Fuse Memory Usage: 34040 KB
Fuse CPU Usage: 890 ms
