From 18c8b68daaeffdcc528b714a8e50ac38e3dcf1f9 Mon Sep 17 00:00:00 2001
From: ssuloev <ssuloev@orpaltech.com>
Date: Wed, 5 Feb 2025 22:52:20 +0300
Subject: [PATCH] arm/dts/sun8i: Add DT-overlays for A33-based boards

---
 arch/arm/boot/dts/allwinner/Makefile          |   2 +
 arch/arm/boot/dts/allwinner/overlays/Makefile |  14 +++
 .../overlays/README.sun8i-a33-overlays        |   1 +
 .../overlays/sun8i-a33-bananapi-lcd.dtso      | 108 ++++++++++++++++++
 .../overlays/sun8i-a33-esp32-spi.dtso         |  25 ++++
 .../overlays/sun8i-a33-fixup.scr-cmd          |  30 +++++
 6 files changed, 180 insertions(+)
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/Makefile
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bananapi-lcd.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-a33-esp32-spi.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd

diff --git a/arch/arm/boot/dts/allwinner/Makefile b/arch/arm/boot/dts/allwinner/Makefile
index 48666f7..f816caf 100644
--- a/arch/arm/boot/dts/allwinner/Makefile
+++ b/arch/arm/boot/dts/allwinner/Makefile
@@ -269,3 +269,5 @@ dtb-$(CONFIG_MACH_SUNIV) += \
 	suniv-f1c100s-licheepi-nano.dtb \
 	suniv-f1c200s-lctech-pi.dtb \
 	suniv-f1c200s-popstick-v1.1.dtb
+
+subdir-y := overlays
diff --git a/arch/arm/boot/dts/allwinner/overlays/Makefile b/arch/arm/boot/dts/allwinner/overlays/Makefile
new file mode 100644
index 0000000..923ac33
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/Makefile
@@ -0,0 +1,14 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtb-$(CONFIG_MACH_SUN8I) += \
+	sun8i-a33-bananapi-lcd.dtbo \
+	sun8i-a33-esp32-spi.dtbo
+
+scr-$(CONFIG_MACH_SUN8I) += \
+	sun8i-a33-fixup.scr
+
+dtbotxt-$(CONFIG_MACH_SUN8I) += \
+	README.sun8i-a33-overlays
+
+endif
diff --git a/arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays b/arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays
new file mode 100644
index 0000000..831cb45
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays
@@ -0,0 +1 @@
+# overlays for sun8i-a33 (Allwinner A33/R16)
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bananapi-lcd.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bananapi-lcd.dtso
new file mode 100644
index 0000000..3c57311
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bananapi-lcd.dtso
@@ -0,0 +1,108 @@
+// Overlay for BananaPi 7-inch DSI panel
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+};
+
+&dsi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	dsi_bridge: icn6211@0 {
+		compatible = "chipone,icn6211";
+		reg = <0>;
+		enable-gpios = <&r_pio 0 5 GPIO_ACTIVE_HIGH>;	/* LCD-RST: PL5 */
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+
+				dsi_bridge_in: endpoint {
+					remote-endpoint = <&dsi_out_to_bridge>;
+				};
+			};
+
+			port@1 {
+				reg = <1>;
+
+				dsi_bridge_out: endpoint {
+					remote-endpoint = <&panel_in>;
+				};
+			};
+		};
+	};
+};
+
+&dsi_out {
+	dsi_out_to_bridge: endpoint {
+		remote-endpoint = <&dsi_bridge_in>;
+	};
+};
+
+&dphy {
+	status = "okay";
+};
+
+&{/soc} {
+	panel_bl: backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm 0 2000000 PWM_POLARITY_INVERTED>;
+		pwm-names = "backlight";
+		brightness-levels = <1 2 4 8 16 32 64 128 255>;
+		default-brightness-level = <8>;
+		enable-gpios = <&r_pio 0 4 GPIO_ACTIVE_HIGH>; /* LCD-BL-EN: PL4 */
+	};
+
+	panel {
+		compatible = "bananapi,s070wv20-ct16";
+		enable-gpios = <&pio 1 7 GPIO_ACTIVE_HIGH>; /* LCD-PWR-EN: PB7 */
+		backlight = <&panel_bl>;
+
+		port {
+			panel_in: endpoint {
+				remote-endpoint = <&dsi_bridge_out>;
+			};
+		};
+	};
+};
+
+&pwm {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pwm0_pin>;
+	status = "okay";
+};
+
+&tcon0 {
+	status = "okay";
+};
+
+&de {
+	status = "okay";
+};
+
+&i2c1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	panel_ts: gt928@5d {
+		compatible = "goodix,gt928";
+		reg = <0x5d>;
+		interrupt-parent = <&pio>;
+		interrupts = <6 0 IRQ_TYPE_EDGE_FALLING>; /* PG0 */
+		reset-gpios = <&pio 6 1 GPIO_ACTIVE_LOW>; /* PG1 */
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-esp32-spi.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-esp32-spi.dtso
new file mode 100644
index 0000000..303b6b1
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-esp32-spi.dtso
@@ -0,0 +1,25 @@
+// Overlay for ESP32 SPI Shield
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+};
+
+&spi0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	esp32-spi@0 {
+		compatible = "espressif,esp32-spi";
+		reg = <0>;
+		spi-max-frequency = <10000000>;
+
+		handshake-gpios = <&pio 1 2 0>;	/*PB2 - P16*/
+		dataready-gpios = <&pio 1 3 0>;	/*PB3 - P18*/
+		reset-gpios = <&pio 3 21 0>;	/*PD21 - P15*/
+
+		status = "disabled";
+	};
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd
new file mode 100644
index 0000000..8df0c2a
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd
@@ -0,0 +1,30 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+if test "${param_esp32_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/esp32-spi status "okay"
+
+	if test -n "${param_esp32_spi_freq}"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-max-frequency "<${param_esp32_spi_freq}>"
+	fi
+
+	if test -n "${param_esp32_spi_mode}"; then
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpol
+
+		if test "${param_esp32_spi_mode}" = "1"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		elif test "${param_esp32_spi_mode}" = "2"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		elif test "${param_esp32_spi_mode}" = "3"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		fi
+	fi
+
+	env delete tmp_spi_path
+fi
-- 
2.43.0

