 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:27:19 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.010                1.050     0.006      0.506 f    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    1.070     0.000      0.506 f    [0.00,0.01]                           
  U533/I (BUFFD3BWP16P90CPD)                        0.000     0.010     0.000      1.070     0.000 *    0.506 f    (59.12,16.02)                         0.80
  U533/Z (BUFFD3BWP16P90CPD)                                  0.132                1.050     0.096      0.602 f    (59.38,16.02)                         0.80
  dbg_datf_si[0] (net)           1        0.100                                    1.070     0.000      0.602 f    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.132     0.000      1.070     0.007 *    0.610 f    (61.56,16.03)                         
  data arrival time                                                                                     0.610                                            

  clock clock (rise edge)                                                                    1.188      1.188                                            
  clock network delay (ideal)                                                                0.000      1.188                                            
  clock uncertainty                                                                         -0.070      1.118                                            
  output external delay                                                                     -0.500      0.618                                            
  data required time                                                                                    0.618                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.618                                            
  data arrival time                                                                                    -0.610                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.008                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.006                1.050     0.002      0.502 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.502 f    [0.00,0.00]                           
  U301/B1 (AOI22D2BWP16P90CPDULVT)                                 0.000     0.006     0.000      1.070     0.000 *    0.502 f    (58.38,13.36)                         0.80
  U301/ZN (AOI22D2BWP16P90CPDULVT)                                           0.009                1.050     0.008      0.510 r    (58.72,13.41)                         0.80
  n479 (net)                                    1        0.001                                    1.070     0.000      0.510 r    [0.00,0.00]                           
  U295/A1 (ND2D2BWP16P90CPDULVT)                                   0.000     0.009     0.000      1.070     0.000 *    0.510 r    (58.38,13.39)                         0.80
  U295/ZN (ND2D2BWP16P90CPDULVT)                                             0.005                1.050     0.005      0.515 f    (58.38,13.41)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.515 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.005     0.000      1.070     0.000 *    0.515 f    (57.10,12.16)                         0.80
  data arrival time                                                                                                    0.515                                            

  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  clock uncertainty                                                                                        -0.070      0.524                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.524 f                                          
  library setup time                                                                                       -0.009      0.515                                            
  data required time                                                                                                   0.515                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.515                                            
  data arrival time                                                                                                   -0.515                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                                                        0.000                                            


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)     0.000     0.040     0.000      1.070     0.000      0.594 f    (59.21,13.68)          i              0.80
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                 0.006                1.050     0.039      0.633 r    (58.78,13.68)                         0.80
  n407 (net)                                    1        0.004                                    1.070     0.000      0.633 r    [0.00,0.00]                           
  U294/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.006     0.000      1.070     0.000 *    0.633 r    (60.47,13.39)                         0.80
  U294/Z (CKBD14BWP16P90CPDULVT)                                             0.022                1.050     0.022      0.655 r    (61.46,13.39)                         0.80
  tdo_enable (net)                              1        0.100                                    1.070     0.000      0.655 r    [0.00,0.10]                           
  tdo_enable (out)                                                 0.000     0.023     0.000      1.070     0.006 *    0.661 r    (61.56,13.39)                         
  data arrival time                                                                                                    0.661                                            

  clock clock (rise edge)                                                                                   1.188      1.188                                            
  clock network delay (ideal)                                                                               0.000      1.188                                            
  clock uncertainty                                                                                        -0.070      1.118                                            
  output external delay                                                                                    -0.500      0.618                                            
  data required time                                                                                                   0.618                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.618                                            
  data arrival time                                                                                                   -0.661                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.043                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      1.070     0.000      0.000 r    (50.30,19.55)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.033                1.050     0.084      0.084 r    (50.05,19.51)                         0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.084 r    [0.00,0.01]                           
  U300/I (INVD1BWP16P90CPD)                                        0.000     0.033     0.000      1.070     0.000 *    0.085 r    (50.17,17.42)                         0.80
  U300/ZN (INVD1BWP16P90CPD)                                                 0.035                1.050     0.035      0.120 f    (50.25,17.42)                         0.80
  n392 (net)                                    8        0.007                                    1.070     0.000      0.120 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.035     0.000      1.070     0.000 *    0.120 f    (48.58,16.34)                         0.80
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.019                1.050     0.022      0.142 r    (48.68,16.38)                         0.80
  n219 (net)                                    3        0.002                                    1.070     0.000      0.142 r    [0.00,0.00]                           
  U271/B1 (IND2D1BWP16P90CPD)                                      0.000     0.019     0.000      1.070     0.000 *    0.142 r    (47.81,15.98)                         0.80
  U271/ZN (IND2D1BWP16P90CPD)                                                0.051                1.050     0.041      0.183 f    (47.87,15.90)                         0.80
  n217 (net)                                    7        0.006                                    1.070     0.000      0.183 f    [0.00,0.01]                           
  U272/B1 (IND2D1BWP16P90CPD)                                      0.000     0.051     0.000      1.070     0.000 *    0.183 f    (52.61,15.81)                         0.80
  U272/ZN (IND2D1BWP16P90CPD)                                                0.019                1.050     0.021      0.205 r    (52.67,15.73)                         0.80
  n141 (net)                                    2        0.002                                    1.070     0.000      0.205 r    [0.00,0.00]                           
  U281/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.019     0.000      1.070     0.000 *    0.205 r    (52.19,16.63)                         0.80
  U281/ZN (NR3SKPBD1BWP16P90CPD)                                             0.019                1.050     0.020      0.225 f    (52.40,16.53)                         0.80
  n143 (net)                                    1        0.001                                    1.070     0.000      0.225 f    [0.00,0.00]                           
  U275/B (IAO21D1BWP16P90CPD)                                      0.000     0.019     0.000      1.070     0.000 *    0.225 f    (54.97,13.33)                         0.80
  U275/ZN (IAO21D1BWP16P90CPD)                                               0.024                1.050     0.022      0.247 r    (55.03,13.41)                         0.80
  n146 (net)                                    4        0.002                                    1.070     0.000      0.247 r    [0.00,0.00]                           
  U274/B (OA21D1BWP16P90CPD)                                       0.000     0.024     0.000      1.070     0.000 *    0.247 r    (54.91,13.36)                         0.80
  U274/Z (OA21D1BWP16P90CPD)                                                 0.011                1.050     0.029      0.277 r    (55.04,13.39)                         0.80
  n459 (net)                                    1        0.002                                    1.070     0.000      0.277 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.011     0.000      1.070     0.000 *    0.277 r    (59.95,14.58)                         0.80
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.011                1.050     0.007      0.284 f    (59.86,14.64)                         0.80
  n458 (net)                                    1        0.002                                    1.070     0.000      0.284 f    [0.00,0.00]                           
  U295/A2 (ND2D2BWP16P90CPDULVT)                                   0.000     0.011     0.000      1.070     0.000 *    0.284 f    (58.38,13.49)                         0.80
  U295/ZN (ND2D2BWP16P90CPDULVT)                                             0.005                1.050     0.004      0.288 r    (58.38,13.41)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.288 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.005     0.000      1.070     0.000 *    0.288 r    (57.10,12.16)                         0.80
  data arrival time                                                                                                    0.288                                            

  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  clock uncertainty                                                                                        -0.070      0.524                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.524 f                                          
  library setup time                                                                                       -0.005      0.519                                            
  data required time                                                                                                   0.519                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.519                                            
  data arrival time                                                                                                   -0.288                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.231                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.007                1.090     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    1.070     0.000      0.504 r    [0.00,0.01]                           
  U533/I (BUFFD3BWP16P90CPD)                        0.000     0.007     0.000      1.070     0.000 *    0.504 r    (59.12,16.02)                         0.88
  U533/Z (BUFFD3BWP16P90CPD)                                  0.098                1.090     0.073      0.577 r    (59.38,16.02)                         0.88
  dbg_datf_si[0] (net)           1        0.100                                    1.070     0.000      0.577 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.098     0.000      1.070     0.003 *    0.580 r    (61.56,16.03)                         
  data arrival time                                                                                     0.580                                            

  clock clock (rise edge)                                                                    1.188      1.188                                            
  clock network delay (ideal)                                                                0.000      1.188                                            
  clock uncertainty                                                                         -0.010      1.178                                            
  output external delay                                                                     -0.500      0.678                                            
  data required time                                                                                    0.678                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.678                                            
  data arrival time                                                                                    -0.580                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.098                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.004                1.090     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U301/B1 (AOI22D2BWP16P90CPDULVT)                                 0.000     0.004     0.000      1.070     0.000 *    0.501 f    (58.38,13.36)                         0.88
  U301/ZN (AOI22D2BWP16P90CPDULVT)                                           0.007                1.090     0.007      0.508 r    (58.72,13.41)                         0.88
  n479 (net)                                    1        0.001                                    1.070     0.000      0.508 r    [0.00,0.00]                           
  U295/A1 (ND2D2BWP16P90CPDULVT)                                   0.000     0.007     0.000      1.070     0.000 *    0.508 r    (58.38,13.39)                         0.88
  U295/ZN (ND2D2BWP16P90CPDULVT)                                             0.003                1.090     0.004      0.512 f    (58.38,13.41)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.512 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.003     0.000      1.070     0.000 *    0.512 f    (57.10,12.16)                         0.88
  data arrival time                                                                                                    0.512                                            

  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  clock uncertainty                                                                                        -0.010      0.584                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.584 f                                          
  library setup time                                                                                       -0.008      0.576                                            
  data required time                                                                                                   0.576                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.576                                            
  data arrival time                                                                                                   -0.512                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.064                                            


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)     0.000     0.060     0.000      1.070     0.000      0.594 f    (59.21,13.68)          i              0.88
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                 0.005                1.090     0.032      0.626 r    (58.78,13.68)                         0.88
  n407 (net)                                    1        0.004                                    1.070     0.000      0.626 r    [0.00,0.00]                           
  U294/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.005     0.000      1.070     0.000 *    0.627 r    (60.47,13.39)                         0.88
  U294/Z (CKBD14BWP16P90CPDULVT)                                             0.018                1.090     0.018      0.645 r    (61.46,13.39)                         0.88
  tdo_enable (net)                              1        0.100                                    1.070     0.000      0.645 r    [0.00,0.10]                           
  tdo_enable (out)                                                 0.000     0.018     0.000      1.070     0.002 *    0.646 r    (61.56,13.39)                         
  data arrival time                                                                                                    0.646                                            

  clock clock (rise edge)                                                                                   1.188      1.188                                            
  clock network delay (ideal)                                                                               0.000      1.188                                            
  clock uncertainty                                                                                        -0.010      1.178                                            
  output external delay                                                                                    -0.500      0.678                                            
  data required time                                                                                                   0.678                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.678                                            
  data arrival time                                                                                                   -0.646                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.032                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      1.070     0.000      0.000 r    (50.30,19.55)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.026                1.090     0.069      0.069 r    (50.05,19.51)                         0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.069 r    [0.00,0.01]                           
  U300/I (INVD1BWP16P90CPD)                                        0.000     0.026     0.000      1.070     0.000 *    0.070 r    (50.17,17.42)                         0.88
  U300/ZN (INVD1BWP16P90CPD)                                                 0.024                1.090     0.025      0.095 f    (50.25,17.42)                         0.88
  n392 (net)                                    8        0.007                                    1.070     0.000      0.095 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.024     0.000      1.070     0.000 *    0.095 f    (48.58,16.34)                         0.88
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.014                1.090     0.018      0.113 r    (48.68,16.38)                         0.88
  n219 (net)                                    3        0.002                                    1.070     0.000      0.113 r    [0.00,0.00]                           
  U271/B1 (IND2D1BWP16P90CPD)                                      0.000     0.014     0.000      1.070     0.000 *    0.113 r    (47.81,15.98)                         0.88
  U271/ZN (IND2D1BWP16P90CPD)                                                0.033                1.090     0.028      0.140 f    (47.87,15.90)                         0.88
  n217 (net)                                    7        0.006                                    1.070     0.000      0.140 f    [0.00,0.01]                           
  U272/B1 (IND2D1BWP16P90CPD)                                      0.000     0.033     0.000      1.070     0.000 *    0.141 f    (52.61,15.81)                         0.88
  U272/ZN (IND2D1BWP16P90CPD)                                                0.013                1.090     0.016      0.157 r    (52.67,15.73)                         0.88
  n141 (net)                                    2        0.002                                    1.070     0.000      0.157 r    [0.00,0.00]                           
  U281/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.013     0.000      1.070     0.000 *    0.157 r    (52.19,16.63)                         0.88
  U281/ZN (NR3SKPBD1BWP16P90CPD)                                             0.014                1.090     0.014      0.171 f    (52.40,16.53)                         0.88
  n143 (net)                                    1        0.001                                    1.070     0.000      0.171 f    [0.00,0.00]                           
  U275/B (IAO21D1BWP16P90CPD)                                      0.000     0.014     0.000      1.070     0.000 *    0.171 f    (54.97,13.33)                         0.88
  U275/ZN (IAO21D1BWP16P90CPD)                                               0.018                1.090     0.017      0.188 r    (55.03,13.41)                         0.88
  n146 (net)                                    4        0.002                                    1.070     0.000      0.188 r    [0.00,0.00]                           
  U274/B (OA21D1BWP16P90CPD)                                       0.000     0.018     0.000      1.070     0.000 *    0.188 r    (54.91,13.36)                         0.88
  U274/Z (OA21D1BWP16P90CPD)                                                 0.009                1.090     0.021      0.210 r    (55.04,13.39)                         0.88
  n459 (net)                                    1        0.002                                    1.070     0.000      0.210 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.009     0.000      1.070     0.000 *    0.210 r    (59.95,14.58)                         0.88
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.008                1.090     0.005      0.215 f    (59.86,14.64)                         0.88
  n458 (net)                                    1        0.002                                    1.070     0.000      0.215 f    [0.00,0.00]                           
  U295/A2 (ND2D2BWP16P90CPDULVT)                                   0.000     0.008     0.000      1.070     0.000 *    0.215 f    (58.38,13.49)                         0.88
  U295/ZN (ND2D2BWP16P90CPDULVT)                                             0.004                1.090     0.004      0.219 r    (58.38,13.41)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.219 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.004     0.000      1.070     0.000 *    0.219 r    (57.10,12.16)                         0.88
  data arrival time                                                                                                    0.219                                            

  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  clock uncertainty                                                                                        -0.010      0.584                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.584 f                                          
  library setup time                                                                                       -0.002      0.582                                            
  data required time                                                                                                   0.582                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.582                                            
  data arrival time                                                                                                   -0.219                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.363                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.014                1.060     0.008      0.508 f    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    1.070     0.000      0.508 f    [0.00,0.01]                           
  U533/I (BUFFD3BWP16P90CPD)                        0.000     0.014     0.000      1.070     0.001 *    0.508 f    (59.12,16.02)                         0.72
  U533/Z (BUFFD3BWP16P90CPD)                                  0.180                1.060     0.133      0.642 f    (59.38,16.02)                         0.72
  dbg_datf_si[0] (net)           1        0.100                                    1.070     0.000      0.642 f    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.180     0.000      1.070     0.014 *    0.655 f    (61.56,16.03)                         
  data arrival time                                                                                     0.655                                            

  clock clock (rise edge)                                                                    1.188      1.188                                            
  clock network delay (ideal)                                                                0.000      1.188                                            
  clock uncertainty                                                                         -0.010      1.178                                            
  output external delay                                                                     -0.500      0.678                                            
  data required time                                                                                    0.678                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.678                                            
  data arrival time                                                                                    -0.655                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.023                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.008                1.060     0.002      0.502 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.502 f    [0.00,0.00]                           
  U301/B1 (AOI22D2BWP16P90CPDULVT)                                 0.000     0.008     0.000      1.070     0.000 *    0.502 f    (58.38,13.36)                         0.72
  U301/ZN (AOI22D2BWP16P90CPDULVT)                                           0.011                1.060     0.010      0.513 r    (58.72,13.41)                         0.72
  n479 (net)                                    1        0.001                                    1.070     0.000      0.513 r    [0.00,0.00]                           
  U295/A1 (ND2D2BWP16P90CPDULVT)                                   0.000     0.011     0.000      1.070     0.000 *    0.513 r    (58.38,13.39)                         0.72
  U295/ZN (ND2D2BWP16P90CPDULVT)                                             0.006                1.060     0.007      0.520 f    (58.38,13.41)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.520 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.006     0.000      1.070     0.000 *    0.520 f    (57.10,12.16)                         0.72
  data arrival time                                                                                                    0.520                                            

  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  clock uncertainty                                                                                        -0.010      0.584                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.584 f                                          
  library setup time                                                                                       -0.012      0.572                                            
  data required time                                                                                                   0.572                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.572                                            
  data arrival time                                                                                                   -0.520                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.052                                            


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)     0.000     0.070     0.000      1.070     0.000      0.594 f    (59.21,13.68)          i              0.72
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                 0.008                1.060     0.053      0.647 r    (58.78,13.68)                         0.72
  n407 (net)                                    1        0.004                                    1.070     0.000      0.647 r    [0.00,0.00]                           
  U294/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.008     0.000      1.070     0.000 *    0.648 r    (60.47,13.39)                         0.72
  U294/Z (CKBD14BWP16P90CPDULVT)                                             0.026                1.060     0.027      0.675 r    (61.46,13.39)                         0.72
  tdo_enable (net)                              1        0.100                                    1.070     0.000      0.675 r    [0.00,0.10]                           
  tdo_enable (out)                                                 0.000     0.029     0.000      1.070     0.012 *    0.687 r    (61.56,13.39)                         
  data arrival time                                                                                                    0.687                                            

  clock clock (rise edge)                                                                                   1.188      1.188                                            
  clock network delay (ideal)                                                                               0.000      1.188                                            
  clock uncertainty                                                                                        -0.010      1.178                                            
  output external delay                                                                                    -0.500      0.678                                            
  data required time                                                                                                   0.678                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.678                                            
  data arrival time                                                                                                   -0.687                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.009                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      1.070     0.000      0.000 r    (50.30,19.55)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.047                1.060     0.135      0.135 r    (50.05,19.51)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.135 r    [0.00,0.01]                           
  U300/I (INVD1BWP16P90CPD)                                        0.000     0.047     0.000      1.070     0.000 *    0.136 r    (50.17,17.42)                         0.72
  U300/ZN (INVD1BWP16P90CPD)                                                 0.049                1.060     0.053      0.188 f    (50.25,17.42)                         0.72
  n392 (net)                                    8        0.007                                    1.070     0.000      0.188 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.049     0.000      1.070     0.000 *    0.189 f    (48.58,16.34)                         0.72
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.027                1.060     0.035      0.223 r    (48.68,16.38)                         0.72
  n219 (net)                                    3        0.002                                    1.070     0.000      0.223 r    [0.00,0.00]                           
  U271/B1 (IND2D1BWP16P90CPD)                                      0.000     0.027     0.000      1.070     0.000 *    0.223 r    (47.81,15.98)                         0.72
  U271/ZN (IND2D1BWP16P90CPD)                                                0.075                1.060     0.062      0.285 f    (47.87,15.90)                         0.72
  n217 (net)                                    7        0.006                                    1.070     0.000      0.285 f    [0.00,0.01]                           
  U272/B1 (IND2D1BWP16P90CPD)                                      0.000     0.075     0.000      1.070     0.000 *    0.286 f    (52.61,15.81)                         0.72
  U272/ZN (IND2D1BWP16P90CPD)                                                0.027                1.060     0.034      0.320 r    (52.67,15.73)                         0.72
  n141 (net)                                    2        0.002                                    1.070     0.000      0.320 r    [0.00,0.00]                           
  U281/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.027     0.000      1.070     0.000 *    0.320 r    (52.19,16.63)                         0.72
  U281/ZN (NR3SKPBD1BWP16P90CPD)                                             0.027                1.060     0.032      0.352 f    (52.40,16.53)                         0.72
  n143 (net)                                    1        0.001                                    1.070     0.000      0.352 f    [0.00,0.00]                           
  U275/B (IAO21D1BWP16P90CPD)                                      0.000     0.027     0.000      1.070     0.000 *    0.352 f    (54.97,13.33)                         0.72
  U275/ZN (IAO21D1BWP16P90CPD)                                               0.035                1.060     0.034      0.385 r    (55.03,13.41)                         0.72
  n146 (net)                                    4        0.002                                    1.070     0.000      0.385 r    [0.00,0.00]                           
  U274/B (OA21D1BWP16P90CPD)                                       0.000     0.035     0.000      1.070     0.000 *    0.385 r    (54.91,13.36)                         0.72
  U274/Z (OA21D1BWP16P90CPD)                                                 0.016                1.060     0.046      0.431 r    (55.04,13.39)                         0.72
  n459 (net)                                    1        0.002                                    1.070     0.000      0.431 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.016     0.000      1.070     0.000 *    0.431 r    (59.95,14.58)                         0.72
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.014                1.060     0.009      0.441 f    (59.86,14.64)                         0.72
  n458 (net)                                    1        0.002                                    1.070     0.000      0.441 f    [0.00,0.00]                           
  U295/A2 (ND2D2BWP16P90CPDULVT)                                   0.000     0.014     0.000      1.070     0.000 *    0.441 f    (58.38,13.49)                         0.72
  U295/ZN (ND2D2BWP16P90CPDULVT)                                             0.006                1.060     0.006      0.447 r    (58.38,13.41)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.447 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.006     0.000      1.070     0.000 *    0.447 r    (57.10,12.16)                         0.72
  data arrival time                                                                                                    0.447                                            

  clock clock (fall edge)                                                                                   0.594      0.594                                            
  clock network delay (ideal)                                                                               0.000      0.594                                            
  clock uncertainty                                                                                        -0.010      0.584                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.584 f                                          
  library setup time                                                                                       -0.002      0.582                                            
  data required time                                                                                                   0.582                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.582                                            
  data arrival time                                                                                                   -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.135                                            


1
