#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1596a73f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15969a170 .scope module, "tb_random_simple" "tb_random_simple" 3 2;
 .timescale -9 -12;
P_0x1596a6ff0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x1596a7030 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x1596a7070 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x1596a70b0 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x1596a70f0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x600000ff2c70_0 .net "axi_araddr", 39 0, L_0x6000016ad570;  1 drivers
v0x600000ff2d00_0 .net "axi_arlen", 7 0, L_0x6000016ad5e0;  1 drivers
v0x600000ff2d90_0 .var "axi_arready", 0 0;
v0x600000ff2e20_0 .net "axi_arvalid", 0 0, L_0x6000016ad6c0;  1 drivers
v0x600000ff2eb0_0 .net "axi_awaddr", 39 0, L_0x6000016ad2d0;  1 drivers
v0x600000ff2f40_0 .net "axi_awlen", 7 0, L_0x6000016ad340;  1 drivers
v0x600000ff2fd0_0 .var "axi_awready", 0 0;
v0x600000ff3060_0 .net "axi_awvalid", 0 0, L_0x6000016ad3b0;  1 drivers
L_0x16009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000ff30f0_0 .net "axi_bready", 0 0, L_0x16009a968;  1 drivers
v0x600000ff3180_0 .var "axi_bresp", 1 0;
v0x600000ff3210_0 .var "axi_bvalid", 0 0;
v0x600000ff32a0_0 .var "axi_rdata", 255 0;
v0x600000ff3330_0 .var "axi_rlast", 0 0;
v0x600000ff33c0_0 .net "axi_rready", 0 0, L_0x6000016ad730;  1 drivers
v0x600000ff3450_0 .var "axi_rvalid", 0 0;
v0x600000ff34e0_0 .net "axi_wdata", 255 0, L_0x6000016ad420;  1 drivers
v0x600000ff3570_0 .net "axi_wlast", 0 0, L_0x6000016ad490;  1 drivers
v0x600000ff3600_0 .var "axi_wready", 0 0;
v0x600000ff3690_0 .net "axi_wvalid", 0 0, L_0x6000016ad500;  1 drivers
v0x600000ff3720_0 .var "clk", 0 0;
v0x600000ff37b0_0 .var/i "errors", 31 0;
v0x600000ff3840_0 .var "global_sync_in", 0 0;
v0x600000ff38d0_0 .var "noc_rx_addr", 19 0;
v0x600000ff3960_0 .var "noc_rx_data", 255 0;
v0x600000ff39f0_0 .var "noc_rx_is_instr", 0 0;
v0x600000ff3a80_0 .net "noc_rx_ready", 0 0, L_0x600000cbada0;  1 drivers
v0x600000ff3b10_0 .var "noc_rx_valid", 0 0;
L_0x16009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000ff3ba0_0 .net "noc_tx_addr", 19 0, L_0x16009a9f8;  1 drivers
L_0x16009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000ff3c30_0 .net "noc_tx_data", 255 0, L_0x16009a9b0;  1 drivers
v0x600000ff3cc0_0 .var "noc_tx_ready", 0 0;
L_0x16009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000ff3d50_0 .net "noc_tx_valid", 0 0, L_0x16009aa40;  1 drivers
v0x600000ff3de0_0 .var "row0", 255 0;
v0x600000ff3e70_0 .var "row1", 255 0;
v0x600000ff3f00_0 .var "row2", 255 0;
v0x600000ffc000_0 .var "row3", 255 0;
v0x600000ffc090_0 .var "rst_n", 0 0;
v0x600000ffc120_0 .var "sync_grant", 0 0;
v0x600000ffc1b0_0 .net "sync_request", 0 0, L_0x6000016a1340;  1 drivers
v0x600000ffc240_0 .net "tpc_busy", 0 0, L_0x6000016a1500;  1 drivers
v0x600000ffc2d0_0 .net "tpc_done", 0 0, L_0x6000016a13b0;  1 drivers
v0x600000ffc360_0 .net "tpc_error", 0 0, L_0x6000016a12d0;  1 drivers
v0x600000ffc3f0_0 .var "tpc_start", 0 0;
v0x600000ffc480_0 .var "tpc_start_pc", 19 0;
S_0x15966b120 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x15969a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x159810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x159810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x159810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x159810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x159810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x159810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x159810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x159810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x159810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x159810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x159810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x159810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x159810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x159810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x159810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x159810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x159811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000016a2290 .functor BUFZ 1, v0x600000ff03f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000016acbd0 .functor OR 1, L_0x600000cbfc00, L_0x600000cbfde0, C4<0>, C4<0>;
L_0x6000016acc40 .functor AND 1, L_0x6000016acb60, L_0x6000016acbd0, C4<1>, C4<1>;
L_0x6000016accb0 .functor BUFZ 1, v0x600000ff1440_0, C4<0>, C4<0>, C4<0>;
L_0x6000016acd20 .functor BUFZ 1, v0x600000ff0f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad8f0 .functor AND 1, v0x600000ff3b10_0, L_0x600000cbada0, C4<1>, C4<1>;
L_0x6000016ad960 .functor AND 1, L_0x6000016ad8f0, L_0x600000cbae40, C4<1>, C4<1>;
v0x600000ff6370_0 .net *"_ivl_24", 19 0, L_0x600000cbf520;  1 drivers
L_0x16009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000ff6400_0 .net *"_ivl_27", 3 0, L_0x16009a530;  1 drivers
v0x600000ff6490_0 .net *"_ivl_28", 19 0, L_0x600000cbf5c0;  1 drivers
L_0x16009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000ff6520_0 .net *"_ivl_31", 14 0, L_0x16009a578;  1 drivers
L_0x16009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000ff65b0_0 .net/2u *"_ivl_34", 2 0, L_0x16009a5c0;  1 drivers
v0x600000ff6640_0 .net *"_ivl_38", 19 0, L_0x600000cbf7a0;  1 drivers
L_0x16009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000ff66d0_0 .net *"_ivl_41", 3 0, L_0x16009a608;  1 drivers
v0x600000ff6760_0 .net *"_ivl_42", 19 0, L_0x600000cbf840;  1 drivers
L_0x16009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000ff67f0_0 .net *"_ivl_45", 3 0, L_0x16009a650;  1 drivers
L_0x16009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000ff6880_0 .net/2u *"_ivl_48", 2 0, L_0x16009a698;  1 drivers
v0x600000ff6910_0 .net *"_ivl_52", 19 0, L_0x600000cbfa20;  1 drivers
L_0x16009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000ff69a0_0 .net *"_ivl_55", 3 0, L_0x16009a6e0;  1 drivers
v0x600000ff6a30_0 .net *"_ivl_56", 19 0, L_0x600000cbfac0;  1 drivers
L_0x16009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000ff6ac0_0 .net *"_ivl_59", 3 0, L_0x16009a728;  1 drivers
L_0x16009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000ff6b50_0 .net *"_ivl_63", 127 0, L_0x16009a770;  1 drivers
v0x600000ff6be0_0 .net *"_ivl_65", 127 0, L_0x600000cbfca0;  1 drivers
L_0x16009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000ff6c70_0 .net/2u *"_ivl_68", 2 0, L_0x16009a7b8;  1 drivers
v0x600000ff6d00_0 .net *"_ivl_70", 0 0, L_0x600000cbfc00;  1 drivers
L_0x16009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000ff6d90_0 .net/2u *"_ivl_72", 2 0, L_0x16009a800;  1 drivers
v0x600000ff6e20_0 .net *"_ivl_74", 0 0, L_0x600000cbfde0;  1 drivers
v0x600000ff6eb0_0 .net *"_ivl_77", 0 0, L_0x6000016acbd0;  1 drivers
v0x600000ff6f40_0 .net *"_ivl_87", 0 0, L_0x6000016ad8f0;  1 drivers
v0x600000ff6fd0_0 .net *"_ivl_89", 0 0, L_0x600000cbae40;  1 drivers
v0x600000ff7060_0 .var "act_data_d", 31 0;
v0x600000ff70f0_0 .var "act_valid_d", 0 0;
v0x600000ff7180_0 .var "act_valid_d2", 0 0;
v0x600000ff7210_0 .net "axi_araddr", 39 0, L_0x6000016ad570;  alias, 1 drivers
v0x600000ff72a0_0 .net "axi_arlen", 7 0, L_0x6000016ad5e0;  alias, 1 drivers
v0x600000ff7330_0 .net "axi_arready", 0 0, v0x600000ff2d90_0;  1 drivers
v0x600000ff73c0_0 .net "axi_arvalid", 0 0, L_0x6000016ad6c0;  alias, 1 drivers
v0x600000ff7450_0 .net "axi_awaddr", 39 0, L_0x6000016ad2d0;  alias, 1 drivers
v0x600000ff74e0_0 .net "axi_awlen", 7 0, L_0x6000016ad340;  alias, 1 drivers
v0x600000ff7570_0 .net "axi_awready", 0 0, v0x600000ff2fd0_0;  1 drivers
v0x600000ff7600_0 .net "axi_awvalid", 0 0, L_0x6000016ad3b0;  alias, 1 drivers
v0x600000ff7690_0 .net "axi_bready", 0 0, L_0x16009a968;  alias, 1 drivers
v0x600000ff7720_0 .net "axi_bresp", 1 0, v0x600000ff3180_0;  1 drivers
v0x600000ff77b0_0 .net "axi_bvalid", 0 0, v0x600000ff3210_0;  1 drivers
v0x600000ff7840_0 .net "axi_rdata", 255 0, v0x600000ff32a0_0;  1 drivers
v0x600000ff78d0_0 .net "axi_rlast", 0 0, v0x600000ff3330_0;  1 drivers
v0x600000ff7960_0 .net "axi_rready", 0 0, L_0x6000016ad730;  alias, 1 drivers
v0x600000ff79f0_0 .net "axi_rvalid", 0 0, v0x600000ff3450_0;  1 drivers
v0x600000ff7a80_0 .net "axi_wdata", 255 0, L_0x6000016ad420;  alias, 1 drivers
v0x600000ff7b10_0 .net "axi_wlast", 0 0, L_0x6000016ad490;  alias, 1 drivers
v0x600000ff7ba0_0 .net "axi_wready", 0 0, v0x600000ff3600_0;  1 drivers
v0x600000ff7c30_0 .net "axi_wvalid", 0 0, L_0x6000016ad500;  alias, 1 drivers
v0x600000ff7cc0_0 .net "clk", 0 0, v0x600000ff3720_0;  1 drivers
v0x600000ff7d50_0 .net "dma_lcp_done", 0 0, L_0x6000016ad0a0;  1 drivers
v0x600000ff7de0_0 .net "dma_lcp_ready", 0 0, L_0x600000cb9ea0;  1 drivers
v0x600000ff7e70_0 .net "dma_sram_addr", 19 0, v0x600000f94e10_0;  1 drivers
v0x600000ff7f00_0 .net "dma_sram_rdata", 255 0, L_0x6000016ad880;  1 drivers
v0x600000ff0000_0 .net "dma_sram_re", 0 0, L_0x6000016ad260;  1 drivers
v0x600000ff0090_0 .net "dma_sram_ready", 0 0, L_0x600000cbad00;  1 drivers
v0x600000ff0120_0 .net "dma_sram_wdata", 255 0, L_0x6000016ad180;  1 drivers
v0x600000ff01b0_0 .net "dma_sram_we", 0 0, L_0x6000016ad1f0;  1 drivers
v0x600000ff0240_0 .net "global_sync_in", 0 0, v0x600000ff3840_0;  1 drivers
v0x600000ff02d0 .array "instr_mem", 4095 0, 127 0;
v0x600000ff0360_0 .var "instr_rdata_reg", 127 0;
v0x600000ff03f0_0 .var "instr_valid_reg", 0 0;
v0x600000ff0480_0 .net "lcp_dma_cmd", 127 0, v0x600000f96910_0;  1 drivers
v0x600000ff0510_0 .net "lcp_dma_valid", 0 0, L_0x6000016a15e0;  1 drivers
v0x600000ff05a0_0 .net "lcp_imem_addr", 19 0, L_0x6000016a1810;  1 drivers
v0x600000ff0630_0 .net "lcp_imem_data", 127 0, v0x600000ff0360_0;  1 drivers
v0x600000ff06c0_0 .net "lcp_imem_re", 0 0, L_0x6000016a1880;  1 drivers
v0x600000ff0750_0 .net "lcp_imem_valid", 0 0, L_0x6000016a2290;  1 drivers
v0x600000ff07e0_0 .net "lcp_mxu_cmd", 127 0, v0x600000f97600_0;  1 drivers
v0x600000ff0870_0 .net "lcp_mxu_valid", 0 0, L_0x6000016a17a0;  1 drivers
v0x600000ff0900_0 .net "lcp_vpu_cmd", 127 0, v0x600000f90240_0;  1 drivers
v0x600000ff0990_0 .net "lcp_vpu_valid", 0 0, L_0x6000016a16c0;  1 drivers
v0x600000ff0a20_0 .net "mxu_a_addr", 19 0, L_0x600000cbf8e0;  1 drivers
v0x600000ff0ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000016ad7a0;  1 drivers
v0x600000ff0b40_0 .net "mxu_a_re", 0 0, L_0x600000cbf980;  1 drivers
v0x600000ff0bd0_0 .net "mxu_a_ready", 0 0, L_0x600000cbabc0;  1 drivers
v0x600000ff0c60_0 .net "mxu_cfg_k", 15 0, L_0x600000cb1860;  1 drivers
v0x600000ff0cf0_0 .net "mxu_cfg_m", 15 0, L_0x600000cb1720;  1 drivers
v0x600000ff0d80_0 .net "mxu_cfg_n", 15 0, L_0x600000cb17c0;  1 drivers
v0x600000ff0e10_0 .var "mxu_col_cnt", 4 0;
v0x600000ff0ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600000ff0f30_0 .var "mxu_done_reg", 0 0;
v0x600000ff0fc0_0 .net "mxu_dst_addr", 15 0, L_0x600000cb1540;  1 drivers
v0x600000ff1050_0 .net "mxu_lcp_done", 0 0, L_0x6000016acd20;  1 drivers
v0x600000ff10e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000016accb0;  1 drivers
v0x600000ff1170_0 .net "mxu_o_addr", 19 0, L_0x600000cbfb60;  1 drivers
v0x600000ff1200_0 .net "mxu_o_ready", 0 0, L_0x600000cbac60;  1 drivers
v0x600000ff1290_0 .net "mxu_o_wdata", 255 0, L_0x600000cbfd40;  1 drivers
v0x600000ff1320_0 .net "mxu_o_we", 0 0, L_0x6000016acc40;  1 drivers
v0x600000ff13b0_0 .var "mxu_out_cnt", 15 0;
v0x600000ff1440_0 .var "mxu_ready_reg", 0 0;
v0x600000ff14d0_0 .net "mxu_src0_addr", 15 0, L_0x600000cb15e0;  1 drivers
v0x600000ff1560_0 .net "mxu_src1_addr", 15 0, L_0x600000cb1680;  1 drivers
v0x600000ff15f0_0 .var "mxu_start_array", 0 0;
v0x600000ff1680_0 .var "mxu_start_array_d", 0 0;
v0x600000ff1710_0 .var "mxu_state", 2 0;
v0x600000ff17a0_0 .net "mxu_subop", 7 0, L_0x600000cb14a0;  1 drivers
v0x600000ff1830_0 .net "mxu_w_addr", 19 0, L_0x600000cbf660;  1 drivers
v0x600000ff18c0_0 .net "mxu_w_rdata", 255 0, v0x600000f8b8d0_0;  1 drivers
v0x600000ff1950_0 .net "mxu_w_re", 0 0, L_0x600000cbf700;  1 drivers
v0x600000ff19e0_0 .net "mxu_w_ready", 0 0, L_0x600000cbaa80;  1 drivers
v0x600000ff1a70_0 .net "noc_data_write", 0 0, L_0x6000016ad960;  1 drivers
v0x600000ff1b00_0 .net "noc_rx_addr", 19 0, v0x600000ff38d0_0;  1 drivers
v0x600000ff1b90_0 .net "noc_rx_data", 255 0, v0x600000ff3960_0;  1 drivers
v0x600000ff1c20_0 .net "noc_rx_is_instr", 0 0, v0x600000ff39f0_0;  1 drivers
v0x600000ff1cb0_0 .net "noc_rx_ready", 0 0, L_0x600000cbada0;  alias, 1 drivers
v0x600000ff1d40_0 .net "noc_rx_valid", 0 0, v0x600000ff3b10_0;  1 drivers
v0x600000ff1dd0_0 .net "noc_tx_addr", 19 0, L_0x16009a9f8;  alias, 1 drivers
v0x600000ff1e60_0 .net "noc_tx_data", 255 0, L_0x16009a9b0;  alias, 1 drivers
v0x600000ff1ef0_0 .net "noc_tx_ready", 0 0, v0x600000ff3cc0_0;  1 drivers
v0x600000ff1f80_0 .net "noc_tx_valid", 0 0, L_0x16009aa40;  alias, 1 drivers
v0x600000ff2010_0 .net "rst_n", 0 0, v0x600000ffc090_0;  1 drivers
v0x600000ff20a0_0 .net "sync_grant", 0 0, v0x600000ffc120_0;  1 drivers
v0x600000ff2130_0 .net "sync_request", 0 0, L_0x6000016a1340;  alias, 1 drivers
v0x600000ff21c0_0 .net "systolic_busy", 0 0, L_0x6000016aca80;  1 drivers
v0x600000ff2250_0 .net "systolic_done", 0 0, L_0x600000cbf020;  1 drivers
v0x600000ff22e0_0 .net "systolic_result", 127 0, L_0x600000cbebc0;  1 drivers
v0x600000ff2370_0 .net "systolic_result_valid", 0 0, L_0x6000016acb60;  1 drivers
v0x600000ff2400_0 .net "tpc_busy", 0 0, L_0x6000016a1500;  alias, 1 drivers
v0x600000ff2490_0 .net "tpc_done", 0 0, L_0x6000016a13b0;  alias, 1 drivers
v0x600000ff2520_0 .net "tpc_error", 0 0, L_0x6000016a12d0;  alias, 1 drivers
v0x600000ff25b0_0 .net "tpc_start", 0 0, v0x600000ffc3f0_0;  1 drivers
v0x600000ff2640_0 .net "tpc_start_pc", 19 0, v0x600000ffc480_0;  1 drivers
v0x600000ff26d0_0 .net "vpu_lcp_done", 0 0, L_0x6000016ace70;  1 drivers
v0x600000ff2760_0 .net "vpu_lcp_ready", 0 0, L_0x600000cb99a0;  1 drivers
v0x600000ff27f0_0 .net "vpu_sram_addr", 19 0, v0x600000ff5710_0;  1 drivers
v0x600000ff2880_0 .net "vpu_sram_rdata", 255 0, L_0x6000016ad810;  1 drivers
v0x600000ff2910_0 .net "vpu_sram_re", 0 0, L_0x6000016ad030;  1 drivers
v0x600000ff29a0_0 .net "vpu_sram_ready", 0 0, L_0x600000cbab20;  1 drivers
v0x600000ff2a30_0 .net "vpu_sram_wdata", 255 0, L_0x6000016acf50;  1 drivers
v0x600000ff2ac0_0 .net "vpu_sram_we", 0 0, L_0x6000016acfc0;  1 drivers
v0x600000ff2b50_0 .var "weight_load_col_d", 1 0;
v0x600000ff2be0_0 .var "weight_load_en_d", 0 0;
L_0x600000cb14a0 .part v0x600000f97600_0, 112, 8;
L_0x600000cb1540 .part v0x600000f97600_0, 96, 16;
L_0x600000cb15e0 .part v0x600000f97600_0, 80, 16;
L_0x600000cb1680 .part v0x600000f97600_0, 64, 16;
L_0x600000cb1720 .part v0x600000f97600_0, 48, 16;
L_0x600000cb17c0 .part v0x600000f97600_0, 32, 16;
L_0x600000cb1860 .part v0x600000f97600_0, 16, 16;
L_0x600000cbf480 .part v0x600000f8b8d0_0, 0, 32;
L_0x600000cbf520 .concat [ 16 4 0 0], L_0x600000cb1680, L_0x16009a530;
L_0x600000cbf5c0 .concat [ 5 15 0 0], v0x600000ff0e10_0, L_0x16009a578;
L_0x600000cbf660 .arith/sum 20, L_0x600000cbf520, L_0x600000cbf5c0;
L_0x600000cbf700 .cmp/eq 3, v0x600000ff1710_0, L_0x16009a5c0;
L_0x600000cbf7a0 .concat [ 16 4 0 0], L_0x600000cb15e0, L_0x16009a608;
L_0x600000cbf840 .concat [ 16 4 0 0], v0x600000ff0ea0_0, L_0x16009a650;
L_0x600000cbf8e0 .arith/sum 20, L_0x600000cbf7a0, L_0x600000cbf840;
L_0x600000cbf980 .cmp/eq 3, v0x600000ff1710_0, L_0x16009a698;
L_0x600000cbfa20 .concat [ 16 4 0 0], L_0x600000cb1540, L_0x16009a6e0;
L_0x600000cbfac0 .concat [ 16 4 0 0], v0x600000ff13b0_0, L_0x16009a728;
L_0x600000cbfb60 .arith/sum 20, L_0x600000cbfa20, L_0x600000cbfac0;
L_0x600000cbfca0 .part L_0x600000cbebc0, 0, 128;
L_0x600000cbfd40 .concat [ 128 128 0 0], L_0x600000cbfca0, L_0x16009a770;
L_0x600000cbfc00 .cmp/eq 3, v0x600000ff1710_0, L_0x16009a7b8;
L_0x600000cbfde0 .cmp/eq 3, v0x600000ff1710_0, L_0x16009a800;
L_0x600000cbada0 .reduce/nor L_0x6000016a1500;
L_0x600000cbae40 .reduce/nor v0x600000ff39f0_0;
S_0x159694f80 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x15966b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15981b400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15981b440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15981b480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15981b4c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15981b500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15981b540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15981b580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15981b5c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15981b600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15981b640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15981b680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15981b6c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15981b700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15981b740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15981b780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15981b7c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15981b800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15981b840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15981b880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15981b8c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15981b900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000016ad0a0 .functor BUFZ 1, v0x600000f94510_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad180 .functor BUFZ 256, v0x600000f95170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000016ad1f0 .functor BUFZ 1, v0x600000f95290_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad260 .functor BUFZ 1, v0x600000f94fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad2d0 .functor BUFZ 40, v0x600000fab450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000016ad340 .functor BUFZ 8, v0x600000fab570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000016ad3b0 .functor BUFZ 1, v0x600000fab720_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad420 .functor BUFZ 256, v0x600000fabcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000016ad490 .functor BUFZ 1, v0x600000fabde0_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad500 .functor BUFZ 1, v0x600000fac6c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad570 .functor BUFZ 40, v0x600000fab060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000016ad5e0 .functor BUFZ 8, v0x600000fab180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000016ad6c0 .functor BUFZ 1, v0x600000fab330_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad730 .functor BUFZ 1, v0x600000fabb10_0, C4<0>, C4<0>, C4<0>;
L_0x16009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000faaf40_0 .net/2u *"_ivl_14", 3 0, L_0x16009a920;  1 drivers
v0x600000faafd0_0 .net "axi_araddr", 39 0, L_0x6000016ad570;  alias, 1 drivers
v0x600000fab060_0 .var "axi_araddr_reg", 39 0;
v0x600000fab0f0_0 .net "axi_arlen", 7 0, L_0x6000016ad5e0;  alias, 1 drivers
v0x600000fab180_0 .var "axi_arlen_reg", 7 0;
v0x600000fab210_0 .net "axi_arready", 0 0, v0x600000ff2d90_0;  alias, 1 drivers
v0x600000fab2a0_0 .net "axi_arvalid", 0 0, L_0x6000016ad6c0;  alias, 1 drivers
v0x600000fab330_0 .var "axi_arvalid_reg", 0 0;
v0x600000fab3c0_0 .net "axi_awaddr", 39 0, L_0x6000016ad2d0;  alias, 1 drivers
v0x600000fab450_0 .var "axi_awaddr_reg", 39 0;
v0x600000fab4e0_0 .net "axi_awlen", 7 0, L_0x6000016ad340;  alias, 1 drivers
v0x600000fab570_0 .var "axi_awlen_reg", 7 0;
v0x600000fab600_0 .net "axi_awready", 0 0, v0x600000ff2fd0_0;  alias, 1 drivers
v0x600000fab690_0 .net "axi_awvalid", 0 0, L_0x6000016ad3b0;  alias, 1 drivers
v0x600000fab720_0 .var "axi_awvalid_reg", 0 0;
v0x600000fab7b0_0 .net "axi_bready", 0 0, L_0x16009a968;  alias, 1 drivers
v0x600000fab840_0 .net "axi_bresp", 1 0, v0x600000ff3180_0;  alias, 1 drivers
v0x600000fab8d0_0 .net "axi_bvalid", 0 0, v0x600000ff3210_0;  alias, 1 drivers
v0x600000fab960_0 .net "axi_rdata", 255 0, v0x600000ff32a0_0;  alias, 1 drivers
v0x600000fab9f0_0 .net "axi_rlast", 0 0, v0x600000ff3330_0;  alias, 1 drivers
v0x600000faba80_0 .net "axi_rready", 0 0, L_0x6000016ad730;  alias, 1 drivers
v0x600000fabb10_0 .var "axi_rready_reg", 0 0;
v0x600000fabba0_0 .net "axi_rvalid", 0 0, v0x600000ff3450_0;  alias, 1 drivers
v0x600000fabc30_0 .net "axi_wdata", 255 0, L_0x6000016ad420;  alias, 1 drivers
v0x600000fabcc0_0 .var "axi_wdata_reg", 255 0;
v0x600000fabd50_0 .net "axi_wlast", 0 0, L_0x6000016ad490;  alias, 1 drivers
v0x600000fabde0_0 .var "axi_wlast_reg", 0 0;
v0x600000fabe70_0 .net "axi_wready", 0 0, v0x600000ff3600_0;  alias, 1 drivers
v0x600000fabf00_0 .net "axi_wvalid", 0 0, L_0x6000016ad500;  alias, 1 drivers
v0x600000fac6c0_0 .var "axi_wvalid_reg", 0 0;
v0x600000fac630_0 .net "cfg_cols", 11 0, L_0x600000cb9cc0;  1 drivers
v0x600000f94000_0 .net "cfg_rows", 11 0, L_0x600000cb9c20;  1 drivers
v0x600000f94090_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f94120_0 .net "cmd", 127 0, v0x600000f96910_0;  alias, 1 drivers
v0x600000f941b0_0 .net "cmd_done", 0 0, L_0x6000016ad0a0;  alias, 1 drivers
v0x600000f94240_0 .net "cmd_ready", 0 0, L_0x600000cb9ea0;  alias, 1 drivers
v0x600000f942d0_0 .net "cmd_valid", 0 0, L_0x6000016a15e0;  alias, 1 drivers
v0x600000f94360_0 .var "col_count", 11 0;
v0x600000f943f0_0 .var "cols_cfg", 11 0;
v0x600000f94480_0 .var "data_buf", 255 0;
v0x600000f94510_0 .var "done_reg", 0 0;
v0x600000f945a0_0 .net "ext_addr", 39 0, L_0x600000cb9ae0;  1 drivers
v0x600000f94630_0 .var "ext_base", 39 0;
v0x600000f946c0_0 .var "ext_ptr", 39 0;
v0x600000f94750_0 .net "ext_stride", 11 0, L_0x600000cb9d60;  1 drivers
v0x600000f947e0_0 .var "ext_stride_cfg", 11 0;
v0x600000f94870_0 .net "int_addr", 19 0, L_0x600000cb9b80;  1 drivers
v0x600000f94900_0 .var "int_base", 19 0;
v0x600000f94990_0 .var "int_ptr", 19 0;
v0x600000f94a20_0 .net "int_stride", 11 0, L_0x600000cb9e00;  1 drivers
v0x600000f94ab0_0 .var "int_stride_cfg", 11 0;
v0x600000f94b40_0 .var "op_type", 7 0;
v0x600000f94bd0_0 .var "row_count", 11 0;
v0x600000f94c60_0 .var "rows_cfg", 11 0;
v0x600000f94cf0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f94d80_0 .net "sram_addr", 19 0, v0x600000f94e10_0;  alias, 1 drivers
v0x600000f94e10_0 .var "sram_addr_reg", 19 0;
v0x600000f94ea0_0 .net "sram_rdata", 255 0, L_0x6000016ad880;  alias, 1 drivers
v0x600000f94f30_0 .net "sram_re", 0 0, L_0x6000016ad260;  alias, 1 drivers
v0x600000f94fc0_0 .var "sram_re_reg", 0 0;
v0x600000f95050_0 .net "sram_ready", 0 0, L_0x600000cbad00;  alias, 1 drivers
v0x600000f950e0_0 .net "sram_wdata", 255 0, L_0x6000016ad180;  alias, 1 drivers
v0x600000f95170_0 .var "sram_wdata_reg", 255 0;
v0x600000f95200_0 .net "sram_we", 0 0, L_0x6000016ad1f0;  alias, 1 drivers
v0x600000f95290_0 .var "sram_we_reg", 0 0;
v0x600000f95320_0 .var "state", 3 0;
v0x600000f953b0_0 .net "subop", 7 0, L_0x600000cb9a40;  1 drivers
E_0x6000028ed8c0/0 .event negedge, v0x600000f94cf0_0;
E_0x6000028ed8c0/1 .event posedge, v0x600000f94090_0;
E_0x6000028ed8c0 .event/or E_0x6000028ed8c0/0, E_0x6000028ed8c0/1;
L_0x600000cb9a40 .part v0x600000f96910_0, 112, 8;
L_0x600000cb9ae0 .part v0x600000f96910_0, 72, 40;
L_0x600000cb9b80 .part v0x600000f96910_0, 52, 20;
L_0x600000cb9c20 .part v0x600000f96910_0, 40, 12;
L_0x600000cb9cc0 .part v0x600000f96910_0, 28, 12;
L_0x600000cb9d60 .part v0x600000f96910_0, 16, 12;
L_0x600000cb9e00 .part v0x600000f96910_0, 4, 12;
L_0x600000cb9ea0 .cmp/eq 4, v0x600000f95320_0, L_0x16009a920;
S_0x15966ace0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x15966b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x15980f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x15980f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x15980f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x15980f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x15980f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x15980f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x15980f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x15980f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x15980f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x15980f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x15980f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x15980f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x15980f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x15980f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x15980f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x15980f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x15980f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x15980f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x15980f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x15980f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x15980f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x15980f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x15980f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x15980f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x15980fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x15980fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x15980fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000016a2300 .functor AND 1, L_0x600000cb0820, L_0x600000cb05a0, C4<1>, C4<1>;
L_0x6000016a1a40 .functor AND 1, L_0x6000016a2300, L_0x600000cb0dc0, C4<1>, C4<1>;
L_0x6000016a1810 .functor BUFZ 20, v0x600000f96f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000016a1880 .functor BUFZ 1, v0x600000f970f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000016a17a0 .functor BUFZ 1, v0x600000f97840_0, C4<0>, C4<0>, C4<0>;
L_0x6000016a16c0 .functor BUFZ 1, v0x600000f90480_0, C4<0>, C4<0>, C4<0>;
L_0x6000016a15e0 .functor BUFZ 1, v0x600000f96b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000016a1490 .functor AND 1, L_0x600000cb1220, L_0x600000cb12c0, C4<1>, C4<1>;
L_0x6000016a1500 .functor AND 1, L_0x6000016a1490, L_0x600000cb1360, C4<1>, C4<1>;
L_0x6000016a13b0 .functor BUFZ 1, v0x600000f96c70_0, C4<0>, C4<0>, C4<0>;
L_0x6000016a12d0 .functor BUFZ 1, v0x600000f96d90_0, C4<0>, C4<0>, C4<0>;
L_0x6000016a1340 .functor BUFZ 1, v0x600000f90090_0, C4<0>, C4<0>, C4<0>;
L_0x160098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f954d0_0 .net *"_ivl_11", 23 0, L_0x160098010;  1 drivers
L_0x160098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95560_0 .net/2u *"_ivl_12", 31 0, L_0x160098058;  1 drivers
v0x600000f955f0_0 .net *"_ivl_14", 0 0, L_0x600000cb0820;  1 drivers
v0x600000f95680_0 .net *"_ivl_16", 31 0, L_0x600000cb0640;  1 drivers
L_0x1600980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95710_0 .net *"_ivl_19", 23 0, L_0x1600980a0;  1 drivers
L_0x1600980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f957a0_0 .net/2u *"_ivl_20", 31 0, L_0x1600980e8;  1 drivers
v0x600000f95830_0 .net *"_ivl_22", 0 0, L_0x600000cb05a0;  1 drivers
v0x600000f958c0_0 .net *"_ivl_25", 0 0, L_0x6000016a2300;  1 drivers
v0x600000f95950_0 .net *"_ivl_26", 31 0, L_0x600000cb0500;  1 drivers
L_0x160098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f959e0_0 .net *"_ivl_29", 23 0, L_0x160098130;  1 drivers
L_0x160098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95a70_0 .net/2u *"_ivl_30", 31 0, L_0x160098178;  1 drivers
v0x600000f95b00_0 .net *"_ivl_32", 0 0, L_0x600000cb0dc0;  1 drivers
v0x600000f95b90_0 .net *"_ivl_36", 31 0, L_0x600000cb0e60;  1 drivers
L_0x1600981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95c20_0 .net *"_ivl_39", 23 0, L_0x1600981c0;  1 drivers
L_0x160098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95cb0_0 .net/2u *"_ivl_40", 31 0, L_0x160098208;  1 drivers
v0x600000f95d40_0 .net *"_ivl_44", 31 0, L_0x600000cb0fa0;  1 drivers
L_0x160098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95dd0_0 .net *"_ivl_47", 23 0, L_0x160098250;  1 drivers
L_0x160098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95e60_0 .net/2u *"_ivl_48", 31 0, L_0x160098298;  1 drivers
v0x600000f95ef0_0 .net *"_ivl_52", 31 0, L_0x600000cb10e0;  1 drivers
L_0x1600982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f95f80_0 .net *"_ivl_55", 23 0, L_0x1600982e0;  1 drivers
L_0x160098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f96010_0 .net/2u *"_ivl_56", 31 0, L_0x160098328;  1 drivers
L_0x160098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000f960a0_0 .net/2u *"_ivl_76", 3 0, L_0x160098370;  1 drivers
v0x600000f96130_0 .net *"_ivl_78", 0 0, L_0x600000cb1220;  1 drivers
v0x600000f961c0_0 .net *"_ivl_8", 31 0, L_0x600000cb0d20;  1 drivers
L_0x1600983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600000f96250_0 .net/2u *"_ivl_80", 3 0, L_0x1600983b8;  1 drivers
v0x600000f962e0_0 .net *"_ivl_82", 0 0, L_0x600000cb12c0;  1 drivers
v0x600000f96370_0 .net *"_ivl_85", 0 0, L_0x6000016a1490;  1 drivers
L_0x160098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600000f96400_0 .net/2u *"_ivl_86", 3 0, L_0x160098400;  1 drivers
v0x600000f96490_0 .net *"_ivl_88", 0 0, L_0x600000cb1360;  1 drivers
v0x600000f96520_0 .net "all_done", 0 0, L_0x6000016a1a40;  1 drivers
v0x600000f965b0_0 .net "busy", 0 0, L_0x6000016a1500;  alias, 1 drivers
v0x600000f96640_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f966d0_0 .var "decoded_opcode", 7 0;
v0x600000f96760_0 .var "decoded_subop", 7 0;
v0x600000f967f0_0 .net "dma_clear", 0 0, L_0x600000cb1180;  1 drivers
v0x600000f96880_0 .net "dma_cmd", 127 0, v0x600000f96910_0;  alias, 1 drivers
v0x600000f96910_0 .var "dma_cmd_reg", 127 0;
v0x600000f969a0_0 .net "dma_done", 0 0, L_0x6000016ad0a0;  alias, 1 drivers
v0x600000f96a30_0 .net "dma_ready", 0 0, L_0x600000cb9ea0;  alias, 1 drivers
v0x600000f96ac0_0 .net "dma_valid", 0 0, L_0x6000016a15e0;  alias, 1 drivers
v0x600000f96b50_0 .var "dma_valid_reg", 0 0;
v0x600000f96be0_0 .net "done", 0 0, L_0x6000016a13b0;  alias, 1 drivers
v0x600000f96c70_0 .var "done_reg", 0 0;
v0x600000f96d00_0 .net "error", 0 0, L_0x6000016a12d0;  alias, 1 drivers
v0x600000f96d90_0 .var "error_reg", 0 0;
v0x600000f96e20_0 .net "global_sync_in", 0 0, v0x600000ff3840_0;  alias, 1 drivers
v0x600000f96eb0_0 .net "imem_addr", 19 0, L_0x6000016a1810;  alias, 1 drivers
v0x600000f96f40_0 .var "imem_addr_reg", 19 0;
v0x600000f96fd0_0 .net "imem_data", 127 0, v0x600000ff0360_0;  alias, 1 drivers
v0x600000f97060_0 .net "imem_re", 0 0, L_0x6000016a1880;  alias, 1 drivers
v0x600000f970f0_0 .var "imem_re_reg", 0 0;
v0x600000f97180_0 .net "imem_valid", 0 0, L_0x6000016a2290;  alias, 1 drivers
v0x600000f97210_0 .var "instr_reg", 127 0;
v0x600000f972a0_0 .net "loop_count", 15 0, L_0x600000cb0be0;  1 drivers
v0x600000f97330 .array "loop_counter", 3 0, 15 0;
v0x600000f973c0_0 .var "loop_sp", 1 0;
v0x600000f97450 .array "loop_start_addr", 3 0, 19 0;
v0x600000f974e0_0 .net "mxu_clear", 0 0, L_0x600000cb0f00;  1 drivers
v0x600000f97570_0 .net "mxu_cmd", 127 0, v0x600000f97600_0;  alias, 1 drivers
v0x600000f97600_0 .var "mxu_cmd_reg", 127 0;
v0x600000f97690_0 .net "mxu_done", 0 0, L_0x6000016acd20;  alias, 1 drivers
v0x600000f97720_0 .net "mxu_ready", 0 0, L_0x6000016accb0;  alias, 1 drivers
v0x600000f977b0_0 .net "mxu_valid", 0 0, L_0x6000016a17a0;  alias, 1 drivers
v0x600000f97840_0 .var "mxu_valid_reg", 0 0;
v0x600000f978d0_0 .net "opcode", 7 0, L_0x600000cb0aa0;  1 drivers
v0x600000f97960_0 .var "pc", 19 0;
v0x600000f979f0_0 .var "pending_dma", 7 0;
v0x600000f97a80_0 .var "pending_mxu", 7 0;
v0x600000f97b10_0 .var "pending_vpu", 7 0;
v0x600000f97ba0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f97c30_0 .net "start", 0 0, v0x600000ffc3f0_0;  alias, 1 drivers
v0x600000f97cc0_0 .net "start_pc", 19 0, v0x600000ffc480_0;  alias, 1 drivers
v0x600000f97d50_0 .var "state", 3 0;
v0x600000f97de0_0 .net "subop", 7 0, L_0x600000cb0b40;  1 drivers
v0x600000f97e70_0 .net "sync_grant", 0 0, v0x600000ffc120_0;  alias, 1 drivers
v0x600000f97f00_0 .net "sync_mask", 7 0, L_0x600000cb0c80;  1 drivers
v0x600000f90000_0 .net "sync_request", 0 0, L_0x6000016a1340;  alias, 1 drivers
v0x600000f90090_0 .var "sync_request_reg", 0 0;
v0x600000f90120_0 .net "vpu_clear", 0 0, L_0x600000cb1040;  1 drivers
v0x600000f901b0_0 .net "vpu_cmd", 127 0, v0x600000f90240_0;  alias, 1 drivers
v0x600000f90240_0 .var "vpu_cmd_reg", 127 0;
v0x600000f902d0_0 .net "vpu_done", 0 0, L_0x6000016ace70;  alias, 1 drivers
v0x600000f90360_0 .net "vpu_ready", 0 0, L_0x600000cb99a0;  alias, 1 drivers
v0x600000f903f0_0 .net "vpu_valid", 0 0, L_0x6000016a16c0;  alias, 1 drivers
v0x600000f90480_0 .var "vpu_valid_reg", 0 0;
L_0x600000cb0aa0 .part v0x600000ff0360_0, 120, 8;
L_0x600000cb0b40 .part v0x600000ff0360_0, 112, 8;
L_0x600000cb0be0 .part v0x600000ff0360_0, 32, 16;
L_0x600000cb0c80 .part v0x600000ff0360_0, 104, 8;
L_0x600000cb0d20 .concat [ 8 24 0 0], v0x600000f97a80_0, L_0x160098010;
L_0x600000cb0820 .cmp/eq 32, L_0x600000cb0d20, L_0x160098058;
L_0x600000cb0640 .concat [ 8 24 0 0], v0x600000f97b10_0, L_0x1600980a0;
L_0x600000cb05a0 .cmp/eq 32, L_0x600000cb0640, L_0x1600980e8;
L_0x600000cb0500 .concat [ 8 24 0 0], v0x600000f979f0_0, L_0x160098130;
L_0x600000cb0dc0 .cmp/eq 32, L_0x600000cb0500, L_0x160098178;
L_0x600000cb0e60 .concat [ 8 24 0 0], v0x600000f97a80_0, L_0x1600981c0;
L_0x600000cb0f00 .cmp/eq 32, L_0x600000cb0e60, L_0x160098208;
L_0x600000cb0fa0 .concat [ 8 24 0 0], v0x600000f97b10_0, L_0x160098250;
L_0x600000cb1040 .cmp/eq 32, L_0x600000cb0fa0, L_0x160098298;
L_0x600000cb10e0 .concat [ 8 24 0 0], v0x600000f979f0_0, L_0x1600982e0;
L_0x600000cb1180 .cmp/eq 32, L_0x600000cb10e0, L_0x160098328;
L_0x600000cb1220 .cmp/ne 4, v0x600000f97d50_0, L_0x160098370;
L_0x600000cb12c0 .cmp/ne 4, v0x600000f97d50_0, L_0x1600983b8;
L_0x600000cb1360 .cmp/ne 4, v0x600000f97d50_0, L_0x160098400;
S_0x15966a8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x15966ace0;
 .timescale 0 0;
v0x600000f95440_0 .var/i "i", 31 0;
S_0x159690730 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x15966b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x15968e0e0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x15968e120 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x15968e160 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x15968e1a0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x15968e1e0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x15968e220 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x15968e260 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x15968e2a0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000016ac850 .functor OR 1, L_0x600000cbec60, L_0x600000cbed00, C4<0>, C4<0>;
L_0x6000016ac8c0 .functor AND 1, L_0x600000cbeda0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016ac930 .functor AND 1, L_0x6000016ac8c0, L_0x600000cbee40, C4<1>, C4<1>;
L_0x6000016ac9a0 .functor OR 1, L_0x6000016ac850, L_0x6000016ac930, C4<0>, C4<0>;
L_0x6000016aca10 .functor BUFZ 1, L_0x6000016ac9a0, C4<0>, C4<0>, C4<0>;
L_0x6000016aca80 .functor AND 1, L_0x600000cbeee0, L_0x600000cbef80, C4<1>, C4<1>;
L_0x6000016acaf0 .functor AND 1, L_0x600000cbf160, L_0x600000cbf200, C4<1>, C4<1>;
L_0x6000016acb60 .functor AND 1, L_0x6000016acaf0, L_0x600000cbf3e0, C4<1>, C4<1>;
v0x600000f8ed00_0 .net *"_ivl_101", 0 0, L_0x600000cbf3e0;  1 drivers
L_0x16009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f8ed90_0 .net/2u *"_ivl_37", 2 0, L_0x16009a188;  1 drivers
v0x600000f8ee20_0 .net *"_ivl_39", 0 0, L_0x600000cbec60;  1 drivers
L_0x16009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000f8eeb0_0 .net/2u *"_ivl_41", 2 0, L_0x16009a1d0;  1 drivers
v0x600000f8ef40_0 .net *"_ivl_43", 0 0, L_0x600000cbed00;  1 drivers
v0x600000f8efd0_0 .net *"_ivl_46", 0 0, L_0x6000016ac850;  1 drivers
L_0x16009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f8f060_0 .net/2u *"_ivl_47", 2 0, L_0x16009a218;  1 drivers
v0x600000f8f0f0_0 .net *"_ivl_49", 0 0, L_0x600000cbeda0;  1 drivers
v0x600000f8f180_0 .net *"_ivl_52", 0 0, L_0x6000016ac8c0;  1 drivers
v0x600000f8f210_0 .net *"_ivl_54", 0 0, L_0x600000cbee40;  1 drivers
v0x600000f8f2a0_0 .net *"_ivl_56", 0 0, L_0x6000016ac930;  1 drivers
L_0x16009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f8f330_0 .net/2u *"_ivl_61", 2 0, L_0x16009a260;  1 drivers
v0x600000f8f3c0_0 .net *"_ivl_63", 0 0, L_0x600000cbeee0;  1 drivers
L_0x16009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000f8f450_0 .net/2u *"_ivl_65", 2 0, L_0x16009a2a8;  1 drivers
v0x600000f8f4e0_0 .net *"_ivl_67", 0 0, L_0x600000cbef80;  1 drivers
L_0x16009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000f8f570_0 .net/2u *"_ivl_71", 2 0, L_0x16009a2f0;  1 drivers
L_0x16009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f8f600_0 .net/2u *"_ivl_75", 2 0, L_0x16009a338;  1 drivers
L_0x16009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000f8f690_0 .net/2u *"_ivl_81", 2 0, L_0x16009a3c8;  1 drivers
v0x600000f8f720_0 .net *"_ivl_83", 0 0, L_0x600000cbf160;  1 drivers
v0x600000f8f7b0_0 .net *"_ivl_85", 0 0, L_0x600000cbf200;  1 drivers
v0x600000f8f840_0 .net *"_ivl_88", 0 0, L_0x6000016acaf0;  1 drivers
v0x600000f8f8d0_0 .net *"_ivl_89", 31 0, L_0x600000cbf2a0;  1 drivers
L_0x16009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f8f960_0 .net *"_ivl_92", 15 0, L_0x16009a410;  1 drivers
L_0x16009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000f8f9f0_0 .net *"_ivl_93", 31 0, L_0x16009aa88;  1 drivers
L_0x16009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000f8fa80_0 .net/2u *"_ivl_97", 31 0, L_0x16009a458;  1 drivers
v0x600000f8fb10_0 .net *"_ivl_99", 31 0, L_0x600000cbf340;  1 drivers
v0x600000f8fba0_0 .net "act_data", 31 0, v0x600000ff7060_0;  1 drivers
v0x600000f8fc30 .array "act_h", 19 0;
v0x600000f8fc30_0 .net v0x600000f8fc30 0, 7 0, L_0x6000016a1180; 1 drivers
v0x600000f8fc30_1 .net v0x600000f8fc30 1, 7 0, v0x600000f915f0_0; 1 drivers
v0x600000f8fc30_2 .net v0x600000f8fc30 2, 7 0, v0x600000f92b50_0; 1 drivers
v0x600000f8fc30_3 .net v0x600000f8fc30 3, 7 0, v0x600000f9c120_0; 1 drivers
v0x600000f8fc30_4 .net v0x600000f8fc30 4, 7 0, v0x600000f9d680_0; 1 drivers
v0x600000f8fc30_5 .net v0x600000f8fc30 5, 7 0, L_0x6000016a1030; 1 drivers
v0x600000f8fc30_6 .net v0x600000f8fc30 6, 7 0, v0x600000f9ebe0_0; 1 drivers
v0x600000f8fc30_7 .net v0x600000f8fc30 7, 7 0, v0x600000f981b0_0; 1 drivers
v0x600000f8fc30_8 .net v0x600000f8fc30 8, 7 0, v0x600000f99710_0; 1 drivers
v0x600000f8fc30_9 .net v0x600000f8fc30 9, 7 0, v0x600000f9ac70_0; 1 drivers
v0x600000f8fc30_10 .net v0x600000f8fc30 10, 7 0, L_0x6000016a10a0; 1 drivers
v0x600000f8fc30_11 .net v0x600000f8fc30 11, 7 0, v0x600000f84240_0; 1 drivers
v0x600000f8fc30_12 .net v0x600000f8fc30 12, 7 0, v0x600000f857a0_0; 1 drivers
v0x600000f8fc30_13 .net v0x600000f8fc30 13, 7 0, v0x600000f86d00_0; 1 drivers
v0x600000f8fc30_14 .net v0x600000f8fc30 14, 7 0, v0x600000f802d0_0; 1 drivers
v0x600000f8fc30_15 .net v0x600000f8fc30 15, 7 0, L_0x6000016a0f50; 1 drivers
v0x600000f8fc30_16 .net v0x600000f8fc30 16, 7 0, v0x600000f81830_0; 1 drivers
v0x600000f8fc30_17 .net v0x600000f8fc30 17, 7 0, v0x600000f82d90_0; 1 drivers
v0x600000f8fc30_18 .net v0x600000f8fc30 18, 7 0, v0x600000f8c360_0; 1 drivers
v0x600000f8fc30_19 .net v0x600000f8fc30 19, 7 0, v0x600000f8d8c0_0; 1 drivers
v0x600000f8fcc0_0 .net "act_ready", 0 0, L_0x600000cbf0c0;  1 drivers
v0x600000f8fd50_0 .net "act_valid", 0 0, v0x600000ff7180_0;  1 drivers
v0x600000f8fde0_0 .net "busy", 0 0, L_0x6000016aca80;  alias, 1 drivers
v0x600000f8fe70_0 .net "cfg_k_tiles", 15 0, L_0x600000cb1860;  alias, 1 drivers
L_0x16009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000f8ff00_0 .net "clear_acc", 0 0, L_0x16009a4a0;  1 drivers
v0x600000f88000_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f88090_0 .var "cycle_count", 15 0;
v0x600000f88120_0 .var "cycle_count_next", 15 0;
v0x600000f90510_5 .array/port v0x600000f90510, 5;
v0x600000f881b0 .array "deskew_output", 3 0;
v0x600000f881b0_0 .net v0x600000f881b0 0, 31 0, v0x600000f90510_5; 1 drivers
v0x600000f90630_3 .array/port v0x600000f90630, 3;
v0x600000f881b0_1 .net v0x600000f881b0 1, 31 0, v0x600000f90630_3; 1 drivers
v0x600000f90750_1 .array/port v0x600000f90750, 1;
v0x600000f881b0_2 .net v0x600000f881b0 2, 31 0, v0x600000f90750_1; 1 drivers
v0x600000f881b0_3 .net v0x600000f881b0 3, 31 0, L_0x6000016ac620; 1 drivers
v0x600000f88240_0 .net "done", 0 0, L_0x600000cbf020;  alias, 1 drivers
L_0x16009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000f882d0_0 .net "drain_delay", 15 0, L_0x16009a380;  1 drivers
v0x600000f88360_0 .net "pe_enable", 0 0, L_0x6000016ac9a0;  1 drivers
v0x600000f883f0 .array "psum_bottom", 3 0;
v0x600000f883f0_0 .net v0x600000f883f0 0, 31 0, L_0x6000016ac310; 1 drivers
v0x600000f883f0_1 .net v0x600000f883f0 1, 31 0, L_0x6000016ac3f0; 1 drivers
v0x600000f883f0_2 .net v0x600000f883f0 2, 31 0, L_0x6000016ac4d0; 1 drivers
v0x600000f883f0_3 .net v0x600000f883f0 3, 31 0, L_0x6000016ac5b0; 1 drivers
L_0x160098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f88480 .array "psum_v", 19 0;
v0x600000f88480_0 .net v0x600000f88480 0, 31 0, L_0x160098568; 1 drivers
L_0x1600985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f88480_1 .net v0x600000f88480 1, 31 0, L_0x1600985b0; 1 drivers
L_0x1600985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f88480_2 .net v0x600000f88480 2, 31 0, L_0x1600985f8; 1 drivers
L_0x160098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f88480_3 .net v0x600000f88480 3, 31 0, L_0x160098640; 1 drivers
v0x600000f88480_4 .net v0x600000f88480 4, 31 0, v0x600000f91b00_0; 1 drivers
v0x600000f88480_5 .net v0x600000f88480 5, 31 0, v0x600000f93060_0; 1 drivers
v0x600000f88480_6 .net v0x600000f88480 6, 31 0, v0x600000f9c630_0; 1 drivers
v0x600000f88480_7 .net v0x600000f88480 7, 31 0, v0x600000f9db90_0; 1 drivers
v0x600000f88480_8 .net v0x600000f88480 8, 31 0, v0x600000f9f0f0_0; 1 drivers
v0x600000f88480_9 .net v0x600000f88480 9, 31 0, v0x600000f986c0_0; 1 drivers
v0x600000f88480_10 .net v0x600000f88480 10, 31 0, v0x600000f99c20_0; 1 drivers
v0x600000f88480_11 .net v0x600000f88480 11, 31 0, v0x600000f9b180_0; 1 drivers
v0x600000f88480_12 .net v0x600000f88480 12, 31 0, v0x600000f84750_0; 1 drivers
v0x600000f88480_13 .net v0x600000f88480 13, 31 0, v0x600000f85cb0_0; 1 drivers
v0x600000f88480_14 .net v0x600000f88480 14, 31 0, v0x600000f87210_0; 1 drivers
v0x600000f88480_15 .net v0x600000f88480 15, 31 0, v0x600000f807e0_0; 1 drivers
v0x600000f88480_16 .net v0x600000f88480 16, 31 0, v0x600000f81d40_0; 1 drivers
v0x600000f88480_17 .net v0x600000f88480 17, 31 0, v0x600000f832a0_0; 1 drivers
v0x600000f88480_18 .net v0x600000f88480 18, 31 0, v0x600000f8c870_0; 1 drivers
v0x600000f88480_19 .net v0x600000f88480 19, 31 0, v0x600000f8ddd0_0; 1 drivers
v0x600000f88510_0 .net "result_data", 127 0, L_0x600000cbebc0;  alias, 1 drivers
L_0x16009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000f885a0_0 .net "result_ready", 0 0, L_0x16009a4e8;  1 drivers
v0x600000f88630_0 .net "result_valid", 0 0, L_0x6000016acb60;  alias, 1 drivers
v0x600000f886c0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f88750_0 .net "skew_enable", 0 0, L_0x6000016aca10;  1 drivers
v0x600000f887e0 .array "skew_input", 3 0;
v0x600000f887e0_0 .net v0x600000f887e0 0, 7 0, L_0x600000cb19a0; 1 drivers
v0x600000f887e0_1 .net v0x600000f887e0 1, 7 0, L_0x600000cb1ae0; 1 drivers
v0x600000f887e0_2 .net v0x600000f887e0 2, 7 0, L_0x600000cb1c20; 1 drivers
v0x600000f887e0_3 .net v0x600000f887e0 3, 7 0, L_0x600000cb1d60; 1 drivers
v0x600000f88870 .array "skew_output", 3 0;
v0x600000f88870_0 .net v0x600000f88870 0, 7 0, v0x600000f90870_0; 1 drivers
v0x600000f88870_1 .net v0x600000f88870 1, 7 0, v0x600000f90b40_0; 1 drivers
v0x600000f88870_2 .net v0x600000f88870 2, 7 0, v0x600000f90e10_0; 1 drivers
v0x600000f88870_3 .net v0x600000f88870 3, 7 0, v0x600000f910e0_0; 1 drivers
v0x600000f88900_0 .net "start", 0 0, v0x600000ff1680_0;  1 drivers
v0x600000f88990_0 .var "state", 2 0;
v0x600000f88a20_0 .var "state_next", 2 0;
v0x600000f88ab0_0 .net "weight_load_col", 1 0, v0x600000ff2b50_0;  1 drivers
v0x600000f88b40_0 .net "weight_load_data", 31 0, L_0x600000cbf480;  1 drivers
v0x600000f88bd0_0 .net "weight_load_en", 0 0, v0x600000ff2be0_0;  1 drivers
E_0x6000028ee1c0/0 .event anyedge, v0x600000f88990_0, v0x600000f88090_0, v0x600000f88900_0, v0x600000f88bd0_0;
E_0x6000028ee1c0/1 .event anyedge, v0x600000f8fe70_0, v0x600000f882d0_0;
E_0x6000028ee1c0 .event/or E_0x6000028ee1c0/0, E_0x6000028ee1c0/1;
L_0x600000cb1900 .part v0x600000ff7060_0, 0, 8;
L_0x160098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000cb19a0 .functor MUXZ 8, L_0x160098448, L_0x600000cb1900, v0x600000ff7180_0, C4<>;
L_0x600000cb1a40 .part v0x600000ff7060_0, 8, 8;
L_0x160098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000cb1ae0 .functor MUXZ 8, L_0x160098490, L_0x600000cb1a40, v0x600000ff7180_0, C4<>;
L_0x600000cb1b80 .part v0x600000ff7060_0, 16, 8;
L_0x1600984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000cb1c20 .functor MUXZ 8, L_0x1600984d8, L_0x600000cb1b80, v0x600000ff7180_0, C4<>;
L_0x600000cb1cc0 .part v0x600000ff7060_0, 24, 8;
L_0x160098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000cb1d60 .functor MUXZ 8, L_0x160098520, L_0x600000cb1cc0, v0x600000ff7180_0, C4<>;
L_0x600000cb1f40 .part L_0x600000cbf480, 0, 8;
L_0x600000cb2760 .part L_0x600000cbf480, 0, 8;
L_0x600000cb2f80 .part L_0x600000cbf480, 0, 8;
L_0x600000cb37a0 .part L_0x600000cbf480, 0, 8;
L_0x600000cb7b60 .part L_0x600000cbf480, 8, 8;
L_0x600000cb7840 .part L_0x600000cbf480, 8, 8;
L_0x600000cb6bc0 .part L_0x600000cbf480, 8, 8;
L_0x600000cb5f40 .part L_0x600000cbf480, 8, 8;
L_0x600000cb55e0 .part L_0x600000cbf480, 16, 8;
L_0x600000cb4f00 .part L_0x600000cbf480, 16, 8;
L_0x600000cb6260 .part L_0x600000cbf480, 16, 8;
L_0x600000cbc460 .part L_0x600000cbf480, 16, 8;
L_0x600000cbcc80 .part L_0x600000cbf480, 24, 8;
L_0x600000cbd4a0 .part L_0x600000cbf480, 24, 8;
L_0x600000cbdcc0 .part L_0x600000cbf480, 24, 8;
L_0x600000cbe4e0 .part L_0x600000cbf480, 24, 8;
L_0x600000cbebc0 .concat8 [ 32 32 32 32], L_0x6000016ac690, L_0x6000016ac700, L_0x6000016ac770, L_0x6000016ac7e0;
L_0x600000cbec60 .cmp/eq 3, v0x600000f88990_0, L_0x16009a188;
L_0x600000cbed00 .cmp/eq 3, v0x600000f88990_0, L_0x16009a1d0;
L_0x600000cbeda0 .cmp/eq 3, v0x600000f88990_0, L_0x16009a218;
L_0x600000cbee40 .reduce/nor v0x600000ff2be0_0;
L_0x600000cbeee0 .cmp/ne 3, v0x600000f88990_0, L_0x16009a260;
L_0x600000cbef80 .cmp/ne 3, v0x600000f88990_0, L_0x16009a2a8;
L_0x600000cbf020 .cmp/eq 3, v0x600000f88990_0, L_0x16009a2f0;
L_0x600000cbf0c0 .cmp/eq 3, v0x600000f88990_0, L_0x16009a338;
L_0x600000cbf160 .cmp/eq 3, v0x600000f88990_0, L_0x16009a3c8;
L_0x600000cbf200 .cmp/ge 16, v0x600000f88090_0, L_0x16009a380;
L_0x600000cbf2a0 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x16009a410;
L_0x600000cbf340 .arith/sum 32, L_0x16009aa88, L_0x16009a458;
L_0x600000cbf3e0 .cmp/gt 32, L_0x600000cbf340, L_0x600000cbf2a0;
S_0x159689440 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x159690730;
 .timescale 0 0;
P_0x6000013ad900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000013ad940 .param/l "col" 1 7 248, +C4<00>;
L_0x6000016ac310 .functor BUFZ 32, v0x600000f81d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x159686df0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x159689440;
 .timescale 0 0;
v0x600000f90510 .array "delay_stages", 5 0, 31 0;
v0x600000f905a0_0 .var/i "i", 31 0;
S_0x1596847a0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x159690730;
 .timescale 0 0;
P_0x6000013ad980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000013ad9c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000016ac3f0 .functor BUFZ 32, v0x600000f832a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x159682150 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1596847a0;
 .timescale 0 0;
v0x600000f90630 .array "delay_stages", 3 0, 31 0;
v0x600000f906c0_0 .var/i "i", 31 0;
S_0x15967fb00 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x159690730;
 .timescale 0 0;
P_0x6000013ada00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000013ada40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000016ac4d0 .functor BUFZ 32, v0x600000f8c870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x15967d4b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x15967fb00;
 .timescale 0 0;
v0x600000f90750 .array "delay_stages", 1 0, 31 0;
v0x600000f907e0_0 .var/i "i", 31 0;
S_0x15967ae60 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x159690730;
 .timescale 0 0;
P_0x6000013ada80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000013adac0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000016ac5b0 .functor BUFZ 32, v0x600000f8ddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x159678810 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x15967ae60;
 .timescale 0 0;
L_0x6000016ac620 .functor BUFZ 32, L_0x6000016ac5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1596761c0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ee440 .param/l "row" 1 7 142, +C4<00>;
v0x600000f90900_0 .net *"_ivl_1", 7 0, L_0x600000cb1900;  1 drivers
v0x600000f90990_0 .net/2u *"_ivl_2", 7 0, L_0x160098448;  1 drivers
S_0x159673b70 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x1596761c0;
 .timescale 0 0;
v0x600000f90870_0 .var "out_reg", 7 0;
S_0x159671520 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ee4c0 .param/l "row" 1 7 142, +C4<01>;
v0x600000f90bd0_0 .net *"_ivl_1", 7 0, L_0x600000cb1a40;  1 drivers
v0x600000f90c60_0 .net/2u *"_ivl_2", 7 0, L_0x160098490;  1 drivers
S_0x15966eed0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x159671520;
 .timescale 0 0;
v0x600000f90a20 .array "delay_stages", 0 0, 7 0;
v0x600000f90ab0_0 .var/i "i", 31 0;
v0x600000f90b40_0 .var "out_reg", 7 0;
S_0x15966c880 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ee540 .param/l "row" 1 7 142, +C4<010>;
v0x600000f90ea0_0 .net *"_ivl_1", 7 0, L_0x600000cb1b80;  1 drivers
v0x600000f90f30_0 .net/2u *"_ivl_2", 7 0, L_0x1600984d8;  1 drivers
S_0x159620760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x15966c880;
 .timescale 0 0;
v0x600000f90cf0 .array "delay_stages", 1 0, 7 0;
v0x600000f90d80_0 .var/i "i", 31 0;
v0x600000f90e10_0 .var "out_reg", 7 0;
S_0x1596208d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ee5c0 .param/l "row" 1 7 142, +C4<011>;
v0x600000f91170_0 .net *"_ivl_1", 7 0, L_0x600000cb1cc0;  1 drivers
v0x600000f91200_0 .net/2u *"_ivl_2", 7 0, L_0x160098520;  1 drivers
S_0x15960baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x1596208d0;
 .timescale 0 0;
v0x600000f90fc0 .array "delay_stages", 2 0, 7 0;
v0x600000f91050_0 .var/i "i", 31 0;
v0x600000f910e0_0 .var "out_reg", 7 0;
S_0x15960bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ee400 .param/l "row" 1 7 213, +C4<00>;
S_0x159619c40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x15960bc10;
 .timescale 0 0;
P_0x6000028ee680 .param/l "col" 1 7 214, +C4<00>;
L_0x6000016a0fc0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb1ea0, C4<1>, C4<1>;
L_0x6000016a0e70 .functor AND 1, L_0x600000cb2080, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a0ee0 .functor OR 1, L_0x600000cb1fe0, L_0x6000016a0e70, C4<0>, C4<0>;
L_0x6000016a0d90 .functor AND 1, L_0x16009a4a0, L_0x6000016a0ee0, C4<1>, C4<1>;
L_0x6000016a0e00 .functor AND 1, L_0x6000016a0d90, L_0x600000cb21c0, C4<1>, C4<1>;
v0x600000f91dd0_0 .net *"_ivl_0", 2 0, L_0x600000cb1e00;  1 drivers
L_0x160098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f91e60_0 .net/2u *"_ivl_11", 2 0, L_0x160098718;  1 drivers
v0x600000f91ef0_0 .net *"_ivl_13", 0 0, L_0x600000cb1fe0;  1 drivers
L_0x160098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f91f80_0 .net/2u *"_ivl_15", 2 0, L_0x160098760;  1 drivers
v0x600000f92010_0 .net *"_ivl_17", 0 0, L_0x600000cb2080;  1 drivers
v0x600000f920a0_0 .net *"_ivl_20", 0 0, L_0x6000016a0e70;  1 drivers
v0x600000f92130_0 .net *"_ivl_22", 0 0, L_0x6000016a0ee0;  1 drivers
v0x600000f921c0_0 .net *"_ivl_24", 0 0, L_0x6000016a0d90;  1 drivers
v0x600000f92250_0 .net *"_ivl_25", 31 0, L_0x600000cb2120;  1 drivers
L_0x1600987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f922e0_0 .net *"_ivl_28", 15 0, L_0x1600987a8;  1 drivers
L_0x1600987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f92370_0 .net/2u *"_ivl_29", 31 0, L_0x1600987f0;  1 drivers
L_0x160098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f92400_0 .net *"_ivl_3", 0 0, L_0x160098688;  1 drivers
v0x600000f92490_0 .net *"_ivl_31", 0 0, L_0x600000cb21c0;  1 drivers
L_0x1600986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f92520_0 .net/2u *"_ivl_4", 2 0, L_0x1600986d0;  1 drivers
v0x600000f925b0_0 .net *"_ivl_6", 0 0, L_0x600000cb1ea0;  1 drivers
v0x600000f92640_0 .net "do_clear", 0 0, L_0x6000016a0e00;  1 drivers
v0x600000f926d0_0 .net "load_weight", 0 0, L_0x6000016a0fc0;  1 drivers
v0x600000f92760_0 .net "weight_in", 7 0, L_0x600000cb1f40;  1 drivers
L_0x600000cb1e00 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x160098688;
L_0x600000cb1ea0 .cmp/eq 3, L_0x600000cb1e00, L_0x1600986d0;
L_0x600000cb1fe0 .cmp/eq 3, v0x600000f88990_0, L_0x160098718;
L_0x600000cb2080 .cmp/eq 3, v0x600000f88990_0, L_0x160098760;
L_0x600000cb2120 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x1600987a8;
L_0x600000cb21c0 .cmp/eq 32, L_0x600000cb2120, L_0x1600987f0;
S_0x159619db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013adb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013adbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f91290_0 .net *"_ivl_11", 0 0, L_0x600000cb2440;  1 drivers
v0x600000f91320_0 .net *"_ivl_12", 15 0, L_0x600000cb24e0;  1 drivers
v0x600000f913b0_0 .net/s *"_ivl_4", 15 0, L_0x600000cb2260;  1 drivers
v0x600000f91440_0 .net/s *"_ivl_6", 15 0, L_0x600000cb2300;  1 drivers
v0x600000f914d0_0 .net/s "a_signed", 7 0, v0x600000f91680_0;  1 drivers
v0x600000f91560_0 .net "act_in", 7 0, L_0x6000016a1180;  alias, 1 drivers
v0x600000f915f0_0 .var "act_out", 7 0;
v0x600000f91680_0 .var "act_reg", 7 0;
v0x600000f91710_0 .net "clear_acc", 0 0, L_0x6000016a0e00;  alias, 1 drivers
v0x600000f917a0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f91830_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f918c0_0 .net "load_weight", 0 0, L_0x6000016a0fc0;  alias, 1 drivers
v0x600000f91950_0 .net/s "product", 15 0, L_0x600000cb23a0;  1 drivers
v0x600000f919e0_0 .net/s "product_ext", 31 0, L_0x600000cb2580;  1 drivers
v0x600000f91a70_0 .net "psum_in", 31 0, L_0x160098568;  alias, 1 drivers
v0x600000f91b00_0 .var "psum_out", 31 0;
v0x600000f91b90_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f91c20_0 .net/s "w_signed", 7 0, v0x600000f91d40_0;  1 drivers
v0x600000f91cb0_0 .net "weight_in", 7 0, L_0x600000cb1f40;  alias, 1 drivers
v0x600000f91d40_0 .var "weight_reg", 7 0;
L_0x600000cb2260 .extend/s 16, v0x600000f91680_0;
L_0x600000cb2300 .extend/s 16, v0x600000f91d40_0;
L_0x600000cb23a0 .arith/mult 16, L_0x600000cb2260, L_0x600000cb2300;
L_0x600000cb2440 .part L_0x600000cb23a0, 15, 1;
LS_0x600000cb24e0_0_0 .concat [ 1 1 1 1], L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440;
LS_0x600000cb24e0_0_4 .concat [ 1 1 1 1], L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440;
LS_0x600000cb24e0_0_8 .concat [ 1 1 1 1], L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440;
LS_0x600000cb24e0_0_12 .concat [ 1 1 1 1], L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440, L_0x600000cb2440;
L_0x600000cb24e0 .concat [ 4 4 4 4], LS_0x600000cb24e0_0_0, LS_0x600000cb24e0_0_4, LS_0x600000cb24e0_0_8, LS_0x600000cb24e0_0_12;
L_0x600000cb2580 .concat [ 16 16 0 0], L_0x600000cb23a0, L_0x600000cb24e0;
S_0x15961c0a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x15960bc10;
 .timescale 0 0;
P_0x6000028ee800 .param/l "col" 1 7 214, +C4<01>;
L_0x6000016a0bd0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb26c0, C4<1>, C4<1>;
L_0x6000016a0c40 .functor AND 1, L_0x600000cb28a0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a1ff0 .functor OR 1, L_0x600000cb2800, L_0x6000016a0c40, C4<0>, C4<0>;
L_0x6000016a1c70 .functor AND 1, L_0x16009a4a0, L_0x6000016a1ff0, C4<1>, C4<1>;
L_0x6000016a1c00 .functor AND 1, L_0x6000016a1c70, L_0x600000cb29e0, C4<1>, C4<1>;
v0x600000f93330_0 .net *"_ivl_0", 2 0, L_0x600000cb2620;  1 drivers
L_0x1600988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f933c0_0 .net/2u *"_ivl_11", 2 0, L_0x1600988c8;  1 drivers
v0x600000f93450_0 .net *"_ivl_13", 0 0, L_0x600000cb2800;  1 drivers
L_0x160098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f934e0_0 .net/2u *"_ivl_15", 2 0, L_0x160098910;  1 drivers
v0x600000f93570_0 .net *"_ivl_17", 0 0, L_0x600000cb28a0;  1 drivers
v0x600000f93600_0 .net *"_ivl_20", 0 0, L_0x6000016a0c40;  1 drivers
v0x600000f93690_0 .net *"_ivl_22", 0 0, L_0x6000016a1ff0;  1 drivers
v0x600000f93720_0 .net *"_ivl_24", 0 0, L_0x6000016a1c70;  1 drivers
v0x600000f937b0_0 .net *"_ivl_25", 31 0, L_0x600000cb2940;  1 drivers
L_0x160098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f93840_0 .net *"_ivl_28", 15 0, L_0x160098958;  1 drivers
L_0x1600989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f938d0_0 .net/2u *"_ivl_29", 31 0, L_0x1600989a0;  1 drivers
L_0x160098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f93960_0 .net *"_ivl_3", 0 0, L_0x160098838;  1 drivers
v0x600000f939f0_0 .net *"_ivl_31", 0 0, L_0x600000cb29e0;  1 drivers
L_0x160098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000f93a80_0 .net/2u *"_ivl_4", 2 0, L_0x160098880;  1 drivers
v0x600000f93b10_0 .net *"_ivl_6", 0 0, L_0x600000cb26c0;  1 drivers
v0x600000f93ba0_0 .net "do_clear", 0 0, L_0x6000016a1c00;  1 drivers
v0x600000f93c30_0 .net "load_weight", 0 0, L_0x6000016a0bd0;  1 drivers
v0x600000f93cc0_0 .net "weight_in", 7 0, L_0x600000cb2760;  1 drivers
L_0x600000cb2620 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x160098838;
L_0x600000cb26c0 .cmp/eq 3, L_0x600000cb2620, L_0x160098880;
L_0x600000cb2800 .cmp/eq 3, v0x600000f88990_0, L_0x1600988c8;
L_0x600000cb28a0 .cmp/eq 3, v0x600000f88990_0, L_0x160098910;
L_0x600000cb2940 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160098958;
L_0x600000cb29e0 .cmp/eq 32, L_0x600000cb2940, L_0x1600989a0;
S_0x15961c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15961c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013adc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013adc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f927f0_0 .net *"_ivl_11", 0 0, L_0x600000cb2c60;  1 drivers
v0x600000f92880_0 .net *"_ivl_12", 15 0, L_0x600000cb2d00;  1 drivers
v0x600000f92910_0 .net/s *"_ivl_4", 15 0, L_0x600000cb2a80;  1 drivers
v0x600000f929a0_0 .net/s *"_ivl_6", 15 0, L_0x600000cb2b20;  1 drivers
v0x600000f92a30_0 .net/s "a_signed", 7 0, v0x600000f92be0_0;  1 drivers
v0x600000f92ac0_0 .net "act_in", 7 0, v0x600000f915f0_0;  alias, 1 drivers
v0x600000f92b50_0 .var "act_out", 7 0;
v0x600000f92be0_0 .var "act_reg", 7 0;
v0x600000f92c70_0 .net "clear_acc", 0 0, L_0x6000016a1c00;  alias, 1 drivers
v0x600000f92d00_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f92d90_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f92e20_0 .net "load_weight", 0 0, L_0x6000016a0bd0;  alias, 1 drivers
v0x600000f92eb0_0 .net/s "product", 15 0, L_0x600000cb2bc0;  1 drivers
v0x600000f92f40_0 .net/s "product_ext", 31 0, L_0x600000cb2da0;  1 drivers
v0x600000f92fd0_0 .net "psum_in", 31 0, L_0x1600985b0;  alias, 1 drivers
v0x600000f93060_0 .var "psum_out", 31 0;
v0x600000f930f0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f93180_0 .net/s "w_signed", 7 0, v0x600000f932a0_0;  1 drivers
v0x600000f93210_0 .net "weight_in", 7 0, L_0x600000cb2760;  alias, 1 drivers
v0x600000f932a0_0 .var "weight_reg", 7 0;
L_0x600000cb2a80 .extend/s 16, v0x600000f92be0_0;
L_0x600000cb2b20 .extend/s 16, v0x600000f932a0_0;
L_0x600000cb2bc0 .arith/mult 16, L_0x600000cb2a80, L_0x600000cb2b20;
L_0x600000cb2c60 .part L_0x600000cb2bc0, 15, 1;
LS_0x600000cb2d00_0_0 .concat [ 1 1 1 1], L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60;
LS_0x600000cb2d00_0_4 .concat [ 1 1 1 1], L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60;
LS_0x600000cb2d00_0_8 .concat [ 1 1 1 1], L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60;
LS_0x600000cb2d00_0_12 .concat [ 1 1 1 1], L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60, L_0x600000cb2c60;
L_0x600000cb2d00 .concat [ 4 4 4 4], LS_0x600000cb2d00_0_0, LS_0x600000cb2d00_0_4, LS_0x600000cb2d00_0_8, LS_0x600000cb2d00_0_12;
L_0x600000cb2da0 .concat [ 16 16 0 0], L_0x600000cb2bc0, L_0x600000cb2d00;
S_0x15960ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x15960bc10;
 .timescale 0 0;
P_0x6000028ee900 .param/l "col" 1 7 214, +C4<010>;
L_0x6000016a0070 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb2ee0, C4<1>, C4<1>;
L_0x6000016a01c0 .functor AND 1, L_0x600000cb30c0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a0150 .functor OR 1, L_0x600000cb3020, L_0x6000016a01c0, C4<0>, C4<0>;
L_0x6000016a00e0 .functor AND 1, L_0x16009a4a0, L_0x6000016a0150, C4<1>, C4<1>;
L_0x6000016a0540 .functor AND 1, L_0x6000016a00e0, L_0x600000cb3200, C4<1>, C4<1>;
v0x600000f9c900_0 .net *"_ivl_0", 3 0, L_0x600000cb2e40;  1 drivers
L_0x160098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f9c990_0 .net/2u *"_ivl_11", 2 0, L_0x160098a78;  1 drivers
v0x600000f9ca20_0 .net *"_ivl_13", 0 0, L_0x600000cb3020;  1 drivers
L_0x160098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f9cab0_0 .net/2u *"_ivl_15", 2 0, L_0x160098ac0;  1 drivers
v0x600000f9cb40_0 .net *"_ivl_17", 0 0, L_0x600000cb30c0;  1 drivers
v0x600000f9cbd0_0 .net *"_ivl_20", 0 0, L_0x6000016a01c0;  1 drivers
v0x600000f9cc60_0 .net *"_ivl_22", 0 0, L_0x6000016a0150;  1 drivers
v0x600000f9ccf0_0 .net *"_ivl_24", 0 0, L_0x6000016a00e0;  1 drivers
v0x600000f9cd80_0 .net *"_ivl_25", 31 0, L_0x600000cb3160;  1 drivers
L_0x160098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9ce10_0 .net *"_ivl_28", 15 0, L_0x160098b08;  1 drivers
L_0x160098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9cea0_0 .net/2u *"_ivl_29", 31 0, L_0x160098b50;  1 drivers
L_0x1600989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f9cf30_0 .net *"_ivl_3", 1 0, L_0x1600989e8;  1 drivers
v0x600000f9cfc0_0 .net *"_ivl_31", 0 0, L_0x600000cb3200;  1 drivers
L_0x160098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000f9d050_0 .net/2u *"_ivl_4", 3 0, L_0x160098a30;  1 drivers
v0x600000f9d0e0_0 .net *"_ivl_6", 0 0, L_0x600000cb2ee0;  1 drivers
v0x600000f9d170_0 .net "do_clear", 0 0, L_0x6000016a0540;  1 drivers
v0x600000f9d200_0 .net "load_weight", 0 0, L_0x6000016a0070;  1 drivers
v0x600000f9d290_0 .net "weight_in", 7 0, L_0x600000cb2f80;  1 drivers
L_0x600000cb2e40 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x1600989e8;
L_0x600000cb2ee0 .cmp/eq 4, L_0x600000cb2e40, L_0x160098a30;
L_0x600000cb3020 .cmp/eq 3, v0x600000f88990_0, L_0x160098a78;
L_0x600000cb30c0 .cmp/eq 3, v0x600000f88990_0, L_0x160098ac0;
L_0x600000cb3160 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160098b08;
L_0x600000cb3200 .cmp/eq 32, L_0x600000cb3160, L_0x160098b50;
S_0x1596100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15960ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013adc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013adcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f93d50_0 .net *"_ivl_11", 0 0, L_0x600000cb3480;  1 drivers
v0x600000f93de0_0 .net *"_ivl_12", 15 0, L_0x600000cb3520;  1 drivers
v0x600000f93e70_0 .net/s *"_ivl_4", 15 0, L_0x600000cb32a0;  1 drivers
v0x600000f93f00_0 .net/s *"_ivl_6", 15 0, L_0x600000cb3340;  1 drivers
v0x600000f9c000_0 .net/s "a_signed", 7 0, v0x600000f9c1b0_0;  1 drivers
v0x600000f9c090_0 .net "act_in", 7 0, v0x600000f92b50_0;  alias, 1 drivers
v0x600000f9c120_0 .var "act_out", 7 0;
v0x600000f9c1b0_0 .var "act_reg", 7 0;
v0x600000f9c240_0 .net "clear_acc", 0 0, L_0x6000016a0540;  alias, 1 drivers
v0x600000f9c2d0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f9c360_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f9c3f0_0 .net "load_weight", 0 0, L_0x6000016a0070;  alias, 1 drivers
v0x600000f9c480_0 .net/s "product", 15 0, L_0x600000cb33e0;  1 drivers
v0x600000f9c510_0 .net/s "product_ext", 31 0, L_0x600000cb35c0;  1 drivers
v0x600000f9c5a0_0 .net "psum_in", 31 0, L_0x1600985f8;  alias, 1 drivers
v0x600000f9c630_0 .var "psum_out", 31 0;
v0x600000f9c6c0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f9c750_0 .net/s "w_signed", 7 0, v0x600000f9c870_0;  1 drivers
v0x600000f9c7e0_0 .net "weight_in", 7 0, L_0x600000cb2f80;  alias, 1 drivers
v0x600000f9c870_0 .var "weight_reg", 7 0;
L_0x600000cb32a0 .extend/s 16, v0x600000f9c1b0_0;
L_0x600000cb3340 .extend/s 16, v0x600000f9c870_0;
L_0x600000cb33e0 .arith/mult 16, L_0x600000cb32a0, L_0x600000cb3340;
L_0x600000cb3480 .part L_0x600000cb33e0, 15, 1;
LS_0x600000cb3520_0_0 .concat [ 1 1 1 1], L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480;
LS_0x600000cb3520_0_4 .concat [ 1 1 1 1], L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480;
LS_0x600000cb3520_0_8 .concat [ 1 1 1 1], L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480;
LS_0x600000cb3520_0_12 .concat [ 1 1 1 1], L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480, L_0x600000cb3480;
L_0x600000cb3520 .concat [ 4 4 4 4], LS_0x600000cb3520_0_0, LS_0x600000cb3520_0_4, LS_0x600000cb3520_0_8, LS_0x600000cb3520_0_12;
L_0x600000cb35c0 .concat [ 16 16 0 0], L_0x600000cb33e0, L_0x600000cb3520;
S_0x159604b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x15960bc10;
 .timescale 0 0;
P_0x6000028ee7c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000016a2450 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb3700, C4<1>, C4<1>;
L_0x6000016a24c0 .functor AND 1, L_0x600000cb38e0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a2530 .functor OR 1, L_0x600000cb3840, L_0x6000016a24c0, C4<0>, C4<0>;
L_0x6000016a25a0 .functor AND 1, L_0x16009a4a0, L_0x6000016a2530, C4<1>, C4<1>;
L_0x6000016a2610 .functor AND 1, L_0x6000016a25a0, L_0x600000cb3a20, C4<1>, C4<1>;
v0x600000f9de60_0 .net *"_ivl_0", 3 0, L_0x600000cb3660;  1 drivers
L_0x160098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f9def0_0 .net/2u *"_ivl_11", 2 0, L_0x160098c28;  1 drivers
v0x600000f9df80_0 .net *"_ivl_13", 0 0, L_0x600000cb3840;  1 drivers
L_0x160098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f9e010_0 .net/2u *"_ivl_15", 2 0, L_0x160098c70;  1 drivers
v0x600000f9e0a0_0 .net *"_ivl_17", 0 0, L_0x600000cb38e0;  1 drivers
v0x600000f9e130_0 .net *"_ivl_20", 0 0, L_0x6000016a24c0;  1 drivers
v0x600000f9e1c0_0 .net *"_ivl_22", 0 0, L_0x6000016a2530;  1 drivers
v0x600000f9e250_0 .net *"_ivl_24", 0 0, L_0x6000016a25a0;  1 drivers
v0x600000f9e2e0_0 .net *"_ivl_25", 31 0, L_0x600000cb3980;  1 drivers
L_0x160098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9e370_0 .net *"_ivl_28", 15 0, L_0x160098cb8;  1 drivers
L_0x160098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9e400_0 .net/2u *"_ivl_29", 31 0, L_0x160098d00;  1 drivers
L_0x160098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f9e490_0 .net *"_ivl_3", 1 0, L_0x160098b98;  1 drivers
v0x600000f9e520_0 .net *"_ivl_31", 0 0, L_0x600000cb3a20;  1 drivers
L_0x160098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000f9e5b0_0 .net/2u *"_ivl_4", 3 0, L_0x160098be0;  1 drivers
v0x600000f9e640_0 .net *"_ivl_6", 0 0, L_0x600000cb3700;  1 drivers
v0x600000f9e6d0_0 .net "do_clear", 0 0, L_0x6000016a2610;  1 drivers
v0x600000f9e760_0 .net "load_weight", 0 0, L_0x6000016a2450;  1 drivers
v0x600000f9e7f0_0 .net "weight_in", 7 0, L_0x600000cb37a0;  1 drivers
L_0x600000cb3660 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x160098b98;
L_0x600000cb3700 .cmp/eq 4, L_0x600000cb3660, L_0x160098be0;
L_0x600000cb3840 .cmp/eq 3, v0x600000f88990_0, L_0x160098c28;
L_0x600000cb38e0 .cmp/eq 3, v0x600000f88990_0, L_0x160098c70;
L_0x600000cb3980 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160098cb8;
L_0x600000cb3a20 .cmp/eq 32, L_0x600000cb3980, L_0x160098d00;
S_0x159604c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159604b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ade00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ade40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f9d320_0 .net *"_ivl_11", 0 0, L_0x600000cb3ca0;  1 drivers
v0x600000f9d3b0_0 .net *"_ivl_12", 15 0, L_0x600000cb3d40;  1 drivers
v0x600000f9d440_0 .net/s *"_ivl_4", 15 0, L_0x600000cb3ac0;  1 drivers
v0x600000f9d4d0_0 .net/s *"_ivl_6", 15 0, L_0x600000cb3b60;  1 drivers
v0x600000f9d560_0 .net/s "a_signed", 7 0, v0x600000f9d710_0;  1 drivers
v0x600000f9d5f0_0 .net "act_in", 7 0, v0x600000f9c120_0;  alias, 1 drivers
v0x600000f9d680_0 .var "act_out", 7 0;
v0x600000f9d710_0 .var "act_reg", 7 0;
v0x600000f9d7a0_0 .net "clear_acc", 0 0, L_0x6000016a2610;  alias, 1 drivers
v0x600000f9d830_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f9d8c0_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f9d950_0 .net "load_weight", 0 0, L_0x6000016a2450;  alias, 1 drivers
v0x600000f9d9e0_0 .net/s "product", 15 0, L_0x600000cb3c00;  1 drivers
v0x600000f9da70_0 .net/s "product_ext", 31 0, L_0x600000cb3de0;  1 drivers
v0x600000f9db00_0 .net "psum_in", 31 0, L_0x160098640;  alias, 1 drivers
v0x600000f9db90_0 .var "psum_out", 31 0;
v0x600000f9dc20_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f9dcb0_0 .net/s "w_signed", 7 0, v0x600000f9ddd0_0;  1 drivers
v0x600000f9dd40_0 .net "weight_in", 7 0, L_0x600000cb37a0;  alias, 1 drivers
v0x600000f9ddd0_0 .var "weight_reg", 7 0;
L_0x600000cb3ac0 .extend/s 16, v0x600000f9d710_0;
L_0x600000cb3b60 .extend/s 16, v0x600000f9ddd0_0;
L_0x600000cb3c00 .arith/mult 16, L_0x600000cb3ac0, L_0x600000cb3b60;
L_0x600000cb3ca0 .part L_0x600000cb3c00, 15, 1;
LS_0x600000cb3d40_0_0 .concat [ 1 1 1 1], L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0;
LS_0x600000cb3d40_0_4 .concat [ 1 1 1 1], L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0;
LS_0x600000cb3d40_0_8 .concat [ 1 1 1 1], L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0;
LS_0x600000cb3d40_0_12 .concat [ 1 1 1 1], L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0, L_0x600000cb3ca0;
L_0x600000cb3d40 .concat [ 4 4 4 4], LS_0x600000cb3d40_0_0, LS_0x600000cb3d40_0_4, LS_0x600000cb3d40_0_8, LS_0x600000cb3d40_0_12;
L_0x600000cb3de0 .concat [ 16 16 0 0], L_0x600000cb3c00, L_0x600000cb3d40;
S_0x159616100 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028eeac0 .param/l "row" 1 7 213, +C4<01>;
S_0x159616270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x159616100;
 .timescale 0 0;
P_0x6000028eeb40 .param/l "col" 1 7 214, +C4<00>;
L_0x6000016a2760 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb3f20, C4<1>, C4<1>;
L_0x6000016a2840 .functor AND 1, L_0x600000cb77a0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a28b0 .functor OR 1, L_0x600000cb7a20, L_0x6000016a2840, C4<0>, C4<0>;
L_0x6000016a2920 .functor AND 1, L_0x16009a4a0, L_0x6000016a28b0, C4<1>, C4<1>;
L_0x6000016a2990 .functor AND 1, L_0x6000016a2920, L_0x600000cb7660, C4<1>, C4<1>;
v0x600000f9f3c0_0 .net *"_ivl_0", 2 0, L_0x600000cb3e80;  1 drivers
L_0x160098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f9f450_0 .net/2u *"_ivl_11", 2 0, L_0x160098dd8;  1 drivers
v0x600000f9f4e0_0 .net *"_ivl_13", 0 0, L_0x600000cb7a20;  1 drivers
L_0x160098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f9f570_0 .net/2u *"_ivl_15", 2 0, L_0x160098e20;  1 drivers
v0x600000f9f600_0 .net *"_ivl_17", 0 0, L_0x600000cb77a0;  1 drivers
v0x600000f9f690_0 .net *"_ivl_20", 0 0, L_0x6000016a2840;  1 drivers
v0x600000f9f720_0 .net *"_ivl_22", 0 0, L_0x6000016a28b0;  1 drivers
v0x600000f9f7b0_0 .net *"_ivl_24", 0 0, L_0x6000016a2920;  1 drivers
v0x600000f9f840_0 .net *"_ivl_25", 31 0, L_0x600000cb7e80;  1 drivers
L_0x160098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9f8d0_0 .net *"_ivl_28", 15 0, L_0x160098e68;  1 drivers
L_0x160098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9f960_0 .net/2u *"_ivl_29", 31 0, L_0x160098eb0;  1 drivers
L_0x160098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f9f9f0_0 .net *"_ivl_3", 0 0, L_0x160098d48;  1 drivers
v0x600000f9fa80_0 .net *"_ivl_31", 0 0, L_0x600000cb7660;  1 drivers
L_0x160098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f9fb10_0 .net/2u *"_ivl_4", 2 0, L_0x160098d90;  1 drivers
v0x600000f9fba0_0 .net *"_ivl_6", 0 0, L_0x600000cb3f20;  1 drivers
v0x600000f9fc30_0 .net "do_clear", 0 0, L_0x6000016a2990;  1 drivers
v0x600000f9fcc0_0 .net "load_weight", 0 0, L_0x6000016a2760;  1 drivers
v0x600000f9fd50_0 .net "weight_in", 7 0, L_0x600000cb7b60;  1 drivers
L_0x600000cb3e80 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x160098d48;
L_0x600000cb3f20 .cmp/eq 3, L_0x600000cb3e80, L_0x160098d90;
L_0x600000cb7a20 .cmp/eq 3, v0x600000f88990_0, L_0x160098dd8;
L_0x600000cb77a0 .cmp/eq 3, v0x600000f88990_0, L_0x160098e20;
L_0x600000cb7e80 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160098e68;
L_0x600000cb7660 .cmp/eq 32, L_0x600000cb7e80, L_0x160098eb0;
S_0x1596971f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ade80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013adec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f9e880_0 .net *"_ivl_11", 0 0, L_0x600000cb7200;  1 drivers
v0x600000f9e910_0 .net *"_ivl_12", 15 0, L_0x600000cb7ac0;  1 drivers
v0x600000f9e9a0_0 .net/s *"_ivl_4", 15 0, L_0x600000cb7d40;  1 drivers
v0x600000f9ea30_0 .net/s *"_ivl_6", 15 0, L_0x600000cb7520;  1 drivers
v0x600000f9eac0_0 .net/s "a_signed", 7 0, v0x600000f9ec70_0;  1 drivers
v0x600000f9eb50_0 .net "act_in", 7 0, L_0x6000016a1030;  alias, 1 drivers
v0x600000f9ebe0_0 .var "act_out", 7 0;
v0x600000f9ec70_0 .var "act_reg", 7 0;
v0x600000f9ed00_0 .net "clear_acc", 0 0, L_0x6000016a2990;  alias, 1 drivers
v0x600000f9ed90_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f9ee20_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f9eeb0_0 .net "load_weight", 0 0, L_0x6000016a2760;  alias, 1 drivers
v0x600000f9ef40_0 .net/s "product", 15 0, L_0x600000cb7c00;  1 drivers
v0x600000f9efd0_0 .net/s "product_ext", 31 0, L_0x600000cb72a0;  1 drivers
v0x600000f9f060_0 .net "psum_in", 31 0, v0x600000f91b00_0;  alias, 1 drivers
v0x600000f9f0f0_0 .var "psum_out", 31 0;
v0x600000f9f180_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f9f210_0 .net/s "w_signed", 7 0, v0x600000f9f330_0;  1 drivers
v0x600000f9f2a0_0 .net "weight_in", 7 0, L_0x600000cb7b60;  alias, 1 drivers
v0x600000f9f330_0 .var "weight_reg", 7 0;
L_0x600000cb7d40 .extend/s 16, v0x600000f9ec70_0;
L_0x600000cb7520 .extend/s 16, v0x600000f9f330_0;
L_0x600000cb7c00 .arith/mult 16, L_0x600000cb7d40, L_0x600000cb7520;
L_0x600000cb7200 .part L_0x600000cb7c00, 15, 1;
LS_0x600000cb7ac0_0_0 .concat [ 1 1 1 1], L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200;
LS_0x600000cb7ac0_0_4 .concat [ 1 1 1 1], L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200;
LS_0x600000cb7ac0_0_8 .concat [ 1 1 1 1], L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200;
LS_0x600000cb7ac0_0_12 .concat [ 1 1 1 1], L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200, L_0x600000cb7200;
L_0x600000cb7ac0 .concat [ 4 4 4 4], LS_0x600000cb7ac0_0_0, LS_0x600000cb7ac0_0_4, LS_0x600000cb7ac0_0_8, LS_0x600000cb7ac0_0_12;
L_0x600000cb72a0 .concat [ 16 16 0 0], L_0x600000cb7c00, L_0x600000cb7ac0;
S_0x159697360 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x159616100;
 .timescale 0 0;
P_0x6000028ee780 .param/l "col" 1 7 214, +C4<01>;
L_0x6000016a2ae0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb7340, C4<1>, C4<1>;
L_0x6000016a2b50 .functor AND 1, L_0x600000cb7700, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a2bc0 .functor OR 1, L_0x600000cb73e0, L_0x6000016a2b50, C4<0>, C4<0>;
L_0x6000016a2c30 .functor AND 1, L_0x16009a4a0, L_0x6000016a2bc0, C4<1>, C4<1>;
L_0x6000016a2ca0 .functor AND 1, L_0x6000016a2c30, L_0x600000cb75c0, C4<1>, C4<1>;
v0x600000f98990_0 .net *"_ivl_0", 2 0, L_0x600000cb7980;  1 drivers
L_0x160098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f98a20_0 .net/2u *"_ivl_11", 2 0, L_0x160098f88;  1 drivers
v0x600000f98ab0_0 .net *"_ivl_13", 0 0, L_0x600000cb73e0;  1 drivers
L_0x160098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f98b40_0 .net/2u *"_ivl_15", 2 0, L_0x160098fd0;  1 drivers
v0x600000f98bd0_0 .net *"_ivl_17", 0 0, L_0x600000cb7700;  1 drivers
v0x600000f98c60_0 .net *"_ivl_20", 0 0, L_0x6000016a2b50;  1 drivers
v0x600000f98cf0_0 .net *"_ivl_22", 0 0, L_0x6000016a2bc0;  1 drivers
v0x600000f98d80_0 .net *"_ivl_24", 0 0, L_0x6000016a2c30;  1 drivers
v0x600000f98e10_0 .net *"_ivl_25", 31 0, L_0x600000cb7480;  1 drivers
L_0x160099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f98ea0_0 .net *"_ivl_28", 15 0, L_0x160099018;  1 drivers
L_0x160099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f98f30_0 .net/2u *"_ivl_29", 31 0, L_0x160099060;  1 drivers
L_0x160098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f98fc0_0 .net *"_ivl_3", 0 0, L_0x160098ef8;  1 drivers
v0x600000f99050_0 .net *"_ivl_31", 0 0, L_0x600000cb75c0;  1 drivers
L_0x160098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000f990e0_0 .net/2u *"_ivl_4", 2 0, L_0x160098f40;  1 drivers
v0x600000f99170_0 .net *"_ivl_6", 0 0, L_0x600000cb7340;  1 drivers
v0x600000f99200_0 .net "do_clear", 0 0, L_0x6000016a2ca0;  1 drivers
v0x600000f99290_0 .net "load_weight", 0 0, L_0x6000016a2ae0;  1 drivers
v0x600000f99320_0 .net "weight_in", 7 0, L_0x600000cb7840;  1 drivers
L_0x600000cb7980 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x160098ef8;
L_0x600000cb7340 .cmp/eq 3, L_0x600000cb7980, L_0x160098f40;
L_0x600000cb73e0 .cmp/eq 3, v0x600000f88990_0, L_0x160098f88;
L_0x600000cb7700 .cmp/eq 3, v0x600000f88990_0, L_0x160098fd0;
L_0x600000cb7480 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099018;
L_0x600000cb75c0 .cmp/eq 32, L_0x600000cb7480, L_0x160099060;
S_0x159691830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159697360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013adf00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013adf40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f9fde0_0 .net *"_ivl_11", 0 0, L_0x600000cb7020;  1 drivers
v0x600000f9fe70_0 .net *"_ivl_12", 15 0, L_0x600000cb6e40;  1 drivers
v0x600000f9ff00_0 .net/s *"_ivl_4", 15 0, L_0x600000cb70c0;  1 drivers
v0x600000f98000_0 .net/s *"_ivl_6", 15 0, L_0x600000cb7160;  1 drivers
v0x600000f98090_0 .net/s "a_signed", 7 0, v0x600000f98240_0;  1 drivers
v0x600000f98120_0 .net "act_in", 7 0, v0x600000f9ebe0_0;  alias, 1 drivers
v0x600000f981b0_0 .var "act_out", 7 0;
v0x600000f98240_0 .var "act_reg", 7 0;
v0x600000f982d0_0 .net "clear_acc", 0 0, L_0x6000016a2ca0;  alias, 1 drivers
v0x600000f98360_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f983f0_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f98480_0 .net "load_weight", 0 0, L_0x6000016a2ae0;  alias, 1 drivers
v0x600000f98510_0 .net/s "product", 15 0, L_0x600000cb6f80;  1 drivers
v0x600000f985a0_0 .net/s "product_ext", 31 0, L_0x600000cb6ee0;  1 drivers
v0x600000f98630_0 .net "psum_in", 31 0, v0x600000f93060_0;  alias, 1 drivers
v0x600000f986c0_0 .var "psum_out", 31 0;
v0x600000f98750_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f987e0_0 .net/s "w_signed", 7 0, v0x600000f98900_0;  1 drivers
v0x600000f98870_0 .net "weight_in", 7 0, L_0x600000cb7840;  alias, 1 drivers
v0x600000f98900_0 .var "weight_reg", 7 0;
L_0x600000cb70c0 .extend/s 16, v0x600000f98240_0;
L_0x600000cb7160 .extend/s 16, v0x600000f98900_0;
L_0x600000cb6f80 .arith/mult 16, L_0x600000cb70c0, L_0x600000cb7160;
L_0x600000cb7020 .part L_0x600000cb6f80, 15, 1;
LS_0x600000cb6e40_0_0 .concat [ 1 1 1 1], L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020;
LS_0x600000cb6e40_0_4 .concat [ 1 1 1 1], L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020;
LS_0x600000cb6e40_0_8 .concat [ 1 1 1 1], L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020;
LS_0x600000cb6e40_0_12 .concat [ 1 1 1 1], L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020, L_0x600000cb7020;
L_0x600000cb6e40 .concat [ 4 4 4 4], LS_0x600000cb6e40_0_0, LS_0x600000cb6e40_0_4, LS_0x600000cb6e40_0_8, LS_0x600000cb6e40_0_12;
L_0x600000cb6ee0 .concat [ 16 16 0 0], L_0x600000cb6f80, L_0x600000cb6e40;
S_0x1596919a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x159616100;
 .timescale 0 0;
P_0x6000028eed00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000016a2df0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb6da0, C4<1>, C4<1>;
L_0x6000016a27d0 .functor AND 1, L_0x600000cb6a80, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a2e60 .functor OR 1, L_0x600000cb6c60, L_0x6000016a27d0, C4<0>, C4<0>;
L_0x6000016a2ed0 .functor AND 1, L_0x16009a4a0, L_0x6000016a2e60, C4<1>, C4<1>;
L_0x6000016a2f40 .functor AND 1, L_0x6000016a2ed0, L_0x600000cb6940, C4<1>, C4<1>;
v0x600000f99ef0_0 .net *"_ivl_0", 3 0, L_0x600000cb6d00;  1 drivers
L_0x160099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f99f80_0 .net/2u *"_ivl_11", 2 0, L_0x160099138;  1 drivers
v0x600000f9a010_0 .net *"_ivl_13", 0 0, L_0x600000cb6c60;  1 drivers
L_0x160099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f9a0a0_0 .net/2u *"_ivl_15", 2 0, L_0x160099180;  1 drivers
v0x600000f9a130_0 .net *"_ivl_17", 0 0, L_0x600000cb6a80;  1 drivers
v0x600000f9a1c0_0 .net *"_ivl_20", 0 0, L_0x6000016a27d0;  1 drivers
v0x600000f9a250_0 .net *"_ivl_22", 0 0, L_0x6000016a2e60;  1 drivers
v0x600000f9a2e0_0 .net *"_ivl_24", 0 0, L_0x6000016a2ed0;  1 drivers
v0x600000f9a370_0 .net *"_ivl_25", 31 0, L_0x600000cb6b20;  1 drivers
L_0x1600991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9a400_0 .net *"_ivl_28", 15 0, L_0x1600991c8;  1 drivers
L_0x160099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9a490_0 .net/2u *"_ivl_29", 31 0, L_0x160099210;  1 drivers
L_0x1600990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f9a520_0 .net *"_ivl_3", 1 0, L_0x1600990a8;  1 drivers
v0x600000f9a5b0_0 .net *"_ivl_31", 0 0, L_0x600000cb6940;  1 drivers
L_0x1600990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000f9a640_0 .net/2u *"_ivl_4", 3 0, L_0x1600990f0;  1 drivers
v0x600000f9a6d0_0 .net *"_ivl_6", 0 0, L_0x600000cb6da0;  1 drivers
v0x600000f9a760_0 .net "do_clear", 0 0, L_0x6000016a2f40;  1 drivers
v0x600000f9a7f0_0 .net "load_weight", 0 0, L_0x6000016a2df0;  1 drivers
v0x600000f9a880_0 .net "weight_in", 7 0, L_0x600000cb6bc0;  1 drivers
L_0x600000cb6d00 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x1600990a8;
L_0x600000cb6da0 .cmp/eq 4, L_0x600000cb6d00, L_0x1600990f0;
L_0x600000cb6c60 .cmp/eq 3, v0x600000f88990_0, L_0x160099138;
L_0x600000cb6a80 .cmp/eq 3, v0x600000f88990_0, L_0x160099180;
L_0x600000cb6b20 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x1600991c8;
L_0x600000cb6940 .cmp/eq 32, L_0x600000cb6b20, L_0x160099210;
S_0x15968f1e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1596919a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ae000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ae040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f993b0_0 .net *"_ivl_11", 0 0, L_0x600000cb6120;  1 drivers
v0x600000f99440_0 .net *"_ivl_12", 15 0, L_0x600000cb61c0;  1 drivers
v0x600000f994d0_0 .net/s *"_ivl_4", 15 0, L_0x600000cb69e0;  1 drivers
v0x600000f99560_0 .net/s *"_ivl_6", 15 0, L_0x600000cb6620;  1 drivers
v0x600000f995f0_0 .net/s "a_signed", 7 0, v0x600000f997a0_0;  1 drivers
v0x600000f99680_0 .net "act_in", 7 0, v0x600000f981b0_0;  alias, 1 drivers
v0x600000f99710_0 .var "act_out", 7 0;
v0x600000f997a0_0 .var "act_reg", 7 0;
v0x600000f99830_0 .net "clear_acc", 0 0, L_0x6000016a2f40;  alias, 1 drivers
v0x600000f998c0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f99950_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f999e0_0 .net "load_weight", 0 0, L_0x6000016a2df0;  alias, 1 drivers
v0x600000f99a70_0 .net/s "product", 15 0, L_0x600000cb66c0;  1 drivers
v0x600000f99b00_0 .net/s "product_ext", 31 0, L_0x600000cb5fe0;  1 drivers
v0x600000f99b90_0 .net "psum_in", 31 0, v0x600000f9c630_0;  alias, 1 drivers
v0x600000f99c20_0 .var "psum_out", 31 0;
v0x600000f99cb0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f99d40_0 .net/s "w_signed", 7 0, v0x600000f99e60_0;  1 drivers
v0x600000f99dd0_0 .net "weight_in", 7 0, L_0x600000cb6bc0;  alias, 1 drivers
v0x600000f99e60_0 .var "weight_reg", 7 0;
L_0x600000cb69e0 .extend/s 16, v0x600000f997a0_0;
L_0x600000cb6620 .extend/s 16, v0x600000f99e60_0;
L_0x600000cb66c0 .arith/mult 16, L_0x600000cb69e0, L_0x600000cb6620;
L_0x600000cb6120 .part L_0x600000cb66c0, 15, 1;
LS_0x600000cb61c0_0_0 .concat [ 1 1 1 1], L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120;
LS_0x600000cb61c0_0_4 .concat [ 1 1 1 1], L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120;
LS_0x600000cb61c0_0_8 .concat [ 1 1 1 1], L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120;
LS_0x600000cb61c0_0_12 .concat [ 1 1 1 1], L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120, L_0x600000cb6120;
L_0x600000cb61c0 .concat [ 4 4 4 4], LS_0x600000cb61c0_0_0, LS_0x600000cb61c0_0_4, LS_0x600000cb61c0_0_8, LS_0x600000cb61c0_0_12;
L_0x600000cb5fe0 .concat [ 16 16 0 0], L_0x600000cb66c0, L_0x600000cb61c0;
S_0x15968f350 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x159616100;
 .timescale 0 0;
P_0x6000028eee00 .param/l "col" 1 7 214, +C4<011>;
L_0x6000016a3090 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb5ea0, C4<1>, C4<1>;
L_0x6000016a3100 .functor AND 1, L_0x600000cb5e00, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a3170 .functor OR 1, L_0x600000cb5d60, L_0x6000016a3100, C4<0>, C4<0>;
L_0x6000016a31e0 .functor AND 1, L_0x16009a4a0, L_0x6000016a3170, C4<1>, C4<1>;
L_0x6000016a3250 .functor AND 1, L_0x6000016a31e0, L_0x600000cb5cc0, C4<1>, C4<1>;
v0x600000f9b450_0 .net *"_ivl_0", 3 0, L_0x600000cb6080;  1 drivers
L_0x1600992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f9b4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1600992e8;  1 drivers
v0x600000f9b570_0 .net *"_ivl_13", 0 0, L_0x600000cb5d60;  1 drivers
L_0x160099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f9b600_0 .net/2u *"_ivl_15", 2 0, L_0x160099330;  1 drivers
v0x600000f9b690_0 .net *"_ivl_17", 0 0, L_0x600000cb5e00;  1 drivers
v0x600000f9b720_0 .net *"_ivl_20", 0 0, L_0x6000016a3100;  1 drivers
v0x600000f9b7b0_0 .net *"_ivl_22", 0 0, L_0x6000016a3170;  1 drivers
v0x600000f9b840_0 .net *"_ivl_24", 0 0, L_0x6000016a31e0;  1 drivers
v0x600000f9b8d0_0 .net *"_ivl_25", 31 0, L_0x600000cb5c20;  1 drivers
L_0x160099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9b960_0 .net *"_ivl_28", 15 0, L_0x160099378;  1 drivers
L_0x1600993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f9b9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1600993c0;  1 drivers
L_0x160099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f9ba80_0 .net *"_ivl_3", 1 0, L_0x160099258;  1 drivers
v0x600000f9bb10_0 .net *"_ivl_31", 0 0, L_0x600000cb5cc0;  1 drivers
L_0x1600992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000f9bba0_0 .net/2u *"_ivl_4", 3 0, L_0x1600992a0;  1 drivers
v0x600000f9bc30_0 .net *"_ivl_6", 0 0, L_0x600000cb5ea0;  1 drivers
v0x600000f9bcc0_0 .net "do_clear", 0 0, L_0x6000016a3250;  1 drivers
v0x600000f9bd50_0 .net "load_weight", 0 0, L_0x6000016a3090;  1 drivers
v0x600000f9bde0_0 .net "weight_in", 7 0, L_0x600000cb5f40;  1 drivers
L_0x600000cb6080 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x160099258;
L_0x600000cb5ea0 .cmp/eq 4, L_0x600000cb6080, L_0x1600992a0;
L_0x600000cb5d60 .cmp/eq 3, v0x600000f88990_0, L_0x1600992e8;
L_0x600000cb5e00 .cmp/eq 3, v0x600000f88990_0, L_0x160099330;
L_0x600000cb5c20 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099378;
L_0x600000cb5cc0 .cmp/eq 32, L_0x600000cb5c20, L_0x1600993c0;
S_0x15968cb90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15968f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013add00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013add40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f9a910_0 .net *"_ivl_11", 0 0, L_0x600000cb5a40;  1 drivers
v0x600000f9a9a0_0 .net *"_ivl_12", 15 0, L_0x600000cb5860;  1 drivers
v0x600000f9aa30_0 .net/s *"_ivl_4", 15 0, L_0x600000cb5ae0;  1 drivers
v0x600000f9aac0_0 .net/s *"_ivl_6", 15 0, L_0x600000cb5b80;  1 drivers
v0x600000f9ab50_0 .net/s "a_signed", 7 0, v0x600000f9ad00_0;  1 drivers
v0x600000f9abe0_0 .net "act_in", 7 0, v0x600000f99710_0;  alias, 1 drivers
v0x600000f9ac70_0 .var "act_out", 7 0;
v0x600000f9ad00_0 .var "act_reg", 7 0;
v0x600000f9ad90_0 .net "clear_acc", 0 0, L_0x6000016a3250;  alias, 1 drivers
v0x600000f9ae20_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f9aeb0_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f9af40_0 .net "load_weight", 0 0, L_0x6000016a3090;  alias, 1 drivers
v0x600000f9afd0_0 .net/s "product", 15 0, L_0x600000cb59a0;  1 drivers
v0x600000f9b060_0 .net/s "product_ext", 31 0, L_0x600000cb5900;  1 drivers
v0x600000f9b0f0_0 .net "psum_in", 31 0, v0x600000f9db90_0;  alias, 1 drivers
v0x600000f9b180_0 .var "psum_out", 31 0;
v0x600000f9b210_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f9b2a0_0 .net/s "w_signed", 7 0, v0x600000f9b3c0_0;  1 drivers
v0x600000f9b330_0 .net "weight_in", 7 0, L_0x600000cb5f40;  alias, 1 drivers
v0x600000f9b3c0_0 .var "weight_reg", 7 0;
L_0x600000cb5ae0 .extend/s 16, v0x600000f9ad00_0;
L_0x600000cb5b80 .extend/s 16, v0x600000f9b3c0_0;
L_0x600000cb59a0 .arith/mult 16, L_0x600000cb5ae0, L_0x600000cb5b80;
L_0x600000cb5a40 .part L_0x600000cb59a0, 15, 1;
LS_0x600000cb5860_0_0 .concat [ 1 1 1 1], L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40;
LS_0x600000cb5860_0_4 .concat [ 1 1 1 1], L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40;
LS_0x600000cb5860_0_8 .concat [ 1 1 1 1], L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40;
LS_0x600000cb5860_0_12 .concat [ 1 1 1 1], L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40, L_0x600000cb5a40;
L_0x600000cb5860 .concat [ 4 4 4 4], LS_0x600000cb5860_0_0, LS_0x600000cb5860_0_4, LS_0x600000cb5860_0_8, LS_0x600000cb5860_0_12;
L_0x600000cb5900 .concat [ 16 16 0 0], L_0x600000cb59a0, L_0x600000cb5860;
S_0x15968cd00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028eef00 .param/l "row" 1 7 213, +C4<010>;
S_0x15968a540 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x15968cd00;
 .timescale 0 0;
P_0x6000028eef80 .param/l "col" 1 7 214, +C4<00>;
L_0x6000016a33a0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb57c0, C4<1>, C4<1>;
L_0x6000016a3410 .functor AND 1, L_0x600000cb54a0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a3480 .functor OR 1, L_0x600000cb5680, L_0x6000016a3410, C4<0>, C4<0>;
L_0x6000016a34f0 .functor AND 1, L_0x16009a4a0, L_0x6000016a3480, C4<1>, C4<1>;
L_0x6000016a3560 .functor AND 1, L_0x6000016a34f0, L_0x600000cb5360, C4<1>, C4<1>;
v0x600000f84a20_0 .net *"_ivl_0", 2 0, L_0x600000cb5720;  1 drivers
L_0x160099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f84ab0_0 .net/2u *"_ivl_11", 2 0, L_0x160099498;  1 drivers
v0x600000f84b40_0 .net *"_ivl_13", 0 0, L_0x600000cb5680;  1 drivers
L_0x1600994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f84bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1600994e0;  1 drivers
v0x600000f84c60_0 .net *"_ivl_17", 0 0, L_0x600000cb54a0;  1 drivers
v0x600000f84cf0_0 .net *"_ivl_20", 0 0, L_0x6000016a3410;  1 drivers
v0x600000f84d80_0 .net *"_ivl_22", 0 0, L_0x6000016a3480;  1 drivers
v0x600000f84e10_0 .net *"_ivl_24", 0 0, L_0x6000016a34f0;  1 drivers
v0x600000f84ea0_0 .net *"_ivl_25", 31 0, L_0x600000cb5540;  1 drivers
L_0x160099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f84f30_0 .net *"_ivl_28", 15 0, L_0x160099528;  1 drivers
L_0x160099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f84fc0_0 .net/2u *"_ivl_29", 31 0, L_0x160099570;  1 drivers
L_0x160099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f85050_0 .net *"_ivl_3", 0 0, L_0x160099408;  1 drivers
v0x600000f850e0_0 .net *"_ivl_31", 0 0, L_0x600000cb5360;  1 drivers
L_0x160099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f85170_0 .net/2u *"_ivl_4", 2 0, L_0x160099450;  1 drivers
v0x600000f85200_0 .net *"_ivl_6", 0 0, L_0x600000cb57c0;  1 drivers
v0x600000f85290_0 .net "do_clear", 0 0, L_0x6000016a3560;  1 drivers
v0x600000f85320_0 .net "load_weight", 0 0, L_0x6000016a33a0;  1 drivers
v0x600000f853b0_0 .net "weight_in", 7 0, L_0x600000cb55e0;  1 drivers
L_0x600000cb5720 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x160099408;
L_0x600000cb57c0 .cmp/eq 3, L_0x600000cb5720, L_0x160099450;
L_0x600000cb5680 .cmp/eq 3, v0x600000f88990_0, L_0x160099498;
L_0x600000cb54a0 .cmp/eq 3, v0x600000f88990_0, L_0x1600994e0;
L_0x600000cb5540 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099528;
L_0x600000cb5360 .cmp/eq 32, L_0x600000cb5540, L_0x160099570;
S_0x15968a6b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15968a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ae080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ae0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f9be70_0 .net *"_ivl_11", 0 0, L_0x600000cb50e0;  1 drivers
v0x600000f9bf00_0 .net *"_ivl_12", 15 0, L_0x600000cb5180;  1 drivers
v0x600000f84000_0 .net/s *"_ivl_4", 15 0, L_0x600000cb5400;  1 drivers
v0x600000f84090_0 .net/s *"_ivl_6", 15 0, L_0x600000cb5220;  1 drivers
v0x600000f84120_0 .net/s "a_signed", 7 0, v0x600000f842d0_0;  1 drivers
v0x600000f841b0_0 .net "act_in", 7 0, L_0x6000016a10a0;  alias, 1 drivers
v0x600000f84240_0 .var "act_out", 7 0;
v0x600000f842d0_0 .var "act_reg", 7 0;
v0x600000f84360_0 .net "clear_acc", 0 0, L_0x6000016a3560;  alias, 1 drivers
v0x600000f843f0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f84480_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f84510_0 .net "load_weight", 0 0, L_0x6000016a33a0;  alias, 1 drivers
v0x600000f845a0_0 .net/s "product", 15 0, L_0x600000cb52c0;  1 drivers
v0x600000f84630_0 .net/s "product_ext", 31 0, L_0x600000cb4fa0;  1 drivers
v0x600000f846c0_0 .net "psum_in", 31 0, v0x600000f9f0f0_0;  alias, 1 drivers
v0x600000f84750_0 .var "psum_out", 31 0;
v0x600000f847e0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f84870_0 .net/s "w_signed", 7 0, v0x600000f84990_0;  1 drivers
v0x600000f84900_0 .net "weight_in", 7 0, L_0x600000cb55e0;  alias, 1 drivers
v0x600000f84990_0 .var "weight_reg", 7 0;
L_0x600000cb5400 .extend/s 16, v0x600000f842d0_0;
L_0x600000cb5220 .extend/s 16, v0x600000f84990_0;
L_0x600000cb52c0 .arith/mult 16, L_0x600000cb5400, L_0x600000cb5220;
L_0x600000cb50e0 .part L_0x600000cb52c0, 15, 1;
LS_0x600000cb5180_0_0 .concat [ 1 1 1 1], L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0;
LS_0x600000cb5180_0_4 .concat [ 1 1 1 1], L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0;
LS_0x600000cb5180_0_8 .concat [ 1 1 1 1], L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0;
LS_0x600000cb5180_0_12 .concat [ 1 1 1 1], L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0, L_0x600000cb50e0;
L_0x600000cb5180 .concat [ 4 4 4 4], LS_0x600000cb5180_0_0, LS_0x600000cb5180_0_4, LS_0x600000cb5180_0_8, LS_0x600000cb5180_0_12;
L_0x600000cb4fa0 .concat [ 16 16 0 0], L_0x600000cb52c0, L_0x600000cb5180;
S_0x159687ef0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x15968cd00;
 .timescale 0 0;
P_0x6000028ef080 .param/l "col" 1 7 214, +C4<01>;
L_0x6000016a36b0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb4e60, C4<1>, C4<1>;
L_0x6000016a3720 .functor AND 1, L_0x600000cb4dc0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a3790 .functor OR 1, L_0x600000cb4d20, L_0x6000016a3720, C4<0>, C4<0>;
L_0x6000016a3800 .functor AND 1, L_0x16009a4a0, L_0x6000016a3790, C4<1>, C4<1>;
L_0x6000016a3870 .functor AND 1, L_0x6000016a3800, L_0x600000cb4c80, C4<1>, C4<1>;
v0x600000f85f80_0 .net *"_ivl_0", 2 0, L_0x600000cb5040;  1 drivers
L_0x160099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f86010_0 .net/2u *"_ivl_11", 2 0, L_0x160099648;  1 drivers
v0x600000f860a0_0 .net *"_ivl_13", 0 0, L_0x600000cb4d20;  1 drivers
L_0x160099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f86130_0 .net/2u *"_ivl_15", 2 0, L_0x160099690;  1 drivers
v0x600000f861c0_0 .net *"_ivl_17", 0 0, L_0x600000cb4dc0;  1 drivers
v0x600000f86250_0 .net *"_ivl_20", 0 0, L_0x6000016a3720;  1 drivers
v0x600000f862e0_0 .net *"_ivl_22", 0 0, L_0x6000016a3790;  1 drivers
v0x600000f86370_0 .net *"_ivl_24", 0 0, L_0x6000016a3800;  1 drivers
v0x600000f86400_0 .net *"_ivl_25", 31 0, L_0x600000cb4be0;  1 drivers
L_0x1600996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f86490_0 .net *"_ivl_28", 15 0, L_0x1600996d8;  1 drivers
L_0x160099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f86520_0 .net/2u *"_ivl_29", 31 0, L_0x160099720;  1 drivers
L_0x1600995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f865b0_0 .net *"_ivl_3", 0 0, L_0x1600995b8;  1 drivers
v0x600000f86640_0 .net *"_ivl_31", 0 0, L_0x600000cb4c80;  1 drivers
L_0x160099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000f866d0_0 .net/2u *"_ivl_4", 2 0, L_0x160099600;  1 drivers
v0x600000f86760_0 .net *"_ivl_6", 0 0, L_0x600000cb4e60;  1 drivers
v0x600000f867f0_0 .net "do_clear", 0 0, L_0x6000016a3870;  1 drivers
v0x600000f86880_0 .net "load_weight", 0 0, L_0x6000016a36b0;  1 drivers
v0x600000f86910_0 .net "weight_in", 7 0, L_0x600000cb4f00;  1 drivers
L_0x600000cb5040 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x1600995b8;
L_0x600000cb4e60 .cmp/eq 3, L_0x600000cb5040, L_0x160099600;
L_0x600000cb4d20 .cmp/eq 3, v0x600000f88990_0, L_0x160099648;
L_0x600000cb4dc0 .cmp/eq 3, v0x600000f88990_0, L_0x160099690;
L_0x600000cb4be0 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x1600996d8;
L_0x600000cb4c80 .cmp/eq 32, L_0x600000cb4be0, L_0x160099720;
S_0x159688060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159687ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013add80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013addc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f85440_0 .net *"_ivl_11", 0 0, L_0x600000cb4a00;  1 drivers
v0x600000f854d0_0 .net *"_ivl_12", 15 0, L_0x600000cb64e0;  1 drivers
v0x600000f85560_0 .net/s *"_ivl_4", 15 0, L_0x600000cb4aa0;  1 drivers
v0x600000f855f0_0 .net/s *"_ivl_6", 15 0, L_0x600000cb4b40;  1 drivers
v0x600000f85680_0 .net/s "a_signed", 7 0, v0x600000f85830_0;  1 drivers
v0x600000f85710_0 .net "act_in", 7 0, v0x600000f84240_0;  alias, 1 drivers
v0x600000f857a0_0 .var "act_out", 7 0;
v0x600000f85830_0 .var "act_reg", 7 0;
v0x600000f858c0_0 .net "clear_acc", 0 0, L_0x6000016a3870;  alias, 1 drivers
v0x600000f85950_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f859e0_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f85a70_0 .net "load_weight", 0 0, L_0x6000016a36b0;  alias, 1 drivers
v0x600000f85b00_0 .net/s "product", 15 0, L_0x600000cb4960;  1 drivers
v0x600000f85b90_0 .net/s "product_ext", 31 0, L_0x600000cb6580;  1 drivers
v0x600000f85c20_0 .net "psum_in", 31 0, v0x600000f986c0_0;  alias, 1 drivers
v0x600000f85cb0_0 .var "psum_out", 31 0;
v0x600000f85d40_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f85dd0_0 .net/s "w_signed", 7 0, v0x600000f85ef0_0;  1 drivers
v0x600000f85e60_0 .net "weight_in", 7 0, L_0x600000cb4f00;  alias, 1 drivers
v0x600000f85ef0_0 .var "weight_reg", 7 0;
L_0x600000cb4aa0 .extend/s 16, v0x600000f85830_0;
L_0x600000cb4b40 .extend/s 16, v0x600000f85ef0_0;
L_0x600000cb4960 .arith/mult 16, L_0x600000cb4aa0, L_0x600000cb4b40;
L_0x600000cb4a00 .part L_0x600000cb4960, 15, 1;
LS_0x600000cb64e0_0_0 .concat [ 1 1 1 1], L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00;
LS_0x600000cb64e0_0_4 .concat [ 1 1 1 1], L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00;
LS_0x600000cb64e0_0_8 .concat [ 1 1 1 1], L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00;
LS_0x600000cb64e0_0_12 .concat [ 1 1 1 1], L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00, L_0x600000cb4a00;
L_0x600000cb64e0 .concat [ 4 4 4 4], LS_0x600000cb64e0_0_0, LS_0x600000cb64e0_0_4, LS_0x600000cb64e0_0_8, LS_0x600000cb64e0_0_12;
L_0x600000cb6580 .concat [ 16 16 0 0], L_0x600000cb4960, L_0x600000cb64e0;
S_0x1596858a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x15968cd00;
 .timescale 0 0;
P_0x6000028ef180 .param/l "col" 1 7 214, +C4<010>;
L_0x6000016a39c0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cb6440, C4<1>, C4<1>;
L_0x6000016a3a30 .functor AND 1, L_0x600000cb46e0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a3aa0 .functor OR 1, L_0x600000cb4640, L_0x6000016a3a30, C4<0>, C4<0>;
L_0x6000016a3b10 .functor AND 1, L_0x16009a4a0, L_0x6000016a3aa0, C4<1>, C4<1>;
L_0x6000016a3b80 .functor AND 1, L_0x6000016a3b10, L_0x600000cb48c0, C4<1>, C4<1>;
v0x600000f874e0_0 .net *"_ivl_0", 3 0, L_0x600000cb63a0;  1 drivers
L_0x1600997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f87570_0 .net/2u *"_ivl_11", 2 0, L_0x1600997f8;  1 drivers
v0x600000f87600_0 .net *"_ivl_13", 0 0, L_0x600000cb4640;  1 drivers
L_0x160099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f87690_0 .net/2u *"_ivl_15", 2 0, L_0x160099840;  1 drivers
v0x600000f87720_0 .net *"_ivl_17", 0 0, L_0x600000cb46e0;  1 drivers
v0x600000f877b0_0 .net *"_ivl_20", 0 0, L_0x6000016a3a30;  1 drivers
v0x600000f87840_0 .net *"_ivl_22", 0 0, L_0x6000016a3aa0;  1 drivers
v0x600000f878d0_0 .net *"_ivl_24", 0 0, L_0x6000016a3b10;  1 drivers
v0x600000f87960_0 .net *"_ivl_25", 31 0, L_0x600000cb4820;  1 drivers
L_0x160099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f879f0_0 .net *"_ivl_28", 15 0, L_0x160099888;  1 drivers
L_0x1600998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f87a80_0 .net/2u *"_ivl_29", 31 0, L_0x1600998d0;  1 drivers
L_0x160099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f87b10_0 .net *"_ivl_3", 1 0, L_0x160099768;  1 drivers
v0x600000f87ba0_0 .net *"_ivl_31", 0 0, L_0x600000cb48c0;  1 drivers
L_0x1600997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000f87c30_0 .net/2u *"_ivl_4", 3 0, L_0x1600997b0;  1 drivers
v0x600000f87cc0_0 .net *"_ivl_6", 0 0, L_0x600000cb6440;  1 drivers
v0x600000f87d50_0 .net "do_clear", 0 0, L_0x6000016a3b80;  1 drivers
v0x600000f87de0_0 .net "load_weight", 0 0, L_0x6000016a39c0;  1 drivers
v0x600000f87e70_0 .net "weight_in", 7 0, L_0x600000cb6260;  1 drivers
L_0x600000cb63a0 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x160099768;
L_0x600000cb6440 .cmp/eq 4, L_0x600000cb63a0, L_0x1600997b0;
L_0x600000cb4640 .cmp/eq 3, v0x600000f88990_0, L_0x1600997f8;
L_0x600000cb46e0 .cmp/eq 3, v0x600000f88990_0, L_0x160099840;
L_0x600000cb4820 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099888;
L_0x600000cb48c0 .cmp/eq 32, L_0x600000cb4820, L_0x1600998d0;
S_0x159685a10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1596858a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013adf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013adfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f869a0_0 .net *"_ivl_11", 0 0, L_0x600000cbc140;  1 drivers
v0x600000f86a30_0 .net *"_ivl_12", 15 0, L_0x600000cbc1e0;  1 drivers
v0x600000f86ac0_0 .net/s *"_ivl_4", 15 0, L_0x600000cb78e0;  1 drivers
v0x600000f86b50_0 .net/s *"_ivl_6", 15 0, L_0x600000cbc000;  1 drivers
v0x600000f86be0_0 .net/s "a_signed", 7 0, v0x600000f86d90_0;  1 drivers
v0x600000f86c70_0 .net "act_in", 7 0, v0x600000f857a0_0;  alias, 1 drivers
v0x600000f86d00_0 .var "act_out", 7 0;
v0x600000f86d90_0 .var "act_reg", 7 0;
v0x600000f86e20_0 .net "clear_acc", 0 0, L_0x6000016a3b80;  alias, 1 drivers
v0x600000f86eb0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f86f40_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f86fd0_0 .net "load_weight", 0 0, L_0x6000016a39c0;  alias, 1 drivers
v0x600000f87060_0 .net/s "product", 15 0, L_0x600000cbc0a0;  1 drivers
v0x600000f870f0_0 .net/s "product_ext", 31 0, L_0x600000cbc280;  1 drivers
v0x600000f87180_0 .net "psum_in", 31 0, v0x600000f99c20_0;  alias, 1 drivers
v0x600000f87210_0 .var "psum_out", 31 0;
v0x600000f872a0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f87330_0 .net/s "w_signed", 7 0, v0x600000f87450_0;  1 drivers
v0x600000f873c0_0 .net "weight_in", 7 0, L_0x600000cb6260;  alias, 1 drivers
v0x600000f87450_0 .var "weight_reg", 7 0;
L_0x600000cb78e0 .extend/s 16, v0x600000f86d90_0;
L_0x600000cbc000 .extend/s 16, v0x600000f87450_0;
L_0x600000cbc0a0 .arith/mult 16, L_0x600000cb78e0, L_0x600000cbc000;
L_0x600000cbc140 .part L_0x600000cbc0a0, 15, 1;
LS_0x600000cbc1e0_0_0 .concat [ 1 1 1 1], L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140;
LS_0x600000cbc1e0_0_4 .concat [ 1 1 1 1], L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140;
LS_0x600000cbc1e0_0_8 .concat [ 1 1 1 1], L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140;
LS_0x600000cbc1e0_0_12 .concat [ 1 1 1 1], L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140, L_0x600000cbc140;
L_0x600000cbc1e0 .concat [ 4 4 4 4], LS_0x600000cbc1e0_0_0, LS_0x600000cbc1e0_0_4, LS_0x600000cbc1e0_0_8, LS_0x600000cbc1e0_0_12;
L_0x600000cbc280 .concat [ 16 16 0 0], L_0x600000cbc0a0, L_0x600000cbc1e0;
S_0x159683250 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x15968cd00;
 .timescale 0 0;
P_0x6000028ef280 .param/l "col" 1 7 214, +C4<011>;
L_0x6000016a3cd0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cbc3c0, C4<1>, C4<1>;
L_0x6000016a3d40 .functor AND 1, L_0x600000cbc5a0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a3db0 .functor OR 1, L_0x600000cbc500, L_0x6000016a3d40, C4<0>, C4<0>;
L_0x6000016a3e20 .functor AND 1, L_0x16009a4a0, L_0x6000016a3db0, C4<1>, C4<1>;
L_0x6000016a3e90 .functor AND 1, L_0x6000016a3e20, L_0x600000cbc6e0, C4<1>, C4<1>;
v0x600000f80ab0_0 .net *"_ivl_0", 3 0, L_0x600000cbc320;  1 drivers
L_0x1600999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f80b40_0 .net/2u *"_ivl_11", 2 0, L_0x1600999a8;  1 drivers
v0x600000f80bd0_0 .net *"_ivl_13", 0 0, L_0x600000cbc500;  1 drivers
L_0x1600999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f80c60_0 .net/2u *"_ivl_15", 2 0, L_0x1600999f0;  1 drivers
v0x600000f80cf0_0 .net *"_ivl_17", 0 0, L_0x600000cbc5a0;  1 drivers
v0x600000f80d80_0 .net *"_ivl_20", 0 0, L_0x6000016a3d40;  1 drivers
v0x600000f80e10_0 .net *"_ivl_22", 0 0, L_0x6000016a3db0;  1 drivers
v0x600000f80ea0_0 .net *"_ivl_24", 0 0, L_0x6000016a3e20;  1 drivers
v0x600000f80f30_0 .net *"_ivl_25", 31 0, L_0x600000cbc640;  1 drivers
L_0x160099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f80fc0_0 .net *"_ivl_28", 15 0, L_0x160099a38;  1 drivers
L_0x160099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f81050_0 .net/2u *"_ivl_29", 31 0, L_0x160099a80;  1 drivers
L_0x160099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f810e0_0 .net *"_ivl_3", 1 0, L_0x160099918;  1 drivers
v0x600000f81170_0 .net *"_ivl_31", 0 0, L_0x600000cbc6e0;  1 drivers
L_0x160099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000f81200_0 .net/2u *"_ivl_4", 3 0, L_0x160099960;  1 drivers
v0x600000f81290_0 .net *"_ivl_6", 0 0, L_0x600000cbc3c0;  1 drivers
v0x600000f81320_0 .net "do_clear", 0 0, L_0x6000016a3e90;  1 drivers
v0x600000f813b0_0 .net "load_weight", 0 0, L_0x6000016a3cd0;  1 drivers
v0x600000f81440_0 .net "weight_in", 7 0, L_0x600000cbc460;  1 drivers
L_0x600000cbc320 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x160099918;
L_0x600000cbc3c0 .cmp/eq 4, L_0x600000cbc320, L_0x160099960;
L_0x600000cbc500 .cmp/eq 3, v0x600000f88990_0, L_0x1600999a8;
L_0x600000cbc5a0 .cmp/eq 3, v0x600000f88990_0, L_0x1600999f0;
L_0x600000cbc640 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099a38;
L_0x600000cbc6e0 .cmp/eq 32, L_0x600000cbc640, L_0x160099a80;
S_0x1596833c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159683250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ae100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ae140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f87f00_0 .net *"_ivl_11", 0 0, L_0x600000cbc960;  1 drivers
v0x600000f80000_0 .net *"_ivl_12", 15 0, L_0x600000cbca00;  1 drivers
v0x600000f80090_0 .net/s *"_ivl_4", 15 0, L_0x600000cbc780;  1 drivers
v0x600000f80120_0 .net/s *"_ivl_6", 15 0, L_0x600000cbc820;  1 drivers
v0x600000f801b0_0 .net/s "a_signed", 7 0, v0x600000f80360_0;  1 drivers
v0x600000f80240_0 .net "act_in", 7 0, v0x600000f86d00_0;  alias, 1 drivers
v0x600000f802d0_0 .var "act_out", 7 0;
v0x600000f80360_0 .var "act_reg", 7 0;
v0x600000f803f0_0 .net "clear_acc", 0 0, L_0x6000016a3e90;  alias, 1 drivers
v0x600000f80480_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f80510_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f805a0_0 .net "load_weight", 0 0, L_0x6000016a3cd0;  alias, 1 drivers
v0x600000f80630_0 .net/s "product", 15 0, L_0x600000cbc8c0;  1 drivers
v0x600000f806c0_0 .net/s "product_ext", 31 0, L_0x600000cbcaa0;  1 drivers
v0x600000f80750_0 .net "psum_in", 31 0, v0x600000f9b180_0;  alias, 1 drivers
v0x600000f807e0_0 .var "psum_out", 31 0;
v0x600000f80870_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f80900_0 .net/s "w_signed", 7 0, v0x600000f80a20_0;  1 drivers
v0x600000f80990_0 .net "weight_in", 7 0, L_0x600000cbc460;  alias, 1 drivers
v0x600000f80a20_0 .var "weight_reg", 7 0;
L_0x600000cbc780 .extend/s 16, v0x600000f80360_0;
L_0x600000cbc820 .extend/s 16, v0x600000f80a20_0;
L_0x600000cbc8c0 .arith/mult 16, L_0x600000cbc780, L_0x600000cbc820;
L_0x600000cbc960 .part L_0x600000cbc8c0, 15, 1;
LS_0x600000cbca00_0_0 .concat [ 1 1 1 1], L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960;
LS_0x600000cbca00_0_4 .concat [ 1 1 1 1], L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960;
LS_0x600000cbca00_0_8 .concat [ 1 1 1 1], L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960;
LS_0x600000cbca00_0_12 .concat [ 1 1 1 1], L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960, L_0x600000cbc960;
L_0x600000cbca00 .concat [ 4 4 4 4], LS_0x600000cbca00_0_0, LS_0x600000cbca00_0_4, LS_0x600000cbca00_0_8, LS_0x600000cbca00_0_12;
L_0x600000cbcaa0 .concat [ 16 16 0 0], L_0x600000cbc8c0, L_0x600000cbca00;
S_0x159680c00 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ef380 .param/l "row" 1 7 213, +C4<011>;
S_0x159680d70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x159680c00;
 .timescale 0 0;
P_0x6000028ef400 .param/l "col" 1 7 214, +C4<00>;
L_0x6000016a7bf0 .functor AND 1, v0x600000ff2be0_0, L_0x600000cbcbe0, C4<1>, C4<1>;
L_0x6000016a7790 .functor AND 1, L_0x600000cbcdc0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a7330 .functor OR 1, L_0x600000cbcd20, L_0x6000016a7790, C4<0>, C4<0>;
L_0x6000016a6ed0 .functor AND 1, L_0x16009a4a0, L_0x6000016a7330, C4<1>, C4<1>;
L_0x6000016a6a70 .functor AND 1, L_0x6000016a6ed0, L_0x600000cbcf00, C4<1>, C4<1>;
v0x600000f82010_0 .net *"_ivl_0", 2 0, L_0x600000cbcb40;  1 drivers
L_0x160099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f820a0_0 .net/2u *"_ivl_11", 2 0, L_0x160099b58;  1 drivers
v0x600000f82130_0 .net *"_ivl_13", 0 0, L_0x600000cbcd20;  1 drivers
L_0x160099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f821c0_0 .net/2u *"_ivl_15", 2 0, L_0x160099ba0;  1 drivers
v0x600000f82250_0 .net *"_ivl_17", 0 0, L_0x600000cbcdc0;  1 drivers
v0x600000f822e0_0 .net *"_ivl_20", 0 0, L_0x6000016a7790;  1 drivers
v0x600000f82370_0 .net *"_ivl_22", 0 0, L_0x6000016a7330;  1 drivers
v0x600000f82400_0 .net *"_ivl_24", 0 0, L_0x6000016a6ed0;  1 drivers
v0x600000f82490_0 .net *"_ivl_25", 31 0, L_0x600000cbce60;  1 drivers
L_0x160099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f82520_0 .net *"_ivl_28", 15 0, L_0x160099be8;  1 drivers
L_0x160099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f825b0_0 .net/2u *"_ivl_29", 31 0, L_0x160099c30;  1 drivers
L_0x160099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f82640_0 .net *"_ivl_3", 0 0, L_0x160099ac8;  1 drivers
v0x600000f826d0_0 .net *"_ivl_31", 0 0, L_0x600000cbcf00;  1 drivers
L_0x160099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f82760_0 .net/2u *"_ivl_4", 2 0, L_0x160099b10;  1 drivers
v0x600000f827f0_0 .net *"_ivl_6", 0 0, L_0x600000cbcbe0;  1 drivers
v0x600000f82880_0 .net "do_clear", 0 0, L_0x6000016a6a70;  1 drivers
v0x600000f82910_0 .net "load_weight", 0 0, L_0x6000016a7bf0;  1 drivers
v0x600000f829a0_0 .net "weight_in", 7 0, L_0x600000cbcc80;  1 drivers
L_0x600000cbcb40 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x160099ac8;
L_0x600000cbcbe0 .cmp/eq 3, L_0x600000cbcb40, L_0x160099b10;
L_0x600000cbcd20 .cmp/eq 3, v0x600000f88990_0, L_0x160099b58;
L_0x600000cbcdc0 .cmp/eq 3, v0x600000f88990_0, L_0x160099ba0;
L_0x600000cbce60 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099be8;
L_0x600000cbcf00 .cmp/eq 32, L_0x600000cbce60, L_0x160099c30;
S_0x15967e5b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159680d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ae180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ae1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f814d0_0 .net *"_ivl_11", 0 0, L_0x600000cbd180;  1 drivers
v0x600000f81560_0 .net *"_ivl_12", 15 0, L_0x600000cbd220;  1 drivers
v0x600000f815f0_0 .net/s *"_ivl_4", 15 0, L_0x600000cbcfa0;  1 drivers
v0x600000f81680_0 .net/s *"_ivl_6", 15 0, L_0x600000cbd040;  1 drivers
v0x600000f81710_0 .net/s "a_signed", 7 0, v0x600000f818c0_0;  1 drivers
v0x600000f817a0_0 .net "act_in", 7 0, L_0x6000016a0f50;  alias, 1 drivers
v0x600000f81830_0 .var "act_out", 7 0;
v0x600000f818c0_0 .var "act_reg", 7 0;
v0x600000f81950_0 .net "clear_acc", 0 0, L_0x6000016a6a70;  alias, 1 drivers
v0x600000f819e0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f81a70_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f81b00_0 .net "load_weight", 0 0, L_0x6000016a7bf0;  alias, 1 drivers
v0x600000f81b90_0 .net/s "product", 15 0, L_0x600000cbd0e0;  1 drivers
v0x600000f81c20_0 .net/s "product_ext", 31 0, L_0x600000cbd2c0;  1 drivers
v0x600000f81cb0_0 .net "psum_in", 31 0, v0x600000f84750_0;  alias, 1 drivers
v0x600000f81d40_0 .var "psum_out", 31 0;
v0x600000f81dd0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f81e60_0 .net/s "w_signed", 7 0, v0x600000f81f80_0;  1 drivers
v0x600000f81ef0_0 .net "weight_in", 7 0, L_0x600000cbcc80;  alias, 1 drivers
v0x600000f81f80_0 .var "weight_reg", 7 0;
L_0x600000cbcfa0 .extend/s 16, v0x600000f818c0_0;
L_0x600000cbd040 .extend/s 16, v0x600000f81f80_0;
L_0x600000cbd0e0 .arith/mult 16, L_0x600000cbcfa0, L_0x600000cbd040;
L_0x600000cbd180 .part L_0x600000cbd0e0, 15, 1;
LS_0x600000cbd220_0_0 .concat [ 1 1 1 1], L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180;
LS_0x600000cbd220_0_4 .concat [ 1 1 1 1], L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180;
LS_0x600000cbd220_0_8 .concat [ 1 1 1 1], L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180;
LS_0x600000cbd220_0_12 .concat [ 1 1 1 1], L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180, L_0x600000cbd180;
L_0x600000cbd220 .concat [ 4 4 4 4], LS_0x600000cbd220_0_0, LS_0x600000cbd220_0_4, LS_0x600000cbd220_0_8, LS_0x600000cbd220_0_12;
L_0x600000cbd2c0 .concat [ 16 16 0 0], L_0x600000cbd0e0, L_0x600000cbd220;
S_0x15967e720 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x159680c00;
 .timescale 0 0;
P_0x6000028ef500 .param/l "col" 1 7 214, +C4<01>;
L_0x6000016a5d50 .functor AND 1, v0x600000ff2be0_0, L_0x600000cbd400, C4<1>, C4<1>;
L_0x6000016a58f0 .functor AND 1, L_0x600000cbd5e0, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016a5490 .functor OR 1, L_0x600000cbd540, L_0x6000016a58f0, C4<0>, C4<0>;
L_0x6000016a5030 .functor AND 1, L_0x16009a4a0, L_0x6000016a5490, C4<1>, C4<1>;
L_0x6000016a4bd0 .functor AND 1, L_0x6000016a5030, L_0x600000cbd720, C4<1>, C4<1>;
v0x600000f83570_0 .net *"_ivl_0", 2 0, L_0x600000cbd360;  1 drivers
L_0x160099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f83600_0 .net/2u *"_ivl_11", 2 0, L_0x160099d08;  1 drivers
v0x600000f83690_0 .net *"_ivl_13", 0 0, L_0x600000cbd540;  1 drivers
L_0x160099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f83720_0 .net/2u *"_ivl_15", 2 0, L_0x160099d50;  1 drivers
v0x600000f837b0_0 .net *"_ivl_17", 0 0, L_0x600000cbd5e0;  1 drivers
v0x600000f83840_0 .net *"_ivl_20", 0 0, L_0x6000016a58f0;  1 drivers
v0x600000f838d0_0 .net *"_ivl_22", 0 0, L_0x6000016a5490;  1 drivers
v0x600000f83960_0 .net *"_ivl_24", 0 0, L_0x6000016a5030;  1 drivers
v0x600000f839f0_0 .net *"_ivl_25", 31 0, L_0x600000cbd680;  1 drivers
L_0x160099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f83a80_0 .net *"_ivl_28", 15 0, L_0x160099d98;  1 drivers
L_0x160099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f83b10_0 .net/2u *"_ivl_29", 31 0, L_0x160099de0;  1 drivers
L_0x160099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000f83ba0_0 .net *"_ivl_3", 0 0, L_0x160099c78;  1 drivers
v0x600000f83c30_0 .net *"_ivl_31", 0 0, L_0x600000cbd720;  1 drivers
L_0x160099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000f83cc0_0 .net/2u *"_ivl_4", 2 0, L_0x160099cc0;  1 drivers
v0x600000f83d50_0 .net *"_ivl_6", 0 0, L_0x600000cbd400;  1 drivers
v0x600000f83de0_0 .net "do_clear", 0 0, L_0x6000016a4bd0;  1 drivers
v0x600000f83e70_0 .net "load_weight", 0 0, L_0x6000016a5d50;  1 drivers
v0x600000f83f00_0 .net "weight_in", 7 0, L_0x600000cbd4a0;  1 drivers
L_0x600000cbd360 .concat [ 2 1 0 0], v0x600000ff2b50_0, L_0x160099c78;
L_0x600000cbd400 .cmp/eq 3, L_0x600000cbd360, L_0x160099cc0;
L_0x600000cbd540 .cmp/eq 3, v0x600000f88990_0, L_0x160099d08;
L_0x600000cbd5e0 .cmp/eq 3, v0x600000f88990_0, L_0x160099d50;
L_0x600000cbd680 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099d98;
L_0x600000cbd720 .cmp/eq 32, L_0x600000cbd680, L_0x160099de0;
S_0x15967bf60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15967e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ae200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ae240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f82a30_0 .net *"_ivl_11", 0 0, L_0x600000cbd9a0;  1 drivers
v0x600000f82ac0_0 .net *"_ivl_12", 15 0, L_0x600000cbda40;  1 drivers
v0x600000f82b50_0 .net/s *"_ivl_4", 15 0, L_0x600000cbd7c0;  1 drivers
v0x600000f82be0_0 .net/s *"_ivl_6", 15 0, L_0x600000cbd860;  1 drivers
v0x600000f82c70_0 .net/s "a_signed", 7 0, v0x600000f82e20_0;  1 drivers
v0x600000f82d00_0 .net "act_in", 7 0, v0x600000f81830_0;  alias, 1 drivers
v0x600000f82d90_0 .var "act_out", 7 0;
v0x600000f82e20_0 .var "act_reg", 7 0;
v0x600000f82eb0_0 .net "clear_acc", 0 0, L_0x6000016a4bd0;  alias, 1 drivers
v0x600000f82f40_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f82fd0_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f83060_0 .net "load_weight", 0 0, L_0x6000016a5d50;  alias, 1 drivers
v0x600000f830f0_0 .net/s "product", 15 0, L_0x600000cbd900;  1 drivers
v0x600000f83180_0 .net/s "product_ext", 31 0, L_0x600000cbdae0;  1 drivers
v0x600000f83210_0 .net "psum_in", 31 0, v0x600000f85cb0_0;  alias, 1 drivers
v0x600000f832a0_0 .var "psum_out", 31 0;
v0x600000f83330_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f833c0_0 .net/s "w_signed", 7 0, v0x600000f834e0_0;  1 drivers
v0x600000f83450_0 .net "weight_in", 7 0, L_0x600000cbd4a0;  alias, 1 drivers
v0x600000f834e0_0 .var "weight_reg", 7 0;
L_0x600000cbd7c0 .extend/s 16, v0x600000f82e20_0;
L_0x600000cbd860 .extend/s 16, v0x600000f834e0_0;
L_0x600000cbd900 .arith/mult 16, L_0x600000cbd7c0, L_0x600000cbd860;
L_0x600000cbd9a0 .part L_0x600000cbd900, 15, 1;
LS_0x600000cbda40_0_0 .concat [ 1 1 1 1], L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0;
LS_0x600000cbda40_0_4 .concat [ 1 1 1 1], L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0;
LS_0x600000cbda40_0_8 .concat [ 1 1 1 1], L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0;
LS_0x600000cbda40_0_12 .concat [ 1 1 1 1], L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0, L_0x600000cbd9a0;
L_0x600000cbda40 .concat [ 4 4 4 4], LS_0x600000cbda40_0_0, LS_0x600000cbda40_0_4, LS_0x600000cbda40_0_8, LS_0x600000cbda40_0_12;
L_0x600000cbdae0 .concat [ 16 16 0 0], L_0x600000cbd900, L_0x600000cbda40;
S_0x15967c0d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x159680c00;
 .timescale 0 0;
P_0x6000028ef600 .param/l "col" 1 7 214, +C4<010>;
L_0x6000016bbe90 .functor AND 1, v0x600000ff2be0_0, L_0x600000cbdc20, C4<1>, C4<1>;
L_0x6000016bba30 .functor AND 1, L_0x600000cbde00, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016bb9c0 .functor OR 1, L_0x600000cbdd60, L_0x6000016bba30, C4<0>, C4<0>;
L_0x6000016bb950 .functor AND 1, L_0x16009a4a0, L_0x6000016bb9c0, C4<1>, C4<1>;
L_0x6000016bb8e0 .functor AND 1, L_0x6000016bb950, L_0x600000cbdf40, C4<1>, C4<1>;
v0x600000f8cb40_0 .net *"_ivl_0", 3 0, L_0x600000cbdb80;  1 drivers
L_0x160099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f8cbd0_0 .net/2u *"_ivl_11", 2 0, L_0x160099eb8;  1 drivers
v0x600000f8cc60_0 .net *"_ivl_13", 0 0, L_0x600000cbdd60;  1 drivers
L_0x160099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f8ccf0_0 .net/2u *"_ivl_15", 2 0, L_0x160099f00;  1 drivers
v0x600000f8cd80_0 .net *"_ivl_17", 0 0, L_0x600000cbde00;  1 drivers
v0x600000f8ce10_0 .net *"_ivl_20", 0 0, L_0x6000016bba30;  1 drivers
v0x600000f8cea0_0 .net *"_ivl_22", 0 0, L_0x6000016bb9c0;  1 drivers
v0x600000f8cf30_0 .net *"_ivl_24", 0 0, L_0x6000016bb950;  1 drivers
v0x600000f8cfc0_0 .net *"_ivl_25", 31 0, L_0x600000cbdea0;  1 drivers
L_0x160099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f8d050_0 .net *"_ivl_28", 15 0, L_0x160099f48;  1 drivers
L_0x160099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f8d0e0_0 .net/2u *"_ivl_29", 31 0, L_0x160099f90;  1 drivers
L_0x160099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f8d170_0 .net *"_ivl_3", 1 0, L_0x160099e28;  1 drivers
v0x600000f8d200_0 .net *"_ivl_31", 0 0, L_0x600000cbdf40;  1 drivers
L_0x160099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000f8d290_0 .net/2u *"_ivl_4", 3 0, L_0x160099e70;  1 drivers
v0x600000f8d320_0 .net *"_ivl_6", 0 0, L_0x600000cbdc20;  1 drivers
v0x600000f8d3b0_0 .net "do_clear", 0 0, L_0x6000016bb8e0;  1 drivers
v0x600000f8d440_0 .net "load_weight", 0 0, L_0x6000016bbe90;  1 drivers
v0x600000f8d4d0_0 .net "weight_in", 7 0, L_0x600000cbdcc0;  1 drivers
L_0x600000cbdb80 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x160099e28;
L_0x600000cbdc20 .cmp/eq 4, L_0x600000cbdb80, L_0x160099e70;
L_0x600000cbdd60 .cmp/eq 3, v0x600000f88990_0, L_0x160099eb8;
L_0x600000cbde00 .cmp/eq 3, v0x600000f88990_0, L_0x160099f00;
L_0x600000cbdea0 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x160099f48;
L_0x600000cbdf40 .cmp/eq 32, L_0x600000cbdea0, L_0x160099f90;
S_0x159679910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15967c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ae280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ae2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f8c000_0 .net *"_ivl_11", 0 0, L_0x600000cbe1c0;  1 drivers
v0x600000f8c090_0 .net *"_ivl_12", 15 0, L_0x600000cbe260;  1 drivers
v0x600000f8c120_0 .net/s *"_ivl_4", 15 0, L_0x600000cbdfe0;  1 drivers
v0x600000f8c1b0_0 .net/s *"_ivl_6", 15 0, L_0x600000cbe080;  1 drivers
v0x600000f8c240_0 .net/s "a_signed", 7 0, v0x600000f8c3f0_0;  1 drivers
v0x600000f8c2d0_0 .net "act_in", 7 0, v0x600000f82d90_0;  alias, 1 drivers
v0x600000f8c360_0 .var "act_out", 7 0;
v0x600000f8c3f0_0 .var "act_reg", 7 0;
v0x600000f8c480_0 .net "clear_acc", 0 0, L_0x6000016bb8e0;  alias, 1 drivers
v0x600000f8c510_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f8c5a0_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f8c630_0 .net "load_weight", 0 0, L_0x6000016bbe90;  alias, 1 drivers
v0x600000f8c6c0_0 .net/s "product", 15 0, L_0x600000cbe120;  1 drivers
v0x600000f8c750_0 .net/s "product_ext", 31 0, L_0x600000cbe300;  1 drivers
v0x600000f8c7e0_0 .net "psum_in", 31 0, v0x600000f87210_0;  alias, 1 drivers
v0x600000f8c870_0 .var "psum_out", 31 0;
v0x600000f8c900_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f8c990_0 .net/s "w_signed", 7 0, v0x600000f8cab0_0;  1 drivers
v0x600000f8ca20_0 .net "weight_in", 7 0, L_0x600000cbdcc0;  alias, 1 drivers
v0x600000f8cab0_0 .var "weight_reg", 7 0;
L_0x600000cbdfe0 .extend/s 16, v0x600000f8c3f0_0;
L_0x600000cbe080 .extend/s 16, v0x600000f8cab0_0;
L_0x600000cbe120 .arith/mult 16, L_0x600000cbdfe0, L_0x600000cbe080;
L_0x600000cbe1c0 .part L_0x600000cbe120, 15, 1;
LS_0x600000cbe260_0_0 .concat [ 1 1 1 1], L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0;
LS_0x600000cbe260_0_4 .concat [ 1 1 1 1], L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0;
LS_0x600000cbe260_0_8 .concat [ 1 1 1 1], L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0;
LS_0x600000cbe260_0_12 .concat [ 1 1 1 1], L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0, L_0x600000cbe1c0;
L_0x600000cbe260 .concat [ 4 4 4 4], LS_0x600000cbe260_0_0, LS_0x600000cbe260_0_4, LS_0x600000cbe260_0_8, LS_0x600000cbe260_0_12;
L_0x600000cbe300 .concat [ 16 16 0 0], L_0x600000cbe120, L_0x600000cbe260;
S_0x159679a80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x159680c00;
 .timescale 0 0;
P_0x6000028ef700 .param/l "col" 1 7 214, +C4<011>;
L_0x6000016ac000 .functor AND 1, v0x600000ff2be0_0, L_0x600000cbe440, C4<1>, C4<1>;
L_0x6000016ac070 .functor AND 1, L_0x600000cbe620, v0x600000ff1680_0, C4<1>, C4<1>;
L_0x6000016ac0e0 .functor OR 1, L_0x600000cbe580, L_0x6000016ac070, C4<0>, C4<0>;
L_0x6000016ac150 .functor AND 1, L_0x16009a4a0, L_0x6000016ac0e0, C4<1>, C4<1>;
L_0x6000016ac1c0 .functor AND 1, L_0x6000016ac150, L_0x600000cbe760, C4<1>, C4<1>;
v0x600000f8e0a0_0 .net *"_ivl_0", 3 0, L_0x600000cbe3a0;  1 drivers
L_0x16009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000f8e130_0 .net/2u *"_ivl_11", 2 0, L_0x16009a068;  1 drivers
v0x600000f8e1c0_0 .net *"_ivl_13", 0 0, L_0x600000cbe580;  1 drivers
L_0x16009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f8e250_0 .net/2u *"_ivl_15", 2 0, L_0x16009a0b0;  1 drivers
v0x600000f8e2e0_0 .net *"_ivl_17", 0 0, L_0x600000cbe620;  1 drivers
v0x600000f8e370_0 .net *"_ivl_20", 0 0, L_0x6000016ac070;  1 drivers
v0x600000f8e400_0 .net *"_ivl_22", 0 0, L_0x6000016ac0e0;  1 drivers
v0x600000f8e490_0 .net *"_ivl_24", 0 0, L_0x6000016ac150;  1 drivers
v0x600000f8e520_0 .net *"_ivl_25", 31 0, L_0x600000cbe6c0;  1 drivers
L_0x16009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f8e5b0_0 .net *"_ivl_28", 15 0, L_0x16009a0f8;  1 drivers
L_0x16009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f8e640_0 .net/2u *"_ivl_29", 31 0, L_0x16009a140;  1 drivers
L_0x160099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f8e6d0_0 .net *"_ivl_3", 1 0, L_0x160099fd8;  1 drivers
v0x600000f8e760_0 .net *"_ivl_31", 0 0, L_0x600000cbe760;  1 drivers
L_0x16009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000f8e7f0_0 .net/2u *"_ivl_4", 3 0, L_0x16009a020;  1 drivers
v0x600000f8e880_0 .net *"_ivl_6", 0 0, L_0x600000cbe440;  1 drivers
v0x600000f8e910_0 .net "do_clear", 0 0, L_0x6000016ac1c0;  1 drivers
v0x600000f8e9a0_0 .net "load_weight", 0 0, L_0x6000016ac000;  1 drivers
v0x600000f8ea30_0 .net "weight_in", 7 0, L_0x600000cbe4e0;  1 drivers
L_0x600000cbe3a0 .concat [ 2 2 0 0], v0x600000ff2b50_0, L_0x160099fd8;
L_0x600000cbe440 .cmp/eq 4, L_0x600000cbe3a0, L_0x16009a020;
L_0x600000cbe580 .cmp/eq 3, v0x600000f88990_0, L_0x16009a068;
L_0x600000cbe620 .cmp/eq 3, v0x600000f88990_0, L_0x16009a0b0;
L_0x600000cbe6c0 .concat [ 16 16 0 0], v0x600000f88090_0, L_0x16009a0f8;
L_0x600000cbe760 .cmp/eq 32, L_0x600000cbe6c0, L_0x16009a140;
S_0x159672620 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x159679a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000013ae300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000013ae340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000f8d560_0 .net *"_ivl_11", 0 0, L_0x600000cbe9e0;  1 drivers
v0x600000f8d5f0_0 .net *"_ivl_12", 15 0, L_0x600000cbea80;  1 drivers
v0x600000f8d680_0 .net/s *"_ivl_4", 15 0, L_0x600000cbe800;  1 drivers
v0x600000f8d710_0 .net/s *"_ivl_6", 15 0, L_0x600000cbe8a0;  1 drivers
v0x600000f8d7a0_0 .net/s "a_signed", 7 0, v0x600000f8d950_0;  1 drivers
v0x600000f8d830_0 .net "act_in", 7 0, v0x600000f8c360_0;  alias, 1 drivers
v0x600000f8d8c0_0 .var "act_out", 7 0;
v0x600000f8d950_0 .var "act_reg", 7 0;
v0x600000f8d9e0_0 .net "clear_acc", 0 0, L_0x6000016ac1c0;  alias, 1 drivers
v0x600000f8da70_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f8db00_0 .net "enable", 0 0, L_0x6000016ac9a0;  alias, 1 drivers
v0x600000f8db90_0 .net "load_weight", 0 0, L_0x6000016ac000;  alias, 1 drivers
v0x600000f8dc20_0 .net/s "product", 15 0, L_0x600000cbe940;  1 drivers
v0x600000f8dcb0_0 .net/s "product_ext", 31 0, L_0x600000cbeb20;  1 drivers
v0x600000f8dd40_0 .net "psum_in", 31 0, v0x600000f807e0_0;  alias, 1 drivers
v0x600000f8ddd0_0 .var "psum_out", 31 0;
v0x600000f8de60_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f8def0_0 .net/s "w_signed", 7 0, v0x600000f8e010_0;  1 drivers
v0x600000f8df80_0 .net "weight_in", 7 0, L_0x600000cbe4e0;  alias, 1 drivers
v0x600000f8e010_0 .var "weight_reg", 7 0;
L_0x600000cbe800 .extend/s 16, v0x600000f8d950_0;
L_0x600000cbe8a0 .extend/s 16, v0x600000f8e010_0;
L_0x600000cbe940 .arith/mult 16, L_0x600000cbe800, L_0x600000cbe8a0;
L_0x600000cbe9e0 .part L_0x600000cbe940, 15, 1;
LS_0x600000cbea80_0_0 .concat [ 1 1 1 1], L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0;
LS_0x600000cbea80_0_4 .concat [ 1 1 1 1], L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0;
LS_0x600000cbea80_0_8 .concat [ 1 1 1 1], L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0;
LS_0x600000cbea80_0_12 .concat [ 1 1 1 1], L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0, L_0x600000cbe9e0;
L_0x600000cbea80 .concat [ 4 4 4 4], LS_0x600000cbea80_0_0, LS_0x600000cbea80_0_4, LS_0x600000cbea80_0_8, LS_0x600000cbea80_0_12;
L_0x600000cbeb20 .concat [ 16 16 0 0], L_0x600000cbe940, L_0x600000cbea80;
S_0x159672790 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ef800 .param/l "row" 1 7 198, +C4<00>;
L_0x6000016a1180 .functor BUFZ 8, v0x600000f90870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x15966ffd0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ef880 .param/l "row" 1 7 198, +C4<01>;
L_0x6000016a1030 .functor BUFZ 8, v0x600000f90b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x159670140 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ef900 .param/l "row" 1 7 198, +C4<010>;
L_0x6000016a10a0 .functor BUFZ 8, v0x600000f90e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x15966d980 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028ef980 .param/l "row" 1 7 198, +C4<011>;
L_0x6000016a0f50 .functor BUFZ 8, v0x600000f910e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x15966daf0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efa00 .param/l "col" 1 7 279, +C4<00>;
L_0x6000016ac690 .functor BUFZ 32, v0x600000f90510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000f8eac0_0 .net *"_ivl_2", 31 0, L_0x6000016ac690;  1 drivers
S_0x1596a6420 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efa80 .param/l "col" 1 7 279, +C4<01>;
L_0x6000016ac700 .functor BUFZ 32, v0x600000f90630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000f8eb50_0 .net *"_ivl_2", 31 0, L_0x6000016ac700;  1 drivers
S_0x1596a6590 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efb00 .param/l "col" 1 7 279, +C4<010>;
L_0x6000016ac770 .functor BUFZ 32, v0x600000f90750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000f8ebe0_0 .net *"_ivl_2", 31 0, L_0x6000016ac770;  1 drivers
S_0x159699900 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efb80 .param/l "col" 1 7 279, +C4<011>;
L_0x6000016ac7e0 .functor BUFZ 32, L_0x6000016ac620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000f8ec70_0 .net *"_ivl_2", 31 0, L_0x6000016ac7e0;  1 drivers
S_0x159699a70 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efc00 .param/l "col" 1 7 206, +C4<00>;
S_0x159699be0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efc80 .param/l "col" 1 7 206, +C4<01>;
S_0x159699d50 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efd00 .param/l "col" 1 7 206, +C4<010>;
S_0x159668e60 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x159690730;
 .timescale 0 0;
P_0x6000028efd80 .param/l "col" 1 7 206, +C4<011>;
S_0x159669f10 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x15966b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x15966a080 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x15966a0c0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x15966a100 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x15966a140 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x15966a180 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x15966a1c0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000016ad7a0 .functor BUFZ 256, v0x600000f8b3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000016ad810 .functor BUFZ 256, v0x600000f8bf00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000016ad880 .functor BUFZ 256, v0x600000f8ad00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600000f8a2e0_0 .var/i "b", 31 0;
v0x600000f8a370 .array "bank_addr", 3 0, 7 0;
v0x600000f8a400_0 .net "bank_dma", 1 0, L_0x600000cba6c0;  1 drivers
v0x600000f8a490_0 .var "bank_dma_d", 1 0;
v0x600000f8a520_0 .net "bank_mxu_a", 1 0, L_0x600000cba4e0;  1 drivers
v0x600000f8a5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600000f8a640_0 .net "bank_mxu_o", 1 0, L_0x600000cba580;  1 drivers
v0x600000f8a6d0_0 .net "bank_mxu_w", 1 0, L_0x600000cba440;  1 drivers
v0x600000f8a760_0 .var "bank_mxu_w_d", 1 0;
v0x600000f8a7f0 .array "bank_rdata", 3 0;
v0x600000f8a7f0_0 .net v0x600000f8a7f0 0, 255 0, v0x600000f88f30_0; 1 drivers
v0x600000f8a7f0_1 .net v0x600000f8a7f0 1, 255 0, v0x600000f89440_0; 1 drivers
v0x600000f8a7f0_2 .net v0x600000f8a7f0 2, 255 0, v0x600000f89950_0; 1 drivers
v0x600000f8a7f0_3 .net v0x600000f8a7f0 3, 255 0, v0x600000f89e60_0; 1 drivers
v0x600000f8a880_0 .var "bank_re", 3 0;
v0x600000f8a910_0 .net "bank_vpu", 1 0, L_0x600000cba620;  1 drivers
v0x600000f8a9a0_0 .var "bank_vpu_d", 1 0;
v0x600000f8aa30 .array "bank_wdata", 3 0, 255 0;
v0x600000f8aac0_0 .var "bank_we", 3 0;
v0x600000f8ab50_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f8abe0_0 .net "dma_addr", 19 0, v0x600000f94e10_0;  alias, 1 drivers
v0x600000f8ac70_0 .net "dma_rdata", 255 0, L_0x6000016ad880;  alias, 1 drivers
v0x600000f8ad00_0 .var "dma_rdata_reg", 255 0;
v0x600000f8ad90_0 .net "dma_re", 0 0, L_0x6000016ad260;  alias, 1 drivers
v0x600000f8ae20_0 .net "dma_ready", 0 0, L_0x600000cbad00;  alias, 1 drivers
v0x600000f8aeb0_0 .net "dma_wdata", 255 0, L_0x6000016ad180;  alias, 1 drivers
v0x600000f8af40_0 .net "dma_we", 0 0, L_0x6000016ad1f0;  alias, 1 drivers
v0x600000f8afd0_0 .var "grant_dma", 3 0;
v0x600000f8b060_0 .var "grant_mxu_a", 3 0;
v0x600000f8b0f0_0 .var "grant_mxu_o", 3 0;
v0x600000f8b180_0 .var "grant_mxu_w", 3 0;
v0x600000f8b210_0 .var "grant_vpu", 3 0;
v0x600000f8b2a0_0 .net "mxu_a_addr", 19 0, L_0x600000cbf8e0;  alias, 1 drivers
v0x600000f8b330_0 .net "mxu_a_rdata", 255 0, L_0x6000016ad7a0;  alias, 1 drivers
v0x600000f8b3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600000f8b450_0 .net "mxu_a_re", 0 0, L_0x600000cbf980;  alias, 1 drivers
v0x600000f8b4e0_0 .net "mxu_a_ready", 0 0, L_0x600000cbabc0;  alias, 1 drivers
v0x600000f8b570_0 .net "mxu_o_addr", 19 0, L_0x600000cbfb60;  alias, 1 drivers
v0x600000f8b600_0 .net "mxu_o_ready", 0 0, L_0x600000cbac60;  alias, 1 drivers
v0x600000f8b690_0 .net "mxu_o_wdata", 255 0, L_0x600000cbfd40;  alias, 1 drivers
v0x600000f8b720_0 .net "mxu_o_we", 0 0, L_0x6000016acc40;  alias, 1 drivers
v0x600000f8b7b0_0 .net "mxu_w_addr", 19 0, L_0x600000cbf660;  alias, 1 drivers
v0x600000f8b840_0 .net "mxu_w_rdata", 255 0, v0x600000f8b8d0_0;  alias, 1 drivers
v0x600000f8b8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600000f8b960_0 .net "mxu_w_re", 0 0, L_0x600000cbf700;  alias, 1 drivers
v0x600000f8b9f0_0 .net "mxu_w_ready", 0 0, L_0x600000cbaa80;  alias, 1 drivers
v0x600000f8ba80_0 .var "req_dma", 3 0;
v0x600000f8bb10_0 .var "req_mxu_a", 3 0;
v0x600000f8bba0_0 .var "req_mxu_o", 3 0;
v0x600000f8bc30_0 .var "req_mxu_w", 3 0;
v0x600000f8bcc0_0 .var "req_vpu", 3 0;
v0x600000f8bd50_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000f8bde0_0 .net "vpu_addr", 19 0, v0x600000ff5710_0;  alias, 1 drivers
v0x600000f8be70_0 .net "vpu_rdata", 255 0, L_0x6000016ad810;  alias, 1 drivers
v0x600000f8bf00_0 .var "vpu_rdata_reg", 255 0;
v0x600000ff4000_0 .net "vpu_re", 0 0, L_0x6000016ad030;  alias, 1 drivers
v0x600000ff4090_0 .net "vpu_ready", 0 0, L_0x600000cbab20;  alias, 1 drivers
v0x600000ff4120_0 .net "vpu_wdata", 255 0, L_0x6000016acf50;  alias, 1 drivers
v0x600000ff41b0_0 .net "vpu_we", 0 0, L_0x6000016acfc0;  alias, 1 drivers
v0x600000ff4240_0 .net "word_dma", 7 0, L_0x600000cba9e0;  1 drivers
v0x600000ff42d0_0 .net "word_mxu_a", 7 0, L_0x600000cba800;  1 drivers
v0x600000ff4360_0 .net "word_mxu_o", 7 0, L_0x600000cba8a0;  1 drivers
v0x600000ff43f0_0 .net "word_mxu_w", 7 0, L_0x600000cba760;  1 drivers
v0x600000ff4480_0 .net "word_vpu", 7 0, L_0x600000cba940;  1 drivers
E_0x6000028e8540/0 .event anyedge, v0x600000f8a760_0, v0x600000f88f30_0, v0x600000f89440_0, v0x600000f89950_0;
E_0x6000028e8540/1 .event anyedge, v0x600000f89e60_0, v0x600000f8a5b0_0, v0x600000f8a9a0_0, v0x600000f8a490_0;
E_0x6000028e8540 .event/or E_0x6000028e8540/0, E_0x6000028e8540/1;
E_0x6000028e85c0/0 .event anyedge, v0x600000f8bc30_0, v0x600000f8bb10_0, v0x600000f8bba0_0, v0x600000f8bcc0_0;
E_0x6000028e85c0/1 .event anyedge, v0x600000f8ba80_0, v0x600000f8b180_0, v0x600000ff43f0_0, v0x600000f8b060_0;
E_0x6000028e85c0/2 .event anyedge, v0x600000ff42d0_0, v0x600000f8b0f0_0, v0x600000ff4360_0, v0x600000f8b690_0;
E_0x6000028e85c0/3 .event anyedge, v0x600000f8b210_0, v0x600000ff4480_0, v0x600000ff4120_0, v0x600000ff41b0_0;
E_0x6000028e85c0/4 .event anyedge, v0x600000ff4000_0, v0x600000f8afd0_0, v0x600000ff4240_0, v0x600000f950e0_0;
E_0x6000028e85c0/5 .event anyedge, v0x600000f95200_0, v0x600000f94f30_0;
E_0x6000028e85c0 .event/or E_0x6000028e85c0/0, E_0x6000028e85c0/1, E_0x6000028e85c0/2, E_0x6000028e85c0/3, E_0x6000028e85c0/4, E_0x6000028e85c0/5;
E_0x6000028e8600/0 .event anyedge, v0x600000f8b960_0, v0x600000f8a6d0_0, v0x600000f8b450_0, v0x600000f8a520_0;
E_0x6000028e8600/1 .event anyedge, v0x600000f8b720_0, v0x600000f8a640_0, v0x600000ff41b0_0, v0x600000ff4000_0;
E_0x6000028e8600/2 .event anyedge, v0x600000f8a910_0, v0x600000f95200_0, v0x600000f94f30_0, v0x600000f8a400_0;
E_0x6000028e8600 .event/or E_0x6000028e8600/0, E_0x6000028e8600/1, E_0x6000028e8600/2;
L_0x600000cb9f40 .part v0x600000f8aac0_0, 0, 1;
L_0x600000cb9fe0 .part v0x600000f8a880_0, 0, 1;
L_0x600000cba080 .part v0x600000f8aac0_0, 1, 1;
L_0x600000cba120 .part v0x600000f8a880_0, 1, 1;
L_0x600000cba1c0 .part v0x600000f8aac0_0, 2, 1;
L_0x600000cba260 .part v0x600000f8a880_0, 2, 1;
L_0x600000cba300 .part v0x600000f8aac0_0, 3, 1;
L_0x600000cba3a0 .part v0x600000f8a880_0, 3, 1;
L_0x600000cba440 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x600000cbf660 (v0x600000f8a0a0_0) S_0x15969aca0;
L_0x600000cba4e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x600000cbf8e0 (v0x600000f8a0a0_0) S_0x15969aca0;
L_0x600000cba580 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x600000cbfb60 (v0x600000f8a0a0_0) S_0x15969aca0;
L_0x600000cba620 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x600000ff5710_0 (v0x600000f8a0a0_0) S_0x15969aca0;
L_0x600000cba6c0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x600000f94e10_0 (v0x600000f8a0a0_0) S_0x15969aca0;
L_0x600000cba760 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x600000cbf660 (v0x600000f8a1c0_0) S_0x15969ae10;
L_0x600000cba800 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x600000cbf8e0 (v0x600000f8a1c0_0) S_0x15969ae10;
L_0x600000cba8a0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x600000cbfb60 (v0x600000f8a1c0_0) S_0x15969ae10;
L_0x600000cba940 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x600000ff5710_0 (v0x600000f8a1c0_0) S_0x15969ae10;
L_0x600000cba9e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x600000f94e10_0 (v0x600000f8a1c0_0) S_0x15969ae10;
L_0x600000cbaa80 .part/v v0x600000f8b180_0, L_0x600000cba440, 1;
L_0x600000cbabc0 .part/v v0x600000f8b060_0, L_0x600000cba4e0, 1;
L_0x600000cbac60 .part/v v0x600000f8b0f0_0, L_0x600000cba580, 1;
L_0x600000cbab20 .part/v v0x600000f8b210_0, L_0x600000cba620, 1;
L_0x600000cbad00 .part/v v0x600000f8afd0_0, L_0x600000cba6c0, 1;
S_0x1596a0370 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x159669f10;
 .timescale 0 0;
P_0x6000028e8640 .param/l "i" 1 9 184, +C4<00>;
S_0x1596a04e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1596a0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000013ad880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000013ad8c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000f8a370_0 .array/port v0x600000f8a370, 0;
v0x600000f88cf0_0 .net "addr", 7 0, v0x600000f8a370_0;  1 drivers
v0x600000f88d80_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f88e10_0 .var/i "i", 31 0;
v0x600000f88ea0 .array "mem", 255 0, 255 0;
v0x600000f88f30_0 .var "rdata", 255 0;
v0x600000f88fc0_0 .net "re", 0 0, L_0x600000cb9fe0;  1 drivers
v0x600000f8aa30_0 .array/port v0x600000f8aa30, 0;
v0x600000f89050_0 .net "wdata", 255 0, v0x600000f8aa30_0;  1 drivers
v0x600000f890e0_0 .net "we", 0 0, L_0x600000cb9f40;  1 drivers
E_0x6000028e8740 .event posedge, v0x600000f94090_0;
S_0x1596a0650 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x159669f10;
 .timescale 0 0;
P_0x6000028e87c0 .param/l "i" 1 9 184, +C4<01>;
S_0x15969a570 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1596a0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000013ae380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000013ae3c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000f8a370_1 .array/port v0x600000f8a370, 1;
v0x600000f89200_0 .net "addr", 7 0, v0x600000f8a370_1;  1 drivers
v0x600000f89290_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f89320_0 .var/i "i", 31 0;
v0x600000f893b0 .array "mem", 255 0, 255 0;
v0x600000f89440_0 .var "rdata", 255 0;
v0x600000f894d0_0 .net "re", 0 0, L_0x600000cba120;  1 drivers
v0x600000f8aa30_1 .array/port v0x600000f8aa30, 1;
v0x600000f89560_0 .net "wdata", 255 0, v0x600000f8aa30_1;  1 drivers
v0x600000f895f0_0 .net "we", 0 0, L_0x600000cba080;  1 drivers
S_0x15969a6e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x159669f10;
 .timescale 0 0;
P_0x6000028e8900 .param/l "i" 1 9 184, +C4<010>;
S_0x15969a850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x15969a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000013ae400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000013ae440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000f8a370_2 .array/port v0x600000f8a370, 2;
v0x600000f89710_0 .net "addr", 7 0, v0x600000f8a370_2;  1 drivers
v0x600000f897a0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f89830_0 .var/i "i", 31 0;
v0x600000f898c0 .array "mem", 255 0, 255 0;
v0x600000f89950_0 .var "rdata", 255 0;
v0x600000f899e0_0 .net "re", 0 0, L_0x600000cba260;  1 drivers
v0x600000f8aa30_2 .array/port v0x600000f8aa30, 2;
v0x600000f89a70_0 .net "wdata", 255 0, v0x600000f8aa30_2;  1 drivers
v0x600000f89b00_0 .net "we", 0 0, L_0x600000cba1c0;  1 drivers
S_0x15969a9c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x159669f10;
 .timescale 0 0;
P_0x6000028e8a40 .param/l "i" 1 9 184, +C4<011>;
S_0x15969ab30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x15969a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000013ae480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000013ae4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000f8a370_3 .array/port v0x600000f8a370, 3;
v0x600000f89c20_0 .net "addr", 7 0, v0x600000f8a370_3;  1 drivers
v0x600000f89cb0_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000f89d40_0 .var/i "i", 31 0;
v0x600000f89dd0 .array "mem", 255 0, 255 0;
v0x600000f89e60_0 .var "rdata", 255 0;
v0x600000f89ef0_0 .net "re", 0 0, L_0x600000cba3a0;  1 drivers
v0x600000f8aa30_3 .array/port v0x600000f8aa30, 3;
v0x600000f89f80_0 .net "wdata", 255 0, v0x600000f8aa30_3;  1 drivers
v0x600000f8a010_0 .net "we", 0 0, L_0x600000cba300;  1 drivers
S_0x15969aca0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x159669f10;
 .timescale 0 0;
v0x600000f8a0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x15969aca0
TD_tb_random_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x600000f8a0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600000f8a0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x15969ae10 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x159669f10;
 .timescale 0 0;
v0x600000f8a1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x15969ae10
TD_tb_random_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x600000f8a1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x15969b180 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x15966b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x159810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x159810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x159810080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1598100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x159810100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x159810140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x159810180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1598101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x159810200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x159810240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x159810280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1598102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x159810300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x159810340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x159810380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1598103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x159810400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x159810440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x159810480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1598104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x159810500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x159810540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x159810580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1598105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x159810600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x159810640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x159810680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1598106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x159810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000016acd90 .functor BUFZ 256, L_0x600000cb9720, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000016ace00 .functor BUFZ 256, L_0x600000cb9860, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000016ace70 .functor BUFZ 1, v0x600000ff4ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000016acf50 .functor BUFZ 256, v0x600000ff5a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000016acfc0 .functor BUFZ 1, v0x600000ff5b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000016ad030 .functor BUFZ 1, v0x600000ff58c0_0, C4<0>, C4<0>, C4<0>;
v0x600000ff4510_0 .net *"_ivl_48", 255 0, L_0x600000cb9720;  1 drivers
v0x600000ff45a0_0 .net *"_ivl_50", 6 0, L_0x600000cb97c0;  1 drivers
L_0x16009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000ff4630_0 .net *"_ivl_53", 1 0, L_0x16009a848;  1 drivers
v0x600000ff46c0_0 .net *"_ivl_56", 255 0, L_0x600000cb9860;  1 drivers
v0x600000ff4750_0 .net *"_ivl_58", 6 0, L_0x600000cb9900;  1 drivers
L_0x16009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000ff47e0_0 .net *"_ivl_61", 1 0, L_0x16009a890;  1 drivers
L_0x16009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000ff4870_0 .net/2u *"_ivl_64", 2 0, L_0x16009a8d8;  1 drivers
v0x600000ff4900_0 .var "addr_reg", 19 0;
v0x600000ff4990_0 .var "alu_result", 255 0;
v0x600000ff4a20_0 .net "clk", 0 0, v0x600000ff3720_0;  alias, 1 drivers
v0x600000ff4ab0_0 .net "cmd", 127 0, v0x600000f90240_0;  alias, 1 drivers
v0x600000ff4b40_0 .net "cmd_done", 0 0, L_0x6000016ace70;  alias, 1 drivers
v0x600000ff4bd0_0 .net "cmd_ready", 0 0, L_0x600000cb99a0;  alias, 1 drivers
v0x600000ff4c60_0 .var "cmd_reg", 127 0;
v0x600000ff4cf0_0 .net "cmd_valid", 0 0, L_0x6000016a16c0;  alias, 1 drivers
v0x600000ff4d80_0 .net "count", 15 0, L_0x600000cb9680;  1 drivers
v0x600000ff4e10_0 .var "count_reg", 15 0;
v0x600000ff4ea0_0 .var "done_reg", 0 0;
v0x600000ff4f30_0 .var "elem_count", 15 0;
v0x600000ff4fc0_0 .net "imm", 15 0, L_0x600000cb9540;  1 drivers
v0x600000ff5050_0 .var "imm_reg", 15 0;
v0x600000ff50e0_0 .var/i "lane", 31 0;
v0x600000ff5170 .array "lane_a", 15 0;
v0x600000ff5170_0 .net v0x600000ff5170 0, 15 0, L_0x600000cbfe80; 1 drivers
v0x600000ff5170_1 .net v0x600000ff5170 1, 15 0, L_0x600000cb6300; 1 drivers
v0x600000ff5170_2 .net v0x600000ff5170 2, 15 0, L_0x600000cb80a0; 1 drivers
v0x600000ff5170_3 .net v0x600000ff5170 3, 15 0, L_0x600000cb81e0; 1 drivers
v0x600000ff5170_4 .net v0x600000ff5170 4, 15 0, L_0x600000cb8320; 1 drivers
v0x600000ff5170_5 .net v0x600000ff5170 5, 15 0, L_0x600000cb8460; 1 drivers
v0x600000ff5170_6 .net v0x600000ff5170 6, 15 0, L_0x600000cb85a0; 1 drivers
v0x600000ff5170_7 .net v0x600000ff5170 7, 15 0, L_0x600000cb86e0; 1 drivers
v0x600000ff5170_8 .net v0x600000ff5170 8, 15 0, L_0x600000cb8820; 1 drivers
v0x600000ff5170_9 .net v0x600000ff5170 9, 15 0, L_0x600000cb8960; 1 drivers
v0x600000ff5170_10 .net v0x600000ff5170 10, 15 0, L_0x600000cb8b40; 1 drivers
v0x600000ff5170_11 .net v0x600000ff5170 11, 15 0, L_0x600000cb8be0; 1 drivers
v0x600000ff5170_12 .net v0x600000ff5170 12, 15 0, L_0x600000cb8d20; 1 drivers
v0x600000ff5170_13 .net v0x600000ff5170 13, 15 0, L_0x600000cb8e60; 1 drivers
v0x600000ff5170_14 .net v0x600000ff5170 14, 15 0, L_0x600000cb8fa0; 1 drivers
v0x600000ff5170_15 .net v0x600000ff5170 15, 15 0, L_0x600000cb90e0; 1 drivers
v0x600000ff5200 .array "lane_b", 15 0;
v0x600000ff5200_0 .net v0x600000ff5200 0, 15 0, L_0x600000cbff20; 1 drivers
v0x600000ff5200_1 .net v0x600000ff5200 1, 15 0, L_0x600000cb8000; 1 drivers
v0x600000ff5200_2 .net v0x600000ff5200 2, 15 0, L_0x600000cb8140; 1 drivers
v0x600000ff5200_3 .net v0x600000ff5200 3, 15 0, L_0x600000cb8280; 1 drivers
v0x600000ff5200_4 .net v0x600000ff5200 4, 15 0, L_0x600000cb83c0; 1 drivers
v0x600000ff5200_5 .net v0x600000ff5200 5, 15 0, L_0x600000cb8500; 1 drivers
v0x600000ff5200_6 .net v0x600000ff5200 6, 15 0, L_0x600000cb8640; 1 drivers
v0x600000ff5200_7 .net v0x600000ff5200 7, 15 0, L_0x600000cb8780; 1 drivers
v0x600000ff5200_8 .net v0x600000ff5200 8, 15 0, L_0x600000cb88c0; 1 drivers
v0x600000ff5200_9 .net v0x600000ff5200 9, 15 0, L_0x600000cb8aa0; 1 drivers
v0x600000ff5200_10 .net v0x600000ff5200 10, 15 0, L_0x600000cb8a00; 1 drivers
v0x600000ff5200_11 .net v0x600000ff5200 11, 15 0, L_0x600000cb8c80; 1 drivers
v0x600000ff5200_12 .net v0x600000ff5200 12, 15 0, L_0x600000cb8dc0; 1 drivers
v0x600000ff5200_13 .net v0x600000ff5200 13, 15 0, L_0x600000cb8f00; 1 drivers
v0x600000ff5200_14 .net v0x600000ff5200 14, 15 0, L_0x600000cb9040; 1 drivers
v0x600000ff5200_15 .net v0x600000ff5200 15, 15 0, L_0x600000cb9180; 1 drivers
v0x600000ff5290 .array "lane_result", 15 0, 15 0;
v0x600000ff5320_0 .net "mem_addr", 19 0, L_0x600000cb95e0;  1 drivers
v0x600000ff53b0_0 .var "mem_addr_reg", 19 0;
v0x600000ff5440_0 .net "opcode", 7 0, L_0x600000cb9220;  1 drivers
v0x600000ff54d0_0 .var "reduce_result", 15 0;
v0x600000ff5560 .array "reduce_tree", 79 0, 15 0;
v0x600000ff55f0_0 .net "rst_n", 0 0, v0x600000ffc090_0;  alias, 1 drivers
v0x600000ff5680_0 .net "sram_addr", 19 0, v0x600000ff5710_0;  alias, 1 drivers
v0x600000ff5710_0 .var "sram_addr_reg", 19 0;
v0x600000ff57a0_0 .net "sram_rdata", 255 0, L_0x6000016ad810;  alias, 1 drivers
v0x600000ff5830_0 .net "sram_re", 0 0, L_0x6000016ad030;  alias, 1 drivers
v0x600000ff58c0_0 .var "sram_re_reg", 0 0;
v0x600000ff5950_0 .net "sram_ready", 0 0, L_0x600000cbab20;  alias, 1 drivers
v0x600000ff59e0_0 .net "sram_wdata", 255 0, L_0x6000016acf50;  alias, 1 drivers
v0x600000ff5a70_0 .var "sram_wdata_reg", 255 0;
v0x600000ff5b00_0 .net "sram_we", 0 0, L_0x6000016acfc0;  alias, 1 drivers
v0x600000ff5b90_0 .var "sram_we_reg", 0 0;
v0x600000ff5c20_0 .var/i "stage", 31 0;
v0x600000ff5cb0_0 .var "state", 2 0;
v0x600000ff5d40_0 .net "subop", 7 0, L_0x600000cb92c0;  1 drivers
v0x600000ff5dd0_0 .var "subop_reg", 7 0;
v0x600000ff5e60_0 .net "vd", 4 0, L_0x600000cb9360;  1 drivers
v0x600000ff5ef0_0 .var "vd_reg", 4 0;
v0x600000ff5f80 .array "vrf", 31 0, 255 0;
v0x600000ff6010_0 .net "vs1", 4 0, L_0x600000cb9400;  1 drivers
v0x600000ff60a0_0 .net "vs1_data", 255 0, L_0x6000016acd90;  1 drivers
v0x600000ff6130_0 .var "vs1_reg", 4 0;
v0x600000ff61c0_0 .net "vs2", 4 0, L_0x600000cb94a0;  1 drivers
v0x600000ff6250_0 .net "vs2_data", 255 0, L_0x6000016ace00;  1 drivers
v0x600000ff62e0_0 .var "vs2_reg", 4 0;
E_0x6000028e9340/0 .event anyedge, v0x600000ff5170_0, v0x600000ff5170_1, v0x600000ff5170_2, v0x600000ff5170_3;
E_0x6000028e9340/1 .event anyedge, v0x600000ff5170_4, v0x600000ff5170_5, v0x600000ff5170_6, v0x600000ff5170_7;
E_0x6000028e9340/2 .event anyedge, v0x600000ff5170_8, v0x600000ff5170_9, v0x600000ff5170_10, v0x600000ff5170_11;
E_0x6000028e9340/3 .event anyedge, v0x600000ff5170_12, v0x600000ff5170_13, v0x600000ff5170_14, v0x600000ff5170_15;
v0x600000ff5560_0 .array/port v0x600000ff5560, 0;
v0x600000ff5560_1 .array/port v0x600000ff5560, 1;
v0x600000ff5560_2 .array/port v0x600000ff5560, 2;
E_0x6000028e9340/4 .event anyedge, v0x600000ff5dd0_0, v0x600000ff5560_0, v0x600000ff5560_1, v0x600000ff5560_2;
v0x600000ff5560_3 .array/port v0x600000ff5560, 3;
v0x600000ff5560_4 .array/port v0x600000ff5560, 4;
v0x600000ff5560_5 .array/port v0x600000ff5560, 5;
v0x600000ff5560_6 .array/port v0x600000ff5560, 6;
E_0x6000028e9340/5 .event anyedge, v0x600000ff5560_3, v0x600000ff5560_4, v0x600000ff5560_5, v0x600000ff5560_6;
v0x600000ff5560_7 .array/port v0x600000ff5560, 7;
v0x600000ff5560_8 .array/port v0x600000ff5560, 8;
v0x600000ff5560_9 .array/port v0x600000ff5560, 9;
v0x600000ff5560_10 .array/port v0x600000ff5560, 10;
E_0x6000028e9340/6 .event anyedge, v0x600000ff5560_7, v0x600000ff5560_8, v0x600000ff5560_9, v0x600000ff5560_10;
v0x600000ff5560_11 .array/port v0x600000ff5560, 11;
v0x600000ff5560_12 .array/port v0x600000ff5560, 12;
v0x600000ff5560_13 .array/port v0x600000ff5560, 13;
v0x600000ff5560_14 .array/port v0x600000ff5560, 14;
E_0x6000028e9340/7 .event anyedge, v0x600000ff5560_11, v0x600000ff5560_12, v0x600000ff5560_13, v0x600000ff5560_14;
v0x600000ff5560_15 .array/port v0x600000ff5560, 15;
v0x600000ff5560_16 .array/port v0x600000ff5560, 16;
v0x600000ff5560_17 .array/port v0x600000ff5560, 17;
v0x600000ff5560_18 .array/port v0x600000ff5560, 18;
E_0x6000028e9340/8 .event anyedge, v0x600000ff5560_15, v0x600000ff5560_16, v0x600000ff5560_17, v0x600000ff5560_18;
v0x600000ff5560_19 .array/port v0x600000ff5560, 19;
v0x600000ff5560_20 .array/port v0x600000ff5560, 20;
v0x600000ff5560_21 .array/port v0x600000ff5560, 21;
v0x600000ff5560_22 .array/port v0x600000ff5560, 22;
E_0x6000028e9340/9 .event anyedge, v0x600000ff5560_19, v0x600000ff5560_20, v0x600000ff5560_21, v0x600000ff5560_22;
v0x600000ff5560_23 .array/port v0x600000ff5560, 23;
v0x600000ff5560_24 .array/port v0x600000ff5560, 24;
v0x600000ff5560_25 .array/port v0x600000ff5560, 25;
v0x600000ff5560_26 .array/port v0x600000ff5560, 26;
E_0x6000028e9340/10 .event anyedge, v0x600000ff5560_23, v0x600000ff5560_24, v0x600000ff5560_25, v0x600000ff5560_26;
v0x600000ff5560_27 .array/port v0x600000ff5560, 27;
v0x600000ff5560_28 .array/port v0x600000ff5560, 28;
v0x600000ff5560_29 .array/port v0x600000ff5560, 29;
v0x600000ff5560_30 .array/port v0x600000ff5560, 30;
E_0x6000028e9340/11 .event anyedge, v0x600000ff5560_27, v0x600000ff5560_28, v0x600000ff5560_29, v0x600000ff5560_30;
v0x600000ff5560_31 .array/port v0x600000ff5560, 31;
v0x600000ff5560_32 .array/port v0x600000ff5560, 32;
v0x600000ff5560_33 .array/port v0x600000ff5560, 33;
v0x600000ff5560_34 .array/port v0x600000ff5560, 34;
E_0x6000028e9340/12 .event anyedge, v0x600000ff5560_31, v0x600000ff5560_32, v0x600000ff5560_33, v0x600000ff5560_34;
v0x600000ff5560_35 .array/port v0x600000ff5560, 35;
v0x600000ff5560_36 .array/port v0x600000ff5560, 36;
v0x600000ff5560_37 .array/port v0x600000ff5560, 37;
v0x600000ff5560_38 .array/port v0x600000ff5560, 38;
E_0x6000028e9340/13 .event anyedge, v0x600000ff5560_35, v0x600000ff5560_36, v0x600000ff5560_37, v0x600000ff5560_38;
v0x600000ff5560_39 .array/port v0x600000ff5560, 39;
v0x600000ff5560_40 .array/port v0x600000ff5560, 40;
v0x600000ff5560_41 .array/port v0x600000ff5560, 41;
v0x600000ff5560_42 .array/port v0x600000ff5560, 42;
E_0x6000028e9340/14 .event anyedge, v0x600000ff5560_39, v0x600000ff5560_40, v0x600000ff5560_41, v0x600000ff5560_42;
v0x600000ff5560_43 .array/port v0x600000ff5560, 43;
v0x600000ff5560_44 .array/port v0x600000ff5560, 44;
v0x600000ff5560_45 .array/port v0x600000ff5560, 45;
v0x600000ff5560_46 .array/port v0x600000ff5560, 46;
E_0x6000028e9340/15 .event anyedge, v0x600000ff5560_43, v0x600000ff5560_44, v0x600000ff5560_45, v0x600000ff5560_46;
v0x600000ff5560_47 .array/port v0x600000ff5560, 47;
v0x600000ff5560_48 .array/port v0x600000ff5560, 48;
v0x600000ff5560_49 .array/port v0x600000ff5560, 49;
v0x600000ff5560_50 .array/port v0x600000ff5560, 50;
E_0x6000028e9340/16 .event anyedge, v0x600000ff5560_47, v0x600000ff5560_48, v0x600000ff5560_49, v0x600000ff5560_50;
v0x600000ff5560_51 .array/port v0x600000ff5560, 51;
v0x600000ff5560_52 .array/port v0x600000ff5560, 52;
v0x600000ff5560_53 .array/port v0x600000ff5560, 53;
v0x600000ff5560_54 .array/port v0x600000ff5560, 54;
E_0x6000028e9340/17 .event anyedge, v0x600000ff5560_51, v0x600000ff5560_52, v0x600000ff5560_53, v0x600000ff5560_54;
v0x600000ff5560_55 .array/port v0x600000ff5560, 55;
v0x600000ff5560_56 .array/port v0x600000ff5560, 56;
v0x600000ff5560_57 .array/port v0x600000ff5560, 57;
v0x600000ff5560_58 .array/port v0x600000ff5560, 58;
E_0x6000028e9340/18 .event anyedge, v0x600000ff5560_55, v0x600000ff5560_56, v0x600000ff5560_57, v0x600000ff5560_58;
v0x600000ff5560_59 .array/port v0x600000ff5560, 59;
v0x600000ff5560_60 .array/port v0x600000ff5560, 60;
v0x600000ff5560_61 .array/port v0x600000ff5560, 61;
v0x600000ff5560_62 .array/port v0x600000ff5560, 62;
E_0x6000028e9340/19 .event anyedge, v0x600000ff5560_59, v0x600000ff5560_60, v0x600000ff5560_61, v0x600000ff5560_62;
v0x600000ff5560_63 .array/port v0x600000ff5560, 63;
v0x600000ff5560_64 .array/port v0x600000ff5560, 64;
v0x600000ff5560_65 .array/port v0x600000ff5560, 65;
v0x600000ff5560_66 .array/port v0x600000ff5560, 66;
E_0x6000028e9340/20 .event anyedge, v0x600000ff5560_63, v0x600000ff5560_64, v0x600000ff5560_65, v0x600000ff5560_66;
v0x600000ff5560_67 .array/port v0x600000ff5560, 67;
v0x600000ff5560_68 .array/port v0x600000ff5560, 68;
v0x600000ff5560_69 .array/port v0x600000ff5560, 69;
v0x600000ff5560_70 .array/port v0x600000ff5560, 70;
E_0x6000028e9340/21 .event anyedge, v0x600000ff5560_67, v0x600000ff5560_68, v0x600000ff5560_69, v0x600000ff5560_70;
v0x600000ff5560_71 .array/port v0x600000ff5560, 71;
v0x600000ff5560_72 .array/port v0x600000ff5560, 72;
v0x600000ff5560_73 .array/port v0x600000ff5560, 73;
v0x600000ff5560_74 .array/port v0x600000ff5560, 74;
E_0x6000028e9340/22 .event anyedge, v0x600000ff5560_71, v0x600000ff5560_72, v0x600000ff5560_73, v0x600000ff5560_74;
v0x600000ff5560_75 .array/port v0x600000ff5560, 75;
v0x600000ff5560_76 .array/port v0x600000ff5560, 76;
v0x600000ff5560_77 .array/port v0x600000ff5560, 77;
v0x600000ff5560_78 .array/port v0x600000ff5560, 78;
E_0x6000028e9340/23 .event anyedge, v0x600000ff5560_75, v0x600000ff5560_76, v0x600000ff5560_77, v0x600000ff5560_78;
v0x600000ff5560_79 .array/port v0x600000ff5560, 79;
E_0x6000028e9340/24 .event anyedge, v0x600000ff5560_79;
E_0x6000028e9340 .event/or E_0x6000028e9340/0, E_0x6000028e9340/1, E_0x6000028e9340/2, E_0x6000028e9340/3, E_0x6000028e9340/4, E_0x6000028e9340/5, E_0x6000028e9340/6, E_0x6000028e9340/7, E_0x6000028e9340/8, E_0x6000028e9340/9, E_0x6000028e9340/10, E_0x6000028e9340/11, E_0x6000028e9340/12, E_0x6000028e9340/13, E_0x6000028e9340/14, E_0x6000028e9340/15, E_0x6000028e9340/16, E_0x6000028e9340/17, E_0x6000028e9340/18, E_0x6000028e9340/19, E_0x6000028e9340/20, E_0x6000028e9340/21, E_0x6000028e9340/22, E_0x6000028e9340/23, E_0x6000028e9340/24;
L_0x600000cbfe80 .part L_0x6000016acd90, 0, 16;
L_0x600000cbff20 .part L_0x6000016ace00, 0, 16;
L_0x600000cb6300 .part L_0x6000016acd90, 16, 16;
L_0x600000cb8000 .part L_0x6000016ace00, 16, 16;
L_0x600000cb80a0 .part L_0x6000016acd90, 32, 16;
L_0x600000cb8140 .part L_0x6000016ace00, 32, 16;
L_0x600000cb81e0 .part L_0x6000016acd90, 48, 16;
L_0x600000cb8280 .part L_0x6000016ace00, 48, 16;
L_0x600000cb8320 .part L_0x6000016acd90, 64, 16;
L_0x600000cb83c0 .part L_0x6000016ace00, 64, 16;
L_0x600000cb8460 .part L_0x6000016acd90, 80, 16;
L_0x600000cb8500 .part L_0x6000016ace00, 80, 16;
L_0x600000cb85a0 .part L_0x6000016acd90, 96, 16;
L_0x600000cb8640 .part L_0x6000016ace00, 96, 16;
L_0x600000cb86e0 .part L_0x6000016acd90, 112, 16;
L_0x600000cb8780 .part L_0x6000016ace00, 112, 16;
L_0x600000cb8820 .part L_0x6000016acd90, 128, 16;
L_0x600000cb88c0 .part L_0x6000016ace00, 128, 16;
L_0x600000cb8960 .part L_0x6000016acd90, 144, 16;
L_0x600000cb8aa0 .part L_0x6000016ace00, 144, 16;
L_0x600000cb8b40 .part L_0x6000016acd90, 160, 16;
L_0x600000cb8a00 .part L_0x6000016ace00, 160, 16;
L_0x600000cb8be0 .part L_0x6000016acd90, 176, 16;
L_0x600000cb8c80 .part L_0x6000016ace00, 176, 16;
L_0x600000cb8d20 .part L_0x6000016acd90, 192, 16;
L_0x600000cb8dc0 .part L_0x6000016ace00, 192, 16;
L_0x600000cb8e60 .part L_0x6000016acd90, 208, 16;
L_0x600000cb8f00 .part L_0x6000016ace00, 208, 16;
L_0x600000cb8fa0 .part L_0x6000016acd90, 224, 16;
L_0x600000cb9040 .part L_0x6000016ace00, 224, 16;
L_0x600000cb90e0 .part L_0x6000016acd90, 240, 16;
L_0x600000cb9180 .part L_0x6000016ace00, 240, 16;
L_0x600000cb9220 .part v0x600000f90240_0, 120, 8;
L_0x600000cb92c0 .part v0x600000f90240_0, 112, 8;
L_0x600000cb9360 .part v0x600000f90240_0, 107, 5;
L_0x600000cb9400 .part v0x600000f90240_0, 102, 5;
L_0x600000cb94a0 .part v0x600000f90240_0, 97, 5;
L_0x600000cb9540 .part v0x600000f90240_0, 32, 16;
L_0x600000cb95e0 .part v0x600000f90240_0, 76, 20;
L_0x600000cb9680 .part v0x600000f90240_0, 48, 16;
L_0x600000cb9720 .array/port v0x600000ff5f80, L_0x600000cb97c0;
L_0x600000cb97c0 .concat [ 5 2 0 0], v0x600000ff6130_0, L_0x16009a848;
L_0x600000cb9860 .array/port v0x600000ff5f80, L_0x600000cb9900;
L_0x600000cb9900 .concat [ 5 2 0 0], v0x600000ff62e0_0, L_0x16009a890;
L_0x600000cb99a0 .cmp/eq 3, v0x600000ff5cb0_0, L_0x16009a8d8;
S_0x15969b600 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9380 .param/l "i" 1 10 137, +C4<00>;
v0x600000ff5290_0 .array/port v0x600000ff5290, 0;
v0x600000ff5290_1 .array/port v0x600000ff5290, 1;
v0x600000ff5290_2 .array/port v0x600000ff5290, 2;
v0x600000ff5290_3 .array/port v0x600000ff5290, 3;
E_0x6000028e9400/0 .event anyedge, v0x600000ff5290_0, v0x600000ff5290_1, v0x600000ff5290_2, v0x600000ff5290_3;
v0x600000ff5290_4 .array/port v0x600000ff5290, 4;
v0x600000ff5290_5 .array/port v0x600000ff5290, 5;
v0x600000ff5290_6 .array/port v0x600000ff5290, 6;
v0x600000ff5290_7 .array/port v0x600000ff5290, 7;
E_0x6000028e9400/1 .event anyedge, v0x600000ff5290_4, v0x600000ff5290_5, v0x600000ff5290_6, v0x600000ff5290_7;
v0x600000ff5290_8 .array/port v0x600000ff5290, 8;
v0x600000ff5290_9 .array/port v0x600000ff5290, 9;
v0x600000ff5290_10 .array/port v0x600000ff5290, 10;
v0x600000ff5290_11 .array/port v0x600000ff5290, 11;
E_0x6000028e9400/2 .event anyedge, v0x600000ff5290_8, v0x600000ff5290_9, v0x600000ff5290_10, v0x600000ff5290_11;
v0x600000ff5290_12 .array/port v0x600000ff5290, 12;
v0x600000ff5290_13 .array/port v0x600000ff5290, 13;
v0x600000ff5290_14 .array/port v0x600000ff5290, 14;
v0x600000ff5290_15 .array/port v0x600000ff5290, 15;
E_0x6000028e9400/3 .event anyedge, v0x600000ff5290_12, v0x600000ff5290_13, v0x600000ff5290_14, v0x600000ff5290_15;
E_0x6000028e9400 .event/or E_0x6000028e9400/0, E_0x6000028e9400/1, E_0x6000028e9400/2, E_0x6000028e9400/3;
E_0x6000028e9440/0 .event anyedge, v0x600000ff5dd0_0, v0x600000ff5170_0, v0x600000ff5170_1, v0x600000ff5170_2;
E_0x6000028e9440/1 .event anyedge, v0x600000ff5170_3, v0x600000ff5170_4, v0x600000ff5170_5, v0x600000ff5170_6;
E_0x6000028e9440/2 .event anyedge, v0x600000ff5170_7, v0x600000ff5170_8, v0x600000ff5170_9, v0x600000ff5170_10;
E_0x6000028e9440/3 .event anyedge, v0x600000ff5170_11, v0x600000ff5170_12, v0x600000ff5170_13, v0x600000ff5170_14;
E_0x6000028e9440/4 .event anyedge, v0x600000ff5170_15, v0x600000ff5200_0, v0x600000ff5200_1, v0x600000ff5200_2;
E_0x6000028e9440/5 .event anyedge, v0x600000ff5200_3, v0x600000ff5200_4, v0x600000ff5200_5, v0x600000ff5200_6;
E_0x6000028e9440/6 .event anyedge, v0x600000ff5200_7, v0x600000ff5200_8, v0x600000ff5200_9, v0x600000ff5200_10;
E_0x6000028e9440/7 .event anyedge, v0x600000ff5200_11, v0x600000ff5200_12, v0x600000ff5200_13, v0x600000ff5200_14;
E_0x6000028e9440/8 .event anyedge, v0x600000ff5200_15, v0x600000ff5050_0;
E_0x6000028e9440 .event/or E_0x6000028e9440/0, E_0x6000028e9440/1, E_0x6000028e9440/2, E_0x6000028e9440/3, E_0x6000028e9440/4, E_0x6000028e9440/5, E_0x6000028e9440/6, E_0x6000028e9440/7, E_0x6000028e9440/8;
S_0x15969b770 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9480 .param/l "i" 1 10 137, +C4<01>;
S_0x15969b8e0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9500 .param/l "i" 1 10 137, +C4<010>;
S_0x15969ba50 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9580 .param/l "i" 1 10 137, +C4<011>;
S_0x15969bbc0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9640 .param/l "i" 1 10 137, +C4<0100>;
S_0x15969bd30 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e96c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x15969bea0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9740 .param/l "i" 1 10 137, +C4<0110>;
S_0x15969c010 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e97c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x15969c180 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9600 .param/l "i" 1 10 137, +C4<01000>;
S_0x15969c2f0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9880 .param/l "i" 1 10 137, +C4<01001>;
S_0x15969c460 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9900 .param/l "i" 1 10 137, +C4<01010>;
S_0x15969c5d0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9980 .param/l "i" 1 10 137, +C4<01011>;
S_0x15969c740 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9a00 .param/l "i" 1 10 137, +C4<01100>;
S_0x15969c8b0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9a80 .param/l "i" 1 10 137, +C4<01101>;
S_0x15969ca20 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9b00 .param/l "i" 1 10 137, +C4<01110>;
S_0x15969cb90 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x15969b180;
 .timescale 0 0;
P_0x6000028e9b80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x15966ace0;
T_2 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f97ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f97a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f97b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f979f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000f97690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000f97a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600000f97a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000f97a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600000f902d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000f97b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600000f97b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000f97b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600000f969a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000f979f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600000f979f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000f979f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600000f97840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600000f97720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600000f97a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000f97a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600000f90480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600000f90360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600000f97b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000f97b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600000f96b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600000f96a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600000f979f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000f979f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15966ace0;
T_3 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f97ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000f97210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000f973c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000f96f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f970f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000f97600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f97840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000f90240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f90480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000f96910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f90090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f966d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f96760_0, 0;
    %fork t_1, S_0x15966a8a0;
    %jmp t_0;
    .scope S_0x15966a8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f95440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000f95440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000f95440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f97450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000f95440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f97330, 0, 4;
    %load/vec4 v0x600000f95440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f95440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x15966ace0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000f97840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600000f97720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f97840_0, 0;
T_3.4 ;
    %load/vec4 v0x600000f90480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600000f90360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f90480_0, 0;
T_3.7 ;
    %load/vec4 v0x600000f96b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600000f96a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f970f0_0, 0;
    %load/vec4 v0x600000f97d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600000f97c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600000f97cc0_0;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000f973c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600000f97960_0;
    %assign/vec4 v0x600000f96f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f970f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600000f97180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600000f96fd0_0;
    %assign/vec4 v0x600000f97210_0, 0;
    %load/vec4 v0x600000f96fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600000f966d0_0, 0;
    %load/vec4 v0x600000f96fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600000f96760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600000f966d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f96d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f97450, 0, 4;
    %load/vec4 v0x600000f97210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f97330, 0, 4;
    %load/vec4 v0x600000f973c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000f973c0_0, 0;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f96d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000f97330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000f97330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f97330, 0, 4;
    %load/vec4 v0x600000f973c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000f97450, 4;
    %assign/vec4 v0x600000f97960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600000f973c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600000f973c0_0, 0;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f96d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f90090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600000f96520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f96c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600000f96520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600000f966d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600000f97210_0;
    %assign/vec4 v0x600000f97600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f97840_0, 0;
    %load/vec4 v0x600000f97720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600000f97210_0;
    %assign/vec4 v0x600000f90240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f90480_0, 0;
    %load/vec4 v0x600000f90360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600000f97210_0;
    %assign/vec4 v0x600000f96910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f96b50_0, 0;
    %load/vec4 v0x600000f96a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600000f96760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600000f974e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600000f90120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600000f967f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600000f96520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600000f97e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f90090_0, 0;
    %load/vec4 v0x600000f97960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600000f97c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600000f97cc0_0;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000f973c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600000f97c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f96d90_0, 0;
    %load/vec4 v0x600000f97cc0_0;
    %assign/vec4 v0x600000f97960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000f973c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f97d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x159673b70;
T_4 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f90870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000f88750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f887e0, 4;
    %assign/vec4 v0x600000f90870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15966eed0;
T_5 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f90ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000f90ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000f90ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90a20, 0, 4;
    %load/vec4 v0x600000f90ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f90ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f90b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000f88750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f887e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000f90ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600000f90ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600000f90ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000f90a20, 4;
    %ix/getv/s 3, v0x600000f90ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90a20, 0, 4;
    %load/vec4 v0x600000f90ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f90ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f90a20, 4;
    %assign/vec4 v0x600000f90b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x159620760;
T_6 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f90d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600000f90d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000f90d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90cf0, 0, 4;
    %load/vec4 v0x600000f90d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f90d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f90e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000f88750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f887e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000f90d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600000f90d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600000f90d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000f90cf0, 4;
    %ix/getv/s 3, v0x600000f90d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90cf0, 0, 4;
    %load/vec4 v0x600000f90d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f90d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f90cf0, 4;
    %assign/vec4 v0x600000f90e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15960baa0;
T_7 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f91050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000f91050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000f91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90fc0, 0, 4;
    %load/vec4 v0x600000f91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f91050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f910e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000f88750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f887e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000f91050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600000f91050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600000f91050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000f90fc0, 4;
    %ix/getv/s 3, v0x600000f91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90fc0, 0, 4;
    %load/vec4 v0x600000f91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f91050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f90fc0, 4;
    %assign/vec4 v0x600000f910e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x159619db0;
T_8 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f91b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f91d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f91680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f915f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f91b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000f918c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600000f91cb0_0;
    %assign/vec4 v0x600000f91d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600000f91830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600000f91560_0;
    %assign/vec4 v0x600000f91680_0, 0;
    %load/vec4 v0x600000f91680_0;
    %assign/vec4 v0x600000f915f0_0, 0;
    %load/vec4 v0x600000f91710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600000f919e0_0;
    %assign/vec4 v0x600000f91b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600000f91a70_0;
    %load/vec4 v0x600000f919e0_0;
    %add;
    %assign/vec4 v0x600000f91b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15961c210;
T_9 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f930f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f932a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f92be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f92b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f93060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000f92e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600000f93210_0;
    %assign/vec4 v0x600000f932a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600000f92d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600000f92ac0_0;
    %assign/vec4 v0x600000f92be0_0, 0;
    %load/vec4 v0x600000f92be0_0;
    %assign/vec4 v0x600000f92b50_0, 0;
    %load/vec4 v0x600000f92c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600000f92f40_0;
    %assign/vec4 v0x600000f93060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600000f92fd0_0;
    %load/vec4 v0x600000f92f40_0;
    %add;
    %assign/vec4 v0x600000f93060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1596100b0;
T_10 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f9c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9c870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9c1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9c120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f9c630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000f9c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600000f9c7e0_0;
    %assign/vec4 v0x600000f9c870_0, 0;
T_10.2 ;
    %load/vec4 v0x600000f9c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600000f9c090_0;
    %assign/vec4 v0x600000f9c1b0_0, 0;
    %load/vec4 v0x600000f9c1b0_0;
    %assign/vec4 v0x600000f9c120_0, 0;
    %load/vec4 v0x600000f9c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600000f9c510_0;
    %assign/vec4 v0x600000f9c630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600000f9c5a0_0;
    %load/vec4 v0x600000f9c510_0;
    %add;
    %assign/vec4 v0x600000f9c630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x159604c80;
T_11 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f9dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9ddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f9db90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000f9d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600000f9dd40_0;
    %assign/vec4 v0x600000f9ddd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600000f9d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600000f9d5f0_0;
    %assign/vec4 v0x600000f9d710_0, 0;
    %load/vec4 v0x600000f9d710_0;
    %assign/vec4 v0x600000f9d680_0, 0;
    %load/vec4 v0x600000f9d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600000f9da70_0;
    %assign/vec4 v0x600000f9db90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600000f9db00_0;
    %load/vec4 v0x600000f9da70_0;
    %add;
    %assign/vec4 v0x600000f9db90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1596971f0;
T_12 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f9f180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9f330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9ec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9ebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f9f0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000f9eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000f9f2a0_0;
    %assign/vec4 v0x600000f9f330_0, 0;
T_12.2 ;
    %load/vec4 v0x600000f9ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600000f9eb50_0;
    %assign/vec4 v0x600000f9ec70_0, 0;
    %load/vec4 v0x600000f9ec70_0;
    %assign/vec4 v0x600000f9ebe0_0, 0;
    %load/vec4 v0x600000f9ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600000f9efd0_0;
    %assign/vec4 v0x600000f9f0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600000f9f060_0;
    %load/vec4 v0x600000f9efd0_0;
    %add;
    %assign/vec4 v0x600000f9f0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x159691830;
T_13 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f98750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f98900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f98240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f981b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f986c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000f98480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600000f98870_0;
    %assign/vec4 v0x600000f98900_0, 0;
T_13.2 ;
    %load/vec4 v0x600000f983f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600000f98120_0;
    %assign/vec4 v0x600000f98240_0, 0;
    %load/vec4 v0x600000f98240_0;
    %assign/vec4 v0x600000f981b0_0, 0;
    %load/vec4 v0x600000f982d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600000f985a0_0;
    %assign/vec4 v0x600000f986c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600000f98630_0;
    %load/vec4 v0x600000f985a0_0;
    %add;
    %assign/vec4 v0x600000f986c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15968f1e0;
T_14 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f99cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f99e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f997a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f99710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f99c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000f999e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600000f99dd0_0;
    %assign/vec4 v0x600000f99e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600000f99950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600000f99680_0;
    %assign/vec4 v0x600000f997a0_0, 0;
    %load/vec4 v0x600000f997a0_0;
    %assign/vec4 v0x600000f99710_0, 0;
    %load/vec4 v0x600000f99830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600000f99b00_0;
    %assign/vec4 v0x600000f99c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600000f99b90_0;
    %load/vec4 v0x600000f99b00_0;
    %add;
    %assign/vec4 v0x600000f99c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x15968cb90;
T_15 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f9b210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9b3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f9ac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f9b180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600000f9af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600000f9b330_0;
    %assign/vec4 v0x600000f9b3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600000f9aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600000f9abe0_0;
    %assign/vec4 v0x600000f9ad00_0, 0;
    %load/vec4 v0x600000f9ad00_0;
    %assign/vec4 v0x600000f9ac70_0, 0;
    %load/vec4 v0x600000f9ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600000f9b060_0;
    %assign/vec4 v0x600000f9b180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600000f9b0f0_0;
    %load/vec4 v0x600000f9b060_0;
    %add;
    %assign/vec4 v0x600000f9b180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15968a6b0;
T_16 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f847e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f84990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f842d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f84240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f84750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600000f84510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600000f84900_0;
    %assign/vec4 v0x600000f84990_0, 0;
T_16.2 ;
    %load/vec4 v0x600000f84480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600000f841b0_0;
    %assign/vec4 v0x600000f842d0_0, 0;
    %load/vec4 v0x600000f842d0_0;
    %assign/vec4 v0x600000f84240_0, 0;
    %load/vec4 v0x600000f84360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600000f84630_0;
    %assign/vec4 v0x600000f84750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600000f846c0_0;
    %load/vec4 v0x600000f84630_0;
    %add;
    %assign/vec4 v0x600000f84750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x159688060;
T_17 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f85d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f85ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f85830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f857a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f85cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600000f85a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600000f85e60_0;
    %assign/vec4 v0x600000f85ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600000f859e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600000f85710_0;
    %assign/vec4 v0x600000f85830_0, 0;
    %load/vec4 v0x600000f85830_0;
    %assign/vec4 v0x600000f857a0_0, 0;
    %load/vec4 v0x600000f858c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600000f85b90_0;
    %assign/vec4 v0x600000f85cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600000f85c20_0;
    %load/vec4 v0x600000f85b90_0;
    %add;
    %assign/vec4 v0x600000f85cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x159685a10;
T_18 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f872a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f87450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f86d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f86d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f87210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600000f86fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600000f873c0_0;
    %assign/vec4 v0x600000f87450_0, 0;
T_18.2 ;
    %load/vec4 v0x600000f86f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600000f86c70_0;
    %assign/vec4 v0x600000f86d90_0, 0;
    %load/vec4 v0x600000f86d90_0;
    %assign/vec4 v0x600000f86d00_0, 0;
    %load/vec4 v0x600000f86e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600000f870f0_0;
    %assign/vec4 v0x600000f87210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600000f87180_0;
    %load/vec4 v0x600000f870f0_0;
    %add;
    %assign/vec4 v0x600000f87210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1596833c0;
T_19 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f80870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f80a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f80360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f802d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f807e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600000f805a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600000f80990_0;
    %assign/vec4 v0x600000f80a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600000f80510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600000f80240_0;
    %assign/vec4 v0x600000f80360_0, 0;
    %load/vec4 v0x600000f80360_0;
    %assign/vec4 v0x600000f802d0_0, 0;
    %load/vec4 v0x600000f803f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600000f806c0_0;
    %assign/vec4 v0x600000f807e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600000f80750_0;
    %load/vec4 v0x600000f806c0_0;
    %add;
    %assign/vec4 v0x600000f807e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15967e5b0;
T_20 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f81dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f81f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f818c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f81830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f81d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000f81b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000f81ef0_0;
    %assign/vec4 v0x600000f81f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600000f81a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600000f817a0_0;
    %assign/vec4 v0x600000f818c0_0, 0;
    %load/vec4 v0x600000f818c0_0;
    %assign/vec4 v0x600000f81830_0, 0;
    %load/vec4 v0x600000f81950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600000f81c20_0;
    %assign/vec4 v0x600000f81d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600000f81cb0_0;
    %load/vec4 v0x600000f81c20_0;
    %add;
    %assign/vec4 v0x600000f81d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x15967bf60;
T_21 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f83330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f834e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f82e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f82d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f832a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600000f83060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000f83450_0;
    %assign/vec4 v0x600000f834e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600000f82fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600000f82d00_0;
    %assign/vec4 v0x600000f82e20_0, 0;
    %load/vec4 v0x600000f82e20_0;
    %assign/vec4 v0x600000f82d90_0, 0;
    %load/vec4 v0x600000f82eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600000f83180_0;
    %assign/vec4 v0x600000f832a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600000f83210_0;
    %load/vec4 v0x600000f83180_0;
    %add;
    %assign/vec4 v0x600000f832a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x159679910;
T_22 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f8c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f8cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f8c3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f8c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f8c870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600000f8c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600000f8ca20_0;
    %assign/vec4 v0x600000f8cab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600000f8c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600000f8c2d0_0;
    %assign/vec4 v0x600000f8c3f0_0, 0;
    %load/vec4 v0x600000f8c3f0_0;
    %assign/vec4 v0x600000f8c360_0, 0;
    %load/vec4 v0x600000f8c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600000f8c750_0;
    %assign/vec4 v0x600000f8c870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600000f8c7e0_0;
    %load/vec4 v0x600000f8c750_0;
    %add;
    %assign/vec4 v0x600000f8c870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x159672620;
T_23 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f8de60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f8e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f8d950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f8d8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000f8ddd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000f8db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000f8df80_0;
    %assign/vec4 v0x600000f8e010_0, 0;
T_23.2 ;
    %load/vec4 v0x600000f8db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600000f8d830_0;
    %assign/vec4 v0x600000f8d950_0, 0;
    %load/vec4 v0x600000f8d950_0;
    %assign/vec4 v0x600000f8d8c0_0, 0;
    %load/vec4 v0x600000f8d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000f8dcb0_0;
    %assign/vec4 v0x600000f8ddd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600000f8dd40_0;
    %load/vec4 v0x600000f8dcb0_0;
    %add;
    %assign/vec4 v0x600000f8ddd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x159686df0;
T_24 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f905a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600000f905a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000f905a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90510, 0, 4;
    %load/vec4 v0x600000f905a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f905a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600000f88360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f883f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000f905a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600000f905a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600000f905a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000f90510, 4;
    %ix/getv/s 3, v0x600000f905a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90510, 0, 4;
    %load/vec4 v0x600000f905a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f905a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x159682150;
T_25 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f906c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600000f906c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000f906c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90630, 0, 4;
    %load/vec4 v0x600000f906c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f906c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600000f88360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f883f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000f906c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600000f906c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600000f906c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000f90630, 4;
    %ix/getv/s 3, v0x600000f906c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90630, 0, 4;
    %load/vec4 v0x600000f906c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f906c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x15967d4b0;
T_26 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f907e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600000f907e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000f907e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90750, 0, 4;
    %load/vec4 v0x600000f907e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f907e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600000f88360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f883f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000f907e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600000f907e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600000f907e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000f90750, 4;
    %ix/getv/s 3, v0x600000f907e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f90750, 0, 4;
    %load/vec4 v0x600000f907e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f907e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x159690730;
T_27 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000f88990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000f88090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600000f88a20_0;
    %assign/vec4 v0x600000f88990_0, 0;
    %load/vec4 v0x600000f88120_0;
    %assign/vec4 v0x600000f88090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x159690730;
T_28 ;
    %wait E_0x6000028ee1c0;
    %load/vec4 v0x600000f88990_0;
    %store/vec4 v0x600000f88a20_0, 0, 3;
    %load/vec4 v0x600000f88090_0;
    %store/vec4 v0x600000f88120_0, 0, 16;
    %load/vec4 v0x600000f88990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600000f88900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600000f88bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600000f88a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000f88120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600000f88bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000f88a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000f88120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600000f88090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000f88120_0, 0, 16;
    %load/vec4 v0x600000f8fe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000f88090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000f88a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000f88120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600000f88090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000f88120_0, 0, 16;
    %load/vec4 v0x600000f882d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600000f88090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000f88a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000f88120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000f88a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x15969b600;
T_29 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x15969b600;
T_30 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x15969b770;
T_31 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x15969b770;
T_32 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x15969b8e0;
T_33 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x15969b8e0;
T_34 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x15969ba50;
T_35 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x15969ba50;
T_36 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x15969bbc0;
T_37 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x15969bbc0;
T_38 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x15969bd30;
T_39 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x15969bd30;
T_40 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x15969bea0;
T_41 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x15969bea0;
T_42 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x15969c010;
T_43 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x15969c010;
T_44 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x15969c180;
T_45 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x15969c180;
T_46 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x15969c2f0;
T_47 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x15969c2f0;
T_48 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x15969c460;
T_49 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x15969c460;
T_50 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x15969c5d0;
T_51 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x15969c5d0;
T_52 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x15969c740;
T_53 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x15969c740;
T_54 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x15969c8b0;
T_55 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x15969c8b0;
T_56 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x15969ca20;
T_57 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x15969ca20;
T_58 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x15969cb90;
T_59 ;
    %wait E_0x6000028e9440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600000ff5050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff5290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x15969cb90;
T_60 ;
    %wait E_0x6000028e9400;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000ff4990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x15969b180;
T_61 ;
    %wait E_0x6000028e9340;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ff50e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600000ff50e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600000ff50e0_0;
    %load/vec4a v0x600000ff5170, 4;
    %ix/getv/s 4, v0x600000ff50e0_0;
    %store/vec4a v0x600000ff5560, 4, 0;
    %load/vec4 v0x600000ff50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff50e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000ff5c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600000ff5c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ff50e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600000ff50e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000ff5c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %load/vec4 v0x600000ff5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000ff5560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %add;
    %load/vec4 v0x600000ff5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000ff5560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600000ff5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000ff5560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600000ff5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000ff5560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600000ff5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000ff50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000ff5560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600000ff50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff50e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600000ff5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff5c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ff5560, 4;
    %store/vec4 v0x600000ff54d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x15969b180;
T_62 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000ff55f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000ff4c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ff4f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000ff4900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff4ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000ff5dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000ff5ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000ff6130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000ff62e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ff5050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000ff53b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ff4e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff4ea0_0, 0;
    %load/vec4 v0x600000ff5cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600000ff4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600000ff4ab0_0;
    %assign/vec4 v0x600000ff4c60_0, 0;
    %load/vec4 v0x600000ff5d40_0;
    %assign/vec4 v0x600000ff5dd0_0, 0;
    %load/vec4 v0x600000ff5e60_0;
    %assign/vec4 v0x600000ff5ef0_0, 0;
    %load/vec4 v0x600000ff6010_0;
    %assign/vec4 v0x600000ff6130_0, 0;
    %load/vec4 v0x600000ff61c0_0;
    %assign/vec4 v0x600000ff62e0_0, 0;
    %load/vec4 v0x600000ff4fc0_0;
    %assign/vec4 v0x600000ff5050_0, 0;
    %load/vec4 v0x600000ff5320_0;
    %assign/vec4 v0x600000ff53b0_0, 0;
    %load/vec4 v0x600000ff4d80_0;
    %assign/vec4 v0x600000ff4e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600000ff4e10_0;
    %assign/vec4 v0x600000ff4f30_0, 0;
    %load/vec4 v0x600000ff53b0_0;
    %assign/vec4 v0x600000ff4900_0, 0;
    %load/vec4 v0x600000ff5dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ff58c0_0, 0;
    %load/vec4 v0x600000ff53b0_0;
    %assign/vec4 v0x600000ff5710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ff5b90_0, 0;
    %load/vec4 v0x600000ff53b0_0;
    %assign/vec4 v0x600000ff5710_0, 0;
    %load/vec4 v0x600000ff60a0_0;
    %assign/vec4 v0x600000ff5a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600000ff4990_0;
    %load/vec4 v0x600000ff5ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ff5f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600000ff5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600000ff5dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600000ff57a0_0;
    %load/vec4 v0x600000ff5ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ff5f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600000ff54d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000ff5ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ff5f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ff4ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ff5cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x159694f80;
T_63 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000f94cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000f94b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f94bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f94360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f94c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f943f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f947e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f94ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000f94630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000f946c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000f94900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000f94990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000f94480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000f94e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000f95170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f95290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f94fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000fab450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000fab060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000fab570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000fab180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fab720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fab330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000fabcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fabde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fac6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fabb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f94510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f95290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f94fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f94510_0, 0;
    %load/vec4 v0x600000f95320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600000f942d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600000f953b0_0;
    %assign/vec4 v0x600000f94b40_0, 0;
    %load/vec4 v0x600000f945a0_0;
    %assign/vec4 v0x600000f94630_0, 0;
    %load/vec4 v0x600000f94870_0;
    %assign/vec4 v0x600000f94900_0, 0;
    %load/vec4 v0x600000f94000_0;
    %assign/vec4 v0x600000f94c60_0, 0;
    %load/vec4 v0x600000fac630_0;
    %assign/vec4 v0x600000f943f0_0, 0;
    %load/vec4 v0x600000f94750_0;
    %assign/vec4 v0x600000f947e0_0, 0;
    %load/vec4 v0x600000f94a20_0;
    %assign/vec4 v0x600000f94ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600000f94630_0;
    %assign/vec4 v0x600000f946c0_0, 0;
    %load/vec4 v0x600000f94900_0;
    %assign/vec4 v0x600000f94990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f94bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f94360_0, 0;
    %load/vec4 v0x600000f94b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600000f946c0_0;
    %assign/vec4 v0x600000fab060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000fab180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000fab330_0, 0;
    %load/vec4 v0x600000fab210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600000fab330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fab330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000fabb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600000fabba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600000fabb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600000fab960_0;
    %assign/vec4 v0x600000f94480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fabb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600000f94990_0;
    %assign/vec4 v0x600000f94e10_0, 0;
    %load/vec4 v0x600000f94480_0;
    %assign/vec4 v0x600000f95170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f95290_0, 0;
    %load/vec4 v0x600000f95050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600000f94990_0;
    %assign/vec4 v0x600000f94e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f94fc0_0, 0;
    %load/vec4 v0x600000f95050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600000f94ea0_0;
    %assign/vec4 v0x600000f94480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600000f946c0_0;
    %assign/vec4 v0x600000fab450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000fab570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000fab720_0, 0;
    %load/vec4 v0x600000fab600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600000fab720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fab720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600000f94480_0;
    %assign/vec4 v0x600000fabcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000fabde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000fac6c0_0, 0;
    %load/vec4 v0x600000fabe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600000fac6c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fac6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000fabde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600000fab8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600000f94360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000f94360_0, 0;
    %load/vec4 v0x600000f946c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600000f946c0_0, 0;
    %load/vec4 v0x600000f94990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600000f94990_0, 0;
    %load/vec4 v0x600000f943f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000f94360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600000f94b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600000f94bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000f94bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000f94360_0, 0;
    %load/vec4 v0x600000f94c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000f94bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600000f94630_0;
    %load/vec4 v0x600000f94bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600000f947e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600000f946c0_0, 0;
    %load/vec4 v0x600000f94900_0;
    %load/vec4 v0x600000f94bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600000f94ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000f94990_0, 0;
    %load/vec4 v0x600000f94b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f94510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000f95320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1596a04e0;
T_64 ;
    %wait E_0x6000028e8740;
    %load/vec4 v0x600000f890e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600000f89050_0;
    %load/vec4 v0x600000f88cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f88ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600000f88fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600000f88cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000f88ea0, 4;
    %assign/vec4 v0x600000f88f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1596a04e0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f88e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600000f88e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000f88e10_0;
    %store/vec4a v0x600000f88ea0, 4, 0;
    %load/vec4 v0x600000f88e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f88e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x15969a570;
T_66 ;
    %wait E_0x6000028e8740;
    %load/vec4 v0x600000f895f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600000f89560_0;
    %load/vec4 v0x600000f89200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f893b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600000f894d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600000f89200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000f893b0, 4;
    %assign/vec4 v0x600000f89440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x15969a570;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f89320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600000f89320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000f89320_0;
    %store/vec4a v0x600000f893b0, 4, 0;
    %load/vec4 v0x600000f89320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f89320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x15969a850;
T_68 ;
    %wait E_0x6000028e8740;
    %load/vec4 v0x600000f89b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600000f89a70_0;
    %load/vec4 v0x600000f89710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f898c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600000f899e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600000f89710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000f898c0, 4;
    %assign/vec4 v0x600000f89950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x15969a850;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f89830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600000f89830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000f89830_0;
    %store/vec4a v0x600000f898c0, 4, 0;
    %load/vec4 v0x600000f89830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f89830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x15969ab30;
T_70 ;
    %wait E_0x6000028e8740;
    %load/vec4 v0x600000f8a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600000f89f80_0;
    %load/vec4 v0x600000f89c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f89dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600000f89ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600000f89c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000f89dd0, 4;
    %assign/vec4 v0x600000f89e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x15969ab30;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f89d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600000f89d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000f89d40_0;
    %store/vec4a v0x600000f89dd0, 4, 0;
    %load/vec4 v0x600000f89d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f89d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x159669f10;
T_72 ;
    %wait E_0x6000028e8600;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f8a2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600000f8a2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600000f8b960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600000f8a6d0_0;
    %pad/u 32;
    %load/vec4 v0x600000f8a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8bc30_0, 4, 1;
    %load/vec4 v0x600000f8b450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600000f8a520_0;
    %pad/u 32;
    %load/vec4 v0x600000f8a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8bb10_0, 4, 1;
    %load/vec4 v0x600000f8b720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600000f8a640_0;
    %pad/u 32;
    %load/vec4 v0x600000f8a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8bba0_0, 4, 1;
    %load/vec4 v0x600000ff41b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600000ff4000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600000f8a910_0;
    %pad/u 32;
    %load/vec4 v0x600000f8a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8bcc0_0, 4, 1;
    %load/vec4 v0x600000f8af40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600000f8ad90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600000f8a400_0;
    %pad/u 32;
    %load/vec4 v0x600000f8a2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8ba80_0, 4, 1;
    %load/vec4 v0x600000f8a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f8a2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x159669f10;
T_73 ;
    %wait E_0x6000028e85c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f8a2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600000f8a2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600000f8bc30_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8b180_0, 4, 1;
    %load/vec4 v0x600000f8bb10_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600000f8bc30_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8b060_0, 4, 1;
    %load/vec4 v0x600000f8bba0_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600000f8bc30_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600000f8bb10_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8b0f0_0, 4, 1;
    %load/vec4 v0x600000f8bcc0_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600000f8bc30_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600000f8bb10_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600000f8bba0_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8b210_0, 4, 1;
    %load/vec4 v0x600000f8ba80_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600000f8bc30_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600000f8bb10_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600000f8bba0_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600000f8bcc0_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8afd0_0, 4, 1;
    %load/vec4 v0x600000f8b180_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600000ff43f0_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8a370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8aa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8aac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8a880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600000f8b060_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600000ff42d0_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8a370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8aa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8aac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8a880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600000f8b0f0_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600000ff4360_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8a370, 4, 0;
    %load/vec4 v0x600000f8b690_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8aa30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8aac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8a880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600000f8b210_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600000ff4480_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8a370, 4, 0;
    %load/vec4 v0x600000ff4120_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8aa30, 4, 0;
    %load/vec4 v0x600000ff41b0_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8aac0_0, 4, 1;
    %load/vec4 v0x600000ff4000_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8a880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600000f8afd0_0;
    %load/vec4 v0x600000f8a2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600000ff4240_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8a370, 4, 0;
    %load/vec4 v0x600000f8aeb0_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8aa30, 4, 0;
    %load/vec4 v0x600000f8af40_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8aac0_0, 4, 1;
    %load/vec4 v0x600000f8ad90_0;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8a880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8a370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4a v0x600000f8aa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8aac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000f8a2e0_0;
    %store/vec4 v0x600000f8a880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600000f8a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f8a2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x159669f10;
T_74 ;
    %wait E_0x6000028e8740;
    %load/vec4 v0x600000f8a6d0_0;
    %assign/vec4 v0x600000f8a760_0, 0;
    %load/vec4 v0x600000f8a520_0;
    %assign/vec4 v0x600000f8a5b0_0, 0;
    %load/vec4 v0x600000f8a910_0;
    %assign/vec4 v0x600000f8a9a0_0, 0;
    %load/vec4 v0x600000f8a400_0;
    %assign/vec4 v0x600000f8a490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x159669f10;
T_75 ;
    %wait E_0x6000028e8540;
    %load/vec4 v0x600000f8a760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000f8a7f0, 4;
    %store/vec4 v0x600000f8b8d0_0, 0, 256;
    %load/vec4 v0x600000f8a5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000f8a7f0, 4;
    %store/vec4 v0x600000f8b3c0_0, 0, 256;
    %load/vec4 v0x600000f8a9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000f8a7f0, 4;
    %store/vec4 v0x600000f8bf00_0, 0, 256;
    %load/vec4 v0x600000f8a490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000f8a7f0, 4;
    %store/vec4 v0x600000f8ad00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x15966b120;
T_76 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000ff2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000ff0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff03f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600000ff06c0_0;
    %assign/vec4 v0x600000ff03f0_0, 0;
    %load/vec4 v0x600000ff06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600000ff05a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600000ff02d0, 4;
    %assign/vec4 v0x600000ff0360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x15966b120;
T_77 ;
    %wait E_0x6000028e8740;
    %load/vec4 v0x600000ff1d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600000ff1cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600000ff1c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600000ff1b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000ff1b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ff02d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x15966b120;
T_78 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000ff2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff2be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000ff2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff70f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000ff7060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600000ff1710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000ff2be0_0, 0;
    %load/vec4 v0x600000ff0e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600000ff2b50_0, 0;
    %load/vec4 v0x600000ff1710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000ff70f0_0, 0;
    %load/vec4 v0x600000ff70f0_0;
    %assign/vec4 v0x600000ff7180_0, 0;
    %load/vec4 v0x600000ff15f0_0;
    %assign/vec4 v0x600000ff1680_0, 0;
    %load/vec4 v0x600000ff0ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600000ff7060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x15966b120;
T_79 ;
    %wait E_0x6000028ed8c0;
    %load/vec4 v0x600000ff2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ff1710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ff0ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ff13b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000ff0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ff1440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff0f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff0f30_0, 0;
    %load/vec4 v0x600000ff2370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600000ff1200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600000ff1710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600000ff1710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600000ff13b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000ff13b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600000ff1710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ff1440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ff13b0_0, 0;
    %load/vec4 v0x600000ff0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ff1440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000ff0e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000ff1710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600000ff19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600000ff0e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000ff0e10_0, 0;
    %load/vec4 v0x600000ff0e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ff15f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ff0ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000ff1710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600000ff0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600000ff0ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000ff0ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600000ff2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000ff1710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600000ff13b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000ff1710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ff0f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ff1710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x15969a170;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ff3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ffc090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ffc3f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000ffc480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ff3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ffc120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000ff3960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000ff38d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ff3b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ff39f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ff3cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ff2fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ff2d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ff3600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ff3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ff3450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ff3330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000ff3180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000ff32a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x15969a170;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600000ff3720_0;
    %inv;
    %store/vec4 v0x600000ff3720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x15969a170;
T_82 ;
    %vpi_call/w 3 61 "$display", "Random Matrix Test (numpy-verified)" {0 0 0};
    %pushi/vec4 297688809, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f88ea0, 4, 0;
    %pushi/vec4 2704335171, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f893b0, 4, 0;
    %pushi/vec4 560334793, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f898c0, 4, 0;
    %pushi/vec4 1034409042, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f89dd0, 4, 0;
    %pushi/vec4 2634477875, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f88ea0, 4, 0;
    %pushi/vec4 768301503, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f893b0, 4, 0;
    %pushi/vec4 2131996191, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f898c0, 4, 0;
    %pushi/vec4 4100240346, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000f89dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff02d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ff02d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ffc090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ffc090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ffc3f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ffc3f0_0, 0, 1;
    %delay 5000000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f88ea0, 4;
    %store/vec4 v0x600000ff3de0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f893b0, 4;
    %store/vec4 v0x600000ff3e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f898c0, 4;
    %store/vec4 v0x600000ff3f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000f89dd0, 4;
    %store/vec4 v0x600000ffc000_0, 0, 256;
    %vpi_call/w 3 94 "$display", "Results:" {0 0 0};
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 95 "$display", "  C[0]: [%0d, %0d, %0d, %0d] expect [-4662, 13575, -5565, -1731]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000ff3e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000ff3e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000ff3e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000ff3e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 97 "$display", "  C[1]: [%0d, %0d, %0d, %0d] expect [14124, -13933, 277, -1784]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000ff3f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000ff3f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000ff3f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000ff3f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 99 "$display", "  C[2]: [%0d, %0d, %0d, %0d] expect [-7516, -6534, 3850, 12206]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000ffc000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000ffc000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000ffc000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000ffc000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 101 "$display", "  C[3]: [%0d, %0d, %0d, %0d] expect [-13168, 5781, 11355, -9360]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4294962634, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x600000ff37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13575, 0, 32;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x600000ff37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4294961731, 0, 32;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600000ff37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600000ff3de0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294965565, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %load/vec4 v0x600000ff37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600000ff3e70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 14124, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %load/vec4 v0x600000ff37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x600000ff3e70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4294953363, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %load/vec4 v0x600000ff37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x600000ffc000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294957936, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %load/vec4 v0x600000ff37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ff37b0_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x600000ff37b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 113 "$display", ">>> RANDOM MATRIX TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 114 "$display", ">>> RANDOM MATRIX TEST FAILED (%0d errors) <<<", v0x600000ff37b0_0 {0 0 0};
T_82.15 ;
    %vpi_call/w 3 115 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x15969a170;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 118 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_random_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
