#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3128_1.in[2] (.names)                                                                                                            0.631     9.582
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.843
new_n3182.in[0] (.names)                                                                                                              0.621    10.464
new_n3182.out[0] (.names)                                                                                                             0.261    10.725
new_n3190.in[0] (.names)                                                                                                              0.617    11.342
new_n3190.out[0] (.names)                                                                                                             0.235    11.577
new_n3208_1.in[2] (.names)                                                                                                            0.623    12.201
new_n3208_1.out[0] (.names)                                                                                                           0.261    12.462
new_n3200.in[1] (.names)                                                                                                              0.331    12.793
new_n3200.out[0] (.names)                                                                                                             0.235    13.028
new_n3199_1.in[3] (.names)                                                                                                            0.100    13.128
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.363
new_n3219_1.in[1] (.names)                                                                                                            0.477    13.840
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.101
new_n3221.in[1] (.names)                                                                                                              0.338    14.439
new_n3221.out[0] (.names)                                                                                                             0.261    14.700
n438.in[4] (.names)                                                                                                                   0.100    14.800
n438.out[0] (.names)                                                                                                                  0.261    15.061
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    15.061
data arrival time                                                                                                                              15.061

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.061
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.084


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3128_1.in[2] (.names)                                                                                                            0.631     9.582
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.843
new_n3182.in[0] (.names)                                                                                                              0.621    10.464
new_n3182.out[0] (.names)                                                                                                             0.261    10.725
new_n3190.in[0] (.names)                                                                                                              0.617    11.342
new_n3190.out[0] (.names)                                                                                                             0.235    11.577
new_n3208_1.in[2] (.names)                                                                                                            0.623    12.201
new_n3208_1.out[0] (.names)                                                                                                           0.261    12.462
new_n3200.in[1] (.names)                                                                                                              0.331    12.793
new_n3200.out[0] (.names)                                                                                                             0.235    13.028
new_n3199_1.in[3] (.names)                                                                                                            0.100    13.128
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.363
new_n3219_1.in[1] (.names)                                                                                                            0.477    13.840
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.101
new_n3210.in[2] (.names)                                                                                                              0.338    14.439
new_n3210.out[0] (.names)                                                                                                             0.261    14.700
n433.in[3] (.names)                                                                                                                   0.100    14.800
n433.out[0] (.names)                                                                                                                  0.235    15.035
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    15.035
data arrival time                                                                                                                              15.035

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.035
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.058


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3128_1.in[2] (.names)                                                                                                            0.631     9.582
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.843
new_n3157.in[1] (.names)                                                                                                              0.621    10.464
new_n3157.out[0] (.names)                                                                                                             0.235    10.699
new_n3156.in[3] (.names)                                                                                                              0.477    11.176
new_n3156.out[0] (.names)                                                                                                             0.261    11.437
new_n3155.in[5] (.names)                                                                                                              0.468    11.905
new_n3155.out[0] (.names)                                                                                                             0.261    12.166
new_n3153_1.in[1] (.names)                                                                                                            0.340    12.506
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.741
new_n3194_1.in[3] (.names)                                                                                                            0.477    13.218
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.479
new_n3198_1.in[2] (.names)                                                                                                            0.100    13.579
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.814
new_n3197.in[2] (.names)                                                                                                              0.100    13.914
new_n3197.out[0] (.names)                                                                                                             0.261    14.175
n428.in[3] (.names)                                                                                                                   0.100    14.275
n428.out[0] (.names)                                                                                                                  0.235    14.510
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.510
data arrival time                                                                                                                              14.510

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.510
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.534


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3128_1.in[2] (.names)                                                                                                            0.631     9.582
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.843
new_n3157.in[1] (.names)                                                                                                              0.621    10.464
new_n3157.out[0] (.names)                                                                                                             0.235    10.699
new_n3156.in[3] (.names)                                                                                                              0.477    11.176
new_n3156.out[0] (.names)                                                                                                             0.261    11.437
new_n3155.in[5] (.names)                                                                                                              0.468    11.905
new_n3155.out[0] (.names)                                                                                                             0.261    12.166
new_n3153_1.in[1] (.names)                                                                                                            0.340    12.506
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.741
new_n3194_1.in[3] (.names)                                                                                                            0.477    13.218
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.479
new_n3184_1.in[1] (.names)                                                                                                            0.100    13.579
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.814
n423.in[4] (.names)                                                                                                                   0.100    13.914
n423.out[0] (.names)                                                                                                                  0.261    14.175
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    14.175
data arrival time                                                                                                                              14.175

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.175
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.199


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3128_1.in[2] (.names)                                                                                                            0.631     9.582
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.843
new_n3157.in[1] (.names)                                                                                                              0.621    10.464
new_n3157.out[0] (.names)                                                                                                             0.235    10.699
new_n3156.in[3] (.names)                                                                                                              0.477    11.176
new_n3156.out[0] (.names)                                                                                                             0.261    11.437
new_n3155.in[5] (.names)                                                                                                              0.468    11.905
new_n3155.out[0] (.names)                                                                                                             0.261    12.166
new_n3171.in[1] (.names)                                                                                                              0.340    12.506
new_n3171.out[0] (.names)                                                                                                             0.235    12.741
new_n3170.in[0] (.names)                                                                                                              0.100    12.841
new_n3170.out[0] (.names)                                                                                                             0.235    13.076
new_n3168_1.in[4] (.names)                                                                                                            0.477    13.553
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.788
n418.in[2] (.names)                                                                                                                   0.100    13.888
n418.out[0] (.names)                                                                                                                  0.235    14.123
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    14.123
data arrival time                                                                                                                              14.123

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.123
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.147


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3107.in[1] (.names)                                                                                                              0.623     9.574
new_n3107.out[0] (.names)                                                                                                             0.235     9.809
new_n3103_1.in[1] (.names)                                                                                                            0.482    10.292
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.527
new_n3102.in[1] (.names)                                                                                                              0.330    10.857
new_n3102.out[0] (.names)                                                                                                             0.235    11.092
new_n3133_1.in[0] (.names)                                                                                                            0.472    11.564
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.799
new_n3148_1.in[1] (.names)                                                                                                            0.626    12.425
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.660
new_n3131.in[4] (.names)                                                                                                              0.482    13.142
new_n3131.out[0] (.names)                                                                                                             0.235    13.377
n408.in[3] (.names)                                                                                                                   0.340    13.718
n408.out[0] (.names)                                                                                                                  0.235    13.953
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.953
data arrival time                                                                                                                              13.953

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.953
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.976


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3107.in[1] (.names)                                                                                                              0.623     9.574
new_n3107.out[0] (.names)                                                                                                             0.235     9.809
new_n3103_1.in[1] (.names)                                                                                                            0.482    10.292
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.527
new_n3102.in[1] (.names)                                                                                                              0.330    10.857
new_n3102.out[0] (.names)                                                                                                             0.235    11.092
new_n3133_1.in[0] (.names)                                                                                                            0.472    11.564
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.799
new_n3132.in[1] (.names)                                                                                                              0.480    12.280
new_n3132.out[0] (.names)                                                                                                             0.235    12.515
new_n3152.in[1] (.names)                                                                                                              0.100    12.615
new_n3152.out[0] (.names)                                                                                                             0.235    12.850
new_n3151.in[0] (.names)                                                                                                              0.100    12.950
new_n3151.out[0] (.names)                                                                                                             0.235    13.185
new_n3150.in[3] (.names)                                                                                                              0.100    13.285
new_n3150.out[0] (.names)                                                                                                             0.235    13.520
n413.in[2] (.names)                                                                                                                   0.100    13.620
n413.out[0] (.names)                                                                                                                  0.235    13.855
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.855
data arrival time                                                                                                                              13.855

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.878


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2911.in[0] (.names)                                                                                                              0.608     4.565
new_n2911.out[0] (.names)                                                                                                             0.261     4.826
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.157
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.418
new_n2986.in[0] (.names)                                                                                                              0.481     5.899
new_n2986.out[0] (.names)                                                                                                             0.261     6.160
new_n3001.in[0] (.names)                                                                                                              0.482     6.643
new_n3001.out[0] (.names)                                                                                                             0.235     6.878
new_n3020.in[3] (.names)                                                                                                              0.473     7.351
new_n3020.out[0] (.names)                                                                                                             0.261     7.612
new_n3048_1.in[1] (.names)                                                                                                            0.477     8.089
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.350
new_n3094_1.in[0] (.names)                                                                                                            0.340     8.690
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.951
new_n3107.in[1] (.names)                                                                                                              0.623     9.574
new_n3107.out[0] (.names)                                                                                                             0.235     9.809
new_n3103_1.in[1] (.names)                                                                                                            0.482    10.292
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.527
new_n3102.in[1] (.names)                                                                                                              0.330    10.857
new_n3102.out[0] (.names)                                                                                                             0.235    11.092
new_n3120.in[0] (.names)                                                                                                              0.472    11.564
new_n3120.out[0] (.names)                                                                                                             0.235    11.799
new_n3118_1.in[3] (.names)                                                                                                            0.486    12.285
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.520
new_n3117.in[2] (.names)                                                                                                              0.100    12.620
new_n3117.out[0] (.names)                                                                                                             0.261    12.881
n403.in[3] (.names)                                                                                                                   0.100    12.981
n403.out[0] (.names)                                                                                                                  0.235    13.216
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    13.216
data arrival time                                                                                                                              13.216

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.216
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.240


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2895.in[0] (.names)                                                                                                              0.621     4.578
new_n2895.out[0] (.names)                                                                                                             0.235     4.813
new_n2894_1.in[2] (.names)                                                                                                            0.100     4.913
new_n2894_1.out[0] (.names)                                                                                                           0.235     5.148
new_n2924_1.in[0] (.names)                                                                                                            0.479     5.627
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.888
new_n2923_1.in[5] (.names)                                                                                                            0.608     6.496
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.757
new_n2967.in[0] (.names)                                                                                                              0.481     7.238
new_n2967.out[0] (.names)                                                                                                             0.235     7.473
new_n3015.in[0] (.names)                                                                                                              0.630     8.103
new_n3015.out[0] (.names)                                                                                                             0.261     8.364
new_n3014_1.in[2] (.names)                                                                                                            0.486     8.850
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.085
new_n3050.in[2] (.names)                                                                                                              0.475     9.559
new_n3050.out[0] (.names)                                                                                                             0.261     9.820
new_n3072.in[2] (.names)                                                                                                              0.337    10.157
new_n3072.out[0] (.names)                                                                                                             0.261    10.418
new_n3112.in[0] (.names)                                                                                                              0.611    11.030
new_n3112.out[0] (.names)                                                                                                             0.235    11.265
new_n3101.in[2] (.names)                                                                                                              0.479    11.744
new_n3101.out[0] (.names)                                                                                                             0.235    11.979
new_n3099_1.in[2] (.names)                                                                                                            0.479    12.458
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.693
n398.in[4] (.names)                                                                                                                   0.100    12.793
n398.out[0] (.names)                                                                                                                  0.261    13.054
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    13.054
data arrival time                                                                                                                              13.054

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.054
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.077


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2959_1.in[2] (.names)                                                                                                            0.620     7.745
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.980
new_n2975.in[5] (.names)                                                                                                              0.485     8.465
new_n2975.out[0] (.names)                                                                                                             0.261     8.726
new_n3009_1.in[3] (.names)                                                                                                            0.487     9.213
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.474
new_n3026.in[3] (.names)                                                                                                              0.611    10.085
new_n3026.out[0] (.names)                                                                                                             0.261    10.346
new_n3067.in[1] (.names)                                                                                                              0.483    10.829
new_n3067.out[0] (.names)                                                                                                             0.261    11.090
new_n3070.in[2] (.names)                                                                                                              0.100    11.190
new_n3070.out[0] (.names)                                                                                                             0.235    11.425
new_n3069_1.in[1] (.names)                                                                                                            0.336    11.761
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.996
n388.in[2] (.names)                                                                                                                   0.739    12.735
n388.out[0] (.names)                                                                                                                  0.235    12.970
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.970
data arrival time                                                                                                                              12.970

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.970
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.994


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2895.in[0] (.names)                                                                                                              0.621     4.578
new_n2895.out[0] (.names)                                                                                                             0.235     4.813
new_n2894_1.in[2] (.names)                                                                                                            0.100     4.913
new_n2894_1.out[0] (.names)                                                                                                           0.235     5.148
new_n2924_1.in[0] (.names)                                                                                                            0.479     5.627
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.888
new_n2923_1.in[5] (.names)                                                                                                            0.608     6.496
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.757
new_n2967.in[0] (.names)                                                                                                              0.481     7.238
new_n2967.out[0] (.names)                                                                                                             0.235     7.473
new_n3015.in[0] (.names)                                                                                                              0.630     8.103
new_n3015.out[0] (.names)                                                                                                             0.261     8.364
new_n3014_1.in[2] (.names)                                                                                                            0.486     8.850
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.085
new_n3050.in[2] (.names)                                                                                                              0.475     9.559
new_n3050.out[0] (.names)                                                                                                             0.261     9.820
new_n3072.in[2] (.names)                                                                                                              0.337    10.157
new_n3072.out[0] (.names)                                                                                                             0.261    10.418
new_n3071.in[0] (.names)                                                                                                              0.611    11.030
new_n3071.out[0] (.names)                                                                                                             0.235    11.265
new_n3087.in[2] (.names)                                                                                                              0.607    11.871
new_n3087.out[0] (.names)                                                                                                             0.235    12.106
new_n3086.in[2] (.names)                                                                                                              0.100    12.206
new_n3086.out[0] (.names)                                                                                                             0.261    12.467
n393.in[3] (.names)                                                                                                                   0.100    12.567
n393.out[0] (.names)                                                                                                                  0.235    12.802
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.802
data arrival time                                                                                                                              12.802

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.802
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.826


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2959_1.in[2] (.names)                                                                                                            0.620     7.745
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.980
new_n2975.in[5] (.names)                                                                                                              0.485     8.465
new_n2975.out[0] (.names)                                                                                                             0.261     8.726
new_n3009_1.in[3] (.names)                                                                                                            0.487     9.213
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.474
new_n3026.in[3] (.names)                                                                                                              0.611    10.085
new_n3026.out[0] (.names)                                                                                                             0.261    10.346
new_n3067.in[1] (.names)                                                                                                              0.483    10.829
new_n3067.out[0] (.names)                                                                                                             0.261    11.090
new_n3054_1.in[1] (.names)                                                                                                            0.337    11.427
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.662
n383.in[2] (.names)                                                                                                                   0.100    11.762
n383.out[0] (.names)                                                                                                                  0.235    11.997
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.997
data arrival time                                                                                                                              11.997

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.997
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.021


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2830.in[1] (.names)                                                                                                              0.750     2.360
new_n2830.out[0] (.names)                                                                                                             0.261     2.621
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.096
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.357
new_n2873_1.in[0] (.names)                                                                                                            0.339     3.696
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.957
new_n2895.in[0] (.names)                                                                                                              0.621     4.578
new_n2895.out[0] (.names)                                                                                                             0.235     4.813
new_n2894_1.in[2] (.names)                                                                                                            0.100     4.913
new_n2894_1.out[0] (.names)                                                                                                           0.235     5.148
new_n2942.in[1] (.names)                                                                                                              0.479     5.627
new_n2942.out[0] (.names)                                                                                                             0.261     5.888
new_n2973_1.in[1] (.names)                                                                                                            0.612     6.500
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.761
new_n2999_1.in[1] (.names)                                                                                                            0.623     7.385
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.646
new_n2998_1.in[0] (.names)                                                                                                            0.335     7.980
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.215
new_n3007.in[0] (.names)                                                                                                              0.477     8.692
new_n3007.out[0] (.names)                                                                                                             0.235     8.927
new_n3027.in[4] (.names)                                                                                                              0.472     9.400
new_n3027.out[0] (.names)                                                                                                             0.261     9.661
new_n3040.in[0] (.names)                                                                                                              0.338     9.999
new_n3040.out[0] (.names)                                                                                                             0.235    10.234
new_n3038_1.in[2] (.names)                                                                                                            0.475    10.708
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.943
new_n3037.in[1] (.names)                                                                                                              0.100    11.043
new_n3037.out[0] (.names)                                                                                                             0.261    11.304
n378.in[2] (.names)                                                                                                                   0.100    11.404
n378.out[0] (.names)                                                                                                                  0.235    11.639
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.639
data arrival time                                                                                                                              11.639

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.639
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.663


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2959_1.in[2] (.names)                                                                                                            0.620     7.745
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.980
new_n2975.in[5] (.names)                                                                                                              0.485     8.465
new_n2975.out[0] (.names)                                                                                                             0.261     8.726
new_n3009_1.in[3] (.names)                                                                                                            0.487     9.213
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.474
new_n3026.in[3] (.names)                                                                                                              0.611    10.085
new_n3026.out[0] (.names)                                                                                                             0.261    10.346
new_n3025.in[2] (.names)                                                                                                              0.483    10.829
new_n3025.out[0] (.names)                                                                                                             0.261    11.090
n373.in[3] (.names)                                                                                                                   0.100    11.190
n373.out[0] (.names)                                                                                                                  0.235    11.425
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    11.425
data arrival time                                                                                                                              11.425

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.425
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.449


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2959_1.in[2] (.names)                                                                                                            0.620     7.745
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.980
new_n2975.in[5] (.names)                                                                                                              0.485     8.465
new_n2975.out[0] (.names)                                                                                                             0.261     8.726
new_n3009_1.in[3] (.names)                                                                                                            0.487     9.213
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.474
new_n3012.in[2] (.names)                                                                                                              0.757    10.230
new_n3012.out[0] (.names)                                                                                                             0.235    10.465
new_n3011.in[1] (.names)                                                                                                              0.100    10.565
new_n3011.out[0] (.names)                                                                                                             0.261    10.826
n368.in[2] (.names)                                                                                                                   0.100    10.926
n368.out[0] (.names)                                                                                                                  0.235    11.161
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    11.161
data arrival time                                                                                                                              11.161

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.161
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.185


#Path 16
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2959_1.in[2] (.names)                                                                                                            0.620     7.745
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.980
new_n2975.in[5] (.names)                                                                                                              0.485     8.465
new_n2975.out[0] (.names)                                                                                                             0.261     8.726
new_n3009_1.in[3] (.names)                                                                                                            0.487     9.213
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.474
new_n2995.in[2] (.names)                                                                                                              0.757    10.230
new_n2995.out[0] (.names)                                                                                                             0.261    10.491
n363.in[3] (.names)                                                                                                                   0.100    10.591
n363.out[0] (.names)                                                                                                                  0.235    10.826
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.826
data arrival time                                                                                                                              10.826

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.826
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.850


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2966.in[4] (.names)                                                                                                              0.620     7.745
new_n2966.out[0] (.names)                                                                                                             0.261     8.006
new_n2964_1.in[1] (.names)                                                                                                            0.481     8.488
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.723
new_n2978_1.in[0] (.names)                                                                                                            0.327     9.049
new_n2978_1.out[0] (.names)                                                                                                           0.235     9.284
new_n2977.in[1] (.names)                                                                                                              0.100     9.384
new_n2977.out[0] (.names)                                                                                                             0.261     9.645
n358.in[2] (.names)                                                                                                                   0.898    10.543
n358.out[0] (.names)                                                                                                                  0.235    10.778
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.778
data arrival time                                                                                                                              10.778

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.778
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.802


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4020.in[0] (.names)                                                                 0.100     7.800
new_n4020.out[0] (.names)                                                                0.261     8.061
new_n4019_1.in[0] (.names)                                                               0.735     8.796
new_n4019_1.out[0] (.names)                                                              0.235     9.031
new_n4018_1.in[3] (.names)                                                               0.338     9.369
new_n4018_1.out[0] (.names)                                                              0.235     9.604
n3393.in[2] (.names)                                                                     0.482    10.087
n3393.out[0] (.names)                                                                    0.235    10.322
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000    10.322
data arrival time                                                                                 10.322

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.322
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.345


#Path 19
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3373_1.in[0] (.names)                                                               0.723     8.630
new_n3373_1.out[0] (.names)                                                              0.235     8.865
new_n3378_1.in[0] (.names)                                                               0.100     8.965
new_n3378_1.out[0] (.names)                                                              0.235     9.200
new_n3377.in[1] (.names)                                                                 0.100     9.300
new_n3377.out[0] (.names)                                                                0.235     9.535
n711.in[2] (.names)                                                                      0.475    10.009
n711.out[0] (.names)                                                                     0.235    10.244
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.244
data arrival time                                                                                 10.244

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.244
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.268


#Path 20
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2959_1.in[2] (.names)                                                                                                            0.620     7.745
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.980
new_n2975.in[5] (.names)                                                                                                              0.485     8.465
new_n2975.out[0] (.names)                                                                                                             0.261     8.726
new_n2963_1.in[1] (.names)                                                                                                            0.487     9.213
new_n2963_1.out[0] (.names)                                                                                                           0.235     9.448
n353.in[4] (.names)                                                                                                                   0.482     9.930
n353.out[0] (.names)                                                                                                                  0.261    10.191
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000    10.191
data arrival time                                                                                                                              10.191

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.191
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.215


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4020.in[0] (.names)                                                                 0.100     7.800
new_n4020.out[0] (.names)                                                                0.261     8.061
new_n4028_1.in[2] (.names)                                                               0.832     8.893
new_n4028_1.out[0] (.names)                                                              0.261     9.154
new_n4034_1.in[0] (.names)                                                               0.100     9.254
new_n4034_1.out[0] (.names)                                                              0.235     9.489
new_n4033_1.in[2] (.names)                                                               0.100     9.589
new_n4033_1.out[0] (.names)                                                              0.261     9.850
n3413.in[3] (.names)                                                                     0.100     9.950
n3413.out[0] (.names)                                                                    0.235    10.185
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000    10.185
data arrival time                                                                                 10.185

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.185
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.209


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4020.in[0] (.names)                                                                 0.100     7.800
new_n4020.out[0] (.names)                                                                0.261     8.061
new_n4028_1.in[2] (.names)                                                               0.832     8.893
new_n4028_1.out[0] (.names)                                                              0.261     9.154
new_n4031.in[0] (.names)                                                                 0.100     9.254
new_n4031.out[0] (.names)                                                                0.261     9.515
new_n4030.in[3] (.names)                                                                 0.100     9.615
new_n4030.out[0] (.names)                                                                0.235     9.850
n3408.in[2] (.names)                                                                     0.100     9.950
n3408.out[0] (.names)                                                                    0.235    10.185
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000    10.185
data arrival time                                                                                 10.185

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.185
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.209


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4245.in[0] (.names)                                                                 0.431     8.431
new_n4245.out[0] (.names)                                                                0.261     8.692
new_n4250.in[0] (.names)                                                                 0.100     8.792
new_n4250.out[0] (.names)                                                                0.261     9.053
new_n4249_1.in[3] (.names)                                                               0.100     9.153
new_n4249_1.out[0] (.names)                                                              0.261     9.414
n3878.in[2] (.names)                                                                     0.454     9.868
n3878.out[0] (.names)                                                                    0.235    10.103
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000    10.103
data arrival time                                                                                 10.103

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.103
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.126


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4112.in[0] (.names)                                                                 0.617     8.430
new_n4112.out[0] (.names)                                                                0.235     8.665
new_n4115.in[0] (.names)                                                                 0.475     9.139
new_n4115.out[0] (.names)                                                                0.235     9.374
new_n4114_1.in[1] (.names)                                                               0.100     9.474
new_n4114_1.out[0] (.names)                                                              0.235     9.709
n3548.in[2] (.names)                                                                     0.100     9.809
n3548.out[0] (.names)                                                                    0.235    10.044
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000    10.044
data arrival time                                                                                 10.044

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.068


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4127.in[2] (.names)                                                                 0.100     8.274
new_n4127.out[0] (.names)                                                                0.261     8.535
new_n4129_1.in[0] (.names)                                                               0.449     8.983
new_n4129_1.out[0] (.names)                                                              0.261     9.244
n3568.in[4] (.names)                                                                     0.478     9.722
n3568.out[0] (.names)                                                                    0.261     9.983
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.983
data arrival time                                                                                  9.983

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.983
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.007


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3373_1.in[0] (.names)                                                               0.723     8.630
new_n3373_1.out[0] (.names)                                                              0.235     8.865
new_n3381.in[0] (.names)                                                                 0.100     8.965
new_n3381.out[0] (.names)                                                                0.261     9.226
new_n3388_1.in[2] (.names)                                                               0.100     9.326
new_n3388_1.out[0] (.names)                                                              0.261     9.587
n726.in[1] (.names)                                                                      0.100     9.687
n726.out[0] (.names)                                                                     0.261     9.948
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.948
data arrival time                                                                                  9.948

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.948
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.971


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3373_1.in[0] (.names)                                                               0.723     8.630
new_n3373_1.out[0] (.names)                                                              0.235     8.865
new_n3381.in[0] (.names)                                                                 0.100     8.965
new_n3381.out[0] (.names)                                                                0.261     9.226
new_n3385.in[0] (.names)                                                                 0.100     9.326
new_n3385.out[0] (.names)                                                                0.261     9.587
n721.in[3] (.names)                                                                      0.100     9.687
n721.out[0] (.names)                                                                     0.261     9.948
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.948
data arrival time                                                                                  9.948

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.948
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.971


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4127.in[2] (.names)                                                                 0.100     8.274
new_n4127.out[0] (.names)                                                                0.261     8.535
new_n4132.in[0] (.names)                                                                 0.100     8.635
new_n4132.out[0] (.names)                                                                0.235     8.870
new_n4131.in[2] (.names)                                                                 0.100     8.970
new_n4131.out[0] (.names)                                                                0.261     9.231
n3573.in[3] (.names)                                                                     0.476     9.706
n3573.out[0] (.names)                                                                    0.235     9.941
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.941
data arrival time                                                                                  9.941

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.941
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.965


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3373_1.in[0] (.names)                                                               0.723     8.630
new_n3373_1.out[0] (.names)                                                              0.235     8.865
new_n3381.in[0] (.names)                                                                 0.100     8.965
new_n3381.out[0] (.names)                                                                0.261     9.226
new_n3380.in[0] (.names)                                                                 0.100     9.326
new_n3380.out[0] (.names)                                                                0.235     9.561
n716.in[4] (.names)                                                                      0.100     9.661
n716.out[0] (.names)                                                                     0.261     9.922
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.922
data arrival time                                                                                  9.922

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.922
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.945


#Path 30
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3373_1.in[0] (.names)                                                               0.723     8.630
new_n3373_1.out[0] (.names)                                                              0.235     8.865
new_n3375.in[0] (.names)                                                                 0.414     9.278
new_n3375.out[0] (.names)                                                                0.261     9.539
n706.in[4] (.names)                                                                      0.100     9.639
n706.out[0] (.names)                                                                     0.261     9.900
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.900
data arrival time                                                                                  9.900

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.900
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.924


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4020.in[0] (.names)                                                                 0.100     7.800
new_n4020.out[0] (.names)                                                                0.261     8.061
new_n4028_1.in[2] (.names)                                                               0.832     8.893
new_n4028_1.out[0] (.names)                                                              0.261     9.154
new_n4027.in[2] (.names)                                                                 0.100     9.254
new_n4027.out[0] (.names)                                                                0.261     9.515
n3403.in[3] (.names)                                                                     0.100     9.615
n3403.out[0] (.names)                                                                    0.235     9.850
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.850
data arrival time                                                                                  9.850

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.850
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.874


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3373_1.in[0] (.names)                                                               0.723     8.630
new_n3373_1.out[0] (.names)                                                              0.235     8.865
new_n3372.in[1] (.names)                                                                 0.411     9.276
new_n3372.out[0] (.names)                                                                0.235     9.511
n701.in[2] (.names)                                                                      0.100     9.611
n701.out[0] (.names)                                                                     0.235     9.846
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.846
data arrival time                                                                                  9.846

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.846
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.870


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4245.in[0] (.names)                                                                 0.431     8.431
new_n4245.out[0] (.names)                                                                0.261     8.692
new_n4253_1.in[2] (.names)                                                               0.100     8.792
new_n4253_1.out[0] (.names)                                                              0.261     9.053
new_n4255.in[0] (.names)                                                                 0.100     9.153
new_n4255.out[0] (.names)                                                                0.261     9.414
n3888.in[4] (.names)                                                                     0.100     9.514
n3888.out[0] (.names)                                                                    0.261     9.775
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.775
data arrival time                                                                                  9.775

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.775
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.799


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4245.in[0] (.names)                                                                 0.431     8.431
new_n4245.out[0] (.names)                                                                0.261     8.692
new_n4253_1.in[2] (.names)                                                               0.100     8.792
new_n4253_1.out[0] (.names)                                                              0.261     9.053
new_n4257.in[0] (.names)                                                                 0.100     9.153
new_n4257.out[0] (.names)                                                                0.235     9.388
n3893.in[1] (.names)                                                                     0.100     9.488
n3893.out[0] (.names)                                                                    0.261     9.749
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.749
data arrival time                                                                                  9.749

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.749
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.773


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4245.in[0] (.names)                                                                 0.431     8.431
new_n4245.out[0] (.names)                                                                0.261     8.692
new_n4244_1.in[0] (.names)                                                               0.457     9.149
new_n4244_1.out[0] (.names)                                                              0.235     9.384
n3873.in[4] (.names)                                                                     0.100     9.484
n3873.out[0] (.names)                                                                    0.261     9.745
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.745
data arrival time                                                                                  9.745

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.745
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.769


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4245.in[0] (.names)                                                                 0.431     8.431
new_n4245.out[0] (.names)                                                                0.261     8.692
new_n4253_1.in[2] (.names)                                                               0.100     8.792
new_n4253_1.out[0] (.names)                                                              0.261     9.053
new_n4252.in[1] (.names)                                                                 0.100     9.153
new_n4252.out[0] (.names)                                                                0.235     9.388
n3883.in[2] (.names)                                                                     0.100     9.488
n3883.out[0] (.names)                                                                    0.235     9.723
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.723
data arrival time                                                                                  9.723

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.723
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.747


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4112.in[0] (.names)                                                                 0.617     8.430
new_n4112.out[0] (.names)                                                                0.235     8.665
new_n4111.in[1] (.names)                                                                 0.476     9.140
new_n4111.out[0] (.names)                                                                0.235     9.375
n3543.in[2] (.names)                                                                     0.100     9.475
n3543.out[0] (.names)                                                                    0.235     9.710
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.710
data arrival time                                                                                  9.710

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.710
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.734


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4020.in[0] (.names)                                                                 0.100     7.800
new_n4020.out[0] (.names)                                                                0.261     8.061
new_n4025.in[2] (.names)                                                                 0.735     8.796
new_n4025.out[0] (.names)                                                                0.235     9.031
new_n4024_1.in[1] (.names)                                                               0.100     9.131
new_n4024_1.out[0] (.names)                                                              0.235     9.366
n3398.in[2] (.names)                                                                     0.100     9.466
n3398.out[0] (.names)                                                                    0.235     9.701
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.701
data arrival time                                                                                  9.701

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.701
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.725


#Path 39
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2906.in[1] (.names)                                                                                                              0.338     6.890
new_n2906.out[0] (.names)                                                                                                             0.235     7.125
new_n2945.in[1] (.names)                                                                                                              0.478     7.603
new_n2945.out[0] (.names)                                                                                                             0.261     7.864
new_n2961.in[2] (.names)                                                                                                              0.476     8.340
new_n2961.out[0] (.names)                                                                                                             0.235     8.575
new_n2947.in[2] (.names)                                                                                                              0.475     9.049
new_n2947.out[0] (.names)                                                                                                             0.261     9.310
n348.in[3] (.names)                                                                                                                   0.100     9.410
n348.out[0] (.names)                                                                                                                  0.235     9.645
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.645
data arrival time                                                                                                                               9.645

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.645
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.669


#Path 40
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2931.in[2] (.names)                                                                                                              0.338     6.890
new_n2931.out[0] (.names)                                                                                                             0.235     7.125
new_n2935.in[1] (.names)                                                                                                              0.620     7.745
new_n2935.out[0] (.names)                                                                                                             0.261     8.006
new_n2934_1.in[0] (.names)                                                                                                            0.610     8.616
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.851
n343.in[4] (.names)                                                                                                                   0.479     9.330
n343.out[0] (.names)                                                                                                                  0.261     9.591
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     9.591
data arrival time                                                                                                                               9.591

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.591
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.615


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4013_1.in[0] (.names)                                                               0.100     7.800
new_n4013_1.out[0] (.names)                                                              0.235     8.035
new_n4016.in[0] (.names)                                                                 0.100     8.135
new_n4016.out[0] (.names)                                                                0.235     8.370
new_n4015.in[2] (.names)                                                                 0.594     8.964
new_n4015.out[0] (.names)                                                                0.261     9.225
n3388.in[3] (.names)                                                                     0.100     9.325
n3388.out[0] (.names)                                                                    0.235     9.560
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.560
data arrival time                                                                                  9.560

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.560
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.584


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4127.in[2] (.names)                                                                 0.100     8.274
new_n4127.out[0] (.names)                                                                0.261     8.535
new_n4126.in[1] (.names)                                                                 0.449     8.983
new_n4126.out[0] (.names)                                                                0.235     9.218
n3563.in[2] (.names)                                                                     0.100     9.318
n3563.out[0] (.names)                                                                    0.235     9.553
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.553
data arrival time                                                                                  9.553

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.553
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.577


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4239_1.in[0] (.names)                                                               0.100     8.100
new_n4239_1.out[0] (.names)                                                              0.235     8.335
new_n4238_1.in[1] (.names)                                                               0.100     8.435
new_n4238_1.out[0] (.names)                                                              0.235     8.670
n3863.in[2] (.names)                                                                     0.627     9.297
n3863.out[0] (.names)                                                                    0.235     9.532
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.532
data arrival time                                                                                  9.532

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.532
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.555


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4124_1.in[0] (.names)                                                               0.334     8.507
new_n4124_1.out[0] (.names)                                                              0.261     8.768
new_n4123_1.in[3] (.names)                                                               0.100     8.868
new_n4123_1.out[0] (.names)                                                              0.261     9.129
n3558.in[2] (.names)                                                                     0.100     9.229
n3558.out[0] (.names)                                                                    0.235     9.464
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.464
data arrival time                                                                                  9.464

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.464
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.488


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4239_1.in[0] (.names)                                                               0.100     8.100
new_n4239_1.out[0] (.names)                                                              0.235     8.335
new_n4242.in[0] (.names)                                                                 0.100     8.435
new_n4242.out[0] (.names)                                                                0.235     8.670
new_n4241.in[1] (.names)                                                                 0.100     8.770
new_n4241.out[0] (.names)                                                                0.235     9.005
n3868.in[2] (.names)                                                                     0.100     9.105
n3868.out[0] (.names)                                                                    0.235     9.340
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     9.340
data arrival time                                                                                  9.340

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.340
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.364


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3370.in[0] (.names)                                                                 0.477     8.383
new_n3370.out[0] (.names)                                                                0.261     8.644
new_n3369_1.in[3] (.names)                                                               0.100     8.744
new_n3369_1.out[0] (.names)                                                              0.235     8.979
n696.in[2] (.names)                                                                      0.100     9.079
n696.out[0] (.names)                                                                     0.235     9.314
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.314
data arrival time                                                                                  9.314

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.314
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.338


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4236.in[0] (.names)                                                                 0.100     7.765
new_n4236.out[0] (.names)                                                                0.235     8.000
new_n4235.in[0] (.names)                                                                 0.100     8.100
new_n4235.out[0] (.names)                                                                0.235     8.335
n3858.in[4] (.names)                                                                     0.615     8.950
n3858.out[0] (.names)                                                                    0.261     9.211
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     9.211
data arrival time                                                                                  9.211

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.211
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.234


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4118_1.in[0] (.names)                                                               0.100     8.274
new_n4118_1.out[0] (.names)                                                              0.235     8.509
new_n4117.in[3] (.names)                                                                 0.100     8.609
new_n4117.out[0] (.names)                                                                0.235     8.844
n3553.in[2] (.names)                                                                     0.100     8.944
n3553.out[0] (.names)                                                                    0.235     9.179
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     9.179
data arrival time                                                                                  9.179

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.179
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.202


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4233_1.in[0] (.names)                                                               0.100     7.765
new_n4233_1.out[0] (.names)                                                              0.235     8.000
new_n4232.in[1] (.names)                                                                 0.479     8.479
new_n4232.out[0] (.names)                                                                0.235     8.714
n3853.in[2] (.names)                                                                     0.100     8.814
n3853.out[0] (.names)                                                                    0.235     9.049
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     9.049
data arrival time                                                                                  9.049

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.049
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.073


#Path 50
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2906.in[1] (.names)                                                                                                              0.338     6.890
new_n2906.out[0] (.names)                                                                                                             0.235     7.125
new_n2919_1.in[0] (.names)                                                                                                            0.338     7.463
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.698
new_n2918_1.in[1] (.names)                                                                                                            0.742     8.441
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.702
n338.in[2] (.names)                                                                                                                   0.100     8.802
n338.out[0] (.names)                                                                                                                  0.235     9.037
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     9.037
data arrival time                                                                                                                               9.037

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.037
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.060


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4109_1.in[0] (.names)                                                               0.626     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4108_1.in[0] (.names)                                                               0.617     8.430
new_n4108_1.out[0] (.names)                                                              0.235     8.665
n3538.in[4] (.names)                                                                     0.100     8.765
n3538.out[0] (.names)                                                                    0.261     9.026
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     9.026
data arrival time                                                                                  9.026

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.026
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.049


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3358_1.in[0] (.names)                                                               0.100     7.645
new_n3358_1.out[0] (.names)                                                              0.235     7.880
new_n3364_1.in[0] (.names)                                                               0.100     7.980
new_n3364_1.out[0] (.names)                                                              0.235     8.215
new_n3363_1.in[2] (.names)                                                               0.100     8.315
new_n3363_1.out[0] (.names)                                                              0.261     8.576
n686.in[3] (.names)                                                                      0.100     8.676
n686.out[0] (.names)                                                                     0.235     8.911
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.911
data arrival time                                                                                  8.911

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.911
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.935


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4227.in[0] (.names)                                                                 0.100     7.430
new_n4227.out[0] (.names)                                                                0.235     7.665
new_n4226.in[2] (.names)                                                                 0.626     8.291
new_n4226.out[0] (.names)                                                                0.261     8.552
n3843.in[3] (.names)                                                                     0.100     8.652
n3843.out[0] (.names)                                                                    0.235     8.887
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.887
data arrival time                                                                                  8.887

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.887
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.910


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4106.in[0] (.names)                                                                 0.626     7.578
new_n4106.out[0] (.names)                                                                0.235     7.813
new_n4105.in[2] (.names)                                                                 0.469     8.282
new_n4105.out[0] (.names)                                                                0.261     8.543
n3533.in[3] (.names)                                                                     0.100     8.643
n3533.out[0] (.names)                                                                    0.235     8.878
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.878
data arrival time                                                                                  8.878

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.878
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.901


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4230.in[0] (.names)                                                                 0.100     7.430
new_n4230.out[0] (.names)                                                                0.235     7.665
new_n4229_1.in[0] (.names)                                                               0.613     8.279
new_n4229_1.out[0] (.names)                                                              0.235     8.514
n3848.in[4] (.names)                                                                     0.100     8.614
n3848.out[0] (.names)                                                                    0.261     8.875
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.875
data arrival time                                                                                  8.875

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.875
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.898


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3367.in[2] (.names)                                                                 0.100     7.645
new_n3367.out[0] (.names)                                                                0.261     7.906
new_n3366.in[2] (.names)                                                                 0.335     8.241
new_n3366.out[0] (.names)                                                                0.261     8.502
n691.in[3] (.names)                                                                      0.100     8.602
n691.out[0] (.names)                                                                     0.235     8.837
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     8.837
data arrival time                                                                                  8.837

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.837
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.861


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3359_1.in[0] (.names)                                                               0.100     7.284
new_n3359_1.out[0] (.names)                                                              0.261     7.545
new_n3358_1.in[0] (.names)                                                               0.100     7.645
new_n3358_1.out[0] (.names)                                                              0.235     7.880
new_n3357.in[2] (.names)                                                                 0.337     8.217
new_n3357.out[0] (.names)                                                                0.261     8.478
n681.in[3] (.names)                                                                      0.100     8.578
n681.out[0] (.names)                                                                     0.235     8.813
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.813
data arrival time                                                                                  8.813

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.813
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.837


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4007.in[0] (.names)                                                                 0.100     7.465
new_n4007.out[0] (.names)                                                                0.235     7.700
new_n4006.in[2] (.names)                                                                 0.476     8.176
new_n4006.out[0] (.names)                                                                0.261     8.437
n3373.in[3] (.names)                                                                     0.100     8.537
n3373.out[0] (.names)                                                                    0.235     8.772
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.772
data arrival time                                                                                  8.772

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.772
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.796


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3352.in[0] (.names)                                                                 0.338     7.522
new_n3352.out[0] (.names)                                                                0.235     7.757
new_n3355.in[0] (.names)                                                                 0.100     7.857
new_n3355.out[0] (.names)                                                                0.235     8.092
new_n3354_1.in[1] (.names)                                                               0.100     8.192
new_n3354_1.out[0] (.names)                                                              0.235     8.427
n676.in[2] (.names)                                                                      0.100     8.527
n676.out[0] (.names)                                                                     0.235     8.762
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.762
data arrival time                                                                                  8.762

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.762
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.786


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n3995.in[0] (.names)                                                                 0.100     7.104
new_n3995.out[0] (.names)                                                                0.235     7.339
new_n4001.in[0] (.names)                                                                 0.309     7.648
new_n4001.out[0] (.names)                                                                0.235     7.883
new_n4000.in[1] (.names)                                                                 0.307     8.190
new_n4000.out[0] (.names)                                                                0.235     8.425
n3363.in[2] (.names)                                                                     0.100     8.525
n3363.out[0] (.names)                                                                    0.235     8.760
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.760
data arrival time                                                                                  8.760

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.760
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.784


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4013_1.in[0] (.names)                                                               0.100     7.800
new_n4013_1.out[0] (.names)                                                              0.235     8.035
new_n4012.in[1] (.names)                                                                 0.100     8.135
new_n4012.out[0] (.names)                                                                0.235     8.370
n3383.in[0] (.names)                                                                     0.100     8.470
n3383.out[0] (.names)                                                                    0.261     8.731
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.731
data arrival time                                                                                  8.731

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.731
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.755


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4010.in[0] (.names)                                                                 0.100     7.465
new_n4010.out[0] (.names)                                                                0.235     7.700
new_n4009_1.in[2] (.names)                                                               0.340     8.041
new_n4009_1.out[0] (.names)                                                              0.261     8.302
n3378.in[3] (.names)                                                                     0.100     8.402
n3378.out[0] (.names)                                                                    0.235     8.637
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.637
data arrival time                                                                                  8.637

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.637
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.660


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4094_1.in[0] (.names)                                                               0.100     6.691
new_n4094_1.out[0] (.names)                                                              0.235     6.926
new_n4100.in[0] (.names)                                                                 0.334     7.260
new_n4100.out[0] (.names)                                                                0.235     7.495
new_n4099_1.in[2] (.names)                                                               0.100     7.595
new_n4099_1.out[0] (.names)                                                              0.261     7.856
n3523.in[3] (.names)                                                                     0.483     8.339
n3523.out[0] (.names)                                                                    0.235     8.574
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.574
data arrival time                                                                                  8.574

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.574
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.598


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3352.in[0] (.names)                                                                 0.338     7.522
new_n3352.out[0] (.names)                                                                0.235     7.757
new_n3351.in[2] (.names)                                                                 0.100     7.857
new_n3351.out[0] (.names)                                                                0.261     8.118
n671.in[3] (.names)                                                                      0.100     8.218
n671.out[0] (.names)                                                                     0.235     8.453
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.453
data arrival time                                                                                  8.453

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.453
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.477


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4224_1.in[0] (.names)                                                               0.100     7.095
new_n4224_1.out[0] (.names)                                                              0.235     7.330
new_n4223_1.in[2] (.names)                                                               0.471     7.801
new_n4223_1.out[0] (.names)                                                              0.261     8.062
n3838.in[3] (.names)                                                                     0.100     8.162
n3838.out[0] (.names)                                                                    0.235     8.397
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     8.397
data arrival time                                                                                  8.397

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.397
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.421


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2879_1.in[3] (.names)                                                                                                            0.620     6.317
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.552
new_n2890.in[0] (.names)                                                                                                              0.334     6.886
new_n2890.out[0] (.names)                                                                                                             0.235     7.121
new_n2889_1.in[2] (.names)                                                                                                            0.622     7.743
new_n2889_1.out[0] (.names)                                                                                                           0.261     8.004
n328.in[3] (.names)                                                                                                                   0.100     8.104
n328.out[0] (.names)                                                                                                                  0.235     8.339
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.339
data arrival time                                                                                                                               8.339

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.339
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.363


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2901.in[4] (.names)                                                                                                              0.620     6.317
new_n2901.out[0] (.names)                                                                                                             0.235     6.552
new_n2906.in[1] (.names)                                                                                                              0.338     6.890
new_n2906.out[0] (.names)                                                                                                             0.235     7.125
new_n2905.in[0] (.names)                                                                                                              0.338     7.463
new_n2905.out[0] (.names)                                                                                                             0.235     7.698
n333.in[4] (.names)                                                                                                                   0.338     8.036
n333.out[0] (.names)                                                                                                                  0.261     8.297
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.297
data arrival time                                                                                                                               8.297

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.297
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.321


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n4004_1.in[2] (.names)                                                               0.100     7.104
new_n4004_1.out[0] (.names)                                                              0.261     7.365
new_n4003_1.in[2] (.names)                                                               0.307     7.673
new_n4003_1.out[0] (.names)                                                              0.261     7.934
n3368.in[3] (.names)                                                                     0.100     8.034
n3368.out[0] (.names)                                                                    0.235     8.269
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.269
data arrival time                                                                                  8.269

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.269
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.292


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3349_1.in[0] (.names)                                                               0.100     6.949
new_n3349_1.out[0] (.names)                                                              0.235     7.184
new_n3348_1.in[1] (.names)                                                               0.483     7.668
new_n3348_1.out[0] (.names)                                                              0.235     7.903
n666.in[2] (.names)                                                                      0.100     8.003
n666.out[0] (.names)                                                                     0.235     8.238
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.238
data arrival time                                                                                  8.238

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.238
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.261


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3996.in[0] (.names)                                                                 0.100     6.743
new_n3996.out[0] (.names)                                                                0.261     7.004
new_n3995.in[0] (.names)                                                                 0.100     7.104
new_n3995.out[0] (.names)                                                                0.235     7.339
new_n3994_1.in[1] (.names)                                                               0.309     7.648
new_n3994_1.out[0] (.names)                                                              0.235     7.883
n3358.in[2] (.names)                                                                     0.100     7.983
n3358.out[0] (.names)                                                                    0.235     8.218
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     8.218
data arrival time                                                                                  8.218

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.218
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.241


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3989_1.in[0] (.names)                                                               0.306     6.950
new_n3989_1.out[0] (.names)                                                              0.235     7.185
new_n3992.in[0] (.names)                                                                 0.100     7.285
new_n3992.out[0] (.names)                                                                0.235     7.520
new_n3991.in[2] (.names)                                                                 0.100     7.620
new_n3991.out[0] (.names)                                                                0.261     7.881
n3353.in[3] (.names)                                                                     0.100     7.981
n3353.out[0] (.names)                                                                    0.235     8.216
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     8.216
data arrival time                                                                                  8.216

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.216
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.239


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4221.in[0] (.names)                                                                 0.883     6.760
new_n4221.out[0] (.names)                                                                0.235     6.995
new_n4220.in[1] (.names)                                                                 0.100     7.095
new_n4220.out[0] (.names)                                                                0.235     7.330
n3833.in[2] (.names)                                                                     0.476     7.806
n3833.out[0] (.names)                                                                    0.235     8.041
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     8.041
data arrival time                                                                                  8.041

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.041
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.064


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3985.in[1] (.names)                                                                 0.306     6.950
new_n3985.out[0] (.names)                                                                0.235     7.185
n3343.in[2] (.names)                                                                     0.590     7.774
n3343.out[0] (.names)                                                                    0.235     8.009
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     8.009
data arrival time                                                                                  8.009

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.009
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.033


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3346.in[0] (.names)                                                                 0.100     6.614
new_n3346.out[0] (.names)                                                                0.235     6.849
new_n3345.in[1] (.names)                                                                 0.100     6.949
new_n3345.out[0] (.names)                                                                0.235     7.184
n661.in[2] (.names)                                                                      0.480     7.665
n661.out[0] (.names)                                                                     0.235     7.900
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.900
data arrival time                                                                                  7.900

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.900
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.923


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3986.in[0] (.names)                                                                 0.100     6.408
new_n3986.out[0] (.names)                                                                0.235     6.643
new_n3989_1.in[0] (.names)                                                               0.306     6.950
new_n3989_1.out[0] (.names)                                                              0.235     7.185
new_n3988_1.in[2] (.names)                                                               0.100     7.285
new_n3988_1.out[0] (.names)                                                              0.261     7.546
n3348.in[3] (.names)                                                                     0.100     7.646
n3348.out[0] (.names)                                                                    0.235     7.881
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.881
data arrival time                                                                                  7.881

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.881
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.904


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2880.in[1] (.names)                                                                                                              0.481     5.436
new_n2880.out[0] (.names)                                                                                                             0.261     5.697
new_n2879_1.in[3] (.names)                                                                                                            0.620     6.317
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.552
new_n2878_1.in[4] (.names)                                                                                                            0.334     6.886
new_n2878_1.out[0] (.names)                                                                                                           0.261     7.147
n323.in[3] (.names)                                                                                                                   0.485     7.631
n323.out[0] (.names)                                                                                                                  0.235     7.866
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.866
data arrival time                                                                                                                               7.866

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.866
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.890


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4094_1.in[0] (.names)                                                               0.100     6.691
new_n4094_1.out[0] (.names)                                                              0.235     6.926
new_n4093_1.in[2] (.names)                                                               0.332     7.259
new_n4093_1.out[0] (.names)                                                              0.261     7.520
n3518.in[3] (.names)                                                                     0.100     7.620
n3518.out[0] (.names)                                                                    0.235     7.855
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.855
data arrival time                                                                                  7.855

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.855
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.878


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4095.in[0] (.names)                                                                 0.100     6.330
new_n4095.out[0] (.names)                                                                0.261     6.591
new_n4103_1.in[2] (.names)                                                               0.100     6.691
new_n4103_1.out[0] (.names)                                                              0.261     6.952
new_n4102.in[0] (.names)                                                                 0.100     7.052
new_n4102.out[0] (.names)                                                                0.235     7.287
n3528.in[4] (.names)                                                                     0.100     7.387
n3528.out[0] (.names)                                                                    0.261     7.648
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.648
data arrival time                                                                                  7.648

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.648
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.672


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4091.in[0] (.names)                                                                 0.437     6.667
new_n4091.out[0] (.names)                                                                0.235     6.902
new_n4090.in[2] (.names)                                                                 0.100     7.002
new_n4090.out[0] (.names)                                                                0.261     7.263
n3513.in[3] (.names)                                                                     0.100     7.363
n3513.out[0] (.names)                                                                    0.235     7.598
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.598
data arrival time                                                                                  7.598

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.598
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.621


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3343_1.in[0] (.names)                                                               0.100     6.279
new_n3343_1.out[0] (.names)                                                              0.235     6.514
new_n3342.in[2] (.names)                                                                 0.475     6.989
new_n3342.out[0] (.names)                                                                0.261     7.250
n656.in[3] (.names)                                                                      0.100     7.350
n656.out[0] (.names)                                                                     0.235     7.585
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.585
data arrival time                                                                                  7.585

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.585
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.609


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4085.in[2] (.names)                                                                 0.437     6.667
new_n4085.out[0] (.names)                                                                0.261     6.928
n3503.in[3] (.names)                                                                     0.340     7.268
n3503.out[0] (.names)                                                                    0.235     7.503
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.503
data arrival time                                                                                  7.503

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.503
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.526


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3983_1.in[0] (.names)                                                               0.100     6.073
new_n3983_1.out[0] (.names)                                                              0.235     6.308
new_n3982.in[2] (.names)                                                                 0.481     6.790
new_n3982.out[0] (.names)                                                                0.261     7.051
n3338.in[3] (.names)                                                                     0.100     7.151
n3338.out[0] (.names)                                                                    0.235     7.386
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.386
data arrival time                                                                                  7.386

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.386
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.409


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4215.in[2] (.names)                                                                 0.902     6.780
new_n4215.out[0] (.names)                                                                0.261     7.041
n3823.in[3] (.names)                                                                     0.100     7.141
n3823.out[0] (.names)                                                                    0.235     7.376
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.376
data arrival time                                                                                  7.376

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.376
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.399


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3336.in[2] (.names)                                                                 0.477     6.321
new_n3336.out[0] (.names)                                                                0.261     6.582
n646.in[3] (.names)                                                                      0.482     7.065
n646.out[0] (.names)                                                                     0.235     7.300
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.300
data arrival time                                                                                  7.300

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.300
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.323


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3337.in[0] (.names)                                                                 0.770     5.609
new_n3337.out[0] (.names)                                                                0.235     5.844
new_n3340.in[0] (.names)                                                                 0.100     5.944
new_n3340.out[0] (.names)                                                                0.235     6.179
new_n3339_1.in[1] (.names)                                                               0.100     6.279
new_n3339_1.out[0] (.names)                                                              0.235     6.514
n651.in[2] (.names)                                                                      0.476     6.990
n651.out[0] (.names)                                                                     0.235     7.225
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.225
data arrival time                                                                                  7.225

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.225
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.249


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4086.in[0] (.names)                                                                 0.100     5.995
new_n4086.out[0] (.names)                                                                0.235     6.230
new_n4088_1.in[0] (.names)                                                               0.338     6.568
new_n4088_1.out[0] (.names)                                                              0.261     6.829
n3508.in[4] (.names)                                                                     0.100     6.929
n3508.out[0] (.names)                                                                    0.261     7.190
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.190
data arrival time                                                                                  7.190

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.190
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.214


#Path 87
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4083_1.in[0] (.names)                                                               0.100     5.660
new_n4083_1.out[0] (.names)                                                              0.235     5.895
new_n4082.in[1] (.names)                                                                 0.616     6.511
new_n4082.out[0] (.names)                                                                0.235     6.746
n3498.in[2] (.names)                                                                     0.100     6.846
n3498.out[0] (.names)                                                                    0.235     7.081
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     7.081
data arrival time                                                                                  7.081

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.081
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.104


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2846.in[3] (.names)                                                                                                              0.478     4.000
new_n2846.out[0] (.names)                                                                                                             0.235     4.235
new_n2868_1.in[4] (.names)                                                                                                            0.485     4.720
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.955
new_n2867.in[0] (.names)                                                                                                              0.623     5.578
new_n2867.out[0] (.names)                                                                                                             0.235     5.813
new_n2864_1.in[1] (.names)                                                                                                            0.100     5.913
new_n2864_1.out[0] (.names)                                                                                                           0.235     6.148
new_n2863_1.in[4] (.names)                                                                                                            0.337     6.485
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.720
n318.in[2] (.names)                                                                                                                   0.100     6.820
n318.out[0] (.names)                                                                                                                  0.235     7.055
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     7.055
data arrival time                                                                                                                               7.055

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.055
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.079


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3980.in[0] (.names)                                                                 0.755     5.738
new_n3980.out[0] (.names)                                                                0.235     5.973
new_n3979_1.in[2] (.names)                                                               0.473     6.447
new_n3979_1.out[0] (.names)                                                              0.261     6.708
n3333.in[3] (.names)                                                                     0.100     6.808
n3333.out[0] (.names)                                                                    0.235     7.043
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     7.043
data arrival time                                                                                  7.043

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.043
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.066


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2823_1.in[3] (.names)                                                                                                            0.478     4.000
new_n2823_1.out[0] (.names)                                                                                                           0.261     4.261
new_n2847.in[4] (.names)                                                                                                              0.338     4.599
new_n2847.out[0] (.names)                                                                                                             0.261     4.860
new_n2850.in[1] (.names)                                                                                                              1.188     6.048
new_n2850.out[0] (.names)                                                                                                             0.235     6.283
new_n2849_1.in[1] (.names)                                                                                                            0.100     6.383
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.644
n313.in[2] (.names)                                                                                                                   0.100     6.744
n313.out[0] (.names)                                                                                                                  0.235     6.979
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.979
data arrival time                                                                                                                               6.979

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.979
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.003


#Path 91
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4212.in[1] (.names)                                                                 0.100     5.643
new_n4212.out[0] (.names)                                                                0.235     5.878
n3818.in[2] (.names)                                                                     0.764     6.642
n3818.out[0] (.names)                                                                    0.235     6.877
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.877
data arrival time                                                                                  6.877

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.877
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.901


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.502     0.669
new_n2771.out[0] (.names)                                                                                                             0.235     0.904
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.375
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.610
new_n2815.in[1] (.names)                                                                                                              0.612     2.222
new_n2815.out[0] (.names)                                                                                                             0.261     2.483
new_n2826.in[1] (.names)                                                                                                              0.469     2.952
new_n2826.out[0] (.names)                                                                                                             0.235     3.187
new_n2825.in[0] (.names)                                                                                                              0.100     3.287
new_n2825.out[0] (.names)                                                                                                             0.235     3.522
new_n2823_1.in[3] (.names)                                                                                                            0.478     4.000
new_n2823_1.out[0] (.names)                                                                                                           0.261     4.261
new_n2847.in[4] (.names)                                                                                                              0.338     4.599
new_n2847.out[0] (.names)                                                                                                             0.261     4.860
new_n2835.in[1] (.names)                                                                                                              1.188     6.048
new_n2835.out[0] (.names)                                                                                                             0.235     6.283
n308.in[2] (.names)                                                                                                                   0.334     6.617
n308.out[0] (.names)                                                                                                                  0.235     6.852
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.852
data arrival time                                                                                                                               6.852

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.852
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.875


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4209_1.in[1] (.names)                                                               0.100     5.308
new_n4209_1.out[0] (.names)                                                              0.235     5.543
n3813.in[2] (.names)                                                                     0.896     6.438
n3813.out[0] (.names)                                                                    0.235     6.673
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.673
data arrival time                                                                                  6.673

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.673
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.697


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4080.in[0] (.names)                                                                 0.100     5.325
new_n4080.out[0] (.names)                                                                0.235     5.560
new_n4079_1.in[2] (.names)                                                               0.476     6.036
new_n4079_1.out[0] (.names)                                                              0.261     6.297
n3493.in[3] (.names)                                                                     0.100     6.397
n3493.out[0] (.names)                                                                    0.235     6.632
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.632
data arrival time                                                                                  6.632

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.632
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.655


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.907     1.073
new_n4175.out[0] (.names)                                                                0.261     1.334
new_n4181.in[0] (.names)                                                                 0.100     1.434
new_n4181.out[0] (.names)                                                                0.235     1.669
new_n4184_1.in[0] (.names)                                                               0.100     1.769
new_n4184_1.out[0] (.names)                                                              0.235     2.004
new_n4186.in[0] (.names)                                                                 0.100     2.104
new_n4186.out[0] (.names)                                                                0.235     2.339
new_n4192.in[0] (.names)                                                                 0.100     2.439
new_n4192.out[0] (.names)                                                                0.235     2.674
new_n4195.in[0] (.names)                                                                 0.623     3.298
new_n4195.out[0] (.names)                                                                0.235     3.533
new_n4198_1.in[0] (.names)                                                               0.100     3.633
new_n4198_1.out[0] (.names)                                                              0.235     3.868
new_n4201.in[0] (.names)                                                                 0.100     3.968
new_n4201.out[0] (.names)                                                                0.235     4.203
new_n4204_1.in[0] (.names)                                                               0.100     4.303
new_n4204_1.out[0] (.names)                                                              0.235     4.538
new_n4207.in[0] (.names)                                                                 0.100     4.638
new_n4207.out[0] (.names)                                                                0.235     4.873
new_n4210.in[0] (.names)                                                                 0.100     4.973
new_n4210.out[0] (.names)                                                                0.235     5.208
new_n4213_1.in[0] (.names)                                                               0.100     5.308
new_n4213_1.out[0] (.names)                                                              0.235     5.543
new_n4216.in[0] (.names)                                                                 0.100     5.643
new_n4216.out[0] (.names)                                                                0.235     5.878
new_n4218_1.in[0] (.names)                                                               0.100     5.978
new_n4218_1.out[0] (.names)                                                              0.261     6.239
n3828.in[4] (.names)                                                                     0.100     6.339
n3828.out[0] (.names)                                                                    0.261     6.600
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.600
data arrival time                                                                                  6.600

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.600
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.623


#Path 96
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.646     0.812
new_n3945.out[0] (.names)                                                                0.261     1.073
new_n3950.in[0] (.names)                                                                 0.615     1.688
new_n3950.out[0] (.names)                                                                0.235     1.923
new_n3952.in[0] (.names)                                                                 0.100     2.023
new_n3952.out[0] (.names)                                                                0.235     2.258
new_n3959_1.in[0] (.names)                                                               0.100     2.358
new_n3959_1.out[0] (.names)                                                              0.235     2.593
new_n3962.in[0] (.names)                                                                 0.100     2.693
new_n3962.out[0] (.names)                                                                0.235     2.928
new_n3965.in[0] (.names)                                                                 0.100     3.028
new_n3965.out[0] (.names)                                                                0.235     3.263
new_n3968_1.in[0] (.names)                                                               0.100     3.363
new_n3968_1.out[0] (.names)                                                              0.235     3.598
new_n3971.in[0] (.names)                                                                 0.481     4.079
new_n3971.out[0] (.names)                                                                0.235     4.314
new_n3974_1.in[0] (.names)                                                               0.100     4.414
new_n3974_1.out[0] (.names)                                                              0.235     4.649
new_n3977.in[0] (.names)                                                                 0.100     4.749
new_n3977.out[0] (.names)                                                                0.235     4.984
new_n3976.in[1] (.names)                                                                 0.479     5.463
new_n3976.out[0] (.names)                                                                0.235     5.698
n3328.in[2] (.names)                                                                     0.623     6.321
n3328.out[0] (.names)                                                                    0.235     6.556
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     6.556
data arrival time                                                                                  6.556

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.556
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.580


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.649     0.815
new_n3301.out[0] (.names)                                                                0.261     1.076
new_n3304_1.in[0] (.names)                                                               0.100     1.176
new_n3304_1.out[0] (.names)                                                              0.235     1.411
new_n3310.in[0] (.names)                                                                 0.338     1.749
new_n3310.out[0] (.names)                                                                0.235     1.984
new_n3316.in[0] (.names)                                                                 0.610     2.594
new_n3316.out[0] (.names)                                                                0.235     2.829
new_n3319_1.in[0] (.names)                                                               0.100     2.929
new_n3319_1.out[0] (.names)                                                              0.235     3.164
new_n3322.in[0] (.names)                                                                 0.100     3.264
new_n3322.out[0] (.names)                                                                0.235     3.499
new_n3325.in[0] (.names)                                                                 0.100     3.599
new_n3325.out[0] (.names)                                                                0.235     3.834
new_n3328_1.in[0] (.names)                                                               0.100     3.934
new_n3328_1.out[0] (.names)                                                              0.235     4.169
new_n3331.in[0] (.names)                                                                 0.100     4.269
new_n3331.out[0] (.names)                                                                0.235     4.504
new_n3334_1.in[0] (.names)                                                               0.100     4.604
new_n3334_1.out[0] (.names)                                                              0.235     4.839
new_n3333_1.in[2] (.names)                                                               1.051     5.890
new_n3333_1.out[0] (.names)                                                              0.261     6.151
n641.in[3] (.names)                                                                      0.100     6.251
n641.out[0] (.names)                                                                     0.235     6.486
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     6.486
data arrival time                                                                                  6.486

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.486
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.510


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.502     0.669
new_n2774.out[0] (.names)                                                                                                             0.235     0.904
new_n2805.in[0] (.names)                                                                                                              0.481     1.385
new_n2805.out[0] (.names)                                                                                                             0.235     1.620
new_n2817.in[0] (.names)                                                                                                              0.612     2.232
new_n2817.out[0] (.names)                                                                                                             0.261     2.493
new_n2814_1.in[3] (.names)                                                                                                            0.472     2.966
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[3] (.names)                                                                                                              0.480     3.681
new_n2811.out[0] (.names)                                                                                                             0.261     3.942
new_n2809_1.in[3] (.names)                                                                                                            0.100     4.042
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.303
new_n2822.in[0] (.names)                                                                                                              0.340     4.643
new_n2822.out[0] (.names)                                                                                                             0.235     4.878
new_n2821.in[1] (.names)                                                                                                              0.100     4.978
new_n2821.out[0] (.names)                                                                                                             0.261     5.239
n303.in[2] (.names)                                                                                                                   0.912     6.151
n303.out[0] (.names)                                                                                                                  0.235     6.386
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.386
data arrival time                                                                                                                               6.386

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.386
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.410


#Path 99
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4077.in[0] (.names)                                                                 0.759     4.990
new_n4077.out[0] (.names)                                                                0.235     5.225
new_n4076.in[2] (.names)                                                                 0.456     5.681
new_n4076.out[0] (.names)                                                                0.261     5.942
n3488.in[3] (.names)                                                                     0.100     6.042
n3488.out[0] (.names)                                                                    0.235     6.277
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.277
data arrival time                                                                                  6.277

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.277
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.301


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.642     0.809
new_n4044_1.out[0] (.names)                                                              0.261     1.070
new_n4050.in[0] (.names)                                                                 0.581     1.651
new_n4050.out[0] (.names)                                                                0.235     1.886
new_n4053_1.in[0] (.names)                                                               0.100     1.986
new_n4053_1.out[0] (.names)                                                              0.235     2.221
new_n4058_1.in[0] (.names)                                                               0.100     2.321
new_n4058_1.out[0] (.names)                                                              0.235     2.556
new_n4062.in[0] (.names)                                                                 0.100     2.656
new_n4062.out[0] (.names)                                                                0.235     2.891
new_n4065.in[0] (.names)                                                                 0.100     2.991
new_n4065.out[0] (.names)                                                                0.235     3.226
new_n4068_1.in[0] (.names)                                                               0.100     3.326
new_n4068_1.out[0] (.names)                                                              0.235     3.561
new_n4071.in[0] (.names)                                                                 0.100     3.661
new_n4071.out[0] (.names)                                                                0.235     3.896
new_n4074_1.in[0] (.names)                                                               0.100     3.996
new_n4074_1.out[0] (.names)                                                              0.235     4.231
new_n4073_1.in[1] (.names)                                                               0.759     4.990
new_n4073_1.out[0] (.names)                                                              0.235     5.225
n3483.in[2] (.names)                                                                     0.750     5.975
n3483.out[0] (.names)                                                                    0.235     6.210
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     6.210
data arrival time                                                                                  6.210

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.210
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.234


#End of timing report
