

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble'
================================================================
* Date:           Sat Mar 26 21:16:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.912 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  1.092 us|  1.092 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      271|      271|        17|          1|          1|   256|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %descramble_buf_M_real_V_1_load"   --->   Operation 22 'read' 'descramble_buf_M_real_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %descramble_buf_M_imag_V_1_load"   --->   Operation 23 'read' 'descramble_buf_M_imag_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [./xfft2real.h:88]   --->   Operation 26 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.66ns)   --->   "%icmp_ln88 = icmp_eq  i9 %i_2, i9 256" [./xfft2real.h:88]   --->   Operation 27 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln88 = add i9 %i_2, i9 1" [./xfft2real.h:88]   --->   Operation 29 'add' 'add_ln88' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %_ifconv, void %.preheader16.exitStub.exitStub" [./xfft2real.h:88]   --->   Operation 30 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i9 %i_2" [./xfft2real.h:88]   --->   Operation 31 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%sub_ln712_4 = sub i8 0, i8 %trunc_ln88"   --->   Operation 32 'sub' 'sub_ln712_4' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %sub_ln712_4"   --->   Operation 33 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_1_addr = getelementptr i16 %descramble_buf_M_imag_V_1, i64 0, i64 %zext_ln712"   --->   Operation 34 'getelementptr' 'descramble_buf_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [3/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr"   --->   Operation 35 'load' 'descramble_buf_M_imag_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln88 = store i9 %add_ln88, i9 %i" [./xfft2real.h:88]   --->   Operation 36 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %trunc_ln88" [./xfft2real.h:90]   --->   Operation 37 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_addr = getelementptr i16 %descramble_buf_M_imag_V, i64 0, i64 %zext_ln90" [./xfft2real.h:90]   --->   Operation 38 'getelementptr' 'descramble_buf_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [3/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr" [./xfft2real.h:90]   --->   Operation 39 'load' 'descramble_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 40 [2/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr"   --->   Operation 40 'load' 'descramble_buf_M_imag_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_addr = getelementptr i16 %descramble_buf_M_real_V, i64 0, i64 %zext_ln90" [./xfft2real.h:90]   --->   Operation 41 'getelementptr' 'descramble_buf_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [3/3] (1.68ns)   --->   "%descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr" [./xfft2real.h:90]   --->   Operation 42 'load' 'descramble_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 43 [2/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr" [./xfft2real.h:90]   --->   Operation 43 'load' 'descramble_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 44 [1/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr"   --->   Operation 44 'load' 'descramble_buf_M_imag_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_1_addr = getelementptr i16 %descramble_buf_M_real_V_1, i64 0, i64 %zext_ln712"   --->   Operation 45 'getelementptr' 'descramble_buf_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [3/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr"   --->   Operation 46 'load' 'descramble_buf_M_real_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.07>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_2" [./xfft2real.h:88]   --->   Operation 47 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/3] (1.68ns)   --->   "%descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr" [./xfft2real.h:90]   --->   Operation 48 'load' 'descramble_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr" [./xfft2real.h:90]   --->   Operation 49 'load' 'descramble_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 50 [1/1] (1.66ns)   --->   "%icmp_ln92 = icmp_eq  i9 %i_2, i9 0" [./xfft2real.h:92]   --->   Operation 50 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.07ns)   --->   "%sub_ln712_1 = sub i16 0, i16 %descramble_buf_M_imag_V_1_load_1"   --->   Operation 51 'sub' 'sub_ln712_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr"   --->   Operation 52 'load' 'descramble_buf_M_real_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 %zext_ln88"   --->   Operation 53 'getelementptr' 'twid_rom_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [3/3] (1.68ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 54 'load' 'w_M_real_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 %zext_ln88"   --->   Operation 55 'getelementptr' 'twid_rom_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [3/3] (1.68ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 56 'load' 'w_M_imag_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 57 [1/3] (1.68ns)   --->   "%descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr" [./xfft2real.h:90]   --->   Operation 57 'load' 'descramble_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1245_3 = sext i16 %sub_ln712_1"   --->   Operation 58 'sext' 'sext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr"   --->   Operation 59 'load' 'descramble_buf_M_real_V_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1245_2 = sext i16 %descramble_buf_M_imag_V_load"   --->   Operation 60 'sext' 'sext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.07ns)   --->   "%ret_V_8 = sub i17 %sext_ln1245_3, i17 %sext_ln1245_2"   --->   Operation 61 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.07ns)   --->   "%ret_V_7 = add i17 %sext_ln1245_3, i17 %sext_ln1245_2"   --->   Operation 62 'add' 'ret_V_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 63 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1201_5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_7, i32 1, i32 16"   --->   Operation 64 'partselect' 'trunc_ln1201_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1201_7 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_8, i32 1, i32 16"   --->   Operation 65 'partselect' 'trunc_ln1201_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [2/3] (1.68ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 66 'load' 'w_M_real_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_6 : Operation 67 [2/3] (1.68ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 67 'load' 'w_M_imag_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %descramble_buf_M_real_V_1_load_1"   --->   Operation 68 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %descramble_buf_M_real_V_load"   --->   Operation 69 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.07ns)   --->   "%ret_V_9 = sub i17 %sext_ln1245_1, i17 %sext_ln1245"   --->   Operation 70 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (2.07ns)   --->   "%ret_V_6 = add i17 %sext_ln1245_1, i17 %sext_ln1245"   --->   Operation 71 'add' 'ret_V_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 72 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1201_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_6, i32 1, i32 16"   --->   Operation 73 'partselect' 'trunc_ln1201_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.10ns)   --->   "%sub_ln1201_2 = sub i17 0, i17 %ret_V_7"   --->   Operation 74 'sub' 'sub_ln1201_2' <Predicate = (tmp_2)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1201_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_2, i32 1, i32 16"   --->   Operation 75 'partselect' 'trunc_ln1201_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.10ns)   --->   "%r_V_5 = sub i17 0, i17 %ret_V_8"   --->   Operation 76 'sub' 'r_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_5, i32 16"   --->   Operation 77 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (2.07ns)   --->   "%sub_ln1201_4 = sub i16 0, i16 %trunc_ln1201_7"   --->   Operation 78 'sub' 'sub_ln1201_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1201_8 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %r_V_5, i32 1, i32 16"   --->   Operation 79 'partselect' 'trunc_ln1201_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.80ns)   --->   "%g_M_real_V = select i1 %tmp_3, i16 %sub_ln1201_4, i16 %trunc_ln1201_8"   --->   Operation 80 'select' 'g_M_real_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 81 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1201_3 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_9, i32 1, i32 16"   --->   Operation 82 'partselect' 'trunc_ln1201_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/3] (1.68ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 83 'load' 'w_M_real_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_7 : Operation 84 [1/3] (1.68ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 84 'load' 'w_M_imag_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 2.88>
ST_8 : Operation 85 [1/1] (2.10ns)   --->   "%sub_ln1201 = sub i17 0, i17 %ret_V_6"   --->   Operation 85 'sub' 'sub_ln1201' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1201_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201, i32 1, i32 16"   --->   Operation 86 'partselect' 'trunc_ln1201_1' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.07ns)   --->   "%sub_ln1201_3 = sub i16 0, i16 %trunc_ln1201_4"   --->   Operation 87 'sub' 'sub_ln1201_3' <Predicate = (tmp_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.80ns)   --->   "%f_M_imag_V = select i1 %tmp_2, i16 %sub_ln1201_3, i16 %trunc_ln1201_5"   --->   Operation 88 'select' 'f_M_imag_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %g_M_real_V"   --->   Operation 89 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (2.10ns)   --->   "%sub_ln1201_5 = sub i17 0, i17 %ret_V_9"   --->   Operation 90 'sub' 'sub_ln1201_5' <Predicate = (tmp_4)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1201_s = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_5, i32 1, i32 16"   --->   Operation 91 'partselect' 'trunc_ln1201_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i15 %w_M_real_V"   --->   Operation 92 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 93 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i16 %w_M_imag_V"   --->   Operation 94 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 95 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.88>
ST_9 : Operation 96 [1/1] (2.07ns)   --->   "%sub_ln1201_1 = sub i16 0, i16 %trunc_ln1201_1"   --->   Operation 96 'sub' 'sub_ln1201_1' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.80ns)   --->   "%f_M_real_V = select i1 %tmp, i16 %sub_ln1201_1, i16 %trunc_ln1201_2"   --->   Operation 97 'select' 'f_M_real_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (2.07ns)   --->   "%sub_ln1201_6 = sub i16 0, i16 %trunc_ln1201_s"   --->   Operation 98 'sub' 'sub_ln1201_6' <Predicate = (tmp_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.80ns)   --->   "%g_M_imag_V = select i1 %tmp_4, i16 %sub_ln1201_6, i16 %trunc_ln1201_3"   --->   Operation 99 'select' 'g_M_imag_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 100 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 101 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i16 %g_M_imag_V"   --->   Operation 102 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168"   --->   Operation 103 'mul' 'r_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 104 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 105 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1"   --->   Operation 106 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.05>
ST_11 : Operation 107 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168"   --->   Operation 107 'mul' 'r_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168"   --->   Operation 108 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171"   --->   Operation 109 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 110 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1"   --->   Operation 110 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168"   --->   Operation 111 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1245, i31 %r_V_4"   --->   Operation 112 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1"   --->   Operation 113 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1246"   --->   Operation 114 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1245, i31 %r_V_4"   --->   Operation 115 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1246"   --->   Operation 116 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V, i32 15, i32 30"   --->   Operation 117 'partselect' 'p_r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V_5, i32 15, i32 30"   --->   Operation 118 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.07>
ST_14 : Operation 119 [1/1] (2.07ns)   --->   "%add_ln712 = add i16 %descramble_buf_M_imag_V_load, i16 %descramble_buf_M_real_V_load"   --->   Operation 119 'add' 'add_ln712' <Predicate = (icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 %descramble_buf_M_real_V_load, i16 %descramble_buf_M_imag_V_load"   --->   Operation 120 'sub' 'sub_ln712' <Predicate = (icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (2.07ns)   --->   "%sub_ln712_2 = sub i16 %f_M_real_V, i16 %p_r_V"   --->   Operation 121 'sub' 'sub_ln712_2' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (2.07ns)   --->   "%p_r_M_real_V_1 = add i16 %p_r_V, i16 %f_M_real_V"   --->   Operation 122 'add' 'p_r_M_real_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (2.07ns)   --->   "%sub_ln712_3 = sub i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 123 'sub' 'sub_ln712_3' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_1 = add i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 124 'add' 'p_r_M_imag_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.88>
ST_15 : Operation 125 [1/1] (0.80ns)   --->   "%t_V_7 = select i1 %icmp_ln92, i16 %descramble_buf_M_imag_V_1_load_read, i16 %sub_ln712_3" [./xfft2real.h:92]   --->   Operation 125 'select' 't_V_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (0.80ns)   --->   "%t_V_6 = select i1 %icmp_ln92, i16 %descramble_buf_M_real_V_1_load_read, i16 %sub_ln712_2" [./xfft2real.h:92]   --->   Operation 126 'select' 't_V_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.80ns)   --->   "%t_V_5 = select i1 %icmp_ln92, i16 %sub_ln712, i16 %p_r_M_imag_V_1" [./xfft2real.h:92]   --->   Operation 127 'select' 't_V_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.80ns)   --->   "%t_V_4 = select i1 %icmp_ln92, i16 %add_ln712, i16 %p_r_M_real_V_1" [./xfft2real.h:92]   --->   Operation 128 'select' 't_V_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1201_6 = sext i16 %t_V_7"   --->   Operation 129 'sext' 'sext_ln1201_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1201_4 = sext i16 %t_V_6"   --->   Operation 130 'sext' 'sext_ln1201_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1201_2 = sext i16 %t_V_5"   --->   Operation 131 'sext' 'sext_ln1201_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i16 %t_V_4"   --->   Operation 132 'sext' 'sext_ln1201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_4, i32 15"   --->   Operation 133 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (2.07ns)   --->   "%sub_ln1201_7 = sub i17 0, i17 %sext_ln1201"   --->   Operation 134 'sub' 'sub_ln1201_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1201_6 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_7, i32 1, i32 16"   --->   Operation 135 'partselect' 'trunc_ln1201_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1201_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_4, i32 1, i32 15"   --->   Operation 136 'partselect' 'trunc_ln1201_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_5, i32 15"   --->   Operation 137 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (2.07ns)   --->   "%sub_ln1201_9 = sub i17 0, i17 %sext_ln1201_2"   --->   Operation 138 'sub' 'sub_ln1201_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1201_10 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_9, i32 1, i32 16"   --->   Operation 139 'partselect' 'trunc_ln1201_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1201_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_5, i32 1, i32 15"   --->   Operation 140 'partselect' 'trunc_ln1201_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_6, i32 15"   --->   Operation 141 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (2.07ns)   --->   "%sub_ln1201_11 = sub i17 0, i17 %sext_ln1201_4"   --->   Operation 142 'sub' 'sub_ln1201_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1201_12 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_11, i32 1, i32 16"   --->   Operation 143 'partselect' 'trunc_ln1201_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1201_13 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_6, i32 1, i32 15"   --->   Operation 144 'partselect' 'trunc_ln1201_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_7, i32 15"   --->   Operation 145 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (2.07ns)   --->   "%sub_ln1201_13 = sub i17 0, i17 %sext_ln1201_6"   --->   Operation 146 'sub' 'sub_ln1201_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1201_14 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_13, i32 1, i32 16"   --->   Operation 147 'partselect' 'trunc_ln1201_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1201_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_7, i32 1, i32 15"   --->   Operation 148 'partselect' 'trunc_ln1201_15' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.88>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1201_1 = sext i15 %trunc_ln1201_9"   --->   Operation 149 'sext' 'sext_ln1201_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (2.07ns)   --->   "%sub_ln1201_8 = sub i16 0, i16 %trunc_ln1201_6"   --->   Operation 150 'sub' 'sub_ln1201_8' <Predicate = (tmp_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.80ns)   --->   "%select_ln1201 = select i1 %tmp_5, i16 %sub_ln1201_8, i16 %sext_ln1201_1"   --->   Operation 151 'select' 'select_ln1201' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1201_3 = sext i15 %trunc_ln1201_11"   --->   Operation 152 'sext' 'sext_ln1201_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (2.07ns)   --->   "%sub_ln1201_10 = sub i16 0, i16 %trunc_ln1201_10"   --->   Operation 153 'sub' 'sub_ln1201_10' <Predicate = (tmp_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.80ns)   --->   "%select_ln1201_3 = select i1 %tmp_6, i16 %sub_ln1201_10, i16 %sext_ln1201_3"   --->   Operation 154 'select' 'select_ln1201_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1201_5 = sext i15 %trunc_ln1201_13"   --->   Operation 155 'sext' 'sext_ln1201_5' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (2.07ns)   --->   "%sub_ln1201_12 = sub i16 0, i16 %trunc_ln1201_12"   --->   Operation 156 'sub' 'sub_ln1201_12' <Predicate = (tmp_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.80ns)   --->   "%select_ln1201_4 = select i1 %tmp_7, i16 %sub_ln1201_12, i16 %sext_ln1201_5"   --->   Operation 157 'select' 'select_ln1201_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1201_7 = sext i15 %trunc_ln1201_15"   --->   Operation 158 'sext' 'sext_ln1201_7' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (2.07ns)   --->   "%sub_ln1201_14 = sub i16 0, i16 %trunc_ln1201_14"   --->   Operation 159 'sub' 'sub_ln1201_14' <Predicate = (tmp_8)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.80ns)   --->   "%select_ln1201_5 = select i1 %tmp_8, i16 %sub_ln1201_14, i16 %sext_ln1201_7"   --->   Operation 160 'select' 'select_ln1201_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.68>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [./xfft2real.h:90]   --->   Operation 161 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./xfft2real.h:90]   --->   Operation 162 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln1201_3, i16 %select_ln1201" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 163 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (1.46ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %real_spectrum_lo_i, i32 %p_0" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 164 'write' 'write_ln173' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_real_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_real_V, i64 0, i64 %zext_ln712" [./xfft2real.h:112]   --->   Operation 165 'getelementptr' 'real_spectrum_hi_buf_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (1.68ns)   --->   "%store_ln112 = store i16 %select_ln1201_4, i8 %real_spectrum_hi_buf_M_real_V_addr" [./xfft2real.h:112]   --->   Operation 166 'store' 'store_ln112' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_imag_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_imag_V, i64 0, i64 %zext_ln712" [./xfft2real.h:112]   --->   Operation 167 'getelementptr' 'real_spectrum_hi_buf_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (1.68ns)   --->   "%store_ln112 = store i16 %select_ln1201_5, i8 %real_spectrum_hi_buf_M_imag_V_addr" [./xfft2real.h:112]   --->   Operation 168 'store' 'store_ln112' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln88 = br void" [./xfft2real.h:88]   --->   Operation 169 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ descramble_buf_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ twid_rom_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ twid_rom_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_imag_V_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ descramble_buf_M_real_V_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ real_spectrum_lo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ real_spectrum_hi_buf_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ real_spectrum_hi_buf_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                   (alloca           ) [ 011000000000000000]
specinterface_ln0                   (specinterface    ) [ 000000000000000000]
descramble_buf_M_real_V_1_load_read (read             ) [ 011111111111111100]
descramble_buf_M_imag_V_1_load_read (read             ) [ 011111111111111100]
store_ln0                           (store            ) [ 000000000000000000]
br_ln0                              (br               ) [ 000000000000000000]
i_2                                 (load             ) [ 011111000000000000]
icmp_ln88                           (icmp             ) [ 011111111111111110]
empty                               (speclooptripcount) [ 000000000000000000]
add_ln88                            (add              ) [ 011000000000000000]
br_ln88                             (br               ) [ 000000000000000000]
trunc_ln88                          (trunc            ) [ 011100000000000000]
sub_ln712_4                         (sub              ) [ 011000000000000000]
zext_ln712                          (zext             ) [ 010111111111111111]
descramble_buf_M_imag_V_1_addr      (getelementptr    ) [ 010110000000000000]
store_ln88                          (store            ) [ 000000000000000000]
zext_ln90                           (zext             ) [ 010010000000000000]
descramble_buf_M_imag_V_addr        (getelementptr    ) [ 010011000000000000]
descramble_buf_M_real_V_addr        (getelementptr    ) [ 010001100000000000]
descramble_buf_M_imag_V_1_load_1    (load             ) [ 010001000000000000]
descramble_buf_M_real_V_1_addr      (getelementptr    ) [ 010001100000000000]
zext_ln88                           (zext             ) [ 000000000000000000]
descramble_buf_M_imag_V_load        (load             ) [ 010000111111111000]
icmp_ln92                           (icmp             ) [ 010000111111111100]
sub_ln712_1                         (sub              ) [ 010000100000000000]
twid_rom_M_real_V_addr              (getelementptr    ) [ 010000110000000000]
twid_rom_M_imag_V_addr              (getelementptr    ) [ 010000110000000000]
descramble_buf_M_real_V_load        (load             ) [ 010000011111111000]
sext_ln1245_3                       (sext             ) [ 000000000000000000]
descramble_buf_M_real_V_1_load_1    (load             ) [ 010000010000000000]
sext_ln1245_2                       (sext             ) [ 000000000000000000]
ret_V_8                             (sub              ) [ 010000010000000000]
ret_V_7                             (add              ) [ 010000010000000000]
tmp_2                               (bitselect        ) [ 010000011000000000]
trunc_ln1201_5                      (partselect       ) [ 010000011000000000]
trunc_ln1201_7                      (partselect       ) [ 010000010000000000]
sext_ln1245_1                       (sext             ) [ 000000000000000000]
sext_ln1245                         (sext             ) [ 000000000000000000]
ret_V_9                             (sub              ) [ 010000001000000000]
ret_V_6                             (add              ) [ 010000001000000000]
tmp                                 (bitselect        ) [ 010000001100000000]
trunc_ln1201_2                      (partselect       ) [ 010000001100000000]
sub_ln1201_2                        (sub              ) [ 000000000000000000]
trunc_ln1201_4                      (partselect       ) [ 010000001000000000]
r_V_5                               (sub              ) [ 000000000000000000]
tmp_3                               (bitselect        ) [ 000000000000000000]
sub_ln1201_4                        (sub              ) [ 000000000000000000]
trunc_ln1201_8                      (partselect       ) [ 000000000000000000]
g_M_real_V                          (select           ) [ 010000001000000000]
tmp_4                               (bitselect        ) [ 010000001100000000]
trunc_ln1201_3                      (partselect       ) [ 010000001100000000]
w_M_real_V                          (load             ) [ 010000001000000000]
w_M_imag_V                          (load             ) [ 010000001000000000]
sub_ln1201                          (sub              ) [ 000000000000000000]
trunc_ln1201_1                      (partselect       ) [ 010000000100000000]
sub_ln1201_3                        (sub              ) [ 000000000000000000]
f_M_imag_V                          (select           ) [ 010000000111111000]
sext_ln1171                         (sext             ) [ 010000000111000000]
sub_ln1201_5                        (sub              ) [ 000000000000000000]
trunc_ln1201_s                      (partselect       ) [ 010000000100000000]
zext_ln1168                         (zext             ) [ 010000000111100000]
sext_ln1171_2                       (sext             ) [ 010000000111100000]
sub_ln1201_1                        (sub              ) [ 000000000000000000]
f_M_real_V                          (select           ) [ 010000000011111000]
sub_ln1201_6                        (sub              ) [ 000000000000000000]
g_M_imag_V                          (select           ) [ 010000000010000000]
sext_ln1171_1                       (sext             ) [ 010000000001100000]
r_V_2                               (mul              ) [ 010000000000110000]
mul_ln1245                          (mul              ) [ 010000000000110000]
r_V_4                               (mul              ) [ 010000000000010000]
mul_ln1246                          (mul              ) [ 010000000000010000]
ret_V_5                             (add              ) [ 000000000000000000]
ret_V                               (sub              ) [ 000000000000000000]
p_r_V                               (partselect       ) [ 010000000000001000]
trunc_ln2                           (partselect       ) [ 010000000000001000]
add_ln712                           (add              ) [ 010000000000000100]
sub_ln712                           (sub              ) [ 010000000000000100]
sub_ln712_2                         (sub              ) [ 010000000000000100]
p_r_M_real_V_1                      (add              ) [ 010000000000000100]
sub_ln712_3                         (sub              ) [ 010000000000000100]
p_r_M_imag_V_1                      (add              ) [ 010000000000000100]
t_V_7                               (select           ) [ 000000000000000000]
t_V_6                               (select           ) [ 000000000000000000]
t_V_5                               (select           ) [ 000000000000000000]
t_V_4                               (select           ) [ 000000000000000000]
sext_ln1201_6                       (sext             ) [ 000000000000000000]
sext_ln1201_4                       (sext             ) [ 000000000000000000]
sext_ln1201_2                       (sext             ) [ 000000000000000000]
sext_ln1201                         (sext             ) [ 000000000000000000]
tmp_5                               (bitselect        ) [ 010000000000000010]
sub_ln1201_7                        (sub              ) [ 000000000000000000]
trunc_ln1201_6                      (partselect       ) [ 010000000000000010]
trunc_ln1201_9                      (partselect       ) [ 010000000000000010]
tmp_6                               (bitselect        ) [ 010000000000000010]
sub_ln1201_9                        (sub              ) [ 000000000000000000]
trunc_ln1201_10                     (partselect       ) [ 010000000000000010]
trunc_ln1201_11                     (partselect       ) [ 010000000000000010]
tmp_7                               (bitselect        ) [ 010000000000000010]
sub_ln1201_11                       (sub              ) [ 000000000000000000]
trunc_ln1201_12                     (partselect       ) [ 010000000000000010]
trunc_ln1201_13                     (partselect       ) [ 010000000000000010]
tmp_8                               (bitselect        ) [ 010000000000000010]
sub_ln1201_13                       (sub              ) [ 000000000000000000]
trunc_ln1201_14                     (partselect       ) [ 010000000000000010]
trunc_ln1201_15                     (partselect       ) [ 010000000000000010]
sext_ln1201_1                       (sext             ) [ 000000000000000000]
sub_ln1201_8                        (sub              ) [ 000000000000000000]
select_ln1201                       (select           ) [ 010000000000000001]
sext_ln1201_3                       (sext             ) [ 000000000000000000]
sub_ln1201_10                       (sub              ) [ 000000000000000000]
select_ln1201_3                     (select           ) [ 010000000000000001]
sext_ln1201_5                       (sext             ) [ 000000000000000000]
sub_ln1201_12                       (sub              ) [ 000000000000000000]
select_ln1201_4                     (select           ) [ 010000000000000001]
sext_ln1201_7                       (sext             ) [ 000000000000000000]
sub_ln1201_14                       (sub              ) [ 000000000000000000]
select_ln1201_5                     (select           ) [ 010000000000000001]
specpipeline_ln90                   (specpipeline     ) [ 000000000000000000]
specloopname_ln90                   (specloopname     ) [ 000000000000000000]
p_0                                 (bitconcatenate   ) [ 000000000000000000]
write_ln173                         (write            ) [ 000000000000000000]
real_spectrum_hi_buf_M_real_V_addr  (getelementptr    ) [ 000000000000000000]
store_ln112                         (store            ) [ 000000000000000000]
real_spectrum_hi_buf_M_imag_V_addr  (getelementptr    ) [ 000000000000000000]
store_ln112                         (store            ) [ 000000000000000000]
br_ln88                             (br               ) [ 000000000000000000]
ret_ln0                             (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="descramble_buf_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="descramble_buf_M_imag_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_imag_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="descramble_buf_M_real_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_real_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="twid_rom_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="twid_rom_M_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="descramble_buf_M_imag_V_1_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="descramble_buf_M_real_V_1_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="real_spectrum_lo_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="real_spectrum_hi_buf_M_real_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="real_spectrum_hi_buf_M_imag_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="descramble_buf_M_real_V_1_load_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="descramble_buf_M_real_V_1_load_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="descramble_buf_M_imag_V_1_load_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="descramble_buf_M_imag_V_1_load_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln173_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/17 "/>
</bind>
</comp>

<comp id="103" class="1004" name="descramble_buf_M_imag_V_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_imag_V_1_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_M_imag_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="descramble_buf_M_imag_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_imag_V_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_M_imag_V_load/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="descramble_buf_M_real_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="1"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_real_V_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_M_real_V_load/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="descramble_buf_M_real_V_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="2"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_real_V_1_addr/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_M_real_V_1_load_1/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="twid_rom_M_real_V_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="15" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_M_real_V_addr/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_M_real_V/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="twid_rom_M_imag_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_M_imag_V_addr/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_M_imag_V/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="real_spectrum_hi_buf_M_real_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="15"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf_M_real_V_addr/17 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln112_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="1"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/17 "/>
</bind>
</comp>

<comp id="194" class="1004" name="real_spectrum_hi_buf_M_imag_V_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="15"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf_M_imag_V_addr/17 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln112_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/17 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="9" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_2_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln88_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln88_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln88_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sub_ln712_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln712_4/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln712_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln88_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="1"/>
<pin id="243" dir="0" index="1" bw="9" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln90_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="2"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln88_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="4"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln92_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="4"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_ln712_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="1"/>
<pin id="262" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln712_1/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln1245_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_3/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln1245_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_2/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ret_V_8_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ret_V_7_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="17" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln1201_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="17" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_5/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln1201_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="17" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_7/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln1245_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_1/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln1245_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="ret_V_9_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="ret_V_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="17" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln1201_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="17" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_2/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln1201_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="17" slack="1"/>
<pin id="349" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_2/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln1201_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="17" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="0" index="3" bw="6" slack="0"/>
<pin id="356" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_4/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="r_V_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="17" slack="1"/>
<pin id="364" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_5/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="17" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sub_ln1201_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="1"/>
<pin id="377" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_4/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln1201_8_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="17" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_8/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="g_M_real_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="0" index="2" bw="16" slack="0"/>
<pin id="393" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_M_real_V/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="17" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln1201_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="17" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_3/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sub_ln1201_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="17" slack="1"/>
<pin id="418" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln1201_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="17" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_1/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln1201_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="1"/>
<pin id="433" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_3/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="f_M_imag_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="2"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="0" index="2" bw="16" slack="2"/>
<pin id="439" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_imag_V/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln1171_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sub_ln1201_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="17" slack="1"/>
<pin id="447" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_5/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln1201_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="17" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_s/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln1168_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="1"/>
<pin id="461" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln1171_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sub_ln1201_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="1"/>
<pin id="468" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_1/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="f_M_real_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="2"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="16" slack="2"/>
<pin id="474" dir="1" index="3" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_real_V/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sub_ln1201_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="1"/>
<pin id="479" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_6/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="g_M_imag_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="0" index="2" bw="16" slack="2"/>
<pin id="485" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_M_imag_V/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln1171_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_r_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="31" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V/13 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="31" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln712_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="9"/>
<pin id="510" dir="0" index="1" bw="16" slack="8"/>
<pin id="511" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/14 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sub_ln712_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="8"/>
<pin id="514" dir="0" index="1" bw="16" slack="9"/>
<pin id="515" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln712/14 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln712_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="5"/>
<pin id="518" dir="0" index="1" bw="16" slack="1"/>
<pin id="519" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln712_2/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_r_M_real_V_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="0" index="1" bw="16" slack="5"/>
<pin id="523" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_real_V_1/14 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln712_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="1"/>
<pin id="526" dir="0" index="1" bw="16" slack="6"/>
<pin id="527" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln712_3/14 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_r_M_imag_V_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="1"/>
<pin id="530" dir="0" index="1" bw="16" slack="6"/>
<pin id="531" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_imag_V_1/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="t_V_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="10"/>
<pin id="534" dir="0" index="1" bw="16" slack="14"/>
<pin id="535" dir="0" index="2" bw="16" slack="1"/>
<pin id="536" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_7/15 "/>
</bind>
</comp>

<comp id="537" class="1004" name="t_V_6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="10"/>
<pin id="539" dir="0" index="1" bw="16" slack="14"/>
<pin id="540" dir="0" index="2" bw="16" slack="1"/>
<pin id="541" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_6/15 "/>
</bind>
</comp>

<comp id="542" class="1004" name="t_V_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="10"/>
<pin id="544" dir="0" index="1" bw="16" slack="1"/>
<pin id="545" dir="0" index="2" bw="16" slack="1"/>
<pin id="546" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_5/15 "/>
</bind>
</comp>

<comp id="547" class="1004" name="t_V_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="10"/>
<pin id="549" dir="0" index="1" bw="16" slack="1"/>
<pin id="550" dir="0" index="2" bw="16" slack="1"/>
<pin id="551" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_4/15 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln1201_6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201_6/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln1201_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201_4/15 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln1201_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201_2/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln1201_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="5" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sub_ln1201_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_7/15 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln1201_6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="17" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="0" index="3" bw="6" slack="0"/>
<pin id="587" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_6/15 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln1201_9_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="15" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="0" index="3" bw="5" slack="0"/>
<pin id="597" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_9/15 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sub_ln1201_9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_9/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln1201_10_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="17" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_10/15 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln1201_11_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="0" index="3" bw="5" slack="0"/>
<pin id="631" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_11/15 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_7_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sub_ln1201_11_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_11/15 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln1201_12_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="0" index="1" bw="17" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="0" index="3" bw="6" slack="0"/>
<pin id="655" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_12/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln1201_13_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="15" slack="0"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="0" index="3" bw="5" slack="0"/>
<pin id="665" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_13/15 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_8_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sub_ln1201_13_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="16" slack="0"/>
<pin id="681" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_13/15 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln1201_14_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="0" index="1" bw="17" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="0" index="3" bw="6" slack="0"/>
<pin id="689" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_14/15 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln1201_15_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="15" slack="0"/>
<pin id="696" dir="0" index="1" bw="16" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="0" index="3" bw="5" slack="0"/>
<pin id="699" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_15/15 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln1201_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="15" slack="1"/>
<pin id="706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201_1/16 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sub_ln1201_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="1"/>
<pin id="710" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_8/16 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln1201_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="16" slack="0"/>
<pin id="715" dir="0" index="2" bw="15" slack="0"/>
<pin id="716" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201/16 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln1201_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="15" slack="1"/>
<pin id="721" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201_3/16 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln1201_10_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="1"/>
<pin id="725" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_10/16 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln1201_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="0" index="1" bw="16" slack="0"/>
<pin id="730" dir="0" index="2" bw="15" slack="0"/>
<pin id="731" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201_3/16 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln1201_5_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="15" slack="1"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201_5/16 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sub_ln1201_12_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="16" slack="1"/>
<pin id="740" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_12/16 "/>
</bind>
</comp>

<comp id="742" class="1004" name="select_ln1201_4_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="0" index="1" bw="16" slack="0"/>
<pin id="745" dir="0" index="2" bw="15" slack="0"/>
<pin id="746" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201_4/16 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln1201_7_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="15" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1201_7/16 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sub_ln1201_14_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="1"/>
<pin id="755" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_14/16 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln1201_5_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="16" slack="0"/>
<pin id="760" dir="0" index="2" bw="15" slack="0"/>
<pin id="761" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201_5/16 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_0_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="1"/>
<pin id="767" dir="0" index="2" bw="16" slack="1"/>
<pin id="768" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/17 "/>
</bind>
</comp>

<comp id="771" class="1007" name="grp_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="0" index="1" bw="15" slack="0"/>
<pin id="774" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245/8 "/>
</bind>
</comp>

<comp id="783" class="1007" name="grp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="0" index="1" bw="15" slack="2"/>
<pin id="786" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="787" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/10 ret_V_5/12 "/>
</bind>
</comp>

<comp id="790" class="1007" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="1"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="794" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246/10 ret_V/12 "/>
</bind>
</comp>

<comp id="797" class="1005" name="i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="804" class="1005" name="descramble_buf_M_real_V_1_load_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="14"/>
<pin id="806" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="descramble_buf_M_real_V_1_load_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="descramble_buf_M_imag_V_1_load_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="14"/>
<pin id="811" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="descramble_buf_M_imag_V_1_load_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="i_2_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="9" slack="4"/>
<pin id="816" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="icmp_ln88_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="15"/>
<pin id="822" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln88_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="1"/>
<pin id="826" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="829" class="1005" name="trunc_ln88_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="2"/>
<pin id="831" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln88 "/>
</bind>
</comp>

<comp id="834" class="1005" name="sub_ln712_4_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln712_4 "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln712_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="2"/>
<pin id="841" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln712 "/>
</bind>
</comp>

<comp id="846" class="1005" name="descramble_buf_M_imag_V_1_addr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_imag_V_1_addr "/>
</bind>
</comp>

<comp id="851" class="1005" name="zext_ln90_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90 "/>
</bind>
</comp>

<comp id="856" class="1005" name="descramble_buf_M_imag_V_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_imag_V_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="descramble_buf_M_real_V_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_real_V_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="descramble_buf_M_imag_V_1_load_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_imag_V_1_load_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="descramble_buf_M_real_V_1_addr_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="1"/>
<pin id="873" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_real_V_1_addr "/>
</bind>
</comp>

<comp id="876" class="1005" name="descramble_buf_M_imag_V_load_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_imag_V_load "/>
</bind>
</comp>

<comp id="883" class="1005" name="icmp_ln92_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="9"/>
<pin id="885" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="891" class="1005" name="sub_ln712_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="1"/>
<pin id="893" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln712_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="twid_rom_M_real_V_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_M_real_V_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="twid_rom_M_imag_V_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="1"/>
<pin id="903" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_M_imag_V_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="descramble_buf_M_real_V_load_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="1"/>
<pin id="908" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_real_V_load "/>
</bind>
</comp>

<comp id="913" class="1005" name="descramble_buf_M_real_V_1_load_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_real_V_1_load_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="ret_V_8_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="17" slack="1"/>
<pin id="920" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="923" class="1005" name="ret_V_7_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="17" slack="1"/>
<pin id="925" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="trunc_ln1201_5_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="2"/>
<pin id="935" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1201_5 "/>
</bind>
</comp>

<comp id="938" class="1005" name="trunc_ln1201_7_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="1"/>
<pin id="940" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_7 "/>
</bind>
</comp>

<comp id="943" class="1005" name="ret_V_9_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="17" slack="1"/>
<pin id="945" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="948" class="1005" name="ret_V_6_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="17" slack="1"/>
<pin id="950" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="958" class="1005" name="trunc_ln1201_2_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="2"/>
<pin id="960" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1201_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="trunc_ln1201_4_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="1"/>
<pin id="965" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_4 "/>
</bind>
</comp>

<comp id="968" class="1005" name="g_M_real_V_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="1"/>
<pin id="970" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="g_M_real_V "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_4_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln1201_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="2"/>
<pin id="980" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1201_3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="w_M_real_V_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="15" slack="1"/>
<pin id="985" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="w_M_real_V "/>
</bind>
</comp>

<comp id="988" class="1005" name="w_M_imag_V_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="1"/>
<pin id="990" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_M_imag_V "/>
</bind>
</comp>

<comp id="993" class="1005" name="trunc_ln1201_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="1"/>
<pin id="995" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="f_M_imag_V_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="6"/>
<pin id="1000" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="f_M_imag_V "/>
</bind>
</comp>

<comp id="1004" class="1005" name="sext_ln1171_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="31" slack="1"/>
<pin id="1006" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="trunc_ln1201_s_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="1"/>
<pin id="1012" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_s "/>
</bind>
</comp>

<comp id="1015" class="1005" name="zext_ln1168_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="31" slack="1"/>
<pin id="1017" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="sext_ln1171_2_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="31" slack="1"/>
<pin id="1023" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_2 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="f_M_real_V_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="5"/>
<pin id="1029" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="f_M_real_V "/>
</bind>
</comp>

<comp id="1033" class="1005" name="g_M_imag_V_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="1"/>
<pin id="1035" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="g_M_imag_V "/>
</bind>
</comp>

<comp id="1038" class="1005" name="sext_ln1171_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="31" slack="1"/>
<pin id="1040" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="r_V_2_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="31" slack="1"/>
<pin id="1046" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul_ln1245_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="31" slack="1"/>
<pin id="1051" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1245 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="p_r_V_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="1"/>
<pin id="1056" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_V "/>
</bind>
</comp>

<comp id="1060" class="1005" name="trunc_ln2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="add_ln712_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="sub_ln712_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="1"/>
<pin id="1073" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln712 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="sub_ln712_2_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="1"/>
<pin id="1078" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln712_2 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="p_r_M_real_V_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="1"/>
<pin id="1083" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="sub_ln712_3_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="1"/>
<pin id="1088" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln712_3 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="p_r_M_imag_V_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="1"/>
<pin id="1093" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V_1 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_5_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="trunc_ln1201_6_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="16" slack="1"/>
<pin id="1103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_6 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="trunc_ln1201_9_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="15" slack="1"/>
<pin id="1108" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_9 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_6_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="trunc_ln1201_10_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="1"/>
<pin id="1118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_10 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="trunc_ln1201_11_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="15" slack="1"/>
<pin id="1123" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_11 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_7_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="trunc_ln1201_12_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="1"/>
<pin id="1133" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_12 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="trunc_ln1201_13_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="15" slack="1"/>
<pin id="1138" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_13 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_8_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="1"/>
<pin id="1143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="trunc_ln1201_14_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="1"/>
<pin id="1148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_14 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="trunc_ln1201_15_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="15" slack="1"/>
<pin id="1153" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1201_15 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="select_ln1201_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="1"/>
<pin id="1158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1201 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="select_ln1201_3_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="1"/>
<pin id="1163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1201_3 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="select_ln1201_4_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="16" slack="1"/>
<pin id="1168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1201_4 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="select_ln1201_5_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1201_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="78" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="264" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="267" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="276" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="270" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="310" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="313" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="322" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="22" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="22" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="361" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="394"><net_src comp="366" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="374" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="379" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="316" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="316" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="22" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="415" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="22" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="444" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="22" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="52" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="555"><net_src comp="532" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="537" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="542" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="547" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="547" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="56" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="564" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="22" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="52" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="598"><net_src comp="66" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="547" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="22" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="607"><net_src comp="64" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="542" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="60" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="56" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="560" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="54" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="22" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="52" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="632"><net_src comp="66" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="542" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="22" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="60" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="641"><net_src comp="64" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="537" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="60" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="56" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="556" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="22" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="52" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="666"><net_src comp="66" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="537" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="22" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="60" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="675"><net_src comp="64" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="532" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="60" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="56" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="552" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="690"><net_src comp="54" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="22" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="52" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="700"><net_src comp="66" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="532" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="22" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="60" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="711"><net_src comp="48" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="704" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="726"><net_src comp="48" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="719" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="741"><net_src comp="48" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="734" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="756"><net_src comp="48" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="749" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="76" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="764" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="775"><net_src comp="441" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="459" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="462" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="441" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="487" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="783" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="795"><net_src comp="487" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="790" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="800"><net_src comp="80" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="807"><net_src comp="84" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="812"><net_src comp="90" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="817"><net_src comp="212" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="823"><net_src comp="215" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="221" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="832"><net_src comp="227" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="837"><net_src comp="231" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="842"><net_src comp="237" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="849"><net_src comp="103" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="854"><net_src comp="245" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="859"><net_src comp="116" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="864"><net_src comp="129" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="869"><net_src comp="110" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="874"><net_src comp="142" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="879"><net_src comp="123" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="886"><net_src comp="254" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="894"><net_src comp="259" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="899"><net_src comp="155" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="904"><net_src comp="168" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="909"><net_src comp="136" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="916"><net_src comp="149" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="921"><net_src comp="270" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="926"><net_src comp="276" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="931"><net_src comp="282" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="936"><net_src comp="290" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="941"><net_src comp="300" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="946"><net_src comp="316" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="951"><net_src comp="322" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="956"><net_src comp="328" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="961"><net_src comp="336" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="966"><net_src comp="351" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="971"><net_src comp="389" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="976"><net_src comp="397" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="981"><net_src comp="405" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="986"><net_src comp="162" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="991"><net_src comp="175" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="996"><net_src comp="420" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1001"><net_src comp="435" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1007"><net_src comp="441" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1013"><net_src comp="449" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1018"><net_src comp="459" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1024"><net_src comp="462" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1030"><net_src comp="470" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1036"><net_src comp="481" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1041"><net_src comp="487" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1047"><net_src comp="771" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1052"><net_src comp="777" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1057"><net_src comp="490" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1063"><net_src comp="499" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1069"><net_src comp="508" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1074"><net_src comp="512" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1079"><net_src comp="516" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1084"><net_src comp="520" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1089"><net_src comp="524" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1094"><net_src comp="528" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1099"><net_src comp="568" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1104"><net_src comp="582" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1109"><net_src comp="592" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1114"><net_src comp="602" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1119"><net_src comp="616" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1124"><net_src comp="626" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1129"><net_src comp="636" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1134"><net_src comp="650" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1139"><net_src comp="660" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1144"><net_src comp="670" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1149"><net_src comp="684" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1154"><net_src comp="694" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1159"><net_src comp="712" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="1164"><net_src comp="727" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1169"><net_src comp="742" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="1174"><net_src comp="757" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_spectrum_lo_i | {17 }
	Port: real_spectrum_hi_buf_M_real_V | {17 }
	Port: real_spectrum_hi_buf_M_imag_V | {17 }
 - Input state : 
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : descramble_buf_M_real_V | {4 5 6 }
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : descramble_buf_M_imag_V | {3 4 5 }
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : descramble_buf_M_imag_V_1 | {2 3 4 }
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : descramble_buf_M_real_V_1 | {4 5 6 }
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : twid_rom_M_real_V | {5 6 7 }
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : twid_rom_M_imag_V | {5 6 7 }
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : descramble_buf_M_imag_V_1_load | {1 }
	Port: Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble : descramble_buf_M_real_V_1_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln88 : 2
		add_ln88 : 2
		br_ln88 : 3
		trunc_ln88 : 2
		sub_ln712_4 : 3
	State 2
		descramble_buf_M_imag_V_1_addr : 1
		descramble_buf_M_imag_V_1_load_1 : 2
	State 3
		descramble_buf_M_imag_V_addr : 1
		descramble_buf_M_imag_V_load : 2
	State 4
		descramble_buf_M_real_V_load : 1
		descramble_buf_M_real_V_1_load_1 : 1
	State 5
		twid_rom_M_real_V_addr : 1
		w_M_real_V : 2
		twid_rom_M_imag_V_addr : 1
		w_M_imag_V : 2
	State 6
		ret_V_8 : 1
		ret_V_7 : 1
		tmp_2 : 2
		trunc_ln1201_5 : 2
		trunc_ln1201_7 : 2
	State 7
		ret_V_9 : 1
		ret_V_6 : 1
		tmp : 2
		trunc_ln1201_2 : 2
		trunc_ln1201_4 : 1
		tmp_3 : 1
		trunc_ln1201_8 : 1
		g_M_real_V : 2
		tmp_4 : 2
		trunc_ln1201_3 : 2
	State 8
		trunc_ln1201_1 : 1
		f_M_imag_V : 1
		trunc_ln1201_s : 1
		r_V_2 : 1
		mul_ln1245 : 1
	State 9
		f_M_real_V : 1
		g_M_imag_V : 1
	State 10
		r_V_4 : 1
		mul_ln1246 : 1
	State 11
	State 12
		ret_V_5 : 1
		ret_V : 1
	State 13
		p_r_V : 1
		trunc_ln2 : 1
	State 14
	State 15
		sext_ln1201_6 : 1
		sext_ln1201_4 : 1
		sext_ln1201_2 : 1
		sext_ln1201 : 1
		tmp_5 : 1
		sub_ln1201_7 : 2
		trunc_ln1201_6 : 3
		trunc_ln1201_9 : 1
		tmp_6 : 1
		sub_ln1201_9 : 2
		trunc_ln1201_10 : 3
		trunc_ln1201_11 : 1
		tmp_7 : 1
		sub_ln1201_11 : 2
		trunc_ln1201_12 : 3
		trunc_ln1201_13 : 1
		tmp_8 : 1
		sub_ln1201_13 : 2
		trunc_ln1201_14 : 3
		trunc_ln1201_15 : 1
	State 16
		select_ln1201 : 1
		select_ln1201_3 : 1
		select_ln1201_4 : 1
		select_ln1201_5 : 1
	State 17
		write_ln173 : 1
		store_ln112 : 1
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|          |               sub_ln712_4_fu_231               |    0    |    0    |    15   |
|          |               sub_ln712_1_fu_259               |    0    |    0    |    23   |
|          |                 ret_V_8_fu_270                 |    0    |    0    |    23   |
|          |                 ret_V_9_fu_316                 |    0    |    0    |    23   |
|          |               sub_ln1201_2_fu_346              |    0    |    0    |    24   |
|          |                  r_V_5_fu_361                  |    0    |    0    |    24   |
|          |               sub_ln1201_4_fu_374              |    0    |    0    |    23   |
|          |                sub_ln1201_fu_415               |    0    |    0    |    24   |
|          |               sub_ln1201_3_fu_430              |    0    |    0    |    23   |
|          |               sub_ln1201_5_fu_444              |    0    |    0    |    24   |
|          |               sub_ln1201_1_fu_465              |    0    |    0    |    23   |
|    sub   |               sub_ln1201_6_fu_476              |    0    |    0    |    23   |
|          |                sub_ln712_fu_512                |    0    |    0    |    23   |
|          |               sub_ln712_2_fu_516               |    0    |    0    |    23   |
|          |               sub_ln712_3_fu_524               |    0    |    0    |    23   |
|          |               sub_ln1201_7_fu_576              |    0    |    0    |    23   |
|          |               sub_ln1201_9_fu_610              |    0    |    0    |    23   |
|          |              sub_ln1201_11_fu_644              |    0    |    0    |    23   |
|          |              sub_ln1201_13_fu_678              |    0    |    0    |    23   |
|          |               sub_ln1201_8_fu_707              |    0    |    0    |    23   |
|          |              sub_ln1201_10_fu_722              |    0    |    0    |    23   |
|          |              sub_ln1201_12_fu_737              |    0    |    0    |    23   |
|          |              sub_ln1201_14_fu_752              |    0    |    0    |    23   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                g_M_real_V_fu_389               |    0    |    0    |    16   |
|          |                f_M_imag_V_fu_435               |    0    |    0    |    16   |
|          |                f_M_real_V_fu_470               |    0    |    0    |    16   |
|          |                g_M_imag_V_fu_481               |    0    |    0    |    16   |
|          |                  t_V_7_fu_532                  |    0    |    0    |    16   |
|  select  |                  t_V_6_fu_537                  |    0    |    0    |    16   |
|          |                  t_V_5_fu_542                  |    0    |    0    |    16   |
|          |                  t_V_4_fu_547                  |    0    |    0    |    16   |
|          |              select_ln1201_fu_712              |    0    |    0    |    16   |
|          |             select_ln1201_3_fu_727             |    0    |    0    |    16   |
|          |             select_ln1201_4_fu_742             |    0    |    0    |    16   |
|          |             select_ln1201_5_fu_757             |    0    |    0    |    16   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 add_ln88_fu_221                |    0    |    0    |    14   |
|          |                 ret_V_7_fu_276                 |    0    |    0    |    23   |
|    add   |                 ret_V_6_fu_322                 |    0    |    0    |    23   |
|          |                add_ln712_fu_508                |    0    |    0    |    23   |
|          |              p_r_M_real_V_1_fu_520             |    0    |    0    |    23   |
|          |              p_r_M_imag_V_1_fu_528             |    0    |    0    |    23   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln88_fu_215                |    0    |    0    |    11   |
|          |                icmp_ln92_fu_254                |    0    |    0    |    11   |
|----------|------------------------------------------------|---------|---------|---------|
|    mul   |                   grp_fu_771                   |    1    |    0    |    0    |
|          |                   grp_fu_777                   |    1    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  muladd  |                   grp_fu_783                   |    1    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  mulsub  |                   grp_fu_790                   |    1    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   read   | descramble_buf_M_real_V_1_load_read_read_fu_84 |    0    |    0    |    0    |
|          | descramble_buf_M_imag_V_1_load_read_read_fu_90 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   write  |             write_ln173_write_fu_96            |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   trunc  |                trunc_ln88_fu_227               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln712_fu_237               |    0    |    0    |    0    |
|   zext   |                zext_ln90_fu_245                |    0    |    0    |    0    |
|          |                zext_ln88_fu_249                |    0    |    0    |    0    |
|          |               zext_ln1168_fu_459               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |              sext_ln1245_3_fu_264              |    0    |    0    |    0    |
|          |              sext_ln1245_2_fu_267              |    0    |    0    |    0    |
|          |              sext_ln1245_1_fu_310              |    0    |    0    |    0    |
|          |               sext_ln1245_fu_313               |    0    |    0    |    0    |
|          |               sext_ln1171_fu_441               |    0    |    0    |    0    |
|          |              sext_ln1171_2_fu_462              |    0    |    0    |    0    |
|          |              sext_ln1171_1_fu_487              |    0    |    0    |    0    |
|   sext   |              sext_ln1201_6_fu_552              |    0    |    0    |    0    |
|          |              sext_ln1201_4_fu_556              |    0    |    0    |    0    |
|          |              sext_ln1201_2_fu_560              |    0    |    0    |    0    |
|          |               sext_ln1201_fu_564               |    0    |    0    |    0    |
|          |              sext_ln1201_1_fu_704              |    0    |    0    |    0    |
|          |              sext_ln1201_3_fu_719              |    0    |    0    |    0    |
|          |              sext_ln1201_5_fu_734              |    0    |    0    |    0    |
|          |              sext_ln1201_7_fu_749              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_2_fu_282                  |    0    |    0    |    0    |
|          |                   tmp_fu_328                   |    0    |    0    |    0    |
|          |                  tmp_3_fu_366                  |    0    |    0    |    0    |
| bitselect|                  tmp_4_fu_397                  |    0    |    0    |    0    |
|          |                  tmp_5_fu_568                  |    0    |    0    |    0    |
|          |                  tmp_6_fu_602                  |    0    |    0    |    0    |
|          |                  tmp_7_fu_636                  |    0    |    0    |    0    |
|          |                  tmp_8_fu_670                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |              trunc_ln1201_5_fu_290             |    0    |    0    |    0    |
|          |              trunc_ln1201_7_fu_300             |    0    |    0    |    0    |
|          |              trunc_ln1201_2_fu_336             |    0    |    0    |    0    |
|          |              trunc_ln1201_4_fu_351             |    0    |    0    |    0    |
|          |              trunc_ln1201_8_fu_379             |    0    |    0    |    0    |
|          |              trunc_ln1201_3_fu_405             |    0    |    0    |    0    |
|          |              trunc_ln1201_1_fu_420             |    0    |    0    |    0    |
|          |              trunc_ln1201_s_fu_449             |    0    |    0    |    0    |
|partselect|                  p_r_V_fu_490                  |    0    |    0    |    0    |
|          |                trunc_ln2_fu_499                |    0    |    0    |    0    |
|          |              trunc_ln1201_6_fu_582             |    0    |    0    |    0    |
|          |              trunc_ln1201_9_fu_592             |    0    |    0    |    0    |
|          |             trunc_ln1201_10_fu_616             |    0    |    0    |    0    |
|          |             trunc_ln1201_11_fu_626             |    0    |    0    |    0    |
|          |             trunc_ln1201_12_fu_650             |    0    |    0    |    0    |
|          |             trunc_ln1201_13_fu_660             |    0    |    0    |    0    |
|          |             trunc_ln1201_14_fu_684             |    0    |    0    |    0    |
|          |             trunc_ln1201_15_fu_694             |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                   p_0_fu_764                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    4    |    0    |   868   |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|             add_ln712_reg_1066            |   16   |
|              add_ln88_reg_824             |    9   |
|   descramble_buf_M_imag_V_1_addr_reg_846  |    8   |
|  descramble_buf_M_imag_V_1_load_1_reg_866 |   16   |
|descramble_buf_M_imag_V_1_load_read_reg_809|   16   |
|    descramble_buf_M_imag_V_addr_reg_856   |    8   |
|    descramble_buf_M_imag_V_load_reg_876   |   16   |
|   descramble_buf_M_real_V_1_addr_reg_871  |    8   |
|  descramble_buf_M_real_V_1_load_1_reg_913 |   16   |
|descramble_buf_M_real_V_1_load_read_reg_804|   16   |
|    descramble_buf_M_real_V_addr_reg_861   |    8   |
|    descramble_buf_M_real_V_load_reg_906   |   16   |
|             f_M_imag_V_reg_998            |   16   |
|            f_M_real_V_reg_1027            |   16   |
|            g_M_imag_V_reg_1033            |   16   |
|             g_M_real_V_reg_968            |   16   |
|                i_2_reg_814                |    9   |
|                 i_reg_797                 |    9   |
|             icmp_ln88_reg_820             |    1   |
|             icmp_ln92_reg_883             |    1   |
|            mul_ln1245_reg_1049            |   31   |
|          p_r_M_imag_V_1_reg_1091          |   16   |
|          p_r_M_real_V_1_reg_1081          |   16   |
|               p_r_V_reg_1054              |   16   |
|               r_V_2_reg_1044              |   31   |
|              ret_V_6_reg_948              |   17   |
|              ret_V_7_reg_923              |   17   |
|              ret_V_8_reg_918              |   17   |
|              ret_V_9_reg_943              |   17   |
|          select_ln1201_3_reg_1161         |   16   |
|          select_ln1201_4_reg_1166         |   16   |
|          select_ln1201_5_reg_1171         |   16   |
|           select_ln1201_reg_1156          |   16   |
|           sext_ln1171_1_reg_1038          |   31   |
|           sext_ln1171_2_reg_1021          |   31   |
|            sext_ln1171_reg_1004           |   31   |
|            sub_ln712_1_reg_891            |   16   |
|            sub_ln712_2_reg_1076           |   16   |
|            sub_ln712_3_reg_1086           |   16   |
|            sub_ln712_4_reg_834            |    8   |
|             sub_ln712_reg_1071            |   16   |
|               tmp_2_reg_928               |    1   |
|               tmp_4_reg_973               |    1   |
|               tmp_5_reg_1096              |    1   |
|               tmp_6_reg_1111              |    1   |
|               tmp_7_reg_1126              |    1   |
|               tmp_8_reg_1141              |    1   |
|                tmp_reg_953                |    1   |
|          trunc_ln1201_10_reg_1116         |   16   |
|          trunc_ln1201_11_reg_1121         |   15   |
|          trunc_ln1201_12_reg_1131         |   16   |
|          trunc_ln1201_13_reg_1136         |   15   |
|          trunc_ln1201_14_reg_1146         |   16   |
|          trunc_ln1201_15_reg_1151         |   15   |
|           trunc_ln1201_1_reg_993          |   16   |
|           trunc_ln1201_2_reg_958          |   16   |
|           trunc_ln1201_3_reg_978          |   16   |
|           trunc_ln1201_4_reg_963          |   16   |
|           trunc_ln1201_5_reg_933          |   16   |
|          trunc_ln1201_6_reg_1101          |   16   |
|           trunc_ln1201_7_reg_938          |   16   |
|          trunc_ln1201_9_reg_1106          |   15   |
|          trunc_ln1201_s_reg_1010          |   16   |
|             trunc_ln2_reg_1060            |   16   |
|             trunc_ln88_reg_829            |    8   |
|       twid_rom_M_imag_V_addr_reg_901      |    8   |
|       twid_rom_M_real_V_addr_reg_896      |    8   |
|             w_M_imag_V_reg_988            |   16   |
|             w_M_real_V_reg_983            |   15   |
|            zext_ln1168_reg_1015           |   31   |
|             zext_ln712_reg_839            |   64   |
|             zext_ln90_reg_851             |   64   |
+-------------------------------------------+--------+
|                   Total                   |  1117  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_771    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_771    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_777    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_777    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_783    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_790    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_790    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   334  || 20.7633 ||   122   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   868  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   122  |
|  Register |    -   |    -   |  1117  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   20   |  1117  |   990  |
+-----------+--------+--------+--------+--------+
