<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: spi_common_all.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('spi__common__all_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">spi_common_all.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="spi__common__all_8h__dep__incl.png" border="0" usemap="#aspi__common__all_8hdep" alt=""/></div>
<map name="aspi__common__all_8hdep" id="aspi__common__all_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,145,32"/>
<area shape="rect" href="spi__common__v2_8h.html" title=" " alt="" coords="5,80,145,107"/>
<area shape="rect" href="f3_2spi_8h.html" title=" " alt="" coords="49,155,102,181"/>
</map>
</div>
</div>
<p><a href="spi__common__all_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a></td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a></td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a></td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html#ga2a2e6edef68cfe1946f39a5033da2301">SPI4</a>&#160;&#160;&#160;<a class="el" href="stm32_2f3_2memorymap_8h.html#ac5cfaedf263cee1e79554665f921c708">SPI4_BASE</a></td></tr>
<tr class="separator:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e676c061e19ced149b7c6de6b8985e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html#ga5e676c061e19ced149b7c6de6b8985e5">SPI5</a>&#160;&#160;&#160;SPI5_BASE</td></tr>
<tr class="separator:ga5e676c061e19ced149b7c6de6b8985e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f05da7f4b924ab39c1f8afcea225074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html#ga0f05da7f4b924ab39c1f8afcea225074">SPI6</a>&#160;&#160;&#160;SPI6_BASE</td></tr>
<tr class="separator:ga0f05da7f4b924ab39c1f8afcea225074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b22576464ecf00e80edd72c2ecb798f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x00)</td></tr>
<tr class="separator:ga5b22576464ecf00e80edd72c2ecb798f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0393e29f8adf23f680d2a76b459b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1d0393e29f8adf23f680d2a76b459b29">SPI1_CR1</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga1d0393e29f8adf23f680d2a76b459b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467d258c81d87a99b3886dbeff9656df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga467d258c81d87a99b3886dbeff9656df">SPI2_CR1</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga467d258c81d87a99b3886dbeff9656df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d7b1a18ce06141832046559805e20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac2d7b1a18ce06141832046559805e20f">SPI3_CR1</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gac2d7b1a18ce06141832046559805e20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc382fdfc0efda4b928c83b6e4c4cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x04)</td></tr>
<tr class="separator:ga5cc382fdfc0efda4b928c83b6e4c4cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7183b2ad1bd6be85429e41d946e900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0c7183b2ad1bd6be85429e41d946e900">SPI1_CR2</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga0c7183b2ad1bd6be85429e41d946e900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac840a4dced50dc6dead2bfee009c94d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac840a4dced50dc6dead2bfee009c94d7">SPI2_CR2</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gac840a4dced50dc6dead2bfee009c94d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414c75158a81089c083dcdb827222524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga414c75158a81089c083dcdb827222524">SPI3_CR2</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:ga414c75158a81089c083dcdb827222524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14de4e25f63b18a43dc0f20bdc4fe8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x08)</td></tr>
<tr class="separator:gae14de4e25f63b18a43dc0f20bdc4fe8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d844381f1f96dd5d969cccdab12144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga42d844381f1f96dd5d969cccdab12144">SPI2_SR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga42d844381f1f96dd5d969cccdab12144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb5f414fe5235c907a2e9d6e9e4ec77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaddb5f414fe5235c907a2e9d6e9e4ec77">SPI3_SR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gaddb5f414fe5235c907a2e9d6e9e4ec77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95e2b653dfa3add622205d9cb0ddb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x0c)</td></tr>
<tr class="separator:ga9e95e2b653dfa3add622205d9cb0ddb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac722f03db0bd29ea57a5b434d5959fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaac722f03db0bd29ea57a5b434d5959fe">SPI1_DR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gaac722f03db0bd29ea57a5b434d5959fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae234c4d110386ec74b380427405c110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaae234c4d110386ec74b380427405c110">SPI2_DR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaae234c4d110386ec74b380427405c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f4912609ebf1089a6fc369052cdaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga62f4912609ebf1089a6fc369052cdaf3">SPI3_DR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:ga62f4912609ebf1089a6fc369052cdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9091d955536945bf5a9e0af4c38e7a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x10)</td></tr>
<tr class="separator:ga9091d955536945bf5a9e0af4c38e7a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e2c60713d6f45ccb7c0c1f6917635c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa1e2c60713d6f45ccb7c0c1f6917635c">SPI1_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gaa1e2c60713d6f45ccb7c0c1f6917635c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6f1649bba34828dc2a9182c0f1c505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6d6f1649bba34828dc2a9182c0f1c505">SPI2_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga6d6f1649bba34828dc2a9182c0f1c505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2723f5d1ab581d749307246a365db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaec2723f5d1ab581d749307246a365db0">SPI3_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gaec2723f5d1ab581d749307246a365db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a17c5b156d743f785ea82a06a3472c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x14)</td></tr>
<tr class="separator:ga73a17c5b156d743f785ea82a06a3472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d576ce48ac059bca6053613b524186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga15d576ce48ac059bca6053613b524186">SPI1_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga15d576ce48ac059bca6053613b524186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1569d55fbf01a9b6f22d0a038b639b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1569d55fbf01a9b6f22d0a038b639b30">SPI2_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga1569d55fbf01a9b6f22d0a038b639b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ce2fd5346ad1d13553f0159080e2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae5ce2fd5346ad1d13553f0159080e2f9">SPI3_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gae5ce2fd5346ad1d13553f0159080e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9558028fb34815a55a7e1c120293c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x18)</td></tr>
<tr class="separator:gaf9558028fb34815a55a7e1c120293c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eff68f8eb5ccf37b30aa58acf4fb6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0eff68f8eb5ccf37b30aa58acf4fb6ba">SPI1_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga0eff68f8eb5ccf37b30aa58acf4fb6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc21765f27e44275d19453b643fc805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3cc21765f27e44275d19453b643fc805">SPI2_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga3cc21765f27e44275d19453b643fc805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5fddcc01d0626a7fb111bd351e2b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gabe5fddcc01d0626a7fb111bd351e2b3b">SPI3_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gabe5fddcc01d0626a7fb111bd351e2b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247b640af48de1c78e8f84dd253761ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x1c)</td></tr>
<tr class="separator:ga247b640af48de1c78e8f84dd253761ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d48b214a986df19f304a656d09c4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab1d48b214a986df19f304a656d09c4e0">SPI1_I2SCFGR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gab1d48b214a986df19f304a656d09c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381b61bab28b1219b50030b13ad63f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga381b61bab28b1219b50030b13ad63f99">SPI2_I2SCFGR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga381b61bab28b1219b50030b13ad63f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7696e2020f1d0087b185eea74d031c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga7696e2020f1d0087b185eea74d031c7e">SPI3_I2SCFGR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:ga7696e2020f1d0087b185eea74d031c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b48431280d8f10a2f1bfb766eb7533b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x20)</td></tr>
<tr class="separator:ga1b48431280d8f10a2f1bfb766eb7533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237764a25b899e2dae26488be4da4ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga237764a25b899e2dae26488be4da4ce5">SPI1_I2SPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga237764a25b899e2dae26488be4da4ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfa73f6fef029c4cbd24ae2e9dca199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaccfa73f6fef029c4cbd24ae2e9dca199">SPI2_I2SPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaccfa73f6fef029c4cbd24ae2e9dca199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed21bdc035d03562187005913f684848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaed21bdc035d03562187005913f684848">SPI3_I2SPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gaed21bdc035d03562187005913f684848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd7f003576e8fd1494785fa28ceba66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gadfd7f003576e8fd1494785fa28ceba66">SPI_CR1_BIDIMODE_2LINE_UNIDIR</a>&#160;&#160;&#160;(0 &lt;&lt; 15)</td></tr>
<tr class="separator:gadfd7f003576e8fd1494785fa28ceba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cea920dbbd0a9cf4651df5d457d9177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1cea920dbbd0a9cf4651df5d457d9177">SPI_CR1_BIDIMODE_1LINE_BIDIR</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga1cea920dbbd0a9cf4651df5d457d9177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ae11ca80fc6836908bc0422be2bb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__lsbfirst.html#gae8ae11ca80fc6836908bc0422be2bb59">SPI_CR1_MSBFIRST</a>&#160;&#160;&#160;(0 &lt;&lt; 7)</td></tr>
<tr class="separator:gae8ae11ca80fc6836908bc0422be2bb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__lsbfirst.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7412816fbbaf960ae00be52ba250ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#gab7412816fbbaf960ae00be52ba250ad9">SPI_CR1_BAUDRATE_FPCLK_DIV_2</a>&#160;&#160;&#160;(0x00 &lt;&lt; 3)</td></tr>
<tr class="separator:gab7412816fbbaf960ae00be52ba250ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fea1e0305a28d0514d9d2ba104bae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#gab3fea1e0305a28d0514d9d2ba104bae3">SPI_CR1_BAUDRATE_FPCLK_DIV_4</a>&#160;&#160;&#160;(0x01 &lt;&lt; 3)</td></tr>
<tr class="separator:gab3fea1e0305a28d0514d9d2ba104bae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68069adf6b0f6ac77f666ef9bc12e0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#ga68069adf6b0f6ac77f666ef9bc12e0b2">SPI_CR1_BAUDRATE_FPCLK_DIV_8</a>&#160;&#160;&#160;(0x02 &lt;&lt; 3)</td></tr>
<tr class="separator:ga68069adf6b0f6ac77f666ef9bc12e0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80d135fdfd030bfe2ba1cd2399e1f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#gab80d135fdfd030bfe2ba1cd2399e1f91">SPI_CR1_BAUDRATE_FPCLK_DIV_16</a>&#160;&#160;&#160;(0x03 &lt;&lt; 3)</td></tr>
<tr class="separator:gab80d135fdfd030bfe2ba1cd2399e1f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab320eac6c52710812b2022b5b4666287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#gab320eac6c52710812b2022b5b4666287">SPI_CR1_BAUDRATE_FPCLK_DIV_32</a>&#160;&#160;&#160;(0x04 &lt;&lt; 3)</td></tr>
<tr class="separator:gab320eac6c52710812b2022b5b4666287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5801487e81fbd055c6f21dd7fb30e3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#ga5801487e81fbd055c6f21dd7fb30e3a0">SPI_CR1_BAUDRATE_FPCLK_DIV_64</a>&#160;&#160;&#160;(0x05 &lt;&lt; 3)</td></tr>
<tr class="separator:ga5801487e81fbd055c6f21dd7fb30e3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03433fcd51f24e2f598be47e592461c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#ga03433fcd51f24e2f598be47e592461c7">SPI_CR1_BAUDRATE_FPCLK_DIV_128</a>&#160;&#160;&#160;(0x06 &lt;&lt; 3)</td></tr>
<tr class="separator:ga03433fcd51f24e2f598be47e592461c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96a96807e2143f80836610caf4ccda4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html#gae96a96807e2143f80836610caf4ccda4">SPI_CR1_BAUDRATE_FPCLK_DIV_256</a>&#160;&#160;&#160;(0x07 &lt;&lt; 3)</td></tr>
<tr class="separator:gae96a96807e2143f80836610caf4ccda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76342f356623d82f477cfed382b10d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#ga76342f356623d82f477cfed382b10d11">SPI_CR1_BR_FPCLK_DIV_2</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga76342f356623d82f477cfed382b10d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab422e6c6d258a27f2a8837af270d9e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#gab422e6c6d258a27f2a8837af270d9e00">SPI_CR1_BR_FPCLK_DIV_4</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gab422e6c6d258a27f2a8837af270d9e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7ee872a74ac452c09138664952953a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#ga5f7ee872a74ac452c09138664952953a">SPI_CR1_BR_FPCLK_DIV_8</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga5f7ee872a74ac452c09138664952953a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0648cc19bbd737717e41428c9d1f81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#gae0648cc19bbd737717e41428c9d1f81a">SPI_CR1_BR_FPCLK_DIV_16</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gae0648cc19bbd737717e41428c9d1f81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c07de2210bd78f4885f21701a2918e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#ga4c07de2210bd78f4885f21701a2918e1">SPI_CR1_BR_FPCLK_DIV_32</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga4c07de2210bd78f4885f21701a2918e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45fae05e62682cf3b7c89c4f1d4a264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#gaf45fae05e62682cf3b7c89c4f1d4a264">SPI_CR1_BR_FPCLK_DIV_64</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gaf45fae05e62682cf3b7c89c4f1d4a264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6272c10c69cc0c23a50d68d8b53291a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#ga6272c10c69cc0c23a50d68d8b53291a5">SPI_CR1_BR_FPCLK_DIV_128</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga6272c10c69cc0c23a50d68d8b53291a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500bcc13746232d48fd5d675db2a8a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html#ga500bcc13746232d48fd5d675db2a8a95">SPI_CR1_BR_FPCLK_DIV_256</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga500bcc13746232d48fd5d675db2a8a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9465e3d9df0c112c6deb7dd06f6e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpol.html#gabe9465e3d9df0c112c6deb7dd06f6e4d">SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE</a>&#160;&#160;&#160;(0 &lt;&lt; 1)</td></tr>
<tr class="separator:gabe9465e3d9df0c112c6deb7dd06f6e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6fb81eb2b3a4508f83e4b8e6347305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpol.html#ga7d6fb81eb2b3a4508f83e4b8e6347305">SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga7d6fb81eb2b3a4508f83e4b8e6347305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c04c3a2df2f98e5a0de589437c794e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpha.html#ga2c04c3a2df2f98e5a0de589437c794e7">SPI_CR1_CPHA_CLK_TRANSITION_1</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga2c04c3a2df2f98e5a0de589437c794e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935722c1b796736febfba89e79260132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpha.html#ga935722c1b796736febfba89e79260132">SPI_CR1_CPHA_CLK_TRANSITION_2</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga935722c1b796736febfba89e79260132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46ec31f836507d5efee99dbea641a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4a46ec31f836507d5efee99dbea641a3">SPI_I2SCFGR_I2SCFG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4a46ec31f836507d5efee99dbea641a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021b67c5ec104ba218e8d7f4ab85bbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga021b67c5ec104ba218e8d7f4ab85bbe0">SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga021b67c5ec104ba218e8d7f4ab85bbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2ad733a8f357d0f3e5e7eae4430f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6e2ad733a8f357d0f3e5e7eae4430f95">SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6e2ad733a8f357d0f3e5e7eae4430f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115fb234845cf85ce3f25e74adeabc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga115fb234845cf85ce3f25e74adeabc06">SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga115fb234845cf85ce3f25e74adeabc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2586d448a7b8b280da97cfa56e30ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab2586d448a7b8b280da97cfa56e30ca0">SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gab2586d448a7b8b280da97cfa56e30ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58730be1308b40c92e959bbcc54f3af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga58730be1308b40c92e959bbcc54f3af9">SPI_I2SCFGR_I2SSTD_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga58730be1308b40c92e959bbcc54f3af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dee429fd22f9b47750db633f5d71ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga34dee429fd22f9b47750db633f5d71ab">SPI_I2SCFGR_I2SSTD_I2S_PHILIPS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga34dee429fd22f9b47750db633f5d71ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5c1e4e476536930f41dddde0d8a242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1c5c1e4e476536930f41dddde0d8a242">SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1c5c1e4e476536930f41dddde0d8a242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68aa7d1012026ecdd5e19fbb8a376093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga68aa7d1012026ecdd5e19fbb8a376093">SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga68aa7d1012026ecdd5e19fbb8a376093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae9d7b185114019488a2dc7973d7b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafae9d7b185114019488a2dc7973d7b98">SPI_I2SCFGR_I2SSTD_PCM</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gafae9d7b185114019488a2dc7973d7b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a1a72c1c2f7a18e4a6847895bc6c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa5a1a72c1c2f7a18e4a6847895bc6c74">SPI_I2SCFGR_DATLEN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa5a1a72c1c2f7a18e4a6847895bc6c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6761207ad6040842b8e9416295204770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6761207ad6040842b8e9416295204770">SPI_I2SCFGR_DATLEN_16BIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6761207ad6040842b8e9416295204770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8f70b297d87dff340508ea00269c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacb8f70b297d87dff340508ea00269c83">SPI_I2SCFGR_DATLEN_24BIT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacb8f70b297d87dff340508ea00269c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd2322c846b9edf21d876d5c4c6e014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga7cd2322c846b9edf21d876d5c4c6e014">SPI_I2SCFGR_DATLEN_32BIT</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga7cd2322c846b9edf21d876d5c4c6e014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">spi_enable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable.  <a href="group__spi__defines.html#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">More...</a><br /></td></tr>
<tr class="separator:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a67a664d96e95e80d3308b7d53736e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3a67a664d96e95e80d3308b7d53736e6">spi_disable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga3a67a664d96e95e80d3308b7d53736e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable.  <a href="group__spi__defines.html#ga3a67a664d96e95e80d3308b7d53736e6">More...</a><br /></td></tr>
<tr class="separator:ga3a67a664d96e95e80d3308b7d53736e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76785dab1741f75d4fc2f03793b57d9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf76785dab1741f75d4fc2f03793b57d9">spi_clean_disable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf76785dab1741f75d4fc2f03793b57d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clean Disable.  <a href="group__spi__defines.html#gaf76785dab1741f75d4fc2f03793b57d9">More...</a><br /></td></tr>
<tr class="separator:gaf76785dab1741f75d4fc2f03793b57d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6c3dfa86916c2c38d4a1957f4704bb47">spi_write</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write.  <a href="group__spi__defines.html#ga6c3dfa86916c2c38d4a1957f4704bb47">More...</a><br /></td></tr>
<tr class="separator:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1fcf7661af69bcf8999ae3f6d102fd8b">spi_send</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write with Blocking.  <a href="group__spi__defines.html#ga1fcf7661af69bcf8999ae3f6d102fd8b">More...</a><br /></td></tr>
<tr class="separator:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1bfe6bd4512dc398cb7f680feec01b20">spi_read</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Read.  <a href="group__spi__defines.html#ga1bfe6bd4512dc398cb7f680feec01b20">More...</a><br /></td></tr>
<tr class="separator:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae453ac946166bc51a42c35738d9d005b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae453ac946166bc51a42c35738d9d005b">spi_xfer</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:gae453ac946166bc51a42c35738d9d005b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write and Read Exchange.  <a href="group__spi__defines.html#gae453ac946166bc51a42c35738d9d005b">More...</a><br /></td></tr>
<tr class="separator:gae453ac946166bc51a42c35738d9d005b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf0088037e6a1aa78a9ed4c4e261a55ac">spi_set_bidirectional_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Mode.  <a href="group__spi__defines.html#gaf0088037e6a1aa78a9ed4c4e261a55ac">More...</a><br /></td></tr>
<tr class="separator:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ed748ce16f85c263594198b702d949"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga25ed748ce16f85c263594198b702d949">spi_set_unidirectional_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga25ed748ce16f85c263594198b702d949"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Unidirectional Mode.  <a href="group__spi__defines.html#ga25ed748ce16f85c263594198b702d949">More...</a><br /></td></tr>
<tr class="separator:ga25ed748ce16f85c263594198b702d949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27f88063c2cb644a2935490d61202c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf27f88063c2cb644a2935490d61202c5">spi_set_bidirectional_receive_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf27f88063c2cb644a2935490d61202c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Receive Only Mode.  <a href="group__spi__defines.html#gaf27f88063c2cb644a2935490d61202c5">More...</a><br /></td></tr>
<tr class="separator:gaf27f88063c2cb644a2935490d61202c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad1268a257456a854b960f8aa73b1ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga8ad1268a257456a854b960f8aa73b1ce">spi_set_bidirectional_transmit_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga8ad1268a257456a854b960f8aa73b1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Receive Only Mode.  <a href="group__spi__defines.html#ga8ad1268a257456a854b960f8aa73b1ce">More...</a><br /></td></tr>
<tr class="separator:ga8ad1268a257456a854b960f8aa73b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3993016e02c92b696c8661840e602a00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3993016e02c92b696c8661840e602a00">spi_enable_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga3993016e02c92b696c8661840e602a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the CRC.  <a href="group__spi__defines.html#ga3993016e02c92b696c8661840e602a00">More...</a><br /></td></tr>
<tr class="separator:ga3993016e02c92b696c8661840e602a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168934fcc518d617447514ca06a48b3c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga168934fcc518d617447514ca06a48b3c">spi_disable_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga168934fcc518d617447514ca06a48b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the CRC.  <a href="group__spi__defines.html#ga168934fcc518d617447514ca06a48b3c">More...</a><br /></td></tr>
<tr class="separator:ga168934fcc518d617447514ca06a48b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0f70abf18588bb5bbe24da6457cb9ff7">spi_set_next_tx_from_buffer</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Next Transmit is a Data Word.  <a href="group__spi__defines.html#ga0f70abf18588bb5bbe24da6457cb9ff7">More...</a><br /></td></tr>
<tr class="separator:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaabd95475b2fe0fab2a7c22c5ae50aa14">spi_set_next_tx_from_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Next Transmit is a CRC Word.  <a href="group__spi__defines.html#gaabd95475b2fe0fab2a7c22c5ae50aa14">More...</a><br /></td></tr>
<tr class="separator:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714f48c6586abf8ce6e3e118f6303708"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga714f48c6586abf8ce6e3e118f6303708">spi_set_full_duplex_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga714f48c6586abf8ce6e3e118f6303708"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Full Duplex (3-wire) Mode.  <a href="group__spi__defines.html#ga714f48c6586abf8ce6e3e118f6303708">More...</a><br /></td></tr>
<tr class="separator:ga714f48c6586abf8ce6e3e118f6303708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaacdf55f39a2de0f53ac356233cc34cbb">spi_set_receive_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Receive Only Mode for Simplex (2-wire) Unidirectional Transfers.  <a href="group__spi__defines.html#gaacdf55f39a2de0f53ac356233cc34cbb">More...</a><br /></td></tr>
<tr class="separator:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4cf9bda5fa58c220e6d45d6a809737c4">spi_disable_software_slave_management</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Slave Management by Hardware.  <a href="group__spi__defines.html#ga4cf9bda5fa58c220e6d45d6a809737c4">More...</a><br /></td></tr>
<tr class="separator:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cb4176148e6f3602a0b238f32eb83b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab3cb4176148e6f3602a0b238f32eb83b">spi_enable_software_slave_management</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gab3cb4176148e6f3602a0b238f32eb83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Slave Management by Software.  <a href="group__spi__defines.html#gab3cb4176148e6f3602a0b238f32eb83b">More...</a><br /></td></tr>
<tr class="separator:gab3cb4176148e6f3602a0b238f32eb83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86076b9c51c2ce18f844d42053ed8cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gad86076b9c51c2ce18f844d42053ed8cc">spi_set_nss_high</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gad86076b9c51c2ce18f844d42053ed8cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Software NSS Signal High.  <a href="group__spi__defines.html#gad86076b9c51c2ce18f844d42053ed8cc">More...</a><br /></td></tr>
<tr class="separator:gad86076b9c51c2ce18f844d42053ed8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47838ebf43d91e96b65338b6b0a50786"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga47838ebf43d91e96b65338b6b0a50786">spi_set_nss_low</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga47838ebf43d91e96b65338b6b0a50786"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Software NSS Signal Low.  <a href="group__spi__defines.html#ga47838ebf43d91e96b65338b6b0a50786">More...</a><br /></td></tr>
<tr class="separator:ga47838ebf43d91e96b65338b6b0a50786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9f834ea1e68b2c23a4b0866f96f38578">spi_send_lsb_first</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Send LSB First.  <a href="group__spi__defines.html#ga9f834ea1e68b2c23a4b0866f96f38578">More...</a><br /></td></tr>
<tr class="separator:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19e92c8051fe49e4eac918ee51feeac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae19e92c8051fe49e4eac918ee51feeac">spi_send_msb_first</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gae19e92c8051fe49e4eac918ee51feeac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Send MSB First.  <a href="group__spi__defines.html#gae19e92c8051fe49e4eac918ee51feeac">More...</a><br /></td></tr>
<tr class="separator:gae19e92c8051fe49e4eac918ee51feeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga69a60fb0cd832d3b9a16ce4411328e64">spi_set_baudrate_prescaler</a> (uint32_t spi, uint8_t baudrate)</td></tr>
<tr class="memdesc:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Baudrate Prescaler.  <a href="group__spi__defines.html#ga69a60fb0cd832d3b9a16ce4411328e64">More...</a><br /></td></tr>
<tr class="separator:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca8671510322b29ef82b291dec68dc7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafca8671510322b29ef82b291dec68dc7">spi_set_master_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gafca8671510322b29ef82b291dec68dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Master Mode.  <a href="group__spi__defines.html#gafca8671510322b29ef82b291dec68dc7">More...</a><br /></td></tr>
<tr class="separator:gafca8671510322b29ef82b291dec68dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae9700a3a5f8301b5b3a8442d257d75dd">spi_set_slave_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Slave Mode.  <a href="group__spi__defines.html#gae9700a3a5f8301b5b3a8442d257d75dd">More...</a><br /></td></tr>
<tr class="separator:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379382439ed44f061ab6fd4232d47319"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga379382439ed44f061ab6fd4232d47319">spi_set_clock_polarity_1</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga379382439ed44f061ab6fd4232d47319"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Polarity to High when Idle.  <a href="group__spi__defines.html#ga379382439ed44f061ab6fd4232d47319">More...</a><br /></td></tr>
<tr class="separator:ga379382439ed44f061ab6fd4232d47319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683b0840af6f7bee227ccb31d57dc36a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga683b0840af6f7bee227ccb31d57dc36a">spi_set_clock_polarity_0</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga683b0840af6f7bee227ccb31d57dc36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Polarity to Low when Idle.  <a href="group__spi__defines.html#ga683b0840af6f7bee227ccb31d57dc36a">More...</a><br /></td></tr>
<tr class="separator:ga683b0840af6f7bee227ccb31d57dc36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6b278668088bce197d6401787c4e62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacd6b278668088bce197d6401787c4e62">spi_set_clock_phase_1</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gacd6b278668088bce197d6401787c4e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Phase to Capture on Trailing Edge.  <a href="group__spi__defines.html#gacd6b278668088bce197d6401787c4e62">More...</a><br /></td></tr>
<tr class="separator:gacd6b278668088bce197d6401787c4e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01452c132ec4c5ffc5d281d43d975d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac01452c132ec4c5ffc5d281d43d975d7">spi_set_clock_phase_0</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac01452c132ec4c5ffc5d281d43d975d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Phase to Capture on Leading Edge.  <a href="group__spi__defines.html#gac01452c132ec4c5ffc5d281d43d975d7">More...</a><br /></td></tr>
<tr class="separator:gac01452c132ec4c5ffc5d281d43d975d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c552fab799a9009bc541a3fb41061fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4c552fab799a9009bc541a3fb41061fe">spi_enable_tx_buffer_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga4c552fab799a9009bc541a3fb41061fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Transmit Buffer Empty Interrupt.  <a href="group__spi__defines.html#ga4c552fab799a9009bc541a3fb41061fe">More...</a><br /></td></tr>
<tr class="separator:ga4c552fab799a9009bc541a3fb41061fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac803fac4d999f49c7ecbda22aa5b7221"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac803fac4d999f49c7ecbda22aa5b7221">spi_disable_tx_buffer_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac803fac4d999f49c7ecbda22aa5b7221"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Transmit Buffer Empty Interrupt.  <a href="group__spi__defines.html#gac803fac4d999f49c7ecbda22aa5b7221">More...</a><br /></td></tr>
<tr class="separator:gac803fac4d999f49c7ecbda22aa5b7221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05d3885fad620fc84d284fc9b42554e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gad05d3885fad620fc84d284fc9b42554e">spi_enable_rx_buffer_not_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gad05d3885fad620fc84d284fc9b42554e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Receive Buffer Ready Interrupt.  <a href="group__spi__defines.html#gad05d3885fad620fc84d284fc9b42554e">More...</a><br /></td></tr>
<tr class="separator:gad05d3885fad620fc84d284fc9b42554e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada77b72d4924b55840e73ed14a325978"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gada77b72d4924b55840e73ed14a325978">spi_disable_rx_buffer_not_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gada77b72d4924b55840e73ed14a325978"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Receive Buffer Ready Interrupt.  <a href="group__spi__defines.html#gada77b72d4924b55840e73ed14a325978">More...</a><br /></td></tr>
<tr class="separator:gada77b72d4924b55840e73ed14a325978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaedf50e8ee8ec6f033231a2c49b4ac1a1">spi_enable_error_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Error Interrupt.  <a href="group__spi__defines.html#gaedf50e8ee8ec6f033231a2c49b4ac1a1">More...</a><br /></td></tr>
<tr class="separator:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84513c1f4d95c7de20b9416447c2148"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa84513c1f4d95c7de20b9416447c2148">spi_disable_error_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaa84513c1f4d95c7de20b9416447c2148"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Error Interrupt.  <a href="group__spi__defines.html#gaa84513c1f4d95c7de20b9416447c2148">More...</a><br /></td></tr>
<tr class="separator:gaa84513c1f4d95c7de20b9416447c2148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada533027af13ff16aceb7daad049c4e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gada533027af13ff16aceb7daad049c4e4">spi_enable_ss_output</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gada533027af13ff16aceb7daad049c4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the NSS Pin as an Output.  <a href="group__spi__defines.html#gada533027af13ff16aceb7daad049c4e4">More...</a><br /></td></tr>
<tr class="separator:gada533027af13ff16aceb7daad049c4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga8cd024f5b5f4806bbeeec58e8e79162b">spi_disable_ss_output</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the NSS Pin as an Input.  <a href="group__spi__defines.html#ga8cd024f5b5f4806bbeeec58e8e79162b">More...</a><br /></td></tr>
<tr class="separator:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74726047b7cad9c11465a3cf4d0fd090"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga74726047b7cad9c11465a3cf4d0fd090">spi_enable_tx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga74726047b7cad9c11465a3cf4d0fd090"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Transmit Transfers via DMA.  <a href="group__spi__defines.html#ga74726047b7cad9c11465a3cf4d0fd090">More...</a><br /></td></tr>
<tr class="separator:ga74726047b7cad9c11465a3cf4d0fd090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc90aaa52298179b5190ee677ac5d4cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafc90aaa52298179b5190ee677ac5d4cc">spi_disable_tx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gafc90aaa52298179b5190ee677ac5d4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Transmit Transfers via DMA.  <a href="group__spi__defines.html#gafc90aaa52298179b5190ee677ac5d4cc">More...</a><br /></td></tr>
<tr class="separator:gafc90aaa52298179b5190ee677ac5d4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac860af47e3356336e01495554de5e506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac860af47e3356336e01495554de5e506">spi_enable_rx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac860af47e3356336e01495554de5e506"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Receive Transfers via DMA.  <a href="group__spi__defines.html#gac860af47e3356336e01495554de5e506">More...</a><br /></td></tr>
<tr class="separator:gac860af47e3356336e01495554de5e506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010e94503b79a98060a9920fd8f50806"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga010e94503b79a98060a9920fd8f50806">spi_disable_rx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga010e94503b79a98060a9920fd8f50806"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Receive Transfers via DMA.  <a href="group__spi__defines.html#ga010e94503b79a98060a9920fd8f50806">More...</a><br /></td></tr>
<tr class="separator:ga010e94503b79a98060a9920fd8f50806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebc47030a2733da436142828f0c9fa4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacebc47030a2733da436142828f0c9fa4">spi_set_standard_mode</a> (uint32_t spi, uint8_t mode)</td></tr>
<tr class="memdesc:gacebc47030a2733da436142828f0c9fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Standard Mode selection.  <a href="group__spi__defines.html#gacebc47030a2733da436142828f0c9fa4">More...</a><br /></td></tr>
<tr class="separator:gacebc47030a2733da436142828f0c9fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_f1e5530a7e66c302e9dbc049fc6df9a4.html">common</a></li><li class="navelem"><a class="el" href="spi__common__all_8h.html">spi_common_all.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:35 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
