Active-HDL 9.2.2499.sp1.36.4586  2020-12-23 13:55:55

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(ram_tb)


----------------------------------------------------------------------------------------------------
Entity   | Architecture    | Library | Info | Compiler Version                | Compilation Options
----------------------------------------------------------------------------------------------------
ram_tb   | TB_ARCHITECTURE | ram     |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
ram      | behavioral      | ram     |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
VHDL Package               | Library | Info | Compiler Version                | Compilation Options
----------------------------------------------------------------------------------------------------
standard                   | std     |      |                                 | <unavailable>
TEXTIO                     | std     |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_1164             | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_arith            | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) | 
STD_LOGIC_UNSIGNED         | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) | 
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Library                    | Comment
----------------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
ram                        | None
std                        | Standard VHDL library
----------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE

