****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : cv32e40p_core
Version: O-2018.06-SP1
Date   : Tue Sep 30 04:19:20 2025
****************************************

  Startpoint: id_stage_i/alu_operator_ex_o_reg_2_ (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: id_stage_i/register_file_i/mem_reg_29__16_ (rising edge-triggered flip-flop clocked by clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk_i
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_i (rise edge)                          0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_2_/CLK (DFFARX2)
                                                   0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_2_/Q (DFFARX2)
                                                   0.87      0.87 r
  ex_stage_i/alu_i/U1451/Z (DELLN1X2)              0.85      1.72 r
  ex_stage_i/alu_i/U2610/QN (NAND2X0)              0.21      1.93 f
  ex_stage_i/alu_i/U735/Z (DELLN2X2)               2.19      4.13 f
  ex_stage_i/alu_i/U2362/Q (AND3X1)                0.58      4.71 f
  ex_stage_i/alu_i/U1241/ZN (INVX0)                0.20      4.90 r
  ex_stage_i/alu_i/U615/Z (DELLN1X2)               0.87      5.77 r
  ex_stage_i/alu_i/U34/Z (DELLN2X2)                1.81      7.58 r
  ex_stage_i/alu_i/U1240/ZN (INVX0)                0.21      7.80 f
  ex_stage_i/alu_i/U19/Z (DELLN1X2)                0.90      8.69 f
  ex_stage_i/alu_i/U1877/Q (MUX21X2)               0.32      9.02 f
  ex_stage_i/alu_i/U2941/Q (AO21X1)                0.21      9.22 f
  ex_stage_i/alu_i/ff_one_i/U35/Q (OR2X1)          0.23      9.46 f
  ex_stage_i/alu_i/ff_one_i/U69/Q (OR4X1)          0.31      9.77 f
  ex_stage_i/alu_i/ff_one_i/U45/Q (OR3X2)          0.35     10.12 f
  ex_stage_i/alu_i/ff_one_i/U14/Q (OR2X1)          0.23     10.35 f
  ex_stage_i/alu_i/ff_one_i/U54/QN (NOR3X0)        0.29     10.64 r
  ex_stage_i/alu_i/ff_one_i/U96/ZN (INVX0)         0.24     10.88 f
  ex_stage_i/alu_i/ff_one_i/U94/ZN (INVX0)         0.13     11.01 r
  ex_stage_i/alu_i/ff_one_i/U80/QN (NAND2X0)       0.16     11.18 f
  ex_stage_i/alu_i/ff_one_i/U98/QN (NOR2X0)        0.48     11.65 r
  ex_stage_i/alu_i/U1160/ZN (INVX0)                0.35     12.01 f
  ex_stage_i/alu_i/U1032/Z (DELLN1X2)              0.94     12.95 f
  ex_stage_i/alu_i/U97/Z (DELLN2X2)                2.01     14.96 f
  ex_stage_i/alu_i/U2621/QN (NAND2X0)              0.24     15.20 r
  ex_stage_i/alu_i/U1162/Q (XOR2X1)                0.41     15.61 r
  ex_stage_i/alu_i/U1034/Q (MUX21X2)               0.44     16.05 r
  ex_stage_i/alu_i/U2617/QN (AOI21X1)              0.38     16.44 f
  ex_stage_i/alu_i/U2616/Q (OA221X1)               0.35     16.79 f
  ex_stage_i/alu_i/U2615/ZN (INVX0)                0.18     16.97 r
  ex_stage_i/alu_i/srl_300/U162/Z (NBUFFX4)        0.26     17.22 r
  ex_stage_i/alu_i/srl_300/U161/ZN (INVX0)         0.12     17.34 f
  ex_stage_i/alu_i/srl_300/U35/Q (OR2X4)           0.32     17.66 f
  ex_stage_i/alu_i/srl_300/U302/ZN (INVX0)         0.15     17.81 r
  ex_stage_i/alu_i/srl_300/U303/ZN (INVX0)         0.21     18.02 f
  ex_stage_i/alu_i/srl_300/U519/Z (DELLN1X2)       0.93     18.95 f
  ex_stage_i/alu_i/srl_300/U53/Q (OR2X1)           0.21     19.17 f
  ex_stage_i/alu_i/srl_300/U52/Q (AND2X1)          0.19     19.36 f
  ex_stage_i/alu_i/srl_300/U273/QN (NAND2X1)       0.12     19.48 r
  ex_stage_i/alu_i/srl_300/U570/QN (NAND2X0)       0.23     19.71 f
  ex_stage_i/alu_i/srl_300/U136/Q (AND2X1)         0.25     19.96 f
  ex_stage_i/alu_i/srl_300/U8/QN (NAND2X0)         0.13     20.09 r
  ex_stage_i/alu_i/srl_300/U413/QN (NOR2X0)        0.13     20.21 f
  ex_stage_i/alu_i/srl_300/U412/QN (NOR2X0)        0.11     20.33 r
  ex_stage_i/alu_i/srl_300/U80/QN (NAND2X0)        0.40     20.72 f
  ex_stage_i/alu_i/srl_300/U942/QN (NAND2X0)       0.44     21.16 r
  ex_stage_i/alu_i/U1829/Q (AO221X1)               0.52     21.69 r
  ex_stage_i/alu_i/U387/Q (MUX21X1)                0.32     22.01 r
  ex_stage_i/alu_i/U1195/QN (NAND2X0)              0.15     22.16 f
  ex_stage_i/alu_i/U960/QN (NAND2X0)               0.14     22.30 r
  ex_stage_i/alu_i/U349/Q (MUX41X1)                0.50     22.80 r
  ex_stage_i/alu_i/U1170/Q (MUX21X1)               0.46     23.26 r
  ex_stage_i/alu_i/U412/QN (NAND3X1)               0.42     23.68 f
  ex_stage_i/alu_i/U1133/Z (DELLN1X2)              0.86     24.54 f
  ex_stage_i/alu_i/U987/Z (DELLN1X2)               0.93     25.46 f
  ex_stage_i/alu_i/U541/Z (DELLN1X2)               0.91     26.37 f
  ex_stage_i/alu_i/U1899/Q (OA221X1)               0.32     26.69 f
  ex_stage_i/alu_i/U3263/Q (MUX21X1)               0.27     26.96 f
  ex_stage_i/alu_i/U3267/Q (AND3X1)                0.30     27.26 f
  ex_stage_i/alu_i/U983/QN (NAND2X0)               0.71     27.97 r
  ex_stage_i/U111/Q (AO222X1)                      1.04     29.02 r
  id_stage_i/register_file_i/U3443/Z (DELLN1X2)    1.12     30.13 r
  id_stage_i/register_file_i/U3352/ZN (INVX0)      0.35     30.48 f
  id_stage_i/register_file_i/U3343/Z (DELLN1X2)    0.95     31.43 f
  id_stage_i/register_file_i/U4262/ZN (INVX0)      0.61     32.04 r
  id_stage_i/register_file_i/U3189/Z (DELLN1X2)    1.14     33.18 r
  id_stage_i/register_file_i/U1652/Z (DELLN1X2)    0.92     34.10 r
  id_stage_i/register_file_i/U6073/Q (AO222X1)     0.31     34.41 r
  id_stage_i/register_file_i/mem_reg_29__16_/D (DFFARX1)
                                                   0.00     34.41 r
  data arrival time                                         34.41

  clock clk_i (rise edge)                          5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  id_stage_i/register_file_i/mem_reg_29__16_/CLK (DFFARX1)
                                                   0.00      5.00 r
  library setup time                              -0.38      4.62
  data required time                                         4.62
  ------------------------------------------------------------------------
  data required time                                         4.62
  data arrival time                                        -34.41
  ------------------------------------------------------------------------
  slack (VIOLATED)                                         -29.79


1
