// Seed: 4113552222
module module_0 #(
    parameter id_1 = 32'd57,
    parameter id_4 = 32'd74
);
  logic _id_1;
  wire id_2;
  wire [1 : (  id_1  )] id_3;
  logic _id_4;
  ;
  wire id_5;
  wire [1 'h0 : -1  !=  id_4] id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd83
) (
    input  uwire _id_0,
    output wand  id_1,
    input  tri1  id_2,
    output wand  id_3,
    output wor   id_4
);
  logic [id_0 : -1] id_6;
  logic id_7 = 1 != id_6++;
  assign id_4 = 1 == id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
