{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719333804104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719333804104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 13:43:24 2024 " "Processing started: Tue Jun 25 13:43:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719333804104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719333804104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719333804104 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719333804262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_1bit " "Found entity 1: Mux4x1_1bit" {  } { { "../src/Mux4x1_1bit.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_1bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ1 " "Found entity 1: SEQ1" {  } { { "../src/SEQ1.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_4bits " "Found entity 1: Mux4x1_4bits" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_7bits " "Found entity 1: Mux2x1_7bits" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7seg " "Found entity 1: Dec7seg" {  } { { "../src/Dec7seg.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Dec7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_setup " "Found entity 1: Reg_setup" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_fgpa " "Found entity 1: Reg_fgpa" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_fgpa2 " "Found entity 1: Reg_fgpa2" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/decseq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/decseq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecSeq " "Found entity 1: DecSeq" {  } { { "../src/DecSeq.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/DecSeq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "../src/Counter_time.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "../src/Counter_round.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_round.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_divider " "Found entity 1: Counter_divider" {  } { { "../src/Counter_divide.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_FPGA " "Found entity 1: Counter_FPGA" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ2 " "Found entity 1: SEQ2" {  } { { "../src/SEQ2.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ3 " "Found entity 1: SEQ3" {  } { { "../src/SEQ3.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ4 " "Found entity 1: SEQ4" {  } { { "../src/SEQ4.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719333804324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719333804324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719333804339 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr Topo.v(40) " "Output port \"ledr\" at Topo.v(40) has no driver" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719333804339 "|Topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U0_DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U0_DP\"" {  } { { "../src/Topo.v" "U0_DP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804340 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds Datapath.v(59) " "Output port \"leds\" at Datapath.v(59) has no driver" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719333804341 "|Topo|Datapath:U0_DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "end_user Datapath.v(61) " "Output port \"end_user\" at Datapath.v(61) has no driver" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719333804342 "|Topo|Datapath:U0_DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "match Datapath.v(64) " "Output port \"match\" at Datapath.v(64) has no driver" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719333804342 "|Topo|Datapath:U0_DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:U0_DP\|FSM_clock:FSM " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:U0_DP\|FSM_clock:FSM\"" {  } { { "../src/Datapath.v" "FSM" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(31) " "Verilog HDL assignment warning at FSM_clock.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(32) " "Verilog HDL assignment warning at FSM_clock.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(33) " "Verilog HDL assignment warning at FSM_clock.v(33): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(34) " "Verilog HDL assignment warning at FSM_clock.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c025Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c025Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c05Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c05Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c1Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c2Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2Hz FSM_clock.v(27) " "Inferred latch for \"c2Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1Hz FSM_clock.v(27) " "Inferred latch for \"c1Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c05Hz FSM_clock.v(27) " "Inferred latch for \"c05Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c025Hz FSM_clock.v(27) " "Inferred latch for \"c025Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804349 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1_4bits Datapath:U0_DP\|Mux4x1_4bits:MUX10 " "Elaborating entity \"Mux4x1_4bits\" for hierarchy \"Datapath:U0_DP\|Mux4x1_4bits:MUX10\"" {  } { { "../src/Datapath.v" "MUX10" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804350 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux4x1_4bits.v(36) " "Verilog HDL Always Construct warning at Mux4x1_4bits.v(36): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804350 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[0\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804350 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[1\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804350 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[2\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804350 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[3\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804350 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:U0_DP\|Counter_time:CT " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:U0_DP\|Counter_time:CT\"" {  } { { "../src/Datapath.v" "CT" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:U0_DP\|Counter_round:CR " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:U0_DP\|Counter_round:CR\"" {  } { { "../src/Datapath.v" "CR" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_FPGA Datapath:U0_DP\|Counter_FPGA:CFPGA " "Elaborating entity \"Counter_FPGA\" for hierarchy \"Datapath:U0_DP\|Counter_FPGA:CFPGA\"" {  } { { "../src/Datapath.v" "CFPGA" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804353 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_FPGA.v(31) " "Verilog HDL Event Control warning at Counter_FPGA.v(31): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 31 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1719333804353 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Counter_FPGA.v(50) " "Verilog HDL warning at Counter_FPGA.v(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 50 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1719333804353 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tc Counter_FPGA.v(31) " "Verilog HDL Always Construct warning at Counter_FPGA.v(31): inferring latch(es) for variable \"tc\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804353 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tc Counter_FPGA.v(31) " "Inferred latch for \"tc\" at Counter_FPGA.v(31)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804353 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ1 Datapath:U0_DP\|SEQ1:S1 " "Elaborating entity \"SEQ1\" for hierarchy \"Datapath:U0_DP\|SEQ1:S1\"" {  } { { "../src/Datapath.v" "S1" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ2 Datapath:U0_DP\|SEQ2:S2 " "Elaborating entity \"SEQ2\" for hierarchy \"Datapath:U0_DP\|SEQ2:S2\"" {  } { { "../src/Datapath.v" "S2" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ3 Datapath:U0_DP\|SEQ3:S3 " "Elaborating entity \"SEQ3\" for hierarchy \"Datapath:U0_DP\|SEQ3:S3\"" {  } { { "../src/Datapath.v" "S3" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ4 Datapath:U0_DP\|SEQ4:S4 " "Elaborating entity \"SEQ4\" for hierarchy \"Datapath:U0_DP\|SEQ4:S4\"" {  } { { "../src/Datapath.v" "S4" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_setup Datapath:U0_DP\|Reg_setup:R_SETUP " "Elaborating entity \"Reg_setup\" for hierarchy \"Datapath:U0_DP\|Reg_setup:R_SETUP\"" {  } { { "../src/Datapath.v" "R_SETUP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804357 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw Reg_setup.v(45) " "Verilog HDL Always Construct warning at Reg_setup.v(45): variable \"sw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setup Reg_setup.v(36) " "Verilog HDL Always Construct warning at Reg_setup.v(36): inferring latch(es) for variable \"setup\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[0\] Reg_setup.v(36) " "Inferred latch for \"setup\[0\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[1\] Reg_setup.v(36) " "Inferred latch for \"setup\[1\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[2\] Reg_setup.v(36) " "Inferred latch for \"setup\[2\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[3\] Reg_setup.v(36) " "Inferred latch for \"setup\[3\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[4\] Reg_setup.v(36) " "Inferred latch for \"setup\[4\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[5\] Reg_setup.v(36) " "Inferred latch for \"setup\[5\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[6\] Reg_setup.v(36) " "Inferred latch for \"setup\[6\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[7\] Reg_setup.v(36) " "Inferred latch for \"setup\[7\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804358 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_7bits Datapath:U0_DP\|Mux2x1_7bits:MUX0 " "Elaborating entity \"Mux2x1_7bits\" for hierarchy \"Datapath:U0_DP\|Mux2x1_7bits:MUX0\"" {  } { { "../src/Datapath.v" "MUX0" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804359 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux2x1_7bits.v(32) " "Verilog HDL Always Construct warning at Mux2x1_7bits.v(32): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[0\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[1\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[2\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[3\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[4\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[5\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[6\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719333804359 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7seg Datapath:U0_DP\|Dec7seg:DEC0 " "Elaborating entity \"Dec7seg\" for hierarchy \"Datapath:U0_DP\|Dec7seg:DEC0\"" {  } { { "../src/Datapath.v" "DEC0" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:U1_FSM " "Elaborating entity \"Controle\" for hierarchy \"Controle:U1_FSM\"" {  } { { "../src/Topo.v" "U1_FSM" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719333804365 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enter Controle.v(66) " "Verilog HDL Always Construct warning at Controle.v(66): variable \"enter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719333804365 "|Topo|Controle:U1_FSM"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1719333804635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[6\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719333804641 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719333804641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719333804641 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719333804641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[1\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719333804641 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719333804641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[2\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719333804641 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719333804641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[3\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719333804641 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719333804641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[0\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719333804641 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719333804641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] VCC " "Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719333804652 "|Topo|hex5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719333804652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719333804712 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719333804776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719333804877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719333804877 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719333804900 "|Topo|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719333804900 "|Topo|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719333804900 "|Topo|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719333804900 "|Topo|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719333804900 "|Topo|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719333804900 "|Topo|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1719333804900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719333804901 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719333804901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719333804901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719333804901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719333804922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 13:43:24 2024 " "Processing ended: Tue Jun 25 13:43:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719333804922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719333804922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719333804922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719333804922 ""}
