# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../final.srcs/sources_1/bd/FFT_system/ipshared/ec67/hdl" --include "../../../../final.srcs/sources_1/bd/FFT_system/ipshared/5bb9/hdl/verilog" --include "../../../../final.srcs/sources_1/bd/FFT_system/ipshared/70fd/hdl" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../final.ip_user_files/bd/FFT_system/ip/FFT_system_processing_system7_0_0/sim/FFT_system_processing_system7_0_0.v" \
"../../../../final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0_S00_AXI.v" \
"../../../../final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0.v" \
"../../../../final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT.v" \
"../../../../final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy2_4.v" \
"../../../../final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy4_4.v" \
"../../../../final.ip_user_files/bd/FFT_system/ip/FFT_system_FFT_0_0/sim/FFT_system_FFT_0_0.v" \
"../../../../final.ip_user_files/bd/FFT_system/sim/FFT_system.v" \
"../../../../final.ip_user_files/bd/FFT_system/ip/FFT_system_auto_pc_0/sim/FFT_system_auto_pc_0.v" \
"../../../../final.srcs/sources_1/bd/FFT_system/hdl/FFT_system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
