
---------- Begin Simulation Statistics ----------
final_tick                                13480588000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682392                       # Number of bytes of host memory used
host_op_rate                                    58744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   186.57                       # Real time elapsed on the host
host_tick_rate                               72253587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10960110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013481                       # Number of seconds simulated
sim_ticks                                 13480588000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.977929                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377775                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               381676                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7490                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            691224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                147                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             351                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                  807710                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7083                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10960110                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.696118                       # CPI: cycles per instruction
system.cpu.discardedOps                         15823                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2262726                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5744248                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1187333                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11683430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.370904                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         26961176                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3179297     29.01%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     71      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                5969501     54.47%     83.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1811223     16.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10960110                       # Class of committed instruction
system.cpu.tickCycles                        15277746                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        85768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        204565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           77                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            412                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              48533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        58161                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27597                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70274                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48533                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       323372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11325952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11325952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            118807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  118807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              118807                       # Request fanout histogram
system.membus.respLayer1.occupancy          625169000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           446895000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       128778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          299                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           76477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       359306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                361073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12206528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12272640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           86169                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3722304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           207013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002401                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049038                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206517     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    495      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             207013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          191030500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         180168992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1101000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1939                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2029                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data                1939                       # number of overall hits
system.l2.overall_hits::total                    2029                       # number of overall hits
system.l2.demand_misses::.cpu.inst                644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             118171                       # number of demand (read+write) misses
system.l2.demand_misses::total                 118815                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               644                       # number of overall misses
system.l2.overall_misses::.cpu.data            118171                       # number of overall misses
system.l2.overall_misses::total                118815                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49533500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9430330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9479863500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49533500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9430330000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9479863500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           120110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120844                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          120110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120844                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.983856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.983856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76915.372671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79802.404989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79786.756723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76915.372671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79802.404989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79786.756723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               58161                       # number of writebacks
system.l2.writebacks::total                     58161                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        118163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            118807                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       118163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           118807                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43093500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8248150500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8291244000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43093500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8248150500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8291244000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.983790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.983144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.983790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.983144                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66915.372671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69803.157503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69787.504103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66915.372671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69803.157503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69787.504103                       # average overall mshr miss latency
system.l2.replacements                          86169                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70617                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70617                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          276                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              276                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          276                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          276                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70274                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5755556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5755556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81901.649259                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81901.649259                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5052816500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5052816500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71901.649259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71901.649259                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76915.372671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76915.372671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43093500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43093500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66915.372671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66915.372671                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3674773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3674773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.961343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76722.414765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76722.414765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3195334000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3195334000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.961183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.961183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66723.757021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66723.757021                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27474.182772                       # Cycle average of tags in use
system.l2.tags.total_refs                      240143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    118937                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.601610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       175.175711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27230.405452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.831006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.838446                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3961369                       # Number of tag accesses
system.l2.tags.data_accesses                  3961369                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7562432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7603648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3722304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3722304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          118163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              118807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        58161                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3057433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         560986806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564044239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3057433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3057433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      276123267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            276123267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      276123267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3057433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        560986806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            840167506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     58161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000822378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3624                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3624                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      118807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58161                       # Number of write requests accepted
system.mem_ctrls.readBursts                    118807                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3566                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1208325500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  594035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3435956750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10170.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28920.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   106447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                118807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    560.885983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   435.533785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.765957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1727      8.55%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2328     11.53%     20.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1028      5.09%     25.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          843      4.18%     29.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8233     40.78%     70.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          219      1.08%     71.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          284      1.41%     72.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          501      2.48%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5027     24.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.778422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.397350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.709959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3493     96.39%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.25%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          121      3.34%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3624                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.337885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3561     98.26%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.06%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47      1.30%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.08%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.22%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3624                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7603648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3720704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7603648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3722304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       564.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    276.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13478063000                       # Total gap between requests
system.mem_ctrls.avgGap                      76161.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7562432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3720704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3057433.399789385963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 560986805.620051622391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 276004577.841856777668                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       118163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        58161                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16721000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3419235750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 322434284250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25964.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28936.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5543822.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             70721700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37585680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           423045000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          150048900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1063941840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3469888110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2254535040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7469766270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.112793                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5810415000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    450060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7220113000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             73442040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39035370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           425236980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          153421020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1063941840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4252372140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1595601120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7603050510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.999917                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4090251000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    450060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8940277000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706495                       # number of overall hits
system.cpu.icache.overall_hits::total         1706495                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          734                       # number of overall misses
system.cpu.icache.overall_misses::total           734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52377500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52377500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52377500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52377500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1707229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1707229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1707229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1707229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71358.991826                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71358.991826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71358.991826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71358.991826                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu.icache.writebacks::total               299                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          734                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          734                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          734                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          734                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51643500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51643500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70358.991826                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70358.991826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70358.991826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70358.991826                       # average overall mshr miss latency
system.cpu.icache.replacements                    299                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706495                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52377500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52377500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1707229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1707229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71358.991826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71358.991826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70358.991826                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70358.991826                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.382213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1707229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2325.925068                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.382213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.811293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3415192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3415192                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7539885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7539885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7539978                       # number of overall hits
system.cpu.dcache.overall_hits::total         7539978                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       120839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       199436                       # number of overall misses
system.cpu.dcache.overall_misses::total        199436                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9815345500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9815345500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9815345500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9815345500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7660724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7660724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7739414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7739414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015774                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025769                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025769                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81226.636268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81226.636268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49215.515253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49215.515253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70617                       # number of writebacks
system.cpu.dcache.writebacks::total             70617                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40037                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40037                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       120110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       120110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6570214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6570214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9630884000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9630884000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81312.517017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81312.517017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80183.864791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80183.864791                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5837674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5837674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12056                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12056                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    799614000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    799614000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5849730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5849730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66324.983411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66324.983411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    709087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    709087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67435.758440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67435.758440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1702211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1702211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9015731500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9015731500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82878.128936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82878.128936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        38496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        38496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5861127000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5861127000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83388.492893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83388.492893                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3060670000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3060670000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77863.793630                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77863.793630                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           929.630180                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7660164                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            120110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.776238                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   929.630180                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.907842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.907842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          583                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15599090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15599090                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13480588000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
