---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_8192_nprobe_17_OPQ_1
  # nprobe: 17
  # QPS 5534.471853257432
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 144.0
  #         FF: 69149
  #         LUT: 53850
  #         DSP48E: 348
  #         
  # QPS: 6368.267831149928
  # Cycles per query: 21984
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 6
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 3428.19
  #         LUT: 3717.33
  #         DSP48E: 0
  #         
  # QPS: 8530.863445250137
  # Cycles per query: 16411
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 220.0
  #         URAM: 160
  #         FF: 45764
  #         LUT: 33940
  #         DSP48E: 216
  #         
  # QPS: 6527.4151436031325
  # Cycles per query: 21448
  # PE_NUM_TABLE_CONSTRUCTION: 4
  # Stage 5:
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 252.0
  #         URAM: 0.0
  #         FF: 70572.0
  #         LUT: 65656.0
  #         DSP48E: 360.0
  #         
  # QPS: 5534.471853257432
  # Cycles per query: 25296
  # HBM_CHANNEL_NUM: 12
  # STAGE5_COMP_PE_NUM: 12
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 50.0
  #         URAM: 0
  #         FF: 249837.5
  #         LUT: 272062.5
  #         DSP48E: 0
  #         
  # QPS: 7102.272727272727
  # Cycles per query: 19712
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 644708
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 1001.0
  #         URAM: 304.0
  #         FF: 765553.69
  #         LUT: 625138.8300000001
  #         DSP48E: 948.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 561.0
  #         URAM: 304.0
  #         FF: 441409.69
  #         LUT: 431377.83
  #         DSP48E: 944.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '3.856382978723404%', 'FF': '2.6520695262641136%', 'LUT': '4.1306148748159055%', 'URAM': '15.0%'}
  # Stage 3: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '0.0%', 'FF': '0.13148126840942564%', 'LUT': '0.28514129234167895%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '5.4563492063492065%', 'DSP48E': '2.393617021276596%', 'FF': '1.755185321551301%', 'LUT': '2.6033996072655867%', 'URAM': '16.666666666666664%'}
  # Stage 5: {'BRAM_18K': '6.25%', 'DSP48E': '3.9893617021276597%', 'FF': '2.7066458026509572%', 'LUT': '5.036205203730977%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '1.2400793650793651%', 'DSP48E': '0.0%', 'FF': '9.58201015586647%', 'LUT': '20.868809830633282%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '6.59536541889483%', 'DSP48E': '2.11864406779661%', 'FF': '0.6023882257772819%', 'LUT': '0.4988666200115105%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.4988666200115105%
  # Stage 2: {'BRAM_18K': '0.17825311942959002%', 'DSP48E': '36.86440677966102%', 'FF': '15.66549207381469%', 'LUT': '12.48325626748134%', 'URAM': '47.368421052631575%'}
  # LUT only:
  # Stage 2: 12.48325626748134%
  # Stage 3: {'BRAM_18K': '0.17825311942959002%', 'DSP48E': '0.0%', 'FF': '0.7766458411912072%', 'LUT': '0.8617341322339166%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.8617341322339166%
  # Stage 4: {'BRAM_18K': '39.21568627450981%', 'DSP48E': '22.88135593220339%', 'FF': '10.367692653054354%', 'LUT': '7.8678127709993815%', 'URAM': '52.63157894736842%'}
  # LUT only:
  # Stage 4: 7.8678127709993815%
  # Stage 5: {'BRAM_18K': '44.919786096256686%', 'DSP48E': '38.13559322033898%', 'FF': '15.987868322510094%', 'LUT': '15.220068217228503%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 15.220068217228503%
  # Stage 6: {'BRAM_18K': '8.9126559714795%', 'DSP48E': '0.0%', 'FF': '56.59991288365237%', 'LUT': '63.06826199204535%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 63.06826199204535%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '24.82638888888889%', 'DSP48E': '10.50531914893617%', 'FF': '29.361257747299952%', 'LUT': '47.951861653166425%', 'URAM': '31.666666666666664%'}


  # Constants
  NLIST: 8192
  NPROBE: 17
  D: 128
  M: 16
  K: 256
  TOPK: 50

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 6

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 4

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 12 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 12

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
