{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693122415155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693122415156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 08:46:55 2023 " "Processing started: Sun Aug 27 08:46:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693122415156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122415156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122415156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693122415496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693122415496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifty_mhz_1hz_2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifty_mhz_1hz_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifty_mhz_1hz_2hz-converter " "Found design unit 1: fifty_mhz_1hz_2hz-converter" {  } { { "fifty_mhz_1hz_2hz.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/fifty_mhz_1hz_2hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426794 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifty_mhz_1hz_2hz " "Found entity 1: fifty_mhz_1hz_2hz" {  } { { "fifty_mhz_1hz_2hz.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/fifty_mhz_1hz_2hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_incrementer-logic " "Found design unit 1: time_incrementer-logic" {  } { { "time_incrementer.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426795 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_incrementer " "Found entity 1: time_incrementer" {  } { { "time_incrementer.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalClock-logic " "Found design unit 1: DigitalClock-logic" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426797 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-decode " "Found design unit 1: seven_seg-decode" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426798 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_indicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file second_indicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second_indicator-controller " "Found design unit 1: second_indicator-controller" {  } { { "second_indicator.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/second_indicator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426799 ""} { "Info" "ISGN_ENTITY_NAME" "1 second_indicator " "Found entity 1: second_indicator" {  } { { "second_indicator.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/second_indicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hour_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_controller-controller " "Found design unit 1: hour_controller-controller" {  } { { "hour_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426800 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_controller " "Found entity 1: hour_controller" {  } { { "hour_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minute_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute_controller-controller " "Found design unit 1: minute_controller-controller" {  } { { "minute_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426801 ""} { "Info" "ISGN_ENTITY_NAME" "1 minute_controller " "Found entity 1: minute_controller" {  } { { "minute_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_select-selector " "Found design unit 1: mux_select-selector" {  } { { "mux_select.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/mux_select.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426802 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_select " "Found entity 1: mux_select" {  } { { "mux_select.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/mux_select.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693122426802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122426802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693122426848 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "minute_tens DigitalClock.vhd(75) " "VHDL Signal Declaration warning at DigitalClock.vhd(75): used implicit default value for signal \"minute_tens\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693122426855 "|DigitalClock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "minute_unit DigitalClock.vhd(75) " "VHDL Signal Declaration warning at DigitalClock.vhd(75): used implicit default value for signal \"minute_unit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693122426855 "|DigitalClock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hour_tens DigitalClock.vhd(75) " "VHDL Signal Declaration warning at DigitalClock.vhd(75): used implicit default value for signal \"hour_tens\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693122426855 "|DigitalClock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hour_unit DigitalClock.vhd(75) " "VHDL Signal Declaration warning at DigitalClock.vhd(75): used implicit default value for signal \"hour_unit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693122426855 "|DigitalClock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore DigitalClock.vhd(82) " "Verilog HDL or VHDL warning at DigitalClock.vhd(82): object \"ignore\" assigned a value but never read" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693122426856 "|DigitalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:hour_tens_seg " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:hour_tens_seg\"" {  } { { "DigitalClock.vhd" "hour_tens_seg" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693122426902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_incrementer time_incrementer:t_incrementer " "Elaborating entity \"time_incrementer\" for hierarchy \"time_incrementer:t_incrementer\"" {  } { { "DigitalClock.vhd" "t_incrementer" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693122426906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_controller time_incrementer:t_incrementer\|hour_controller:hr_controller " "Elaborating entity \"hour_controller\" for hierarchy \"time_incrementer:t_incrementer\|hour_controller:hr_controller\"" {  } { { "time_incrementer.vhd" "hr_controller" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693122426910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_controller time_incrementer:t_incrementer\|minute_controller:min_controller " "Elaborating entity \"minute_controller\" for hierarchy \"time_incrementer:t_incrementer\|minute_controller:min_controller\"" {  } { { "time_incrementer.vhd" "min_controller" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693122426912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifty_mhz_1hz_2hz fifty_mhz_1hz_2hz:one_hz " "Elaborating entity \"fifty_mhz_1hz_2hz\" for hierarchy \"fifty_mhz_1hz_2hz:one_hz\"" {  } { { "DigitalClock.vhd" "one_hz" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693122426914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_indicator second_indicator:s_ind " "Elaborating entity \"second_indicator\" for hierarchy \"second_indicator:s_ind\"" {  } { { "DigitalClock.vhd" "s_ind" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693122426916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select mux_select:min_select " "Elaborating entity \"mux_select\" for hierarchy \"mux_select:min_select\"" {  } { { "DigitalClock.vhd" "min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693122426918 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426941 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426941 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426941 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426941 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426941 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select tens_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"tens_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "mux_select:min_select unit_out Input Output " "Port direction mismatch for entity \"mux_select:min_select\" at port \"unit_out\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "DigitalClock.vhd" "mux_select:min_select" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 125 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1693122426942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693122426958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693122427065 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 27 08:47:07 2023 " "Processing ended: Sun Aug 27 08:47:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693122427065 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693122427065 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693122427065 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122427065 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693122427743 ""}
