module gates(y,a,b);
  input a,b;
  output reg y;
  always @(*) 
    begin
      y = a ~| b;
    end
endmodule
