INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:37:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.449ns  (required time - arrival time)
  Source:                 buffer34/outs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer41/dataReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.085ns (27.858%)  route 2.810ns (72.142%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1388, unset)         0.508     0.508    buffer34/clk
    SLICE_X16Y165        FDRE                                         r  buffer34/outs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer34/outs_reg[15]/Q
                         net (fo=1, routed)           0.495     1.257    cmpi4/transmitValue_reg_i_2_0[15]
    SLICE_X13Y164        LUT6 (Prop_lut6_I1_O)        0.043     1.300 r  cmpi4/transmitValue_i_14/O
                         net (fo=1, routed)           0.000     1.300    cmpi4/transmitValue_i_14_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.557 r  cmpi4/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.557    cmpi4/transmitValue_reg_i_6_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     1.664 f  cmpi4/transmitValue_reg_i_2/CO[2]
                         net (fo=9, routed)           0.372     2.036    buffer80/fifo/result[0]
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.123     2.159 f  buffer80/fifo/fullReg_i_5__11/O
                         net (fo=2, routed)           0.225     2.384    buffer80/fifo/fullReg_i_5__11_n_0
    SLICE_X14Y170        LUT6 (Prop_lut6_I1_O)        0.043     2.427 f  buffer80/fifo/Empty_i_2__2/O
                         net (fo=6, routed)           0.341     2.769    buffer60/control/transmitValue_i_3__35_0
    SLICE_X16Y167        LUT6 (Prop_lut6_I3_O)        0.043     2.812 f  buffer60/control/transmitValue_i_3__37/O
                         net (fo=3, routed)           0.170     2.981    buffer60/control/cmpi4_result_ready
    SLICE_X16Y166        LUT4 (Prop_lut4_I2_O)        0.043     3.024 f  buffer60/control/transmitValue_i_3__35/O
                         net (fo=1, routed)           0.095     3.119    buffer60/control/transmitValue_i_3__35_n_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I1_O)        0.043     3.162 f  buffer60/control/transmitValue_i_2__62/O
                         net (fo=2, routed)           0.101     3.263    fork18/control/generateBlocks[3].regblock/addi4_result_ready
    SLICE_X16Y166        LUT3 (Prop_lut3_I1_O)        0.043     3.306 r  fork18/control/generateBlocks[3].regblock/fullReg_i_5__2/O
                         net (fo=6, routed)           0.493     3.799    buffer68/control/fullReg_reg_rep__0_0
    SLICE_X14Y173        LUT5 (Prop_lut5_I2_O)        0.043     3.842 r  buffer68/control/dataReg[31]_i_2__0/O
                         net (fo=1, routed)           0.258     4.100    buffer39/control/anyBlockStop
    SLICE_X15Y176        LUT3 (Prop_lut3_I1_O)        0.043     4.143 r  buffer39/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.260     4.403    buffer41/E[0]
    SLICE_X15Y178        FDRE                                         r  buffer41/dataReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1388, unset)         0.483     3.183    buffer41/clk
    SLICE_X15Y178        FDRE                                         r  buffer41/dataReg_reg[15]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X15Y178        FDRE (Setup_fdre_C_CE)      -0.194     2.953    buffer41/dataReg_reg[15]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 -1.449    




