#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jul 17 10:30:42 2025
# Process ID         : 43923
# Current directory  : /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1
# Command line       : vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper.vdi
# Journal file       : /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/vivado.jou
# Running On         : nehaal-raj-Inspiron-15-5518
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 1996.871 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16500 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20795 MB
# Available Virtual  : 13573 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nehaal-raj/vivado_projects/Vivado+Vitis/redpitaya_guide/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nehaal-raj/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_control_acc_0_0/system_Counter_control_acc_0_0.dcp' for cell 'system_i/Acc_to_PS/Counter_control_acc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1.dcp' for cell 'system_i/Acc_to_PS/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_1_1/system_blk_mem_gen_1_1.dcp' for cell 'system_i/Acc_to_PS/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ACC_0_0/system_ACC_0_0.dcp' for cell 'system_i/Accumalator/ACC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_CE_delay_0_0/system_CE_delay_0_0.dcp' for cell 'system_i/Accumalator/CE_delay_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_MUX_0_0/system_MUX_0_0.dcp' for cell 'system_i/Accumalator/MUX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Mag_delay_0_0/system_Mag_delay_0_0.dcp' for cell 'system_i/Accumalator/Mag_delay_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2.dcp' for cell 'system_i/Accumalator/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_addsub_0_1/system_c_addsub_0_1.dcp' for cell 'system_i/Accumalator/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_0_2/system_c_counter_binary_0_2.dcp' for cell 'system_i/Accumalator/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_1_1/system_c_counter_binary_1_1.dcp' for cell 'system_i/Accumalator/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_2_0/system_c_counter_binary_2_0.dcp' for cell 'system_i/Accumalator/c_counter_binary_2'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_control_1_0/system_Counter_control_1_0.dcp' for cell 'system_i/BRAM_Control/Counter_control_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_1/system_blk_mem_gen_0_1.dcp' for cell 'system_i/BRAM_Control/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_0_0/system_c_counter_binary_0_0.dcp' for cell 'system_i/BRAM_Control/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_sign_extension_0_0/system_sign_extension_0_0.dcp' for cell 'system_i/DataAcquisition/sign_extension_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Mag_valid_0_0/system_Mag_valid_0_0.dcp' for cell 'system_i/FFT/Mag_valid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_addsub_0_0/system_c_addsub_0_0.dcp' for cell 'system_i/FFT/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_mult_gen_0_1/system_mult_gen_0_1.dcp' for cell 'system_i/FFT/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_mult_gen_0_2/system_mult_gen_0_2.dcp' for cell 'system_i/FFT/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_xfft_0_0/system_xfft_0_0.dcp' for cell 'system_i/FFT/xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/PS7/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.dcp' for cell 'system_i/PS7/rst_ps7_0_125M1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_xbar_0/system_ps7_0_axi_periph_imp_xbar_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_1/system_ps7_0_axi_periph_imp_auto_pc_1.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_enable_fft_0_0/system_Counter_enable_fft_0_0.dcp' for cell 'system_i/T_last_CE_gen/Counter_enable_fft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_1_0/system_c_counter_binary_1_0.dcp' for cell 'system_i/T_last_CE_gen/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_counter_buffer_fft_0_0/system_counter_buffer_fft_0_0.dcp' for cell 'system_i/T_last_CE_gen/counter_buffer_fft_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1550.887 ; gain = 0.000 ; free physical = 1628 ; free virtual = 12479
INFO: [Netlist 29-17] Analyzing 529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_2/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_1/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-1687] 31 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.320 ; gain = 0.000 ; free physical = 1506 ; free virtual = 12357
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

47 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.320 ; gain = 420.309 ; free physical = 1506 ; free virtual = 12357
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1896.570 ; gain = 96.250 ; free physical = 1462 ; free virtual = 12313

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23294db1c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2328.430 ; gain = 431.859 ; free physical = 1058 ; free virtual = 11911

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 23294db1c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 729 ; free virtual = 11580

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23294db1c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 729 ; free virtual = 11580
Phase 1 Initialization | Checksum: 23294db1c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 729 ; free virtual = 11580

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23294db1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 729 ; free virtual = 11580

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23294db1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 728 ; free virtual = 11579
Phase 2 Timer Update And Timing Data Collection | Checksum: 23294db1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 728 ; free virtual = 11579

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 196afbef4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 728 ; free virtual = 11579
Retarget | Checksum: 196afbef4
INFO: [Opt 31-389] Phase Retarget created 153 cells and removed 190 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
Phase 4 Constant propagation | Checksum: 1ac27763f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 728 ; free virtual = 11579
Constant propagation | Checksum: 1ac27763f
INFO: [Opt 31-389] Phase Constant propagation created 218 cells and removed 633 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 728 ; free virtual = 11579
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 728 ; free virtual = 11579
Phase 5 Sweep | Checksum: 1b4328fff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2666.234 ; gain = 0.000 ; free physical = 728 ; free virtual = 11579
Sweep | Checksum: 1b4328fff
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 648 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b4328fff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.250 ; gain = 32.016 ; free physical = 726 ; free virtual = 11577
BUFG optimization | Checksum: 1b4328fff
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b7940ce5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.250 ; gain = 32.016 ; free physical = 726 ; free virtual = 11577
Shift Register Optimization | Checksum: 1b7940ce5
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 4 pins
Phase 8 Post Processing Netlist | Checksum: 22d34ad1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.250 ; gain = 32.016 ; free physical = 727 ; free virtual = 11578
Post Processing Netlist | Checksum: 22d34ad1a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24b22b6ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.250 ; gain = 32.016 ; free physical = 724 ; free virtual = 11577

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2698.250 ; gain = 0.000 ; free physical = 724 ; free virtual = 11577
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24b22b6ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.250 ; gain = 32.016 ; free physical = 724 ; free virtual = 11577
Phase 9 Finalization | Checksum: 24b22b6ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.250 ; gain = 32.016 ; free physical = 724 ; free virtual = 11577
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             153  |             190  |                                             27  |
|  Constant propagation         |             218  |             633  |                                             27  |
|  Sweep                        |               0  |             648  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               6  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24b22b6ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.250 ; gain = 32.016 ; free physical = 724 ; free virtual = 11577

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 3 Total Ports: 30
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 24a8d770a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 529 ; free virtual = 11381
Ending Power Optimization Task | Checksum: 24a8d770a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3033.297 ; gain = 335.047 ; free physical = 529 ; free virtual = 11381

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2cbd49e9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 526 ; free virtual = 11379
Ending Final Cleanup Task | Checksum: 2cbd49e9d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 526 ; free virtual = 11379

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 526 ; free virtual = 11379
Ending Netlist Obfuscation Task | Checksum: 2cbd49e9d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 526 ; free virtual = 11379
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3033.297 ; gain = 1232.977 ; free physical = 526 ; free virtual = 11379
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 525 ; free virtual = 11378
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 525 ; free virtual = 11378
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 524 ; free virtual = 11380
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 524 ; free virtual = 11380
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 524 ; free virtual = 11380
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 523 ; free virtual = 11380
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 523 ; free virtual = 11380
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraNetDelay_high' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 11375
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f6f00a81

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 11375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 11375

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136a29e14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 11376

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 296684e00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 11373

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 296684e00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 11373
Phase 1 Placer Initialization | Checksum: 296684e00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 11373

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4d00dbb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 547 ; free virtual = 11402

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27d85e8bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 546 ; free virtual = 11401

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22e89170b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 546 ; free virtual = 11401

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2f301ac18

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 567 ; free virtual = 11422

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2dc9c164e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 562 ; free virtual = 11419

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 206 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 6, total 10, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 100 nets or LUTs. Breaked 10 LUTs, combined 90 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 54 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 568 ; free virtual = 11425

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |             90  |                   100  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |             90  |                   100  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 27c446783

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 568 ; free virtual = 11425
Phase 2.5 Global Place Phase2 | Checksum: 2901f9a2d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 567 ; free virtual = 11425
Phase 2 Global Placement | Checksum: 2901f9a2d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 567 ; free virtual = 11425

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2ef86659e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 567 ; free virtual = 11424

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2435a72c9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 566 ; free virtual = 11424

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2935afec5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 568 ; free virtual = 11424

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6e468e5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 568 ; free virtual = 11424

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d9466b2f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 561 ; free virtual = 11419

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f2406325

Time (s): cpu = 00:00:58 ; elapsed = 00:00:17 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 565 ; free virtual = 11420

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e197e37b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:17 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 565 ; free virtual = 11420

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 318db40d2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:17 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 565 ; free virtual = 11420

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 25765232b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 564 ; free virtual = 11419
Phase 3 Detail Placement | Checksum: 25765232b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 564 ; free virtual = 11419

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1428414dc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.088 | TNS=-239.089 |
Phase 1 Physical Synthesis Initialization | Checksum: 10ea7807d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 556 ; free virtual = 11414
INFO: [Place 46-33] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f0e505ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 556 ; free virtual = 11414
Phase 4.1.1.1 BUFG Insertion | Checksum: 1428414dc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 556 ; free virtual = 11414

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.027. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f79f5f17

Time (s): cpu = 00:02:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394

Time (s): cpu = 00:02:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394
Phase 4.1 Post Commit Optimization | Checksum: f79f5f17

Time (s): cpu = 00:02:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f79f5f17

Time (s): cpu = 00:02:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f79f5f17

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394
Phase 4.3 Placer Reporting | Checksum: f79f5f17

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 144789245

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394
Ending Placer Task | Checksum: 11b301712

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394
125 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 538 ; free virtual = 11394
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 523 ; free virtual = 11379
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 494 ; free virtual = 11350
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 506 ; free virtual = 11367
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11360
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11360
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11360
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11361
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 479 ; free virtual = 11354
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 479 ; free virtual = 11354
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 482 ; free virtual = 11345
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.80s |  WALL: 1.15s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 482 ; free virtual = 11345

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.027 | TNS=-231.769 |
Phase 1 Physical Synthesis Initialization | Checksum: 234522f04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 482 ; free virtual = 11343

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 234522f04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 482 ; free virtual = 11343
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.027 | TNS=-231.769 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 234522f04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 483 ; free virtual = 11344

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 35 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-663] Processed net system_i/FFT/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/P[14].  Re-placed instance system_i/FFT/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/d1.dout_i_reg[14]
INFO: [Physopt 32-661] Optimized 17 nets.  Re-placed 17 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 17 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-224.834 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11346
Phase 4 Single Cell Placement Optimization | Checksum: 17a593ff4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11346

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 17a593ff4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11346

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 481 ; free virtual = 11344
Phase 6 Rewire | Checksum: 17a593ff4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 481 ; free virtual = 11344

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 481 ; free virtual = 11344
Phase 7 Critical Cell Optimization | Checksum: 17a593ff4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 481 ; free virtual = 11344

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 17a593ff4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 481 ; free virtual = 11344

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-221.251 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349
Phase 9 Single Cell Placement Optimization | Checksum: 1d4cf1458

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 1d4cf1458

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349
Phase 11 Rewire | Checksum: 1d4cf1458

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 14 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349
Phase 12 Critical Cell Optimization | Checksum: 1d4cf1458

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1d4cf1458

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11349

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1d4cf1458

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 486 ; free virtual = 11350

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353
Phase 15 Single Cell Placement Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353
Phase 17 Rewire | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 491 ; free virtual = 11353

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11349
Phase 29 Single Cell Placement Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11349

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11349

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 22ba8035d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 487 ; free virtual = 11349

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-221.251 |
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-735] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.964 | TNS=-218.827 |
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.964 | TNS=-218.827 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 488 ; free virtual = 11350
Phase 32 Critical Path Optimization | Checksum: 18ad94973

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 488 ; free virtual = 11350

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.964 | TNS=-218.827 |
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.964 | TNS=-218.827 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 489 ; free virtual = 11352
Phase 33 Critical Path Optimization | Checksum: 18ad94973

Time (s): cpu = 00:01:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 489 ; free virtual = 11352

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 18ad94973

Time (s): cpu = 00:01:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 489 ; free virtual = 11352
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 489 ; free virtual = 11352
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.964 | TNS=-218.827 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.016  |         17.684  |            0  |              0  |                    18  |           0  |           4  |  00:00:05  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.047  |          2.424  |            0  |              0  |                     2  |           0  |           2  |  00:00:07  |
|  Total                   |          0.063  |         20.108  |            0  |              0  |                    20  |           0  |          33  |  00:00:13  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 489 ; free virtual = 11352
Ending Physical Synthesis Task | Checksum: 224afcb59

Time (s): cpu = 00:01:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 489 ; free virtual = 11352
INFO: [Common 17-83] Releasing license: Implementation
436 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 489 ; free virtual = 11352
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 485 ; free virtual = 11351
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 470 ; free virtual = 11347
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 470 ; free virtual = 11347
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 470 ; free virtual = 11348
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 462 ; free virtual = 11341
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 462 ; free virtual = 11342
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 462 ; free virtual = 11342
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a9fe2a58 ConstDB: 0 ShapeSum: 3c34b5ba RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 8dd945b8 | NumContArr: 8c8664be | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29fb19fb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 475 ; free virtual = 11342

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29fb19fb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 475 ; free virtual = 11342

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29fb19fb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 475 ; free virtual = 11342
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bb664df7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 465 ; free virtual = 11334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.094 | TNS=-233.513| WHS=-0.335 | THS=-237.073|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000422297 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10681
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10681
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23e1286b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 460 ; free virtual = 11329

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23e1286b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 460 ; free virtual = 11329

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2826428ed

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 462 ; free virtual = 11329
Phase 4 Initial Routing | Checksum: 2826428ed

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 462 ; free virtual = 11329

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 766
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.174 | TNS=-1411.952| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a3dfc2e8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 443 ; free virtual = 11309

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.174 | TNS=-1252.582| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 3115d690e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 443 ; free virtual = 11310
Phase 5 Rip-up And Reroute | Checksum: 3115d690e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 443 ; free virtual = 11310

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c6810b68

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 444 ; free virtual = 11311
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.025 | TNS=-1209.889| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2f6462651

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 444 ; free virtual = 11311

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2f6462651

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 444 ; free virtual = 11311
Phase 6 Delay and Skew Optimization | Checksum: 2f6462651

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 444 ; free virtual = 11311

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.025 | TNS=-1209.889| WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 33e9a8aa0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 440 ; free virtual = 11309
Phase 7 Post Hold Fix | Checksum: 33e9a8aa0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 440 ; free virtual = 11309

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 33e9a8aa0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 440 ; free virtual = 11309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.025 | TNS=-1209.889| WHS=0.020  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 33e9a8aa0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 440 ; free virtual = 11309

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.34291 %
  Global Horizontal Routing Utilization  = 6.38764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 33e9a8aa0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 440 ; free virtual = 11309

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 33e9a8aa0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 440 ; free virtual = 11309

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 27d5268fb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 435 ; free virtual = 11304

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 435 ; free virtual = 11304
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.061. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 728f4a77

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 421 ; free virtual = 11288
Phase 12 Incr Placement Change | Checksum: 728f4a77

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 417 ; free virtual = 11286

Phase 13 Build RT Design
Checksum: PlaceDB: 4d61910a ConstDB: 0 ShapeSum: 5fa1e73 RouteDB: 1f339afa
Post Restoration Checksum: NetGraph: 1493f54f | NumContArr: 4e3ff067 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 1e825daf0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 424 ; free virtual = 11293

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 1e825daf0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 424 ; free virtual = 11293

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2cc762489

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 424 ; free virtual = 11293
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 2387af020

Time (s): cpu = 00:01:55 ; elapsed = 00:01:05 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 454 ; free virtual = 11321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.174 | TNS=-1054.059| WHS=-0.335 | THS=-232.441|


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.30293 %
  Global Horizontal Routing Utilization  = 6.32261 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 356
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 267
  Number of Partially Routed Nets     = 89
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 264086e49

Time (s): cpu = 00:01:59 ; elapsed = 00:01:06 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 429 ; free virtual = 11311

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 264086e49

Time (s): cpu = 00:01:59 ; elapsed = 00:01:06 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 429 ; free virtual = 11311

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 27b7b78f2

Time (s): cpu = 00:01:59 ; elapsed = 00:01:06 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 429 ; free virtual = 11314
Phase 16 Initial Routing | Checksum: 27b7b78f2

Time (s): cpu = 00:01:59 ; elapsed = 00:01:06 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 429 ; free virtual = 11314

Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.174 | TNS=-531.563| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 2beef7e21

Time (s): cpu = 00:02:08 ; elapsed = 00:01:10 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 431 ; free virtual = 11299

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.042 | TNS=-521.488| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 22ef64342

Time (s): cpu = 00:02:09 ; elapsed = 00:01:11 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 431 ; free virtual = 11299

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.042 | TNS=-521.488| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 2699fa5e1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:11 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 431 ; free virtual = 11299
Phase 17 Rip-up And Reroute | Checksum: 2699fa5e1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:11 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 431 ; free virtual = 11299

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 236eb6e6d

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 433 ; free virtual = 11303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.893 | TNS=-498.490| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 2baeae532

Time (s): cpu = 00:02:13 ; elapsed = 00:01:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11307

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 2baeae532

Time (s): cpu = 00:02:13 ; elapsed = 00:01:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11307
Phase 18 Delay and Skew Optimization | Checksum: 2baeae532

Time (s): cpu = 00:02:13 ; elapsed = 00:01:12 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11307

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.888 | TNS=-498.165| WHS=0.020  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 204ca4c00

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11307
Phase 19 Post Hold Fix | Checksum: 204ca4c00

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11307

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 204ca4c00

Time (s): cpu = 00:02:19 ; elapsed = 00:01:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.888 | TNS=-498.165| WHS=0.020  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 204ca4c00

Time (s): cpu = 00:02:19 ; elapsed = 00:01:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11305

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.61219 %
  Global Horizontal Routing Utilization  = 6.80147 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 204ca4c00

Time (s): cpu = 00:02:19 ; elapsed = 00:01:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11305

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 204ca4c00

Time (s): cpu = 00:02:19 ; elapsed = 00:01:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11305

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 251807f50

Time (s): cpu = 00:02:20 ; elapsed = 00:01:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11305

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 251807f50

Time (s): cpu = 00:02:20 ; elapsed = 00:01:14 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 437 ; free virtual = 11305

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.889 | TNS=-497.776| WHS=0.021  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 30b6dc600

Time (s): cpu = 00:02:27 ; elapsed = 00:01:16 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 438 ; free virtual = 11306
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 75.6 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 1a15fc3fe

Time (s): cpu = 00:02:27 ; elapsed = 00:01:16 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 438 ; free virtual = 11306
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a15fc3fe

Time (s): cpu = 00:02:28 ; elapsed = 00:01:16 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 438 ; free virtual = 11306

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
459 Infos, 71 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:16 . Memory (MB): peak = 3033.297 ; gain = 0.000 ; free physical = 438 ; free virtual = 11306
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
479 Infos, 71 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 3034.828 ; gain = 1.531 ; free physical = 361 ; free virtual = 11244
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3034.828 ; gain = 0.000 ; free physical = 358 ; free virtual = 11244
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3034.828 ; gain = 0.000 ; free physical = 342 ; free virtual = 11239
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.828 ; gain = 0.000 ; free physical = 342 ; free virtual = 11239
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3034.828 ; gain = 0.000 ; free physical = 339 ; free virtual = 11238
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3034.828 ; gain = 0.000 ; free physical = 339 ; free virtual = 11239
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3034.828 ; gain = 0.000 ; free physical = 336 ; free virtual = 11238
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3034.828 ; gain = 0.000 ; free physical = 336 ; free virtual = 11238
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 10:34:23 2025...
