#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 25 15:31:41 2022
# Process ID: 54797
# Current directory: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip
# Command line: vivado
# Log file: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.log
# Journal file: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.jou
# Running On: khyber, OS: Linux, CPU Frequency: 2842.767 MHz, CPU Physical cores: 32, Host memory: 540770 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_fixed.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_msb_extend.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash_bank.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keymgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keymgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/flash_phy_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/rom_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/flash_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_staterd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/flash_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_cmd_intg_chk.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_filter_ctr.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv] -no_script -reset -force -quiet
remove_files  {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sync.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv
set_property strategy Flow_AreaOptimized_high [get_runs synth_1]
launch_runs synth_1 -jobs 36
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Apr 25 15:40:27 2022] Launched synth_1...
Run output will be captured here: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1/project_1.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8193.121 ; gain = 0.000 ; free physical = 78554 ; free virtual = 413262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
ERROR: [Synth 8-439] module 'prim_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:52]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
ERROR: [Synth 8-6156] failed synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:33]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8193.121 ; gain = 0.000 ; free physical = 78587 ; free virtual = 413311
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8250.203 ; gain = 0.000 ; free physical = 75358 ; free virtual = 412947
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
ERROR: [Synth 8-439] module 'prim_generic_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:32]
	Parameter ResetValue bound to: 1'b0 
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
ERROR: [Synth 8-478] no matching signal 'p_0' for .* connection [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:32]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:33]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8250.203 ; gain = 0.000 ; free physical = 75432 ; free virtual = 413029
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 5 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8312.254 ; gain = 0.000 ; free physical = 73409 ; free virtual = 412771
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
ERROR: [Synth 8-439] module 'prim_generic_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:25]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
ERROR: [Synth 8-6156] failed synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:33]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8312.254 ; gain = 0.000 ; free physical = 73458 ; free virtual = 412824
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 5 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8348.305 ; gain = 0.000 ; free physical = 72468 ; free virtual = 412644
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291]
INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
	Parameter NonLinearOut bound to: 1'b1 
ERROR: [Synth 8-439] module 'prim_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:47]
	Parameter Width bound to: 32'b00000000000000000000000010000010 
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:39]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:33]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8348.305 ; gain = 0.000 ; free physical = 72417 ; free virtual = 412594
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 5 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv
WARNING: [filemgmt 56-12] File '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8384.320 ; gain = 0.000 ; free physical = 72449 ; free virtual = 412665
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291]
INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
	Parameter NonLinearOut bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 130 - type: integer 
ERROR: [Synth 8-439] module 'prim_generic_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:31]
ERROR: [Synth 8-478] no matching signal 'p_0' for .* connection [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:39]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:33]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8384.320 ; gain = 0.000 ; free physical = 72493 ; free virtual = 412713
---------------------------------------------------------------------------------
RTL Elaboration failed
21 Infos, 6 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8442.102 ; gain = 34.754 ; free physical = 72037 ; free virtual = 412627
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291]
INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
	Parameter NonLinearOut bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:49]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28]
	Parameter StatePermEn bound to: 1 - type: integer 
	Parameter StatePerm bound to: 32'sb10001111010011101101001100101011 
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter CustomCoeffs bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter MaxLenSVA bound to: 1'b1 
	Parameter LockupSVA bound to: 1'b1 
	Parameter ExtSeedSVA bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:79]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:49]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'prim_double_lfsr' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
ERROR: [Synth 8-439] module 'prim_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:25]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
ERROR: [Synth 8-6156] failed synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:33]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8442.105 ; gain = 34.758 ; free physical = 72089 ; free virtual = 412679
---------------------------------------------------------------------------------
RTL Elaboration failed
30 Infos, 14 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv
WARNING: [filemgmt 56-12] File '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8486.125 ; gain = 0.000 ; free physical = 72006 ; free virtual = 412613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291]
INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
	Parameter NonLinearOut bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:49]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28]
	Parameter StatePermEn bound to: 1 - type: integer 
	Parameter StatePerm bound to: 32'sb10001111010011101101001100101011 
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter CustomCoeffs bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter MaxLenSVA bound to: 1'b1 
	Parameter LockupSVA bound to: 1'b1 
	Parameter ExtSeedSVA bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:79]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:49]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'prim_double_lfsr' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:436]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:445]
INFO: [Synth 8-6155] done synthesizing module 'kmac_entropy' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:388]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:577]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:663]
INFO: [Synth 8-6157] synthesizing module 'kmac_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:8]
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326]
INFO: [Synth 8-6157] synthesizing module 'prim_slicer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000001000101000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized1' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:211]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:295]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:406]
INFO: [Synth 8-6155] done synthesizing module 'kmac_core' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'sha3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10]
	Parameter EnMasking bound to: 1'b1 
	Parameter ReuseShare bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:170]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:222]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:291]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:310]
INFO: [Synth 8-6157] synthesizing module 'sha3pad' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:8]
	Parameter EnMasking bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:631]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:211]
INFO: [Synth 8-6157] synthesizing module 'prim_slicer__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000000101110000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:507]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:540]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:553]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:566]
INFO: [Synth 8-6155] done synthesizing module 'sha3pad' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:8]
INFO: [Synth 8-6157] synthesizing module 'keccak_round' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000011001000000 
	Parameter DInWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter EnMasking bound to: 1'b1 
	Parameter ReuseShare bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized6' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized3' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:220]
INFO: [Synth 8-6157] synthesizing module 'keccak_2share' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:8]
	Parameter Width bound to: 32'sb00000000000000000000011001000000 
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98]
INFO: [Synth 8-6157] synthesizing module 'prim_dom_and_2share' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27]
	Parameter DW bound to: 32'sb00000000000000000000000101000000 
	Parameter EnNegedge bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_dom_and_2share' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27]
WARNING: [Synth 8-5856] 3D RAM state_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'keccak_2share' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b0 
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:9]
WARNING: [Synth 8-3848] Net sha3pad_state_error in module/entity sha3 does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:130]
WARNING: [Synth 8-3848] Net msg_count_error in module/entity sha3 does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'sha3' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10]
ERROR: [Synth 8-439] module 'tlul_adapter_sram' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:841]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 32'sb00000000000000000000000000000001 
	Parameter ErrOnRead bound to: 32'sb00000000000000000000000000000001 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:33]
ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8486.129 ; gain = 0.004 ; free physical = 72029 ; free virtual = 412635
---------------------------------------------------------------------------------
RTL Elaboration failed
133 Infos, 24 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv
WARNING: [filemgmt 56-12] File '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: kmac
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:374]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 67585 ; free virtual = 413633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15]
INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291]
INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
	Parameter NonLinearOut bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:49]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28]
	Parameter StatePermEn bound to: 1 - type: integer 
	Parameter StatePerm bound to: 32'sb10001111010011101101001100101011 
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter CustomCoeffs bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter MaxLenSVA bound to: 1'b1 
	Parameter LockupSVA bound to: 1'b1 
	Parameter ExtSeedSVA bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:79]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:49]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'prim_double_lfsr' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:436]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:445]
INFO: [Synth 8-6155] done synthesizing module 'kmac_entropy' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:388]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:577]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:663]
INFO: [Synth 8-6157] synthesizing module 'kmac_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:8]
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326]
INFO: [Synth 8-6157] synthesizing module 'prim_slicer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000001000101000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized1' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:211]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:295]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
	Parameter Width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:406]
INFO: [Synth 8-6155] done synthesizing module 'kmac_core' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'sha3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10]
	Parameter EnMasking bound to: 1'b1 
	Parameter ReuseShare bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:170]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:222]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:291]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:310]
INFO: [Synth 8-6157] synthesizing module 'sha3pad' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:8]
	Parameter EnMasking bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:631]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:211]
INFO: [Synth 8-6157] synthesizing module 'prim_slicer__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000000101110000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:507]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:540]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:553]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:566]
INFO: [Synth 8-6155] done synthesizing module 'sha3pad' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv:8]
INFO: [Synth 8-6157] synthesizing module 'keccak_round' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000011001000000 
	Parameter DInWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter EnMasking bound to: 1'b1 
	Parameter ReuseShare bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized6' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized3' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:220]
INFO: [Synth 8-6157] synthesizing module 'keccak_2share' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:8]
	Parameter Width bound to: 32'sb00000000000000000000011001000000 
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98]
INFO: [Synth 8-6157] synthesizing module 'prim_dom_and_2share' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27]
	Parameter DW bound to: 32'sb00000000000000000000000101000000 
	Parameter EnNegedge bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_dom_and_2share' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27]
WARNING: [Synth 8-5856] 3D RAM state_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'keccak_2share' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b0 
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:9]
WARNING: [Synth 8-3848] Net sha3pad_state_error in module/entity sha3 does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:130]
WARNING: [Synth 8-3848] Net msg_count_error in module/entity sha3 does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'sha3' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv:13]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv:13]
INFO: [Synth 8-6157] synthesizing module 'kmac_app' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:8]
	Parameter EnMasking bound to: 1'b1 
	Parameter SecIdleAcceptSwMsg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_fixed' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_fixed.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter EnDataPort bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_fixed' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_fixed.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1011011010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1011011010 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1011011010 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized7' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized5' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized4' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:384]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:539]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:664]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:718]
WARNING: [Synth 8-5858] RAM app_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'kmac_app' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:8]
INFO: [Synth 8-6157] synthesizing module 'kmac_msgfifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:10]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MsgDepth bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'prim_packer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:8]
	Parameter InW bound to: 32'sb00000000000000000000000001000000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter HintByteData bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:64]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:64]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:110]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:110]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:173]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'prim_packer' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001001000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:176]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:176]
WARNING: [Synth 8-3848] Net fifo_full_o in module/entity kmac_msgfifo does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'kmac_msgfifo' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:10]
INFO: [Synth 8-6157] synthesizing module 'kmac_staterd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_staterd.sv:8]
	Parameter AddrW bound to: 32'sb00000000000000000000000000001001 
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_slicer__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000011001000000 
	Parameter OutW bound to: 32'sb00000000000000000000000000100000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer__parameterized1' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv:13]
	Parameter SramAw bound to: 32'sb00000000000000000000000000000111 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram__parameterized0' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'kmac_staterd' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_staterd.sv:8]
INFO: [Synth 8-6157] synthesizing module 'kmac_errchk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv:156]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv:232]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv:247]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001101 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized8' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized6' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized5' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv:312]
INFO: [Synth 8-6155] done synthesizing module 'kmac_errchk' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv:44]
INFO: [Synth 8-6157] synthesizing module 'kmac_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (39#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 3'b111 
	Parameter DRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 12'b000000000000 
	Parameter DRspDepth bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101100 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'reqfifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7023] instance 'reqfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001000001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'rspfifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:63]
WARNING: [Synth 8-7023] instance 'rspfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'reqfifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7023] instance 'reqfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'rspfifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:63]
WARNING: [Synth 8-7023] instance 'rspfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:6]
WARNING: [Synth 8-7137] Register err_source_reg in module tlul_err_resp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:29]
WARNING: [Synth 8-3848] Net tl_h_o[d_opcode] in module/entity tlul_err_resp does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:10]
WARNING: [Synth 8-3848] Net tl_h_o[d_user][rsp_intg] in module/entity tlul_err_resp does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:10]
WARNING: [Synth 8-3848] Net tl_h_o[d_user][data_intg] in module/entity tlul_err_resp does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (43#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:6]
WARNING: [Synth 8-3848] Net tl_t_i[d_user][rsp_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:65]
WARNING: [Synth 8-3848] Net tl_t_i[d_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:65]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv:121]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001100 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (47#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized0' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized1' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 10'b0000000000 
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000000000000 
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 10'b0000000000 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b000 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv:2406]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv:2674]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv:2682]
WARNING: [Synth 8-3917] design kmac has port en_masking_o driven by constant 1
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 67087 ; free virtual = 413570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 66576 ; free virtual = 413581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 66576 ; free virtual = 413581
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 66378 ; free virtual = 413473
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8777.707 ; gain = 0.000 ; free physical = 66133 ; free virtual = 413282
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 9535.527 ; gain = 973.309 ; free physical = 65913 ; free virtual = 413089
260 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 9535.527 ; gain = 973.309 ; free physical = 65912 ; free virtual = 413088
reset_run synth_1
launch_runs synth_1 -jobs 36
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Apr 25 15:50:28 2022] Launched synth_1...
Run output will be captured here: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 36
[Mon Apr 25 16:10:32 2022] Launched impl_1...
Run output will be captured here: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1/project_1.runs/impl_1/runme.log
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_fsm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_intr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_adapter_reg.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: adc_ctrl
ERROR: [Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv'
ERROR: [Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv'
ERROR: [Synth 8-1769] cannot open verilog file /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv
Failed to read verilog '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv'
0 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv
WARNING: [filemgmt 56-12] File '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: adc_ctrl
ERROR: [Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv'
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv:24]
ERROR: [Synth 8-1769] cannot open verilog file /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv
Failed to read verilog '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv'
0 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv
WARNING: [filemgmt 56-12] File '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: adc_ctrl
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25447 ; free virtual = 406892
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetVal bound to: 2'b00 
	Parameter BitMask bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 409696 - type: integer 
	Parameter BitMask bound to: -15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetVal bound to: 8'b00000100 
	Parameter BitMask bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetVal bound to: 16'b0000000010011011 
	Parameter BitMask bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetVal bound to: 1'b0 
	Parameter BitMask bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 0 - type: integer 
	Parameter BitMask bound to: -1879302148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000011100 
	Parameter ResetVal bound to: 28'b0000000000000000000000000000 
	Parameter BitMask bound to: 28'b1111111111110000111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetVal bound to: 8'b00000000 
	Parameter BitMask bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000011000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 24'b000000000000011001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 8'b00000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000010011011 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_top.sv:3871]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_top.sv:3994]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_core.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_fsm.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_fsm.sv:232]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_fsm' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_fsm.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_pulse_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'prim_pulse_sync' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_intr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_intr.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_intr' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_intr.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_core' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_core.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv:8]
WARNING: [Synth 8-7129] Port reg2hw_i[alert_test][q] in module adc_ctrl_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[alert_test][qe] in module adc_ctrl_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25471 ; free virtual = 406917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25515 ; free virtual = 406966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25515 ; free virtual = 406966
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25467 ; free virtual = 406953
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25399 ; free virtual = 406889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25370 ; free virtual = 406859
112 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25370 ; free virtual = 406859
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_xor2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright_masked_noreuse.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctrl_reg_shadowed.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/keymgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/keymgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reduced_round.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright_masked.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_xor2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_lut.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_wrap.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_status.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv
update_compile_order -fileset sources_1
set_property top aes [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reduced_round.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reduced_round.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sec_anchor_buf.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sec_anchor_buf.sv
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: aes
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_xor2 with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_xor2.sv:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 21427 ; free virtual = 405954
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'aes_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1526]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1534]
INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack_data' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter DataSrc2Dst bound to: 1'b0 
	Parameter DataReg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack_data' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:8]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecStartTriggerDelay bound to: 32'b00000000000000000000000000000000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RndCnstClearingLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstClearingLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstClearingSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (256) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:470]
WARNING: [Synth 8-689] width (256) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:471]
INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_clearing' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:264]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:313]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:52]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:53]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:120]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:56]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:57]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:130]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_n' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:365]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:374]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
	Parameter Width bound to: 32'b00000000000000000000000010100000 
	Parameter ChunkSize bound to: 32'b00000000000000000000000000100000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized4' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_masking' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_single_column' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_single_column' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:252]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
	Parameter SBoxImpl bound to: 4 - type: integer 
ERROR: [Synth 8-439] module 'aes_sbox_dom' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:65]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:66]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:65]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:8]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 21476 ; free virtual = 405995
---------------------------------------------------------------------------------
RTL Elaboration failed
156 Infos, 19 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: aes
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_xor2 with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_xor2.sv:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22347 ; free virtual = 406762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'aes_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1526]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1534]
INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack_data' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter DataSrc2Dst bound to: 1'b0 
	Parameter DataReg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack_data' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:8]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecStartTriggerDelay bound to: 32'b00000000000000000000000000000000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RndCnstClearingLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstClearingLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstClearingSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (256) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:470]
WARNING: [Synth 8-689] width (256) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:471]
INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_clearing' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:264]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:313]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:52]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:53]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:120]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:56]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:57]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:130]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_n' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:365]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:374]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
	Parameter Width bound to: 32'b00000000000000000000000010100000 
	Parameter ChunkSize bound to: 32'b00000000000000000000000000100000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized4' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_masking' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_single_column' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_single_column' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:252]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794]
	Parameter PipelineMul bound to: 1'b1 
ERROR: [Synth 8-439] module 'prim_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:844]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 1'b0 
ERROR: [Synth 8-6156] failed synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:66]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:65]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:8]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22362 ; free virtual = 406777
---------------------------------------------------------------------------------
RTL Elaboration failed
158 Infos, 19 Warnings, 0 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv
WARNING: [filemgmt 56-12] File '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: aes
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop_en with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_xor2 with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_xor2.sv:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22247 ; free virtual = 406698
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'aes_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1526]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1534]
INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack_data' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter DataSrc2Dst bound to: 1'b0 
	Parameter DataReg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack_data' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:8]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecStartTriggerDelay bound to: 32'b00000000000000000000000000000000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RndCnstClearingLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstClearingLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstClearingSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (256) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:470]
WARNING: [Synth 8-689] width (256) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:471]
INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_clearing' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:264]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:313]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:52]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:53]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:120]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:56]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:57]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:130]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_n' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:365]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:374]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
	Parameter Width bound to: 32'b00000000000000000000000010100000 
	Parameter ChunkSize bound to: 32'b00000000000000000000000000100000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized4' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_masking' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_single_column' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_single_column' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:252]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794]
	Parameter PipelineMul bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 16'b0000000000000000 
ERROR: [Synth 8-439] module 'prim_generic_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:43]
	Parameter ResetValue bound to: 16'b0000000000000000 
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
ERROR: [Synth 8-478] no matching signal 'p_0' for .* connection [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:43]
ERROR: [Synth 8-6156] failed synthesizing module 'prim_flop_en' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:66]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:65]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
ERROR: [Synth 8-6156] failed synthesizing module 'aes_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:8]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22255 ; free virtual = 406697
---------------------------------------------------------------------------------
RTL Elaboration failed
159 Infos, 20 Warnings, 0 Critical Warnings and 13 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv
WARNING: [filemgmt 56-12] File '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: aes
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop_en with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_xor2 with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_xor2.sv:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22260 ; free virtual = 406703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'aes_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1526]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1534]
INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack_data' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter DataSrc2Dst bound to: 1'b0 
	Parameter DataReg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack_data' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv:18]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:8]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecStartTriggerDelay bound to: 32'b00000000000000000000000000000000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RndCnstClearingLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstClearingLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstClearingSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (256) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:470]
WARNING: [Synth 8-689] width (256) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:471]
INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_clearing' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:264]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:313]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:52]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:53]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:120]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:56]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:57]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:130]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_n' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv:10]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:365]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:374]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
	Parameter Width bound to: 32'b00000000000000000000000010100000 
	Parameter ChunkSize bound to: 32'b00000000000000000000000000100000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized4' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_masking' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22]
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_single_column' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_single_column' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:252]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794]
	Parameter PipelineMul bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en' (39#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en__parameterized0' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en__parameterized0' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_dep_mul_gf2pn' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319]
	Parameter NPower bound to: 32'b00000000000000000000000000000100 
	Parameter Pipeline bound to: 1'b1 
	Parameter PreDomIndep bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized4' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:546]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:547]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:565]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:566]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:394]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:395]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_dep_mul_gf2pn' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized5' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:896]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:897]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:581]
	Parameter PipelineMul bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en__parameterized1' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en__parameterized1' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_dep_mul_gf2pn__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319]
	Parameter NPower bound to: 32'b00000000000000000000000000000010 
	Parameter Pipeline bound to: 1'b1 
	Parameter PreDomIndep bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized6' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:546]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:547]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:565]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:566]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:394]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:395]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_dep_mul_gf2pn__parameterized0' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized7' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:689]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:690]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_inverse_gf2p4' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:581]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_indep_mul_gf2pn' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:64]
	Parameter NPower bound to: 32'b00000000000000000000000000000100 
	Parameter Pipeline bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_indep_mul_gf2pn' (43#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_inverse_gf2p8' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox_dom' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aes_sub_bytes' (47#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:427]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:446]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expand' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:8]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:175]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:175]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:261]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:354]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:261]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:354]
WARNING: [Synth 8-5856] 3D RAM regular_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:505]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control.sv:10]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:10]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized8' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:144]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:145]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm.sv:10]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm.sv:180]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
	Parameter Width bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized9' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:360]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_p' (50#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:14]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:148]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:149]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:370]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:371]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_n' (51#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (51#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (51#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control' (52#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control.sv:10]
	Parameter Num bound to: 32'sb00000000000000000000000000000011 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized0' (52#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000100 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized1' (52#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13]
WARNING: [Synth 8-5856] 3D RAM key_words_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_round_key_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM round_key_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_core' (53#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:480]
	Parameter AES192Enable bound to: 1'b1 
	Parameter SecAllowForcingMasks bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctrl_reg_shadowed.sv:78]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctrl_reg_shadowed.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctrl_reg_shadowed.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctrl_reg_shadowed.sv:111]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b01 
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b10 
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b01 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 6'b100000 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 6'b011111 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 6'b100000 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b001 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b110 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b001 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter Masking bound to: 1'b1 
	Parameter SecStartTriggerDelay bound to: 32'b00000000000000000000000000000000 
	Parameter Masking bound to: 1'b1 
	Parameter Width bound to: 77 - type: integer 
WARNING: [Synth 8-689] width (77) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_p.sv:201]
WARNING: [Synth 8-689] width (77) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_p.sv:202]
	Parameter Masking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm.sv:338]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111100 
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111100 
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111100 
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter Width bound to: 79 - type: integer 
WARNING: [Synth 8-689] width (79) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_p.sv:505]
WARNING: [Synth 8-689] width (79) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_p.sv:506]
	Parameter Masking bound to: 1'b1 
WARNING: [Synth 8-689] width (77) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_n.sv:205]
WARNING: [Synth 8-689] width (77) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_n.sv:206]
WARNING: [Synth 8-689] width (79) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_n.sv:515]
WARNING: [Synth 8-689] width (79) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_n.sv:516]
	Parameter Num bound to: 32'sb00000000000000000000000000000110 
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:102]
WARNING: [Synth 8-5856] 3D RAM key_init_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_sideload_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_init_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_init_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_state_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_state_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_qe_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_storage_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sideload_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port manual_operation_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_touch_forces_reseed_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_iv_data_in_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel_err_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_enc_err_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port alert_fatal_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_sideload_valid_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][7] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][6] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][7] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][6] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_ready_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[7] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[6] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_in_ready_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_out_valid_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_crypt_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_dec_key_gen_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_prng_reseed_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_key_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_data_out_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_data_ack_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_ack_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_qe_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_storage_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[5] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[4] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[3] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[2] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port sideload_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[2] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port manual_operation_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_touch_forces_reseed_i in module aes_control_fsm_p is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22252 ; free virtual = 406687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22270 ; free virtual = 406705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22270 ; free virtual = 406705
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22260 ; free virtual = 406695
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22168 ; free virtual = 406603
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22075 ; free virtual = 406510
256 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22075 ; free virtual = 406510
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sec_anchor_buf.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sec_anchor_buf.sv
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: aon_timer
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22208 ; free virtual = 406632
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aon_timer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_pulse_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'prim_pulse_sync' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6157] synthesizing module 'aon_timer_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000110 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter ResetVal bound to: 13'b0000000000000 
	Parameter BitMask bound to: 13'b1111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 0 - type: integer 
	Parameter BitMask bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetVal bound to: 2'b00 
	Parameter BitMask bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetVal bound to: 1'b0 
	Parameter BitMask bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized2' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_top.sv:907]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_top.sv:965]
INFO: [Synth 8-6155] done synthesizing module 'aon_timer_reg_top' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'aon_timer_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_core.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aon_timer_core' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_core.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aon_timer' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer.sv:7]
WARNING: [Synth 8-7129] Port reg2hw_i[alert_test][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[alert_test][qe] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_state][wkup_timer_expired][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_state][wdog_timer_bark][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wkup_timer_expired][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wkup_timer_expired][qe] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wdog_timer_bark][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wdog_timer_bark][qe] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[wkup_cause][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][2] in module tlul_err is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22240 ; free virtual = 406641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22251 ; free virtual = 406653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22251 ; free virtual = 406653
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22245 ; free virtual = 406647
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22184 ; free virtual = 406586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22142 ; free virtual = 406547
95 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22142 ; free virtual = 406547
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_xor2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_xor2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_root_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_clk_status.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_lc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_byp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_clock_gating.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/pwrmgr_pkg.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_byp.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_byp.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_sender.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_sender.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_root_ctrl.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_root_ctrl.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sender.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sender.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sync.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_clk_status.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_clk_status.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_xor2.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_xor2.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_diff_decode.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_diff_decode.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_buf.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_buf.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_buf.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_buf.sv
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: clkmgr
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24265 ; free virtual = 408553
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clkmgr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'clkmgr_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000100 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_reg_top.sv:311]
INFO: [Synth 8-6155] done synthesizing module 'clkmgr_reg_top' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating_sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating.sv:11]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_gating' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_clock_gating.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_gating' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_clock_gating.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating_sync' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating_sync.sv:7]
WARNING: [Synth 8-689] width (3) of port connection 'async_en_i' does not match port width (1) of module 'prim_clock_gating_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:78]
WARNING: [Synth 8-689] width (3) of port connection 'async_en_i' does not match port width (1) of module 'prim_clock_gating_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:86]
WARNING: [Synth 8-689] width (3) of port connection 'async_en_i' does not match port width (1) of module 'prim_clock_gating_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:94]
WARNING: [Synth 8-3848] Net clocks_o[clk_fixed_powerup] in module/entity clkmgr does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:35]
WARNING: [Synth 8-3848] Net clocks_o[clk_main_powerup] in module/entity clkmgr does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:35]
WARNING: [Synth 8-3848] Net clocks_o[clk_usb_48mhz_powerup] in module/entity clkmgr does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'clkmgr' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:9]
WARNING: [Synth 8-3917] design clkmgr has port pwr_o[main_status] driven by constant 0
WARNING: [Synth 8-3917] design clkmgr has port pwr_o[io_status] driven by constant 0
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][0] in module tlul_err is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24283 ; free virtual = 408571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24287 ; free virtual = 408575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24287 ; free virtual = 408575
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24279 ; free virtual = 408568
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24229 ; free virtual = 408516
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24215 ; free virtual = 408512
45 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24215 ; free virtual = 408512
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_mubi8_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox_canright.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_shift_rows.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sub_bytes.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_bucket_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/sha3pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_round.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_cntr_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_single_column.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_watermark_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_track_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnts_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_field_en.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_markov_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/sha3.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_main_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_state_db.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox_canright_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/edn_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_main_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_ack_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_columns.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnt_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_block_encrypt.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_max_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_adaptp_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_lc_sync.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top csrng [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_core.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_core.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnts_ht.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnts_ht.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_round.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_round.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_2share.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_2share.sv
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: csrng
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 19860 ; free virtual = 404606
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'csrng' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'csrng_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001111 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 15'b000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000101 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized11' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_top.sv:1822]
INFO: [Synth 8-6155] done synthesizing module 'csrng_reg_top' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'csrng_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_core.sv:9]
	Parameter SBoxImpl bound to: 1 - type: integer 
	Parameter NHwApps bound to: 32'sb00000000000000000000000000000010 
	Parameter RndCnstCsKeymgrDivNonProduction bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RndCnstCsKeymgrDivProduction bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'csrng_cmd_stage' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:8]
	Parameter CmdFifoWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter CmdFifoDepth bound to: 32'sb00000000000000000000000000000010 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_cmd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:120]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_cmd' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:120]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000010011 
	Parameter OutSelDnCnt bound to: 1'b1 
	Parameter CntStyle bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
	Parameter Width bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000010011 
	Parameter ResetValue bound to: 19'b0000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000010011 
	Parameter ResetValue bound to: 19'b0000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00011011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00011011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00011011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:266]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000010000001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_genbits' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:367]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_genbits' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:367]
WARNING: [Synth 8-3848] Net sfifo_cmd_full in module/entity csrng_cmd_stage does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:62]
WARNING: [Synth 8-3848] Net sfifo_cmd_depth in module/entity csrng_cmd_stage does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:57]
WARNING: [Synth 8-3848] Net sfifo_genbits_full in module/entity csrng_cmd_stage does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'csrng_cmd_stage' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:8]
INFO: [Synth 8-6157] synthesizing module 'csrng_track_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_track_sm.sv:9]
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_track_sm.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'csrng_track_sm' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_track_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000010000000 
	Parameter OutW bound to: 32'sb00000000000000000000000000100000 
	Parameter ClearOnRead bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter DW bound to: 32'b00000000000000000000000000000001 
	Parameter EnDataPort bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'csrng_main_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b01001110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b01001110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b01001110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_main_sm.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'csrng_main_sm' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000110000000 
	Parameter ClearOnRead bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo__parameterized0' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'csrng_state_db' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_state_db.sv:11]
	Parameter NApps bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'csrng_state_db' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_state_db.sv:11]
INFO: [Synth 8-6157] synthesizing module 'csrng_ctr_drbg_cmd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:9]
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000010010101001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_cmdreq' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:146]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_cmdreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:146]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000001100101001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_rcstage' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:240]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_rcstage' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:240]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_keyvrc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:276]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_keyvrc' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:276]
WARNING: [Synth 8-3848] Net sfifo_cmdreq_full in module/entity csrng_ctr_drbg_cmd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:107]
WARNING: [Synth 8-3848] Net sfifo_keyvrc_full in module/entity csrng_ctr_drbg_cmd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:123]
WARNING: [Synth 8-3848] Net sfifo_rcstage_full in module/entity csrng_ctr_drbg_cmd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'csrng_ctr_drbg_cmd' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:9]
INFO: [Synth 8-6157] synthesizing module 'csrng_ctr_drbg_upd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:9]
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b11000 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b11000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized3' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized1' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b110110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b110110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b110110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized6' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized2' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000001100000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_updreq' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:280]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_updreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:280]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:348]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000110000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_bencreq' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:393]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_bencreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:393]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000010000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_bencack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:433]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_bencack' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:433]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000110000000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized6' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_pdata' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:465]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_pdata' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:465]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:533]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_final' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:577]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_final' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:577]
WARNING: [Synth 8-3848] Net sfifo_updreq_full in module/entity csrng_ctr_drbg_upd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:83]
WARNING: [Synth 8-3848] Net sfifo_bencack_full in module/entity csrng_ctr_drbg_upd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:110]
WARNING: [Synth 8-3848] Net sfifo_bencreq_full in module/entity csrng_ctr_drbg_upd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:97]
WARNING: [Synth 8-3848] Net sfifo_pdata_full in module/entity csrng_ctr_drbg_upd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:122]
WARNING: [Synth 8-3848] Net sfifo_final_full in module/entity csrng_ctr_drbg_upd does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'csrng_ctr_drbg_upd' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000000010 
	Parameter DW bound to: 32'b00000000000000000000001100000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc__parameterized0' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized7' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'csrng_block_encrypt' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_block_encrypt.sv:8]
	Parameter SBoxImpl bound to: 1 - type: integer 
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:94]
	Parameter AES192Enable bound to: 1'b0 
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_shift_rows.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_single_column' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_single_column' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_columns.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:485]
INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
	Parameter Width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:252]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:265]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sub_bytes.sv:7]
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox.sv:8]
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox_canright' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox_canright.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox_canright' (39#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox_canright.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aes_sub_bytes' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sub_bytes.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:427]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:446]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expand' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:8]
	Parameter AES192Enable bound to: 1'b0 
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:175]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:261]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:354]
WARNING: [Synth 8-5856] 3D RAM regular_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:505]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control.sv:10]
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:10]
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
	Parameter Width bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:144]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:145]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm.sv:10]
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm.sv:180]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized8' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized5' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized3' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm' (43#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
	Parameter Width bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (43#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:360]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_p' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:14]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:148]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:149]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:370]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:371]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_n' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:14]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized9' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized6' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control.sv:10]
	Parameter Num bound to: 32'sb00000000000000000000000000000011 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized0' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000100 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized1' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:13]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5856] 3D RAM key_words_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_round_key_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM round_key_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter Width bound to: 32'b00000000000000000000000000000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_blkenc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_block_encrypt.sv:138]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_blkenc' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_block_encrypt.sv:138]
WARNING: [Synth 8-3848] Net sfifo_blkenc_full in module/entity csrng_block_encrypt does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_block_encrypt.sv:46]
	Parameter N bound to: 32'b00000000000000000000000000000010 
	Parameter DW bound to: 32'b00000000000000000000000110000111 
	Parameter NApps bound to: 32'sb00000000000000000000000000000011 
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01101 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01101 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01101 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_genreq' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:260]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_genreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:260]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:342]
	Parameter Width bound to: 32'b00000000000000000000000110100010 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_adstage' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:388]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_adstage' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:388]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_bencack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:443]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_bencack' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:443]
	Parameter Width bound to: 32'b00000000000000000000001000101001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_rcstage' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:495]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_rcstage' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:495]
	Parameter Width bound to: 32'b00000000000000000000001000101000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_genbits' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:535]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_genbits' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:535]
WARNING: [Synth 8-3848] Net sfifo_genreq_full in module/entity csrng_ctr_drbg_gen does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:134]
WARNING: [Synth 8-3848] Net sfifo_genbits_full in module/entity csrng_ctr_drbg_gen does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:169]
WARNING: [Synth 8-3848] Net sfifo_adstage_full in module/entity csrng_ctr_drbg_gen does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:142]
WARNING: [Synth 8-3848] Net sfifo_bencack_full in module/entity csrng_ctr_drbg_gen does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:149]
WARNING: [Synth 8-3848] Net sfifo_rcstage_full in module/entity csrng_ctr_drbg_gen does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:161]
WARNING: [Synth 8-7129] Port req_chk_i in module prim_arbiter_ppc__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_cipher_control_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_cipher_control_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_valid_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ready_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[2] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[1] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[0] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_clear_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_enc_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port rnd_ctr_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port alert_fatal_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_ack_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sub_bytes_out_req_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_expand_out_req_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_q_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_q_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_q_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_q_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_valid_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ready_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[2] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[1] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[0] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_clear_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_enc_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port rnd_ctr_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port alert_fatal_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_ack_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port sub_bytes_out_req_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_expand_out_req_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ack_i in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[7] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[6] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[5] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[4] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[3] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[2] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[1] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[0] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[27] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[26] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[25] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[24] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[23] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[22] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[21] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[20] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[19] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[18] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[17] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[16] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[15] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[14] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[13] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[12] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[11] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[10] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[9] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[8] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[7] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[6] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[5] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[4] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[3] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[2] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[1] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[0] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_key_expand is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_cipher_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20285 ; free virtual = 405041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20307 ; free virtual = 405063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20307 ; free virtual = 405063
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20244 ; free virtual = 404997
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20118 ; free virtual = 404871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 19984 ; free virtual = 404739
234 Infos, 174 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 19984 ; free virtual = 404740
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_main_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/csrng_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/sha3pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_max_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_ack_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_field_en.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_arbiter_ppc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi8_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/sha3.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top edn [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi8_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi8_sync.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sync_reqack.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sync_reqack.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_slicer.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_slicer.sv
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: edn
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17914 ; free virtual = 402634
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'edn' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'edn_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 16773123 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000101 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_top.sv:1176]
INFO: [Synth 8-6155] done synthesizing module 'edn_reg_top' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'edn_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:11]
	Parameter NumEndPoints bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000010000000 
	Parameter OutW bound to: 32'sb00000000000000000000000000100000 
	Parameter ClearOnRead bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'edn_ack_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_ack_sm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101101 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_ack_sm.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'edn_ack_sm' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_ack_sm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000011101 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000100 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized0' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized1' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_rescmd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:473]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_rescmd' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:473]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_gencmd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:512]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_gencmd' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:512]
INFO: [Synth 8-6157] synthesizing module 'edn_main_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_main_sm.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'edn_main_sm' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter OutSelDnCnt bound to: 1'b1 
	Parameter CntStyle bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv:16]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (32) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000011 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized2' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000001000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter EnDataPort bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000010000000 
	Parameter OutW bound to: 32'sb00000000000000000000000010000000 
	Parameter ClearOnRead bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo__parameterized0' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42]
WARNING: [Synth 8-3848] Net sfifo_rescmd_full in module/entity edn_core does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:120]
WARNING: [Synth 8-3848] Net sfifo_gencmd_full in module/entity edn_core does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:132]
WARNING: [Synth 8-3848] Net sfifo_gencmd_depth in module/entity edn_core does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:125]
WARNING: [Synth 8-3848] Net sfifo_rescmd_depth in module/entity edn_core does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'edn_core' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'edn' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn.sv:8]
WARNING: [Synth 8-7129] Port req_chk_i in module prim_arbiter_ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17356 ; free virtual = 402080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17392 ; free virtual = 402119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17392 ; free virtual = 402119
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17517 ; free virtual = 402254
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17965 ; free virtual = 402716
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17964 ; free virtual = 402714
128 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17964 ; free virtual = 402714
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/keccak_round.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_adaptp_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_mubi8_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_cntr_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_max_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_field_en.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_arbiter_ppc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_repcnts_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_markov_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/sha3pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_main_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_watermark_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/sha3.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_ack_sm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_bucket_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/keccak_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_repcnt_ht.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_64_57_enc.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pulse_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pulse_sync.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sync_reqack.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sync_reqack.sv
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 21728 ; free virtual = 406419
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd_buffers.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp_data_region_sel.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prim_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_mem_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_scramble.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash_bank.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_region_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_prog.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_rd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_erase.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv}
