Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Aug 31 23:27:38 2022
| Host         : vxserver running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file full_util_placed.rpt -pb full_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Available | Util% |
+----------------------------+--------+--------+-----------+-------+
| CLB LUTs                   | 554403 | 104112 |   1727040 | 32.10 |
|   LUT as Logic             | 486708 |  97625 |   1727040 | 28.18 |
|   LUT as Memory            |  67695 |   6487 |    790560 |  8.56 |
|     LUT as Distributed RAM |  14181 |   4821 |           |       |
|     LUT as Shift Register  |  53514 |   1666 |           |       |
| CLB Registers              | 746174 | 160859 |   3454080 | 21.60 |
|   Register as Flip Flop    | 746169 | 160857 |   3454080 | 21.60 |
|   Register as Latch        |      0 |      0 |   3454080 |  0.00 |
|   Register as AND/OR       |      5 |      2 |   3454080 | <0.01 |
| CARRY8                     |   7282 |   1125 |    215880 |  3.37 |
| F7 Muxes                   |   3568 |   1424 |    863520 |  0.41 |
| F8 Muxes                   |    264 |    177 |    431760 |  0.06 |
| F9 Muxes                   |      0 |      0 |    215880 |  0.00 |
+----------------------------+--------+--------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 5      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 1303   |          Yes |           - |          Set |
| 3445   |          Yes |           - |        Reset |
| 6266   |          Yes |         Set |            - |
| 735155 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| CLB                                        |  98187 |     0 |    215880 | 45.48 |
|   CLBL                                     |  53020 |     0 |           |       |
|   CLBM                                     |  45167 |     0 |           |       |
| LUT as Logic                               | 486708 | 97625 |   1727040 | 28.18 |
|   using O5 output only                     |   6698 |       |           |       |
|   using O6 output only                     | 333267 |       |           |       |
|   using O5 and O6                          | 146743 |       |           |       |
| LUT as Memory                              |  67695 |  6487 |    790560 |  8.56 |
|   LUT as Distributed RAM                   |  14181 |  4821 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |    347 |       |           |       |
|     using O5 and O6                        |  13834 |       |           |       |
|   LUT as Shift Register                    |  53514 |  1666 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |  39963 |       |           |       |
|     using O5 and O6                        |  13551 |       |           |       |
| CLB Registers                              | 746174 |     0 |   3454080 | 21.60 |
|   Register driven from within the CLB      | 382437 |       |           |       |
|   Register driven from outside the CLB     | 363737 |       |           |       |
|     LUT in front of the register is unused | 154225 |       |           |       |
|     LUT in front of the register is used   | 209512 |       |           |       |
| Unique Control Sets                        |  17398 |       |    431760 |  4.03 |
+--------------------------------------------+--------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 805.5 |     0 |      2688 | 29.97 |
|   RAMB36/FIFO*    |   780 |   160 |      2688 | 29.02 |
|     RAMB36E2 only |   780 |       |           |       |
|   RAMB18          |    51 |    10 |      5376 |  0.95 |
|     RAMB18E2 only |    51 |       |           |       |
| URAM              |     0 |     0 |      1280 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           | 2093 |     4 |     12288 | 17.03 |
|   DSP48E2 only | 2093 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  439 |   439 |       676 | 64.94 |
| HPIOB_M          |  216 |   216 |       312 | 69.23 |
|   INPUT          |    7 |       |           |       |
|   OUTPUT         |   45 |       |           |       |
|   BIDIR          |  164 |       |           |       |
| HPIOB_S          |  211 |   211 |       312 | 67.63 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |   41 |       |           |       |
|   BIDIR          |  164 |       |           |       |
| HPIOB_SNGL       |   12 |    12 |        52 | 23.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   10 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOBDIFFINBUF   |   57 |    57 |       384 | 14.84 |
|   DIFFINBUF      |   57 |    57 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       384 |  0.00 |
| BITSLICE_CONTROL |   72 |     0 |       128 | 56.25 |
| BITSLICE_RX_TX   |  351 |   351 |       832 | 42.19 |
|   RXTX_BITSLICE  |  351 |   351 |           |       |
| BITSLICE_TX      |   72 |     0 |       128 | 56.25 |
| RIU_OR           |   36 |     0 |        64 | 56.25 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   45 |    37 |      1344 |  3.35 |
|   BUFGCE             |   21 |    13 |       384 |  5.47 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |   22 |    22 |       768 |  2.86 |
|   BUFGCTRL*          |    1 |     1 |       128 |  0.78 |
| PLL                  |   13 |     4 |        32 | 40.63 |
| MMCM                 |    5 |     5 |        16 | 31.25 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |        12 |  0.00 |
| GTYE4_CHANNEL   |   16 |    16 |        24 | 66.67 |
| GTYE4_COMMON    |    4 |     4 |         6 | 66.67 |
| ILKNE4          |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PCIE40E4        |    1 |     1 |         4 | 25.00 |
| SYSMONE4        |    1 |     1 |         4 | 25.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     1 |        16 |  6.25 |
| DNA_PORTE2  |    0 |     0 |         4 |  0.00 |
| EFUSE_USR   |    0 |     0 |         4 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         4 |  0.00 |
| ICAPE3      |    1 |     1 |         8 | 12.50 |
| MASTER_JTAG |    0 |     0 |         4 |  0.00 |
| STARTUPE3   |    1 |     1 |         4 | 25.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 735492 |            Register |
| LUT3             | 187625 |                 CLB |
| LUT6             | 172146 |                 CLB |
| LUT5             | 117198 |                 CLB |
| LUT4             |  99202 |                 CLB |
| LUT2             |  50491 |                 CLB |
| SRL16E           |  35378 |                 CLB |
| SRLC32E          |  31673 |                 CLB |
| RAMD32           |  23548 |                 CLB |
| CARRY8           |   7282 |                 CLB |
| LUT1             |   6789 |                 CLB |
| FDSE             |   6266 |            Register |
| RAMS32           |   4183 |                 CLB |
| MUXF7            |   3568 |                 CLB |
| FDCE             |   3450 |            Register |
| DSP48E2          |   2093 |          Arithmetic |
| FDPE             |   1303 |            Register |
| RAMB36E2         |    780 |            BLOCKRAM |
| RXTX_BITSLICE    |    351 |                 I/O |
| IBUFCTRL         |    286 |              Others |
| MUXF8            |    264 |                 CLB |
| RAMD64E          |    248 |                 CLB |
| INBUF            |    229 |                 I/O |
| OBUFT_DCIEN      |    216 |                 I/O |
| OBUFT            |    114 |                 I/O |
| OBUF             |     96 |                 I/O |
| TX_BITSLICE_TRI  |     72 |                 I/O |
| BITSLICE_CONTROL |     72 |                 I/O |
| INV              |     57 |                 CLB |
| DIFFINBUF        |     57 |                 I/O |
| RAMB18E2         |     51 |            BLOCKRAM |
| RIU_OR           |     36 |                 I/O |
| RAMS64E          |     36 |                 CLB |
| HPIO_VREF        |     27 |                 I/O |
| BUFG_GT          |     22 |               Clock |
| BUFGCE           |     21 |               Clock |
| BUFG_GT_SYNC     |     17 |               Clock |
| GTYE4_CHANNEL    |     16 |            Advanced |
| SRLC16E          |     14 |                 CLB |
| PLLE4_ADV        |     13 |               Clock |
| MMCME4_ADV       |      5 |               Clock |
| AND2B1L          |      5 |              Others |
| GTYE4_COMMON     |      4 |            Advanced |
| SYSMONE4         |      1 |            Advanced |
| STARTUPE3        |      1 |       Configuration |
| PCIE40E4         |      1 |            Advanced |
| ICAPE3           |      1 |       Configuration |
| IBUFDS_GTE4      |      1 |                 I/O |
| BUFGCTRL         |      1 |               Clock |
| BSCANE2          |      1 |       Configuration |
+------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------------+------+
|                   Ref Name                   | Used |
+----------------------------------------------+------+
| xsdbm                                        |    2 |
| pfm_top_xbar_9                               |    1 |
| pfm_top_xbar_8                               |    1 |
| pfm_top_xbar_7                               |    1 |
| pfm_top_xbar_6                               |    1 |
| pfm_top_xbar_5                               |    1 |
| pfm_top_xbar_4                               |    1 |
| pfm_top_xbar_3                               |    1 |
| pfm_top_xbar_2                               |    1 |
| pfm_top_xbar_17                              |    1 |
| pfm_top_xbar_16                              |    1 |
| pfm_top_xbar_15                              |    1 |
| pfm_top_xbar_14                              |    1 |
| pfm_top_xbar_13                              |    1 |
| pfm_top_xbar_12                              |    1 |
| pfm_top_xbar_11                              |    1 |
| pfm_top_xbar_10                              |    1 |
| pfm_top_xbar_1                               |    1 |
| pfm_top_xbar_0                               |    1 |
| pfm_top_util_vector_logic_0_2                |    1 |
| pfm_top_util_vector_logic_0_1                |    1 |
| pfm_top_util_vector_logic_0_0                |    1 |
| pfm_top_user_debug_hub_0                     |    1 |
| pfm_top_user_debug_bridge_0                  |    1 |
| pfm_top_sys_mgmt_wiz_0                       |    1 |
| pfm_top_static_slr_flops_0_2                 |    1 |
| pfm_top_static_slr_flops_0_1                 |    1 |
| pfm_top_static_slr_flops_0_0                 |    1 |
| pfm_top_scratchpad_ram_ctrl_0                |    1 |
| pfm_top_scratchpad_ram_0                     |    1 |
| pfm_top_scheduler_bram_ctrl_0                |    1 |
| pfm_top_s01_regslice_0                       |    1 |
| pfm_top_s01_mmu_0                            |    1 |
| pfm_top_s00_regslice_2                       |    1 |
| pfm_top_s00_regslice_1                       |    1 |
| pfm_top_s00_regslice_0                       |    1 |
| pfm_top_s00_mmu_1                            |    1 |
| pfm_top_s00_mmu_0                            |    1 |
| pfm_top_rst_wdt_0                            |    1 |
| pfm_top_regslice_data_peripheral_1_0         |    1 |
| pfm_top_regslice_data_peripheral_0           |    1 |
| pfm_top_regslice_data_3                      |    1 |
| pfm_top_regslice_data_2                      |    1 |
| pfm_top_regslice_data_1                      |    1 |
| pfm_top_regslice_data_0                      |    1 |
| pfm_top_regslice_control_userpf_0            |    1 |
| pfm_top_regslice_control_peripheral_0        |    1 |
| pfm_top_regslice_control_mgntpf_0            |    1 |
| pfm_top_register_map_ctrl_0                  |    1 |
| pfm_top_register_map_bram_0                  |    1 |
| pfm_top_psreset_scheduler_0                  |    1 |
| pfm_top_psreset_regslice_data_pr_3           |    1 |
| pfm_top_psreset_regslice_data_pr_2           |    1 |
| pfm_top_psreset_regslice_data_pr_1           |    1 |
| pfm_top_psreset_regslice_data_pr_0           |    1 |
| pfm_top_psreset_regslice_ctrl_pr_0           |    1 |
| pfm_top_psreset_ctrlclk_0                    |    1 |
| pfm_top_psreset_board_control_0              |    1 |
| pfm_top_proc_sys_reset_3_0                   |    1 |
| pfm_top_proc_sys_reset_2_0                   |    1 |
| pfm_top_proc_sys_reset_1_0                   |    1 |
| pfm_top_proc_sys_reset_0_0                   |    1 |
| pfm_top_pr_decoupler_0_0                     |    1 |
| pfm_top_pf_demux_0_0                         |    1 |
| pfm_top_pcie_0                               |    1 |
| pfm_top_msp432_bsl_crc_gen_0_0               |    1 |
| pfm_top_microblaze_scheduler_0               |    1 |
| pfm_top_microblaze_board_control_0           |    1 |
| pfm_top_mgmt_debug_hub_0                     |    1 |
| pfm_top_mgmt_debug_bridge_0                  |    1 |
| pfm_top_mdm_board_control_0                  |    1 |
| pfm_top_mb_bram_ctrl_0                       |    1 |
| pfm_top_mailbox_0_0                          |    1 |
| pfm_top_m03_regslice_0                       |    1 |
| pfm_top_logic_pll_lock_0                     |    1 |
| pfm_top_lmb_bram_if_cntlr_1                  |    1 |
| pfm_top_lmb_bram_if_cntlr_0                  |    1 |
| pfm_top_lmb_bram_1                           |    1 |
| pfm_top_lmb_bram_0                           |    1 |
| pfm_top_jtag_fallback_0                      |    1 |
| pfm_top_irq_or_gate_userfirewall_0           |    1 |
| pfm_top_irq_or_gate_userdebug_firewall_0     |    1 |
| pfm_top_irq_or_gate_mgmtfirewall_0           |    1 |
| pfm_top_irq_or_gate_maxifirewall_0           |    1 |
| pfm_top_iob_static_0                         |    1 |
| pfm_top_ilmb_v10_1                           |    1 |
| pfm_top_ilmb_v10_0                           |    1 |
| pfm_top_gate_pr_0                            |    1 |
| pfm_top_flash_programmer_0                   |    1 |
| pfm_top_feature_rom_mmu_0                    |    1 |
| pfm_top_feature_rom_ctrl_0                   |    1 |
| pfm_top_feature_rom_0                        |    1 |
| pfm_top_embedded_scheduler_hw_0_0            |    1 |
| pfm_top_dma_pcie_0                           |    1 |
| pfm_top_dlmb_v10_1                           |    1 |
| pfm_top_dlmb_v10_0                           |    1 |
| pfm_top_ddr_tdm_regslice_slr2_to_slr3_0      |    1 |
| pfm_top_ddr_tdm_regslice_slr2_to_slr1_0      |    1 |
| pfm_top_ddr_tdm_regslice_slr1_to_slr0_0      |    1 |
| pfm_top_ddr_calib_status_0                   |    1 |
| pfm_top_cuisr_0_0                            |    1 |
| pfm_top_cq_bram_ctlr_0                       |    1 |
| pfm_top_clkwiz_sysclks_0                     |    1 |
| pfm_top_clkwiz_scheduler_0                   |    1 |
| pfm_top_clkwiz_pcie_0                        |    1 |
| pfm_top_clkwiz_kernel_0                      |    1 |
| pfm_top_clkwiz_kernel2_0                     |    1 |
| pfm_top_clk_wiz_0_0                          |    1 |
| pfm_top_c1_sys_ds_buf_0                      |    1 |
| pfm_top_c1_sys_bugf_0                        |    1 |
| pfm_top_buf_refclk_ibuf_0                    |    1 |
| pfm_top_board_i2c_ctrl_0                     |    1 |
| pfm_top_axis_regslice_rq_0                   |    1 |
| pfm_top_axis_regslice_rc_0                   |    1 |
| pfm_top_axis_regslice_cq_0                   |    1 |
| pfm_top_axis_regslice_cc_0                   |    1 |
| pfm_top_axi_vip_data_0                       |    1 |
| pfm_top_axi_vip_ctrl_userpf_0                |    1 |
| pfm_top_axi_vip_ctrl_mgntpf_0                |    1 |
| pfm_top_axi_user_tdm_regslice_slr2_to_slr1_0 |    1 |
| pfm_top_axi_user_tdm_regslice_slr1_to_slr0_0 |    1 |
| pfm_top_axi_uartlite_usb_0                   |    1 |
| pfm_top_axi_uartlite_0_0                     |    1 |
| pfm_top_axi_timebase_wdt_0                   |    1 |
| pfm_top_axi_protocol_convert_0_0             |    1 |
| pfm_top_axi_mgmt_tdm_regslice_slr2_to_slr1_0 |    1 |
| pfm_top_axi_mgmt_tdm_regslice_slr1_to_slr0_0 |    1 |
| pfm_top_axi_mb_regslice_slr0_to_slr1_0       |    1 |
| pfm_top_axi_mb_interrupts_0                  |    1 |
| pfm_top_axi_intc_0_1                         |    1 |
| pfm_top_axi_intc_0_0                         |    1 |
| pfm_top_axi_hwicap_0                         |    1 |
| pfm_top_axi_gpio_wdt_0                       |    1 |
| pfm_top_axi_gpio_qsfp_0                      |    1 |
| pfm_top_axi_gpio_mb_ctrl_0                   |    1 |
| pfm_top_axi_firewall_user_debug_0            |    1 |
| pfm_top_axi_firewall_user_0                  |    1 |
| pfm_top_axi_firewall_data_0                  |    1 |
| pfm_top_axi_firewall_ctrl_0                  |    1 |
| pfm_top_axi_dwidth_converter_0_0             |    1 |
| pfm_top_axi_ctrl_tdm_regslice_slr1_to_slr0_0 |    1 |
| pfm_top_axi_bypass_addr_0_0                  |    1 |
| pfm_top_axi_bram_ctrl_0_bram_0               |    1 |
| pfm_top_axi_bmc_gpio_0                       |    1 |
| pfm_top_auto_pc_8                            |    1 |
| pfm_top_auto_pc_7                            |    1 |
| pfm_top_auto_pc_6                            |    1 |
| pfm_top_auto_pc_5                            |    1 |
| pfm_top_auto_pc_4                            |    1 |
| pfm_top_auto_pc_3                            |    1 |
| pfm_top_auto_pc_2                            |    1 |
| pfm_top_auto_pc_1                            |    1 |
| pfm_top_auto_pc_0                            |    1 |
| pfm_top_auto_cc_9                            |    1 |
| pfm_top_auto_cc_8                            |    1 |
| pfm_top_auto_cc_7                            |    1 |
| pfm_top_auto_cc_6                            |    1 |
| pfm_top_auto_cc_5                            |    1 |
| pfm_top_auto_cc_4                            |    1 |
| pfm_top_auto_cc_3                            |    1 |
| pfm_top_auto_cc_23                           |    1 |
| pfm_top_auto_cc_22                           |    1 |
| pfm_top_auto_cc_21                           |    1 |
| pfm_top_auto_cc_20                           |    1 |
| pfm_top_auto_cc_2                            |    1 |
| pfm_top_auto_cc_19                           |    1 |
| pfm_top_auto_cc_18                           |    1 |
| pfm_top_auto_cc_17                           |    1 |
| pfm_top_auto_cc_16                           |    1 |
| pfm_top_auto_cc_15                           |    1 |
| pfm_top_auto_cc_14                           |    1 |
| pfm_top_auto_cc_13                           |    1 |
| pfm_top_auto_cc_12                           |    1 |
| pfm_top_auto_cc_11                           |    1 |
| pfm_top_auto_cc_10                           |    1 |
| pfm_top_auto_cc_1                            |    1 |
| pfm_top_auto_cc_0                            |    1 |
| pfm_top_Monitor_AXI_Master_xdma_0            |    1 |
| pfm_top_Monitor_AXI_Master_p2p_0             |    1 |
| pfm_top_CuDmaController_0_0                  |    1 |
| pfm_dynamic_xbar_6                           |    1 |
| pfm_dynamic_xbar_5                           |    1 |
| pfm_dynamic_xbar_4                           |    1 |
| pfm_dynamic_xbar_3                           |    1 |
| pfm_dynamic_top_1_0                          |    1 |
| pfm_dynamic_s00_regslice_24                  |    1 |
| pfm_dynamic_s00_regslice_23                  |    1 |
| pfm_dynamic_s00_regslice_22                  |    1 |
| pfm_dynamic_s00_regslice_21                  |    1 |
| pfm_dynamic_s00_regslice_20                  |    1 |
| pfm_dynamic_s00_regslice_19                  |    1 |
| pfm_dynamic_s00_regslice_18                  |    1 |
| pfm_dynamic_regslice_periph_null_0           |    1 |
| pfm_dynamic_regslice_data_3                  |    1 |
| pfm_dynamic_regslice_data_2                  |    1 |
| pfm_dynamic_regslice_data_1                  |    1 |
| pfm_dynamic_regslice_data_0                  |    1 |
| pfm_dynamic_regslice_control_mgntpf_0        |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_3         |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_2         |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_1         |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_0         |    1 |
| pfm_dynamic_psreset_gate_pr_data_3           |    1 |
| pfm_dynamic_psreset_gate_pr_data_2           |    1 |
| pfm_dynamic_psreset_gate_pr_data_1           |    1 |
| pfm_dynamic_psreset_gate_pr_data_0           |    1 |
| pfm_dynamic_psreset_gate_pr_control_3        |    1 |
| pfm_dynamic_psreset_gate_pr_control_2        |    1 |
| pfm_dynamic_psreset_gate_pr_control_1        |    1 |
| pfm_dynamic_psreset_gate_pr_control_0        |    1 |
| pfm_dynamic_memory_subsystem_0               |    1 |
| pfm_dynamic_m01_regslice_9                   |    1 |
| pfm_dynamic_m01_regslice_8                   |    1 |
| pfm_dynamic_m01_regslice_7                   |    1 |
| pfm_dynamic_m01_regslice_10                  |    1 |
| pfm_dynamic_m00_regslice_9                   |    1 |
| pfm_dynamic_m00_regslice_8                   |    1 |
| pfm_dynamic_m00_regslice_7                   |    1 |
| pfm_dynamic_m00_regslice_10                  |    1 |
| pfm_dynamic_logic_reset_op_0                 |    1 |
| pfm_dynamic_freq_counter_0_0                 |    1 |
| pfm_dynamic_debug_bridge_xsdbm_0             |    1 |
| pfm_dynamic_axi_vip_data_3                   |    1 |
| pfm_dynamic_axi_vip_data_2                   |    1 |
| pfm_dynamic_axi_vip_data_1                   |    1 |
| pfm_dynamic_axi_vip_data_0                   |    1 |
| pfm_dynamic_axi_vip_ctrl_userpf_0            |    1 |
| pfm_dynamic_axi_vip_control_mgntpf_0         |    1 |
| pfm_dynamic_axi_user_slrcrossing_si_2        |    1 |
| pfm_dynamic_axi_user_slrcrossing_si_1        |    1 |
| pfm_dynamic_axi_user_slrcrossing_si_0        |    1 |
| pfm_dynamic_axi_user_slrcrossing_mi_2        |    1 |
| pfm_dynamic_axi_user_slrcrossing_mi_1        |    1 |
| pfm_dynamic_axi_user_slrcrossing_mi_0        |    1 |
| pfm_dynamic_axi_gpio_null_3                  |    1 |
| pfm_dynamic_axi_gpio_null_2                  |    1 |
| pfm_dynamic_axi_gpio_null_1                  |    1 |
| pfm_dynamic_axi_gpio_null_0                  |    1 |
| pfm_dynamic_axi_cdc_data_3                   |    1 |
| pfm_dynamic_axi_cdc_data_2                   |    1 |
| pfm_dynamic_axi_cdc_data_1                   |    1 |
| pfm_dynamic_axi_cdc_data_0                   |    1 |
| pfm_dynamic_auto_cc_0                        |    1 |
| pfm_dynamic                                  |    1 |
| bd_ebbe_lut_buffer_0                         |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM02_0              |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM01_0              |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM00_0              |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM02_0              |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM01_0              |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM00_0              |    1 |
| bd_d216_vip_ctrl_DDR4_MEM02_0                |    1 |
| bd_d216_vip_ctrl_DDR4_MEM01_0                |    1 |
| bd_d216_vip_ctrl_DDR4_MEM00_0                |    1 |
| bd_d216_vip_S06_AXI_0                        |    1 |
| bd_d216_vip_S05_AXI_0                        |    1 |
| bd_d216_vip_S04_AXI_0                        |    1 |
| bd_d216_vip_S02_AXI_0                        |    1 |
| bd_d216_vip_S01_AXI_0                        |    1 |
| bd_d216_vip_S00_AXI_0                        |    1 |
| bd_d216_vip_DDR4_MEM02_0                     |    1 |
| bd_d216_vip_DDR4_MEM01_0                     |    1 |
| bd_d216_vip_DDR4_MEM00_0                     |    1 |
| bd_d216_psr_ddr4_mem02_0                     |    1 |
| bd_d216_psr_ddr4_mem01_0                     |    1 |
| bd_d216_psr_ddr4_mem00_0                     |    1 |
| bd_d216_psr_ctrl_interconnect_0              |    1 |
| bd_d216_psr_aclk_SLR2_0                      |    1 |
| bd_d216_psr_aclk_SLR1_0                      |    1 |
| bd_d216_psr_aclk_SLR0_0                      |    1 |
| bd_d216_interconnect_ddrmem_ctrl_0           |    1 |
| bd_d216_interconnect_DDR4_MEM02_0            |    1 |
| bd_d216_interconnect_DDR4_MEM01_0            |    1 |
| bd_d216_interconnect_DDR4_MEM00_0            |    1 |
| bd_d216_ddr4_mem02_ctrl_cc_0                 |    1 |
| bd_d216_ddr4_mem02_0_phy                     |    1 |
| bd_d216_ddr4_mem02_0                         |    1 |
| bd_d216_ddr4_mem01_ctrl_cc_0                 |    1 |
| bd_d216_ddr4_mem01_0_phy                     |    1 |
| bd_d216_ddr4_mem01_0                         |    1 |
| bd_d216_ddr4_mem00_ctrl_cc_0                 |    1 |
| bd_d216_ddr4_mem00_0_phy                     |    1 |
| bd_d216_ddr4_mem00_0                         |    1 |
| bd_d216_calib_reduce_0                       |    1 |
| bd_4042_bs_switch_0                          |    1 |
| bd_3566_bsip_0                               |    1 |
| bd_3566_bs_switch_1_0                        |    1 |
| bd_3566_axi_jtag_0                           |    1 |
| bd_2e71_xsdbm_0                              |    1 |
| bd_2e71_lut_buffer_0                         |    1 |
| bd_2e71_bs_switch_0                          |    1 |
| bd_256f_lut_buffer_0                         |    1 |
| bd_256f_bs_switch_0                          |    1 |
| bd_0301_bsip_0                               |    1 |
| bd_0301_bs_switch_1_0                        |    1 |
| bd_0301_bs_switch_0                          |    1 |
| bd_0301_bs_mux_0                             |    1 |
| bd_0301_axi_jtag_0                           |    1 |
+----------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR3 <-> SLR2                    |  2761 |       |     23040 | 11.98 |
|   SLR2 -> SLR3                   |  1310 |       |           |  5.69 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR3 -> SLR2                   |  1451 |       |           |  6.30 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    25 |    25 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR2 <-> SLR1                    |  2658 |       |     23040 | 11.54 |
|   SLR1 -> SLR2                   |  1280 |       |           |  5.56 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  1378 |       |           |  5.98 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    23 |    23 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  8548 |       |     23040 | 37.10 |
|   SLR0 -> SLR1                   |  5357 |       |           | 23.25 |
|     Using TX_REG only            |    70 |    70 |           |       |
|     Using RX_REG only            |   144 |   144 |           |       |
|     Using Both TX_REG and RX_REG |    70 |    70 |           |       |
|   SLR1 -> SLR0                   |  3191 |       |           | 13.85 |
|     Using TX_REG only            |    32 |    32 |           |       |
|     Using RX_REG only            |    39 |    39 |           |       |
|     Using Both TX_REG and RX_REG |    32 |    32 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 13967 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 | 1451 |    0 |    0 |
| SLR2      | 1305 |    0 | 1337 |   41 |
| SLR1      |    3 | 1200 |    0 | 3150 |
| SLR0      |    2 |   75 | 5280 |    0 |
+-----------+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
| CLB                        |  52423 |  27378 | 13993 |  4393 |  97.08 |  50.70 |  25.91 |   8.14 |
|   CLBL                     |  28529 |  14839 |  7304 |  2348 |  97.44 |  50.68 |  24.95 |   8.02 |
|   CLBM                     |  23894 |  12539 |  6689 |  2045 |  96.66 |  50.72 |  27.06 |   8.27 |
| CLB LUTs                   | 316512 | 149150 | 69182 | 19559 |  73.27 |  34.53 |  16.01 |   4.53 |
|   LUT as Logic             | 278152 | 128701 | 62542 | 17313 |  64.39 |  29.79 |  14.48 |   4.01 |
|     using O5 output only   |   2703 |   2692 |  1034 |   269 |   0.63 |   0.62 |   0.24 |   0.06 |
|     using O6 output only   | 199231 |  82456 | 38508 | 13072 |  46.12 |  19.09 |   8.91 |   3.03 |
|     using O5 and O6        |  76218 |  43553 | 23000 |  3972 |  17.64 |  10.08 |   5.32 |   0.92 |
|   LUT as Memory            |  38360 |  20449 |  6640 |  2246 |  19.40 |  10.34 |   3.36 |   1.14 |
|     LUT as Distributed RAM |   3976 |   3328 |  4674 |  2203 |   2.01 |   1.68 |   2.36 |   1.11 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    124 |      4 |   184 |    35 |   0.06 |  <0.01 |   0.09 |   0.02 |
|       using O5 and O6      |   3852 |   3324 |  4490 |  2168 |   1.95 |   1.68 |   2.27 |   1.10 |
|     LUT as Shift Register  |  34384 |  17121 |  1966 |    43 |  17.39 |   8.66 |   0.99 |   0.02 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  25176 |  12845 |  1899 |    43 |  12.73 |   6.50 |   0.96 |   0.02 |
|       using O5 and O6      |   9208 |   4276 |    67 |     0 |   4.66 |   2.16 |   0.03 |   0.00 |
| CLB Registers              | 404911 | 223035 | 95936 | 22292 |  46.86 |  25.81 |  11.10 |   2.58 |
| CARRY8                     |   4140 |   2433 |   357 |   352 |   7.67 |   4.51 |   0.66 |   0.65 |
| F7 Muxes                   |   1617 |    881 |   887 |   183 |   0.75 |   0.41 |   0.41 |   0.08 |
| F8 Muxes                   |     47 |     47 |   154 |    16 |   0.04 |   0.04 |   0.14 |   0.01 |
| F9 Muxes                   |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    455 |    207 | 115.5 |    28 |  67.71 |  30.80 |  17.19 |   4.17 |
|   RAMB36/FIFO              |    438 |    200 |   114 |    28 |  65.18 |  29.76 |  16.96 |   4.17 |
|     RAMB36E2 only          |    438 |    200 |   114 |    28 |  65.18 |  29.76 |  16.96 |   4.17 |
|   RAMB18                   |     34 |     14 |     3 |     0 |   2.53 |   1.04 |   0.22 |   0.00 |
| URAM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   1403 |    687 |     3 |     0 |  45.67 |  22.36 |   0.10 |   0.00 |
| PLL                        |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   8236 |   5914 |  2708 |   573 |   7.63 |   5.48 |   2.51 |   0.53 |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       161 |   77.40 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       439 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


