pr_debug	,	F_12
virt	,	V_4
ppc44x_pin_tlb	,	F_3
SPRN_MMUCR	,	V_7
MMUBE0_IBE1_SHIFT	,	V_20
memblock_set_current_limit	,	F_22
first_memblock_base	,	V_36
rA	,	V_25
"256M TLB entry for 0x%08x-&gt;0x%08x in bolt slot %d\n"	,	L_1
mtspr	,	F_4
__set_bit	,	F_9
ppc47x_pin_tlb	,	F_10
setup_initial_memory_limit	,	F_21
CONFIG_PPC47x	,	F_5
MMUBE0_VBE0	,	V_12
PPC_PIN_SIZE	,	V_29
MMUBE0_VBE1	,	V_13
MMUBE0_VBE2	,	V_14
MMU_FTR_TYPE_47x	,	V_31
flush_icache_range	,	F_2
phys	,	V_5
cpu	,	V_39
ppc47x_update_boltmap	,	F_8
lowmem_end_addr	,	V_30
entry	,	V_6
mmu_has_feature	,	F_17
"bolted entries: "	,	L_2
"%d "	,	L_3
MMUBE1_IBE3_SHIFT	,	V_22
CONFIG_SMP	,	F_13
first_memblock_size	,	V_37
total_lowmem	,	V_35
flush_instruction_cache	,	F_15
mmu_mapin_ram	,	F_16
PAGE_OFFSET	,	V_32
tlb_44x_patch_hwater_I	,	V_2
ppc47x_find_free_bolted	,	F_6
SPRN_MMUBE0	,	V_9
SPRN_MMUBE1	,	V_11
BUG_ON	,	F_11
printk	,	F_19
tlb_44x_patch_hwater_D	,	V_1
test_bit	,	F_20
mfspr	,	F_7
tlb_47x_boltmap	,	V_19
MMUBE0_IBE0_SHIFT	,	V_18
top	,	V_27
MMUBE1_IBE4_SHIFT	,	V_23
ppc44x_update_tlb_hwater	,	F_1
addr	,	V_28
MMU_init_hw	,	F_14
mmu_init_secondary	,	F_24
MMUBE1_IBE5_SHIFT	,	V_24
__cpuinit	,	T_1
i	,	V_33
tlb_44x_hwater	,	V_3
DEBUG	,	F_18
mmube0	,	V_8
mmube1	,	V_10
u64	,	V_38
MMUBE1_VBE4	,	V_16
MMUBE1_VBE3	,	V_15
min_t	,	F_23
MMUBE1_VBE5	,	V_17
__init	,	T_2
phys_addr_t	,	T_3
MMUBE0_IBE2_SHIFT	,	V_21
bolted	,	V_26
KERN_DEBUG	,	V_34
"\n"	,	L_4
