{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1736498786785 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "accelerator_toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"accelerator_toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736498786835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736498786890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736498786891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736498786891 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736498787227 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736498787237 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736498787783 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736498787783 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 6395 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736498787802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 6397 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736498787802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 6399 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736498787802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 6401 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736498787802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 6403 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736498787802 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736498787802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736498787804 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "203 " "TimeQuest Timing Analyzer is analyzing 203 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1736498790708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "accelerator_toplevel.sdc " "Synopsys Design Constraints File file not found: 'accelerator_toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736498790712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736498790713 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736498790749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736498790749 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736498790751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node input_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac0:inst\|set " "Destination node mac0:inst\|set" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 51 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac0:inst|set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 656 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac0:inst\|source_address\[3\] " "Destination node mac0:inst\|source_address\[3\]" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 207 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac0:inst|source_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1736498790974 ""}  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1472 -4680 -4512 1488 "input_clock" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 6390 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736498790974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "potential_adder_2:inst9\|final_potentialAdder2\[31\]~8  " "Automatically promoted node potential_adder_2:inst9\|final_potentialAdder2\[31\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""}  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { potential_adder_2:inst9|final_potentialAdder2[31]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 2527 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736498790974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mac0:inst\|clear  " "Automatically promoted node mac0:inst\|clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source4\[0\]~0 " "Destination node network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source4\[0\]~0" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 12 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source4[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 1375 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source4\[1\]~1 " "Destination node network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source4\[1\]~1" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 12 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source4[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 1376 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac0:inst\|clear~2 " "Destination node mac0:inst\|clear~2" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 50 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac0:inst|clear~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 1472 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "potential_adder_2:inst9\|final_potentialAdder2\[31\]~8 " "Destination node potential_adder_2:inst9\|final_potentialAdder2\[31\]~8" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { potential_adder_2:inst9|final_potentialAdder2[31]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 2527 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\]~3 " "Destination node network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\]~3" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 4287 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "potential_adder_2:inst9\|spikeAdder2~2 " "Destination node potential_adder_2:inst9\|spikeAdder2~2" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 20 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { potential_adder_2:inst9|spikeAdder2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 4289 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac2:inst3\|mac2mult_output\[31\]~0 " "Destination node mac2:inst3\|mac2mult_output\[31\]~0" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac2:inst3|mac2mult_output[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 4311 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac2:inst3\|incomingspikes\[0\]~0 " "Destination node mac2:inst3\|incomingspikes\[0\]~0" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac2:inst3|incomingspikes[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 4588 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac0:inst\|incomingspikes\[0\]~0 " "Destination node mac0:inst\|incomingspikes\[0\]~0" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac0:inst|incomingspikes[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 4589 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\]~5 " "Destination node network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\]~5" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 6276 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1736498790974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1736498790974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1736498790974 ""}  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 50 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac0:inst|clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736498790974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\]~4  " "Automatically promoted node network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736498790976 ""}  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 0 { 0 ""} 0 4288 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736498790976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736498791871 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736498791873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736498791873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736498791875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736498791877 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736498791878 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736498791879 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736498791880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736498791881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1736498791884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736498791884 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_clock_adder " "Node \"input_clock_adder\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_clock_adder" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1736498792108 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_clock_decay " "Node \"input_clock_decay\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_clock_decay" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1736498792108 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1736498792108 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736498792109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736498795539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736498797611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736498797659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736498807998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736498807999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736498808986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1736498816543 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736498816543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736498843738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1736498843739 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736498843739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.38 " "Total time spent on timing analysis during the Fitter is 6.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1736498843861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736498844030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736498844847 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736498844911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736498845557 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736498846716 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1736498848136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/output_files/accelerator_toplevel.fit.smsg " "Generated suppressed messages file E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/output_files/accelerator_toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736498848497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5633 " "Peak virtual memory: 5633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736498849724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 14:17:29 2025 " "Processing ended: Fri Jan 10 14:17:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736498849724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736498849724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736498849724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736498849724 ""}
