Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: alu4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu4"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : alu4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "alu4.v" in library work
Module <alu4> compiled
No errors in compilation
Analysis of file <"alu4.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <alu4> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <alu4>.
WARNING:Xst:905 - "alu4.v" line 125: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <out>, <code>
Module <alu4> is correct for synthesis.
 
    Set user-defined property "LOC =  M15" for signal <d> in unit <alu4>.
    Set user-defined property "LOC =  P17" for signal <c> in unit <alu4>.
    Set user-defined property "LOC =  R16" for signal <b> in unit <alu4>.
    Set user-defined property "LOC =  R15" for signal <a> in unit <alu4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <alu4>.
    Related source file is "alu4.v".
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x6-bit ROM for signal <code$mux0000> created at line 175.
    Found 1-bit register for signal <CF>.
    Found 1-bit register for signal <SF>.
    Found 1-bit register for signal <ZF>.
    Found 4-bit register for signal <out>.
    Found 5-bit adder for signal <$add0001> created at line 89.
    Found 4-bit adder carry out for signal <add0000$addsub0000> created at line 82.
    Found 4-bit adder carry out for signal <add0002$addsub0000> created at line 104.
    Found 25-bit up counter for signal <count>.
    Found 4-bit register for signal <n1>.
    Found 4-bit register for signal <n2>.
    Found 4-bit register for signal <n3>.
    Found 1-bit xor2 for signal <out$xor0000> created at line 84.
    Found 1-bit xor2 for signal <out$xor0001> created at line 84.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <alu4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit adder carry out                                 : 2
 5-bit adder                                           : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 3
 4-bit register                                        : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <alu4>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_code_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <alu4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 4-bit adder carry out                                 : 2
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu4, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : alu4.ngr
Top Level Output File Name         : alu4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 196
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 24
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 22
#      LUT3_D                      : 5
#      LUT3_L                      : 1
#      LUT4                        : 57
#      LUT4_D                      : 9
#      LUT4_L                      : 6
#      MUXCY                       : 24
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 44
#      FD                          : 15
#      FDE                         : 4
#      FDR                         : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 7
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       69  out of   4656     1%  
 Number of Slice Flip Flops:             44  out of   9312     0%  
 Number of 4 input LUTs:                130  out of   9312     1%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.683ns (Maximum Frequency: 130.157MHz)
   Minimum input arrival time before clock: 10.118ns
   Maximum output required time after clock: 8.635ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.683ns (frequency: 130.157MHz)
  Total number of paths / destination ports: 676 / 40
-------------------------------------------------------------------------
Delay:               7.683ns (Levels of Logic = 6)
  Source:            n1_1 (FF)
  Destination:       ZF (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: n1_1 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.566  n1_1 (n1_1)
     LUT3_D:I2->O          8   0.704   0.932  _old_n1_2<1>1 (_old_n1_2<1>)
     LUT4:I0->O            1   0.704   0.424  ZF_mux0000130 (ZF_mux0000130)
     LUT4:I3->O            3   0.704   0.566  ZF_mux0000173 (ZF_mux0000173)
     LUT3:I2->O            1   0.704   0.000  ZF_mux000074_SW0_G (N82)
     MUXF5:I1->O           1   0.321   0.455  ZF_mux000074_SW0 (N16)
     LUT4:I2->O            1   0.704   0.000  ZF_mux0000211 (ZF_mux0000)
     FD:D                      0.308          ZF
    ----------------------------------------
    Total                      7.683ns (4.740ns logic, 2.943ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1092 / 48
-------------------------------------------------------------------------
Offset:              10.118ns (Levels of Logic = 7)
  Source:            set1 (PAD)
  Destination:       out_3 (FF)
  Destination Clock: clk rising

  Data Path: set1 to out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.218   1.377  set1_IBUF (set1_IBUF)
     LUT3:I0->O            7   0.704   0.787  _old_n3_1<0>11 (N1)
     LUT3:I1->O           21   0.704   1.163  _old_n3_1<0>2 (_old_n3_1<0>)
     LUT3:I2->O            2   0.704   0.482  SF_mux000011 (N02)
     LUT4:I2->O            1   0.704   0.455  out_mux0004<3>_SW0 (N8)
     LUT4_L:I2->LO         1   0.704   0.104  out_mux000033_SW0 (N46)
     LUT4:I3->O            1   0.704   0.000  out_mux0004<3> (out_mux0004<3>)
     FD:D                      0.308          out_3
    ----------------------------------------
    Total                     10.118ns (5.750ns logic, 4.368ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 67 / 14
-------------------------------------------------------------------------
Offset:              8.635ns (Levels of Logic = 5)
  Source:            count_23 (FF)
  Destination:       c (PAD)
  Source Clock:      clk rising

  Data Path: count_23 to c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.040  count_23 (count_23)
     LUT4:I1->O            1   0.704   0.000  code<2>311 (code<2>311)
     MUXF5:I1->O           1   0.321   0.455  code<2>31_f5 (code<2>31)
     LUT4:I2->O            1   0.704   0.424  code<2>37 (code<2>37)
     LUT4:I3->O            1   0.704   0.420  code<2>73 (c_OBUF)
     OBUF:I->O                 3.272          c_OBUF (c)
    ----------------------------------------
    Total                      8.635ns (6.296ns logic, 2.339ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.50 secs
 
--> 

Total memory usage is 306000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

