
*** Running vivado
    with args -log myDAC_TOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source myDAC_TOP.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source myDAC_TOP.tcl -notrace
Command: synth_design -top myDAC_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 272.766 ; gain = 65.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myDAC_TOP' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:3]
INFO: [Synth 8-638] synthesizing module 'HALF_CLOCK' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/HALF_CLOCK.v:1]
INFO: [Synth 8-256] done synthesizing module 'HALF_CLOCK' (1#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/HALF_CLOCK.v:1]
INFO: [Synth 8-638] synthesizing module 'SAMP_CLOCK' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/SAMP_CLOCK.v:1]
INFO: [Synth 8-256] done synthesizing module 'SAMP_CLOCK' (2#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/SAMP_CLOCK.v:1]
INFO: [Synth 8-638] synthesizing module 'NEW_CLOCK' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/NEW_CLOCK.v:21]
INFO: [Synth 8-256] done synthesizing module 'NEW_CLOCK' (3#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/NEW_CLOCK.v:21]
INFO: [Synth 8-638] synthesizing module 'maindff' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/maindff.v:1]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/dff.v:1]
INFO: [Synth 8-256] done synthesizing module 'dff' (4#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/dff.v:1]
INFO: [Synth 8-256] done synthesizing module 'maindff' (5#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/maindff.v:1]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/sevensegment.v:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (6#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/new/sevensegment.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/imports/sources_1/imports/SourceFiles/DA2RefComp.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (7#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/imports/sources_1/imports/SourceFiles/DA2RefComp.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'myDAC_TOP' (8#1) [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[15]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[14]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[13]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[12]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[11]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[10]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[9]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[8]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[7]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[6]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[5]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[4]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 310.160 ; gain = 102.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1:RST to constant 0 [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:727]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 310.160 ; gain = 102.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/constrs_1/imports/_solution_files/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/constrs_1/imports/_solution_files/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kokul/Desktop/EE2020_KokulDAC/EE2020_myDAC.srcs/constrs_1/imports/_solution_files/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/myDAC_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/myDAC_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 603.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 603.316 ; gain = 396.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 603.316 ; gain = 396.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 603.316 ; gain = 396.063
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "sseg_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sinval0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sinval_B0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sinval0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sinval_B0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "STEPVALUE0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STEPVALUE0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TRACK" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TRACK_B" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 603.316 ; gain = 396.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 10    
	   3 Input     12 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                12x32  Multipliers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     28 Bit        Muxes := 2     
	   9 Input     28 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myDAC_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 10    
	   3 Input     12 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                12x32  Multipliers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     28 Bit        Muxes := 2     
	   9 Input     28 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module HALF_CLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module SAMP_CLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NEW_CLOCK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 603.316 ; gain = 396.063
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sinval0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sinval_B0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP DATA_A2, operation Mode is: A*B.
DSP Report: operator DATA_A2 is absorbed into DSP DATA_A2.
DSP Report: operator DATA_A2 is absorbed into DSP DATA_A2.
DSP Report: Generating DSP DATA_A2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DATA_A2 is absorbed into DSP DATA_A2.
DSP Report: operator DATA_A2 is absorbed into DSP DATA_A2.
DSP Report: Generating DSP DATA_B2, operation Mode is: A*B.
DSP Report: operator DATA_B2 is absorbed into DSP DATA_B2.
DSP Report: operator DATA_B2 is absorbed into DSP DATA_B2.
DSP Report: Generating DSP DATA_B2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DATA_B2 is absorbed into DSP DATA_B2.
DSP Report: operator DATA_B2 is absorbed into DSP DATA_B2.
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[15]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[14]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[13]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[12]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[11]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[10]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[9]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[8]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[7]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[6]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[5]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[4]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 603.316 ; gain = 396.063
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 603.316 ; gain = 396.063

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|myDAC_TOP   | sinval_reg_rep   | 512x12        | Block RAM      | 
|myDAC_TOP   | sinval_B_reg_rep | 512x12        | Block RAM      | 
|myDAC_TOP   | sinval_reg_rep   | 512x12        | Block RAM      | 
|myDAC_TOP   | sinval_B_reg_rep | 512x12        | Block RAM      | 
+------------+------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myDAC_TOP   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myDAC_TOP   | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myDAC_TOP   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myDAC_TOP   | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'TRACK_reg[20]' (FDRE) to 'TRACK_reg[21]'
INFO: [Synth 8-3886] merging instance 'TRACK_reg[21]' (FDRE) to 'TRACK_reg[22]'
INFO: [Synth 8-3886] merging instance 'TRACK_reg[22]' (FDRE) to 'TRACK_reg[23]'
INFO: [Synth 8-3886] merging instance 'TRACK_reg[23]' (FDRE) to 'TRACK_reg[24]'
INFO: [Synth 8-3886] merging instance 'TRACK_reg[24]' (FDRE) to 'TRACK_reg[25]'
INFO: [Synth 8-3886] merging instance 'TRACK_reg[25]' (FDRE) to 'TRACK_reg[26]'
INFO: [Synth 8-3886] merging instance 'TRACK_reg[26]' (FDRE) to 'TRACK_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRACK_reg[27] )
INFO: [Synth 8-3886] merging instance 'TRACK_B_reg[20]' (FDRE) to 'TRACK_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'TRACK_B_reg[21]' (FDRE) to 'TRACK_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'TRACK_B_reg[22]' (FDRE) to 'TRACK_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'TRACK_B_reg[23]' (FDRE) to 'TRACK_B_reg[24]'
INFO: [Synth 8-3886] merging instance 'TRACK_B_reg[24]' (FDRE) to 'TRACK_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'TRACK_B_reg[25]' (FDRE) to 'TRACK_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'TRACK_B_reg[26]' (FDRE) to 'TRACK_B_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRACK_B_reg[27] )
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[1]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[2]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[3]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[4]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[5]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[6]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[7]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[8]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[9]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[10]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[11]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[12]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[13]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[14]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[15]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[16]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[17]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[18]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[19]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[20]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[21]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[22]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[23]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[24]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[25]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[26]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[27]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (DC/f1/Q_reg) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (DC/f2/Q_reg) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[27]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[26]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[25]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[24]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[23]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[22]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[21]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_reg[20]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[27]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[26]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[25]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[24]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[23]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[22]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[21]) is unused and will be removed from module myDAC_TOP.
WARNING: [Synth 8-3332] Sequential element (TRACK_B_reg[20]) is unused and will be removed from module myDAC_TOP.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 603.316 ; gain = 396.063
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 603.316 ; gain = 396.063

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 666.977 ; gain = 459.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 684.391 ; gain = 477.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance sinval_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sinval_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 752.410 ; gain = 545.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myDAC_TOP   | u1/temp1_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myDAC_TOP   | u1/temp2_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY4   |  2662|
|3     |DSP48E1  |     4|
|4     |LUT1     |  1100|
|5     |LUT2     |  1516|
|6     |LUT3     |  7384|
|7     |LUT4     |  1086|
|8     |LUT5     |   487|
|9     |LUT6     |   706|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |     2|
|12    |FDRE     |   440|
|13    |FDSE     |    40|
|14    |IBUF     |    21|
|15    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             | 15470|
|2     |  DD     |maindff      |    54|
|3     |    f1   |dff_8        |     3|
|4     |    f2   |dff_9        |    51|
|5     |  DL     |maindff_0    |    76|
|6     |    f1   |dff_6        |     4|
|7     |    f2   |dff_7        |    72|
|8     |  DR     |maindff_1    |    95|
|9     |    f1   |dff_4        |     5|
|10    |    f2   |dff_5        |    90|
|11    |  DU     |maindff_2    |    34|
|12    |    f1   |dff          |    21|
|13    |    f2   |dff_3        |    13|
|14    |  data_b |sevensegment |   218|
|15    |  f1     |HALF_CLOCK   |     4|
|16    |  f2     |SAMP_CLOCK   |    12|
|17    |  f3     |NEW_CLOCK    |    54|
|18    |  u1     |DA2RefComp   |    79|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 752.410 ; gain = 545.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 752.410 ; gain = 252.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 752.410 ; gain = 545.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2688 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'myDAC_TOP' is not ideal for floorplanning, since the cellview 'myDAC_TOP' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 752.410 ; gain = 545.156
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 752.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 01 23:49:18 2017...
