##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for Clock_5
		4.3::Critical Path Report for pwmClock
		4.4::Critical Path Report for pwmClock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (pwmClock:R vs. pwmClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (pwmClock_1:R vs. pwmClock_1:R)
		5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 23
Clock: ADC_SAR_Seq_intClock       | N/A                   | Target: 4.36 MHz    | 
Clock: ADC_SAR_Seq_intClock(FFB)  | N/A                   | Target: 4.36 MHz    | 
Clock: ClockBlock/ff_div_3        | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_1                    | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_1(FFB)               | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_2                    | Frequency: 55.71 MHz  | Target: 0.05 MHz    | 
Clock: Clock_3                    | N/A                   | Target: 1.00 MHz    | 
Clock: Clock_3(FFB)               | N/A                   | Target: 1.00 MHz    | 
Clock: Clock_5                    | Frequency: 78.89 MHz  | Target: 0.00 MHz    | 
Clock: CyHFCLK                    | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                      | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                      | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK                    | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1                  | N/A                   | Target: 48.00 MHz   | 
Clock: CySYSCLK                   | N/A                   | Target: 48.00 MHz   | 
Clock: UART_LED_SCBCLK            | N/A                   | Target: 1.37 MHz    | 
Clock: UART_LED_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz    | 
Clock: ack_clock                  | N/A                   | Target: 1.00 MHz    | 
Clock: ack_clock(FFB)             | N/A                   | Target: 1.00 MHz    | 
Clock: pwmClock                   | Frequency: 56.65 MHz  | Target: 5.33 MHz    | 
Clock: pwmClock_1                 | Frequency: 55.89 MHz  | Target: 0.01 MHz    | 
Clock: timer_clock                | N/A                   | Target: 1.00 MHz    | 
Clock: timer_clock(FFB)           | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        1.95833e+007     19565382     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5       Clock_5        5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
pwmClock      pwmClock       187500           169848       N/A              N/A         N/A              N/A         N/A              N/A         
pwmClock_1    pwmClock_1     1e+008           99982109     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
DIM_MINUS(0)_PAD   21836         Clock_5:R         
DIM_PLUS(0)_PAD    22283         Clock_5:R         
ZOOM_MINUS(0)_PAD  22958         Clock_5:R         
ZOOM_PLUS(0)_PAD   24278         Clock_5:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
HBridge_PWM(0)_PAD  24321         pwmClock:R        
PWM_Output(0)_PAD   30786         CyHFCLK:R         
PWM_Output(0)_PAD   29442         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 55.71 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19565382p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  19565382  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2581   6431  19565382  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 78.89 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_2/q
Path End       : Net_3388_2/main_1
Capture Clock  : Net_3388_2/clock_0
Path slack     : 4999987325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_2/clock_0                                        macrocell17                0      0  RISE       1

Data path
pin name           model name   delay     AT       slack  edge  Fanout
-----------------  -----------  -----  -----  ----------  ----  ------
Net_3338_2/q       macrocell17   1250   1250  4999987325  RISE       1
Net_3388_2/main_1  macrocell19   7915   9165  4999987325  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_2/clock_0                                        macrocell19                0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for pwmClock
**************************************
Clock: pwmClock
Frequency: 56.65 MHz | Target: 5.33 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 169848p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  169848  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2282   6132  169848  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for pwmClock_1
****************************************
Clock: pwmClock_1
Frequency: 55.89 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 99982109p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   100000000
- Setup time                                            -11520
--------------------------------------------------   --------- 
End-of-path required time (ps)                        99988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  99982109  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2521   6371  99982109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (pwmClock:R vs. pwmClock:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 169848p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  169848  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2282   6132  169848  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19565382p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  19565382  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2581   6431  19565382  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1


5.3::Critical Path Report for (pwmClock_1:R vs. pwmClock_1:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 99982109p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   100000000
- Setup time                                            -11520
--------------------------------------------------   --------- 
End-of-path required time (ps)                        99988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  99982109  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2521   6371  99982109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1


5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_2/q
Path End       : Net_3388_2/main_1
Capture Clock  : Net_3388_2/clock_0
Path slack     : 4999987325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_2/clock_0                                        macrocell17                0      0  RISE       1

Data path
pin name           model name   delay     AT       slack  edge  Fanout
-----------------  -----------  -----  -----  ----------  ----  ------
Net_3338_2/q       macrocell17   1250   1250  4999987325  RISE       1
Net_3388_2/main_1  macrocell19   7915   9165  4999987325  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_2/clock_0                                        macrocell19                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 169848p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  169848  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2282   6132  169848  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:runmode_enable\/q
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 171075p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/clock_0           macrocell5                 0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:runmode_enable\/q        macrocell5      1250   1250  171075  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3655   4905  171075  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2173/main_5
Capture Clock  : Net_2173/clock_0
Path slack     : 176004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  176004  RISE       1
Net_2173/main_5                                 macrocell6      2306   7986  176004  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_2173/main_4
Capture Clock  : Net_2173/clock_0
Path slack     : 176620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   5060   5060  176620  RISE       1
Net_2173/main_4                                 macrocell6      2310   7370  176620  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:runmode_enable\/q
Path End       : Net_2173/main_3
Capture Clock  : Net_2173/clock_0
Path slack     : 178528p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/clock_0           macrocell5                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  171075  RISE       1
Net_2173/main_3                            macrocell6    4212   5462  178528  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : Net_2173/main_0
Capture Clock  : Net_2173/clock_0
Path slack     : 178574p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   2580   2580  178574  RISE       1
Net_2173/main_0                                     macrocell6     2836   5416  178574  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : Net_2173/main_1
Capture Clock  : Net_2173/clock_0
Path slack     : 178584p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   2580   2580  178584  RISE       1
Net_2173/main_1                                     macrocell6     2826   5406  178584  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorControlPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorControlPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 178584p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  178584  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/main_0      macrocell5     2826   5406  178584  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/clock_0           macrocell5                 0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : Net_2173/main_2
Capture Clock  : Net_2173/clock_0
Path slack     : 178586p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   2580   2580  178586  RISE       1
Net_2173/main_2                                     macrocell6     2824   5404  178586  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19565382p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  19565382  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2581   6431  19565382  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19568274p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell7      1250   1250  19568274  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2290   3540  19568274  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19569653p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 19581763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12110
-------------------------------------   ----- 
End-of-path arrival time (ps)           12110
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   3850   3850  19565382  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      2597   6447  19569653  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   9797  19569653  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  12110  19569653  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell1               0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_2
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 19571244p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  19571244  RISE       1
\PWM:PWMUDB:status_0\/main_2        macrocell9      2900   8580  19571244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 19571248p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8575
-------------------------------------   ---- 
End-of-path arrival time (ps)           8575
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  19571244  RISE       1
\PWM:PWMUDB:prevCompare1\/main_1    macrocell8      2895   8575  19571248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                         macrocell8                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_691/main_2
Capture Clock  : Net_691/clock_0
Path slack     : 19571253p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  19571244  RISE       1
Net_691/main_2                      macrocell10     2890   8570  19571253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_691/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 19571857p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   5060   5060  19571857  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell9      2906   7966  19571857  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 19571863p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7960
-------------------------------------   ---- 
End-of-path arrival time (ps)           7960
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   5060   5060  19571857  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell8      2900   7960  19571863  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                         macrocell8                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_691/main_1
Capture Clock  : Net_691/clock_0
Path slack     : 19571866p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   5060   5060  19571857  RISE       1
Net_691/main_1                      macrocell10     2897   7957  19571866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_691/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 19574907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3               0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  19574907  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell7     2336   4916  19574907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 19576271p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                         macrocell8                 0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell8    1250   1250  19576271  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell9    2302   3552  19576271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_691/main_0
Capture Clock  : Net_691/clock_0
Path slack     : 19576279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  19568274  RISE       1
Net_691/main_0                 macrocell10   2295   3545  19576279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_691/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19578198p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 19581763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell9     1250   1250  19578198  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2315   3565  19578198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell1               0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 99982109p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   100000000
- Setup time                                            -11520
--------------------------------------------------   --------- 
End-of-path required time (ps)                        99988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  99982109  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2521   6371  99982109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 99983350p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   100000000
- Setup time                                            -11520
--------------------------------------------------   --------- 
End-of-path required time (ps)                        99988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                    model name             delay     AT  edge  Fanout
----------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                        m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                  m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                                 m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4               0      0  RISE       1

Data path
pin name                                                        model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  99983350  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2550   5130  99983350  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \overCurrentTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \overCurrentTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986440p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   100000000
- Setup time                                             -1570
--------------------------------------------------   --------- 
End-of-path required time (ps)                        99998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/clock          datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\overCurrentTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850  99982109  RISE       1
\overCurrentTimer:TimerUDB:status_tc\/main_1        macrocell3      2528   6378  99986440  RISE       1
\overCurrentTimer:TimerUDB:status_tc\/q             macrocell3      3350   9728  99986440  RISE       1
\overCurrentTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell2    2263  11990  99986440  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:rstSts:stsreg\/clock           statusicell2               0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_2/q
Path End       : Net_3388_2/main_1
Capture Clock  : Net_3388_2/clock_0
Path slack     : 4999987325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_2/clock_0                                        macrocell17                0      0  RISE       1

Data path
pin name           model name   delay     AT       slack  edge  Fanout
-----------------  -----------  -----  -----  ----------  ----  ------
Net_3338_2/q       macrocell17   1250   1250  4999987325  RISE       1
Net_3388_2/main_1  macrocell19   7915   9165  4999987325  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_2/clock_0                                        macrocell19                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_2/q
Path End       : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0
Path slack     : 4999988794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_2/clock_0                                        macrocell17                0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_3338_2/q                                macrocell17   1250   1250  4999987325  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0  macrocell18   6446   7696  4999988794  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0               macrocell18                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_3/q
Path End       : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0
Path slack     : 4999990536p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_3/clock_0                                        macrocell20                0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_3338_3/q                                macrocell20   1250   1250  4999990536  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/main_0  macrocell21   4704   5954  4999990536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0               macrocell21                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_1/q
Path End       : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0
Path slack     : 4999990582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_1/clock_0                                        macrocell14                0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_3338_1/q                                macrocell14   1250   1250  4999990582  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0  macrocell15   4658   5908  4999990582  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0               macrocell15                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_1/q
Path End       : Net_3388_1/main_1
Capture Clock  : Net_3388_1/clock_0
Path slack     : 4999990622p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_1/clock_0                                        macrocell14                0      0  RISE       1

Data path
pin name           model name   delay     AT       slack  edge  Fanout
-----------------  -----------  -----  -----  ----------  ----  ------
Net_3338_1/q       macrocell14   1250   1250  4999990582  RISE       1
Net_3388_1/main_1  macrocell16   4618   5868  4999990622  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_1/clock_0                                        macrocell16                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_0/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999990692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_0/clock_0                                        macrocell11                0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_3338_0/q                                macrocell11   1250   1250  4999990692  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell12   4548   5798  4999990692  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell12                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_0/q
Path End       : Net_3388_0/main_1
Capture Clock  : Net_3388_0/clock_0
Path slack     : 4999990711p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_0/clock_0                                        macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT       slack  edge  Fanout
-----------------  -----------  -----  -----  ----------  ----  ------
Net_3338_0/q       macrocell11   1250   1250  4999990692  RISE       1
Net_3388_0/main_1  macrocell13   4529   5779  4999990711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_0/clock_0                                        macrocell13                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_3/q
Path End       : Net_3388_3/main_1
Capture Clock  : Net_3388_3/clock_0
Path slack     : 4999991437p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_3/clock_0                                        macrocell20                0      0  RISE       1

Data path
pin name           model name   delay     AT       slack  edge  Fanout
-----------------  -----------  -----  -----  ----------  ----  ------
Net_3338_3/q       macrocell20   1250   1250  4999990536  RISE       1
Net_3388_3/main_1  macrocell22   3803   5053  4999991437  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_3/clock_0                                        macrocell22                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/q
Path End       : Net_3388_1/main_0
Capture Clock  : Net_3388_1/clock_0
Path slack     : 4999992985p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0               macrocell15                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/q  macrocell15   1250   1250  4999992985  RISE       1
Net_3388_1/main_0                      macrocell16   2255   3505  4999992985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_1/clock_0                                        macrocell16                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_3388_0/main_0
Capture Clock  : Net_3388_0/clock_0
Path slack     : 4999992998p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell12   1250   1250  4999992998  RISE       1
Net_3388_0/main_0                      macrocell13   2242   3492  4999992998  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_0/clock_0                                        macrocell13                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/q
Path End       : Net_3388_2/main_0
Capture Clock  : Net_3388_2/clock_0
Path slack     : 4999993000p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0               macrocell18                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/q  macrocell18   1250   1250  4999993000  RISE       1
Net_3388_2/main_0                      macrocell19   2240   3490  4999993000  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_2/clock_0                                        macrocell19                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/q
Path End       : Net_3388_3/main_0
Capture Clock  : Net_3388_3/clock_0
Path slack     : 4999993002p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0               macrocell21                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/q  macrocell21   1250   1250  4999993002  RISE       1
Net_3388_3/main_0                      macrocell22   2238   3488  4999993002  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_3/clock_0                                        macrocell22                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

