ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_DMA_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_DMA_Init:
  26              	.LFB65:
  27              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /**
   2:Core/Src/dma.c ****   ******************************************************************************
   3:Core/Src/dma.c ****   * @file    dma.c
   4:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   6:Core/Src/dma.c ****   ******************************************************************************
   7:Core/Src/dma.c ****   * @attention
   8:Core/Src/dma.c ****   *
   9:Core/Src/dma.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/dma.c ****   * All rights reserved.</center></h2>
  11:Core/Src/dma.c ****   *
  12:Core/Src/dma.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/dma.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/dma.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/dma.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** 
  20:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/dma.c **** #include "dma.h"
  22:Core/Src/dma.c **** 
  23:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/dma.c **** 
  25:Core/Src/dma.c **** /* USER CODE END 0 */
  26:Core/Src/dma.c **** 
  27:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/dma.c **** /* Configure DMA                                                              */
  29:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/dma.c **** 
  31:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s 			page 2


  32:Core/Src/dma.c **** 
  33:Core/Src/dma.c **** /* USER CODE END 1 */
  34:Core/Src/dma.c **** 
  35:Core/Src/dma.c **** /**
  36:Core/Src/dma.c ****   * Enable DMA controller clock
  37:Core/Src/dma.c ****   */
  38:Core/Src/dma.c **** void MX_DMA_Init(void)
  39:Core/Src/dma.c **** {
  28              		.loc 1 39 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  40:Core/Src/dma.c **** 
  41:Core/Src/dma.c ****   /* DMA controller clock enable */
  42:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  32              		.loc 1 42 3 view .LVU1
  33              	.LBB2:
  34              		.loc 1 42 3 view .LVU2
  35              		.loc 1 42 3 view .LVU3
  36              	.LBE2:
  43:Core/Src/dma.c **** 
  44:Core/Src/dma.c ****   /* DMA interrupt init */
  45:Core/Src/dma.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
  46:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
  37              		.loc 1 46 3 is_stmt 0 view .LVU4
  38 0000 0022     		movs	r2, #0
  39              	.LBB3:
  42:Core/Src/dma.c **** 
  40              		.loc 1 42 3 view .LVU5
  41 0002 174B     		ldr	r3, .L4
  42              	.LBE3:
  39:Core/Src/dma.c **** 
  43              		.loc 1 39 1 view .LVU6
  44 0004 00B5     		push	{lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 4
  47              		.cfi_offset 14, -4
  48              	.LBB4:
  42:Core/Src/dma.c **** 
  49              		.loc 1 42 3 view .LVU7
  50 0006 5969     		ldr	r1, [r3, #20]
  51              	.LBE4:
  39:Core/Src/dma.c **** 
  52              		.loc 1 39 1 view .LVU8
  53 0008 83B0     		sub	sp, sp, #12
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 16
  56              	.LBB5:
  42:Core/Src/dma.c **** 
  57              		.loc 1 42 3 view .LVU9
  58 000a 41F00101 		orr	r1, r1, #1
  59 000e 5961     		str	r1, [r3, #20]
  42:Core/Src/dma.c **** 
  60              		.loc 1 42 3 is_stmt 1 view .LVU10
  61 0010 5B69     		ldr	r3, [r3, #20]
  62              	.LBE5:
  63              		.loc 1 46 3 is_stmt 0 view .LVU11
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s 			page 3


  64 0012 1146     		mov	r1, r2
  65              	.LBB6:
  42:Core/Src/dma.c **** 
  66              		.loc 1 42 3 view .LVU12
  67 0014 03F00103 		and	r3, r3, #1
  68 0018 0193     		str	r3, [sp, #4]
  42:Core/Src/dma.c **** 
  69              		.loc 1 42 3 is_stmt 1 view .LVU13
  70              	.LBE6:
  71              		.loc 1 46 3 is_stmt 0 view .LVU14
  72 001a 0E20     		movs	r0, #14
  73              	.LBB7:
  42:Core/Src/dma.c **** 
  74              		.loc 1 42 3 view .LVU15
  75 001c 019B     		ldr	r3, [sp, #4]
  76              	.LBE7:
  42:Core/Src/dma.c **** 
  77              		.loc 1 42 3 is_stmt 1 view .LVU16
  78              		.loc 1 46 3 view .LVU17
  79 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL0:
  47:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
  81              		.loc 1 47 3 view .LVU18
  82 0022 0E20     		movs	r0, #14
  83 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  84              	.LVL1:
  48:Core/Src/dma.c ****   /* DMA1_Channel5_IRQn interrupt configuration */
  49:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
  85              		.loc 1 49 3 view .LVU19
  86 0028 0022     		movs	r2, #0
  87 002a 0F20     		movs	r0, #15
  88 002c 1146     		mov	r1, r2
  89 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  90              	.LVL2:
  50:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
  91              		.loc 1 50 3 view .LVU20
  92 0032 0F20     		movs	r0, #15
  93 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  94              	.LVL3:
  51:Core/Src/dma.c ****   /* DMA1_Channel6_IRQn interrupt configuration */
  52:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
  95              		.loc 1 52 3 view .LVU21
  96 0038 0022     		movs	r2, #0
  97 003a 1020     		movs	r0, #16
  98 003c 1146     		mov	r1, r2
  99 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 100              	.LVL4:
  53:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 101              		.loc 1 53 3 view .LVU22
 102 0042 1020     		movs	r0, #16
 103 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 104              	.LVL5:
  54:Core/Src/dma.c ****   /* DMA1_Channel7_IRQn interrupt configuration */
  55:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 105              		.loc 1 55 3 view .LVU23
 106 0048 0022     		movs	r2, #0
 107 004a 1120     		movs	r0, #17
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s 			page 4


 108 004c 1146     		mov	r1, r2
 109 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 110              	.LVL6:
  56:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 111              		.loc 1 56 3 view .LVU24
 112 0052 1120     		movs	r0, #17
  57:Core/Src/dma.c **** 
  58:Core/Src/dma.c **** }
 113              		.loc 1 58 1 is_stmt 0 view .LVU25
 114 0054 03B0     		add	sp, sp, #12
 115              	.LCFI2:
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 0056 5DF804EB 		ldr	lr, [sp], #4
 119              	.LCFI3:
 120              		.cfi_restore 14
 121              		.cfi_def_cfa_offset 0
  56:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 122              		.loc 1 56 3 view .LVU26
 123 005a FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 124              	.LVL7:
 125              	.L5:
 126 005e 00BF     		.align	2
 127              	.L4:
 128 0060 00100240 		.word	1073876992
 129              		.cfi_endproc
 130              	.LFE65:
 132              		.text
 133              	.Letext0:
 134              		.file 2 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 135              		.file 3 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 136              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 137              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 dma.c
C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s:18     .text.MX_DMA_Init:00000000 $t
C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s:25     .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\WENHUA~1\AppData\Local\Temp\ccZaItfd.s:128    .text.MX_DMA_Init:00000060 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
