`default_nettype none     
module top_module( 
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );
    
    assign out_lo[7:0]=in[7:0];
    assign out_hi[7:0]=in[15:8];

endmodule

