\documentclass[a4paper]{book}
\usepackage{a4wide}
\usepackage{makeidx}
\usepackage{fancyhdr}
\usepackage{graphicx}
\usepackage{multicol}
\usepackage{float}
\usepackage{textcomp}
\usepackage{alltt}
\usepackage[utf8]{inputenc}
\usepackage{doxygen}
\makeindex
\setcounter{tocdepth}{3}
\renewcommand{\footrulewidth}{0.4pt}
\begin{document}
\begin{titlepage}
\vspace*{7cm}
\begin{center}
{\Large IRIS \\[1ex]\large 0.1.1 }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.5.8}\\
\vspace*{0.5cm}
{\small Mon Aug 23 00:20:55 2010}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\chapter{Main Page}
\label{index}\input{index}
\chapter{Directory Hierarchy}
\input{dirs}
\chapter{Namespace Index}
\input{namespaces}
\chapter{Class Index}
\input{hierarchy}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Directory Documentation}
\input{dir_085c443f986a1f404b66636bb67b073f}
\include{dir_5c386c2cceb4f759db1b26f7bfcc0a23}
\include{dir_c7dbbd5741a2465101b9d47b74e145cd}
\include{dir_59f665c8d1b39b679fdca682086ca1fa}
\include{dir_864a400db77e5a6deca9213450e2a25c}
\include{dir_eef9d568120d2fe9ac75a1d83432395f}
\include{dir_17bb1aac8738f08989bff506df06071f}
\include{dir_5752eadbeec8a35d1aa3f18b2c82bb1d}
\include{dir_20aff94f87d25d69b06593913066a51b}
\include{dir_cfc4ad359e2b75a3e0b52e07d7aed363}
\include{dir_d8734cd78c62b720986516d0af0d7d96}
\include{dir_961f21cf278f00a88e2efd7330bb0d8a}
\include{dir_014faa727c0b2aaba2cbdd8f326de4f6}
\include{dir_5d7edf4c3f838d0513c8f183207b8842}
\include{dir_2851e92d8446f5ea9a23b69389a8af2a}
\include{dir_55e468a4191b773da8faa79103d39a95}
\include{dir_818e3a37e58460011f98c43952957263}
\include{dir_53699732bfcfedf164a190a0882ad320}
\include{dir_beed766acd16aa68461aadbe21f00e75}
\include{dir_05dc7f01595554fb887e187698a0ab9b}
\include{dir_97be7531d0c691826a7b0da01a08231e}
\include{dir_e5828fe8f3c7b216576d001824dd8cf1}
\include{dir_4516642e80adc9bf50ea604a2fbf2492}
\include{dir_c3704c9a0e8c8f206e3597b30463bd0a}
\include{dir_e9462c8a8fa0956c3f003f6393e2a80d}
\include{dir_55c5809854b2cb7d1d4855f3317f0832}
\include{dir_7a2611989c34d5da73826c22291ea719}
\include{dir_66b24feecc5b171e50d074ec5d62a972}
\chapter{Namespace Documentation}
\input{namespaceQsim}
\chapter{Class Documentation}
\input{struct__DecodedInst}
\include{struct__WString}
\include{classAddressDecoder}
\include{classAddrMap}
\include{classArbiter}
\include{classBankHandler}
\include{structBankState}
\include{classBodyFlit}
\include{classbpred__2bC__t}
\include{classbpred__2bC__t_1_1bpred__2bC__sc__t}
\include{classbpred__2lev__t}
\include{classbpred__2lev__t_1_1bpred__2lev__sc__t}
\include{classbpred__alloyedperceptron__t}
\include{classbpred__alloyedperceptron__t_1_1bpred__alloyedperceptron__sc__t}
\include{classbpred__bimode__t}
\include{classbpred__bimode__t_1_1bpred__bimode__sc__t}
\include{classbpred__blg__t}
\include{classbpred__blg__t_1_1bpred__blg__sc__t}
\include{classbpred__btfnt__t}
\include{classbpred__dir__t}
\include{classbpred__nottaken__t}
\include{classbpred__pathneural__t}
\include{classbpred__pathneural__t_1_1bpred__pathneural__sc__t}
\include{classbpred__perceptron__t}
\include{classbpred__perceptron__t_1_1bpred__perceptron__sc__t}
\include{classbpred__perfect__t}
\include{classbpred__pwl__t}
\include{classbpred__pwl__t_1_1bpred__pwl__sc__t}
\include{structbpred__random__t}
\include{classbpred__sc__t}
\include{classbpred__skewed__t}
\include{classbpred__skewed__t_1_1bpred__skewed__sc__t}
\include{classbpred__state__cache__t}
\include{classbpred__t}
\include{classbpred__tage__t}
\include{structbpred__tage__t_1_1bpred__tage__ent__t}
\include{classbpred__tage__t_1_1bpred__tage__sc__t}
\include{classbpred__taken__t}
\include{classbpred__yags__t}
\include{classbpred__yags__t_1_1bpred__yags__sc__t}
\include{structbpred__yags__t_1_1yags__cache__t}
\include{classBTB__2levbtac__t}
\include{structBTB__2levbtac__t_1_1BTB__2levbtac__Entry__t}
\include{classBTB__2levbtac__t_1_1BTB__2levbtac__sc__t}
\include{classBTB__btac__t}
\include{structBTB__btac__t_1_1BTB__btac__Entry__t}
\include{classBTB__btac__t_1_1BTB__btac__sc__t}
\include{classBTB__perfect__t}
\include{classBTB__sc__t}
\include{classBTB__t}
\include{structbucket__t}
\include{classBuffer}
\include{classBus}
\include{structbus__t}
\include{classBusHandler}
\include{structcache__action__t}
\include{structcache__fill__t}
\include{structcache__line__t}
\include{structcache__t}
\include{structcache__t_1_1PFF__t}
\include{classQsim_1_1Callback}
\include{classChannelHandler}
\include{structChannelState}
\include{classClock}
\include{classCmdBusHandler}
\include{classCmdIssuer}
\include{structcoherence__req}
\include{classComponent}
\include{classComponentDescription}
\include{classcore__alloc__DPM__t}
\include{classcore__alloc__STM__t}
\include{classcore__alloc__t}
\include{classcore__commit__DPM__t}
\include{classcore__commit__STM__t}
\include{classcore__commit__t}
\include{classcore__decode__DPM__t}
\include{classcore__decode__STM__t}
\include{classcore__decode__t}
\include{classcore__exec__DPM__t}
\include{structcore__exec__DPM__t_1_1ALU__t}
\include{structcore__exec__DPM__t_1_1exec__port__t}
\include{structcore__exec__DPM__t_1_1LDQ__t}
\include{structcore__exec__DPM__t_1_1readyQ__node__t}
\include{structcore__exec__DPM__t_1_1STQ__t}
\include{structcore__exec__DPM__t_1_1uop__action__t}
\include{classcore__exec__STM__t}
\include{structcore__exec__STM__t_1_1ALU__t}
\include{structcore__exec__STM__t_1_1exec__port__t}
\include{structcore__exec__STM__t_1_1LDQ__t}
\include{structcore__exec__STM__t_1_1readyQ__node__t}
\include{structcore__exec__STM__t_1_1STQ__t}
\include{structcore__exec__STM__t_1_1uop__action__t}
\include{classcore__exec__t}
\include{classcore__fetch__DPM__t}
\include{structcore__fetch__DPM__t_1_1byteQ__entry__t}
\include{structcore__fetch__DPM__t_1_1jeclear__pipe__t}
\include{classcore__fetch__STM__t}
\include{structcore__fetch__STM__t_1_1byteQ__entry__t}
\include{classcore__fetch__t}
\include{structcore__knobs__t}
\include{classcore__oracle__t}
\include{structcore__oracle__t_1_1map__node__t}
\include{structcore__oracle__t_1_1spec__mem__t}
\include{structcore__oracle__t_1_1syscall__mem__req__t}
\include{classcore__t}
\include{structcore__t_1_1core__memory__t}
\include{structcore__t_1_1core__stat__t}
\include{structcore__t_1_1uop__array__t}
\include{classCrossbar}
\include{structData}
\include{classDataBusHandler}
\include{classDRAM}
\include{classdram__simplescalar__t}
\include{classdram__simplesdram__t}
\include{structdram__simplesdram__t_1_1dram__simplesdram__bank__t}
\include{classdram__t}
\include{classDRAMChannel}
\include{structDRAMCmdState}
\include{structelf__filehdr}
\include{structelf__phdr}
\include{structelf__scnhdr}
\include{structeval__state__t}
\include{structeval__value__t}
\include{classEvent0}
\include{classEvent0Stat}
\include{classEvent1}
\include{classEvent1Stat}
\include{classEvent2}
\include{classEvent2Stat}
\include{classEvent3}
\include{classEvent3Stat}
\include{classEvent4}
\include{classEvent4Stat}
\include{classevent__less}
\include{classEventBase}
\include{classEventId}
\include{structexo__term__t}
\include{structexo__token__t}
\include{classFlit}
\include{classfusion__colt__t}
\include{classfusion__colt__t_1_1fusion__colt__sc__t}
\include{classfusion__mcfarling__t}
\include{classfusion__multihybrid__t}
\include{classfusion__oracle__t}
\include{classfusion__priority__t}
\include{classfusion__random__t}
\include{classfusion__sc__t}
\include{classfusion__singleton__t}
\include{classfusion__t}
\include{classGenericArbiter}
\include{classGenericBuffer}
\include{classGenericCrossbar}
\include{classGenericCrossbar_1_1CrossbarUnit}
\include{classGenericFlatMc}
\include{classGenericInterface}
\include{classGenericInterfaceVcs}
\include{classGenericLink}
\include{classGenericRC}
\include{classGenericRC_1_1Address}
\include{classGenericRouterAdaptive}
\include{classGenericRouterNoVcs}
\include{classGenericRouterVcs}
\include{classGenericRouterVct}
\include{classGenericRPG}
\include{classGenericSink}
\include{classGenericTPG}
\include{classGenericTPGVcs}
\include{classGenericVcAllocator}
\include{classGenericVcArbiter}
\include{classgenericvcarbiternoflitsNoFlits}
\include{classHeadFlit}
\include{classHighLevelPacket}
\include{classInputBuffer}
\include{classInputBufferState}
\include{classInterface}
\include{classIrisEvent}
\include{classIrisLink}
\include{classLink}
\include{classLinkArrivalData}
\include{classLowLevelPacket}
\include{classMC}
\include{classMC__simple__t}
\include{classMC__t}
\include{structMC__t_1_1MC__action__t}
\include{structmd__ctrl__t}
\include{unionmd__fpr__t}
\include{unionmd__gpr__t}
\include{structmd__inst__t}
\include{structmd__reg__names__t}
\include{unionmd__seg__t}
\include{structmem__ops}
\include{structmem__page__link__t}
\include{structmem__pte__t}
\include{structmem__t}
\include{classmemdep__blind__t}
\include{classmemdep__lwt__t}
\include{classmemdep__none__t}
\include{classmemdep__oracle__t}
\include{classmemdep__t}
\include{classMesh}
\include{structMop__t}
\include{classMSHR__H}
\include{classMSHR__SA__H}
\include{classNetworkComponent}
\include{classNI}
\include{structnode}
\include{structodep__t}
\include{structopt__note__t}
\include{structopt__odb__t}
\include{structopt__opt__t}
\include{unionopt__opt__t_1_1opt__variant__t}
\include{structopt__opt__t_1_1opt__variant__t_1_1opt__for__double__t}
\include{structopt__opt__t_1_1opt__variant__t_1_1opt__for__enum__t}
\include{structopt__opt__t_1_1opt__variant__t_1_1opt__for__float__t}
\include{structopt__opt__t_1_1opt__variant__t_1_1opt__for__int__t}
\include{structopt__opt__t_1_1opt__variant__t_1_1opt__for__long__long__t}
\include{structopt__opt__t_1_1opt__variant__t_1_1opt__for__string__t}
\include{structopt__opt__t_1_1opt__variant__t_1_1opt__for__uint__t}
\include{classOutput0}
\include{classOutputBase}
\include{classOutputBuffer}
\include{structQsim_1_1ParamError}
\include{classQsim_1_1Params}
\include{classPhit}
\include{classPortArbiter}
\include{classPowerStats}
\include{structprefetch__buffer__t}
\include{classprefetch__context__t}
\include{structprefetch__context__t_1_1prefetch__context__table__t}
\include{structprefetch__filter__t}
\include{classprefetch__IP__t}
\include{structprefetch__IP__t_1_1prefetch__IP__table__t}
\include{classprefetch__nextline__t}
\include{classprefetch__stream__t}
\include{structprefetch__stream__t_1_1prefetch__stream__table__t}
\include{classprefetch__t}
\include{classProcessor}
\include{classPToPSwitchArbiter}
\include{classPToPSwitchArbiterVcs}
\include{classPVToPV__swa}
\include{classRankHandler}
\include{structRankState}
\include{classRAS__chkpt__t}
\include{classRAS__perfect__t}
\include{classRAS__stack__t}
\include{classRAS__stack__t_1_1RAS__stack__chkpt__t}
\include{classRAS__t}
\include{classRefreshMgr}
\include{structregs__t}
\include{classRequest}
\include{classRequestHandler}
\include{classResponseHandler}
\include{classRouteEntry}
\include{classRouter}
\include{classSA__unit}
\include{classSimulator}
\include{structspec__byte__t}
\include{structstat__sdb__t}
\include{structstat__stat__t}
\include{unionstat__stat__t_1_1stat__variant__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__dist__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__double__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__float__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__formula__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__int__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__note__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__qword__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__sdist__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__sqword__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__string__t}
\include{structstat__stat__t_1_1stat__variant__t_1_1stat__for__uint__t}
\include{classStatistic}
\include{structsym__sym__t}
\include{classTailFlit}
\include{structthread__t}
\include{classtickObj}
\include{classtickObjBase}
\include{classuncore__t}
\include{structuncore__t_1_1uncore__stat__t}
\include{structuop__t}
\include{unionval__t}
\include{structVCA__unit}
\include{classVirtualChannelArbiter}
\include{classVirtualChannelDescription}
\include{classQsim_1_1Vm}
\include{classQsim_1_1VmQ}
\include{classQsim_1_1VmQ_1_1VmQCallback}
\include{structQsim_1_1VmQInst}
\include{structQsim_1_1VmQItem}
\include{structQsim_1_1VmQMagic}
\include{structQsim_1_1VmQMemOp}
\include{classzesto__component}
\chapter{File Documentation}
\input{addr__map_8cc}
\include{addr__map_8h}
\include{addressDecoder_8h}
\include{alloc-DPM_8cpp}
\include{alloc-STM_8cpp}
\include{arbiter_8h}
\include{bank__handler_8cc}
\include{bank__handler_8h}
\include{bbtracker_8h}
\include{bpred-2bc_8cpp}
\include{bpred-2lev_8cpp}
\include{bpred-alloyedperceptron_8cpp}
\include{bpred-bimode_8cpp}
\include{bpred-blg_8cpp}
\include{bpred-btfnt_8cpp}
\include{bpred-nottaken_8cpp}
\include{bpred-pathneural_8cpp}
\include{bpred-perceptron_8cpp}
\include{bpred-perfect_8cpp}
\include{bpred-pwl_8cpp}
\include{bpred-random_8cpp}
\include{bpred-skewed_8cpp}
\include{bpred-tage_8cpp}
\include{bpred-taken_8cpp}
\include{bpred-yags_8cpp}
\include{btb-2levbtac_8cpp}
\include{btb-btac_8cpp}
\include{btb-perfect_8cpp}
\include{buffer_8cc}
\include{buffer_8h}
\include{bus_8cc}
\include{bus_8h}
\include{bus__handler_8cc}
\include{bus__handler_8h}
\include{channel__handler_8cc}
\include{channel__handler_8h}
\include{clock_8cc}
\include{clock_8h}
\include{cmd__bus__handler_8cc}
\include{cmd__bus__handler_8h}
\include{cmd__issuer_8cc}
\include{cmd__issuer_8h}
\include{commit-DPM_8cpp}
\include{commit-STM_8cpp}
\include{component_8cc}
\include{component_8h}
\include{memctrl_2config_8h}
\include{simIris_2config_8h}
\include{config__constants_8h}
\include{config__params_8h}
\include{crossbar_8h}
\include{data__bus__handler_8cc}
\include{data__bus__handler_8h}
\include{decode-DPM_8cpp}
\include{decode-STM_8cpp}
\include{distorm_8h}
\include{dram-simplescalar_8cpp}
\include{dram-simplesdram_8cpp}
\include{dram_8cc}
\include{dram_8h}
\include{eio_8h}
\include{elf_8h}
\include{endian_8h}
\include{eval_8h}
\include{exec-DPM_8cpp}
\include{exec-STM_8cpp}
\include{fetch-DPM_8cpp}
\include{fetch-STM_8cpp}
\include{flit_8cc}
\include{flit_8h}
\include{fusion-colt_8cpp}
\include{fusion-mcfarling_8cpp}
\include{fusion-multihybrid_8cpp}
\include{fusion-oracle_8cpp}
\include{fusion-priority_8cpp}
\include{fusion-random_8cpp}
\include{fusion-singleton_8cpp}
\include{genericArbiter_8cc}
\include{genericArbiter_8h}
\include{genericBuffer_8cc}
\include{genericBuffer_8h}
\include{genericCrossbar_8cc}
\include{genericCrossbar_8h}
\include{genericData_8cc}
\include{genericData_8h}
\include{genericEvents_8h}
\include{genericFlatMc_8cc}
\include{genericFlatMc_8h}
\include{genericInterface_8cc}
\include{genericInterface_8h}
\include{genericInterfaceVcs_8cc}
\include{genericInterfaceVcs_8h}
\include{genericLink_8cc}
\include{genericLink_8h}
\include{genericRC_8cc}
\include{genericRC_8h}
\include{genericRouterAdaptive_8cc}
\include{genericRouterAdaptive_8h}
\include{genericRouterNoVcs_8cc}
\include{genericRouterNoVcs_8h}
\include{genericRouterVcs_8cc}
\include{genericRouterVcs_8h}
\include{genericRouterVct_8cc}
\include{genericRouterVct_8h}
\include{genericRPG_8cc}
\include{genericRPG_8h}
\include{genericSink_8cc}
\include{genericSink_8h}
\include{genericTPG_8cc}
\include{genericTPG_8h}
\include{genericTPGVcs_8cc}
\include{genericTPGVcs_8h}
\include{genericVcAllocator_8cc}
\include{genericVcAllocator_8h}
\include{genericVcArbiter_8cc}
\include{genericVcArbiter_8h}
\include{genericVcArbiterNoFlits_8cc}
\include{genericVcArbiterNoFlits_8h}
\include{highLevelPacket_8cc}
\include{highLevelPacket_8h}
\include{host_8h}
\include{inputBuffer_8h}
\include{interface_8cc}
\include{interface_8h}
\include{irisEvent_8cc}
\include{irisEvent_8h}
\include{irisLink_8cc}
\include{irisLink_8h}
\include{libexo_8h}
\include{link_8cc}
\include{link_8h}
\include{loader_8h}
\include{lowLevelPacket_8cc}
\include{lowLevelPacket_8h}
\include{machine_8h}
\include{main_8cc}
\include{main_8dox}
\include{manifold__fullsim_8cc}
\include{manifold__simiris_8cc}
\include{manifold__simmc_8cc}
\include{MC-simple_8cpp}
\include{MC_8cc}
\include{MC_8h}
\include{mc__constants_8h}
\include{memdep-blind_8cpp}
\include{memdep-lwt_8cpp}
\include{memdep-none_8cpp}
\include{memdep-oracle_8cpp}
\include{memory_8h}
\include{mesh_8cc}
\include{mesh_8h}
\include{misc_8h}
\include{mshr_8cc}
\include{mshr_8h}
\include{mshr__standalone_8cc}
\include{mshr__standalone_8h}
\include{networkComponent_8cc}
\include{networkComponent_8h}
\include{NI_8cc}
\include{NI_8h}
\include{options_8h}
\include{outputBuffer_8h}
\include{portArbiter_8h}
\include{prefetch-context_8cpp}
\include{prefetch-IP_8cpp}
\include{prefetch-nextline_8cpp}
\include{prefetch-stream_8cpp}
\include{processor_8cc}
\include{processor_8h}
\include{ptop__swa_8cc}
\include{ptop__swa_8h}
\include{ptopSwaVcs_8cc}
\include{ptopSwaVcs_8h}
\include{pvtopv__swa_8cc}
\include{pvtopv__swa_8h}
\include{qsim_8h}
\include{range_8h}
\include{rank__handler_8cc}
\include{rank__handler_8h}
\include{ras-perfect_8cpp}
\include{ras-stack_8cpp}
\include{refresh__manager_8cc}
\include{refresh__manager_8h}
\include{regs_8h}
\include{request_8cc}
\include{request_8h}
\include{request__handler_8cc}
\include{request__handler_8h}
\include{response__handler_8cc}
\include{response__handler_8h}
\include{router_8cc}
\include{router_8h}
\include{sim-zesto_8cpp}
\include{sim_8h}
\include{simIrisComponentHeader_8h}
\include{simulator_8cc}
\include{simulator_8h}
\include{stats_8cc}
\include{memctrl_2stats_8h}
\include{zesto_2stats_8h}
\include{symbol_8h}
\include{syscall_8h}
\include{syscall__names_8h}
\include{thread_8h}
\include{valcheck_8h}
\include{version_8h}
\include{virtualChannelArbiter_8h}
\include{zesto-alloc_8cpp}
\include{zesto-alloc_8h}
\include{zesto-bpred_8cpp}
\include{zesto-bpred_8h}
\include{config_2zesto-cache_8cpp}
\include{zesto-cache_8cpp}
\include{config_2zesto-cache_8h}
\include{zesto-cache_8h}
\include{zesto-commit_8cpp}
\include{zesto-commit_8h}
\include{zesto-core_8cpp}
\include{zesto-core_8h}
\include{zesto-decode_8cpp}
\include{zesto-decode_8h}
\include{zesto-dram_8cpp}
\include{zesto-dram_8h}
\include{zesto-exec_8cpp}
\include{zesto-exec_8h}
\include{zesto-fetch_8cpp}
\include{zesto-fetch_8h}
\include{config_2zesto-llc_8cpp}
\include{zesto-llc_8cpp}
\include{zesto-MC_8cpp}
\include{zesto-MC_8h}
\include{zesto-memdep_8cpp}
\include{zesto-memdep_8h}
\include{zesto-opts_8h}
\include{zesto-oracle_8cpp}
\include{zesto-oracle_8h}
\include{zesto-prefetch_8cpp}
\include{zesto-prefetch_8h}
\include{zesto-qsim_8h}
\include{zesto-snoop_8cpp}
\include{zesto-snoop_8h}
\include{zesto-structs_8h}
\include{zesto-uncore_8cpp}
\include{zesto-uncore_8h}
\printindex
\end{document}
