{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763631017388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763631017388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 11:29:36 2025 " "Processing started: Thu Nov 20 11:29:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763631017388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763631017388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763631017388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1763631032331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design_top " "Found entity 1: Design_top" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounding_overflow_handling.sv 1 1 " "Found 1 design units, including 1 entities, in source file rounding_overflow_handling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rounding_overflow_arith " "Found entity 1: rounding_overflow_arith" {  } { { "rounding_overflow_handling.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/rounding_overflow_handling.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INTEG " "Found entity 1: INTEG" {  } { { "integrator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/integrator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_submodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file iir_submodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR " "Found entity 1: IIR" {  } { { "iir_submodule.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/iir_submodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir.sv 1 1 " "Found 1 design units, including 1 entities, in source file iir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_chain " "Found entity 1: IIR_chain" {  } { { "IIR.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/IIR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractional_decimator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fractional_decimator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fractional_decimator " "Found entity 1: fractional_decimator" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMB " "Found entity 1: COMB" {  } { { "comb.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/comb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "counter COUNTER cic.sv(36) " "Verilog HDL Declaration information at cic.sv(36): object \"counter\" differs only in case from object \"COUNTER\" in the same scope" {  } { { "cic.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/cic.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763631032564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "cic.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/cic.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631032573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frac_dec_coeff_wr_en top.sv(59) " "Verilog HDL Implicit Net warning at top.sv(59): created implicit net for \"frac_dec_coeff_wr_en\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frac_dec_coeff_data_in top.sv(60) " "Verilog HDL Implicit Net warning at top.sv(60): created implicit net for \"frac_dec_coeff_data_in\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_bypass_2_4 top.sv(78) " "Verilog HDL Implicit Net warning at top.sv(78): created implicit net for \"iir_bypass_2_4\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_bypass_2 top.sv(79) " "Verilog HDL Implicit Net warning at top.sv(79): created implicit net for \"iir_bypass_2\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_bypass_1 top.sv(80) " "Verilog HDL Implicit Net warning at top.sv(80): created implicit net for \"iir_bypass_1\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_num_coeff_2_4_wr_en top.sv(81) " "Verilog HDL Implicit Net warning at top.sv(81): created implicit net for \"iir_num_coeff_2_4_wr_en\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_den_coeff_2_4_wr_en top.sv(82) " "Verilog HDL Implicit Net warning at top.sv(82): created implicit net for \"iir_den_coeff_2_4_wr_en\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_num_coeff_2_4_in top.sv(83) " "Verilog HDL Implicit Net warning at top.sv(83): created implicit net for \"iir_num_coeff_2_4_in\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_den_coeff_2_4_in top.sv(84) " "Verilog HDL Implicit Net warning at top.sv(84): created implicit net for \"iir_den_coeff_2_4_in\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_num_coeff_2_wr_en top.sv(85) " "Verilog HDL Implicit Net warning at top.sv(85): created implicit net for \"iir_num_coeff_2_wr_en\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_den_coeff_2_wr_en top.sv(86) " "Verilog HDL Implicit Net warning at top.sv(86): created implicit net for \"iir_den_coeff_2_wr_en\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_num_coeff_2_in top.sv(87) " "Verilog HDL Implicit Net warning at top.sv(87): created implicit net for \"iir_num_coeff_2_in\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_den_coeff_2_in top.sv(88) " "Verilog HDL Implicit Net warning at top.sv(88): created implicit net for \"iir_den_coeff_2_in\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_num_coeff_1_wr_en top.sv(89) " "Verilog HDL Implicit Net warning at top.sv(89): created implicit net for \"iir_num_coeff_1_wr_en\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_den_coeff_1_wr_en top.sv(90) " "Verilog HDL Implicit Net warning at top.sv(90): created implicit net for \"iir_den_coeff_1_wr_en\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_num_coeff_1_in top.sv(91) " "Verilog HDL Implicit Net warning at top.sv(91): created implicit net for \"iir_num_coeff_1_in\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_den_coeff_1_in top.sv(92) " "Verilog HDL Implicit Net warning at top.sv(92): created implicit net for \"iir_den_coeff_1_in\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631032573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763631032731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_in_mem wrapper.sv(7) " "Verilog HDL or VHDL warning at wrapper.sv(7): object \"top_in_mem\" assigned a value but never read" {  } { { "wrapper.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/wrapper.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763631043702 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design_top Design_top:TOP " "Elaborating entity \"Design_top\" for hierarchy \"Design_top:TOP\"" {  } { { "wrapper.sv" "TOP" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/wrapper.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763631059509 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "integer vector unpacked array types do not match top.sv(60) " "SystemVerilog error at top.sv(60): integer vector type cannot be assigned to unpacked array type - types do not match" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 60 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Quartus II" 0 -1 1763631059529 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "coeff_data_in top.sv(60) " "SystemVerilog error at top.sv(60): can't pass value from actual to formal input \"coeff_data_in\" with incompatible type" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 60 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Quartus II" 0 -1 1763631059529 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Design_top:TOP " "Can't elaborate user hierarchy \"Design_top:TOP\"" {  } { { "wrapper.sv" "TOP" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/wrapper.sv" 32 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631059531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/output_files/wrapper.map.smsg " "Generated suppressed messages file D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/output_files/wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1763631059823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5605 " "Peak virtual memory: 5605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763631060004 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 20 11:31:00 2025 " "Processing ended: Thu Nov 20 11:31:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763631060004 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763631060004 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763631060004 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763631060001 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 19 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 19 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763631060945 ""}
