Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 21 15:49:01 2024
| Host         : ES2167 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AES_F_wrapper_timing_summary_routed.rpt -pb AES_F_wrapper_timing_summary_routed.pb -rpx AES_F_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_F_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.361    -8380.020                    512                 5610        0.030        0.000                      0                 5610        9.020        0.000                       0                  2257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -18.361    -8380.020                    512                 5334        0.030        0.000                      0                 5334        9.020        0.000                       0                  2257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.719        0.000                      0                  276        0.485        0.000                      0                  276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          512  Failing Endpoints,  Worst Slack      -18.361ns,  Total Violation    -8380.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.361ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.880ns  (logic 8.967ns (23.672%)  route 28.913ns (76.328%))
  Logic Levels:           47  (LUT2=4 LUT3=7 LUT4=1 LUT5=2 LUT6=22 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          0.989    34.595    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.719 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b0__50/O
                         net (fo=1, routed)           0.000    34.719    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_7__18_0
    SLICE_X18Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    34.936 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_13/O
                         net (fo=1, routed)           0.501    35.437    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_488
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.299    35.736 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18/O
                         net (fo=8, routed)           0.796    36.532    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18_n_0
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.124    36.656 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__26/O
                         net (fo=33, routed)          1.464    38.121    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1176]
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.124    38.245 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b6__51/O
                         net (fo=2, routed)           0.000    38.245    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[70]_1
    SLICE_X12Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    38.459 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[70]_i_3/O
                         net (fo=5, routed)           0.703    39.162    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_540
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.297    39.459 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext[38]_i_2/O
                         net (fo=2, routed)           0.706    40.165    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1318]
    SLICE_X10Y8          LUT3 (Prop_lut3_I1_O)        0.124    40.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext[6]_i_1/O
                         net (fo=1, routed)           0.568    40.857    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext0[6]
    SLICE_X10Y8          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.506    22.698    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X10Y8          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[6]/C
                         clock pessimism              0.130    22.828    
                         clock uncertainty           -0.302    22.526    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.030    22.496    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[6]
  -------------------------------------------------------------------
                         required time                         22.496    
                         arrival time                         -40.857    
  -------------------------------------------------------------------
                         slack                                -18.361    

Slack (VIOLATED) :        -18.339ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.912ns  (logic 8.828ns (23.285%)  route 29.084ns (76.715%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          0.989    34.595    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.719 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b0__50/O
                         net (fo=1, routed)           0.000    34.719    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_7__18_0
    SLICE_X18Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    34.936 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_13/O
                         net (fo=1, routed)           0.501    35.437    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_488
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.299    35.736 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18/O
                         net (fo=8, routed)           0.796    36.532    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18_n_0
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.124    36.656 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__26/O
                         net (fo=33, routed)          1.495    38.151    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1176]
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    38.275 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b4__51/O
                         net (fo=2, routed)           0.800    39.076    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[68]_1
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124    39.200 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[36]_i_8/O
                         net (fo=2, routed)           0.699    39.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[4]
    SLICE_X14Y9          LUT6 (Prop_lut6_I0_O)        0.124    40.023 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[36]_i_5/O
                         net (fo=1, routed)           0.280    40.303    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[36]_i_5_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    40.427 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[36]_i_2/O
                         net (fo=1, routed)           0.339    40.765    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state0[36]
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    40.889 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[36]_i_1/O
                         net (fo=1, routed)           0.000    40.889    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[36]
    SLICE_X15Y9          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.499    22.691    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X15Y9          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[36]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X15Y9          FDCE (Setup_fdce_C_D)        0.031    22.550    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[36]
  -------------------------------------------------------------------
                         required time                         22.550    
                         arrival time                         -40.889    
  -------------------------------------------------------------------
                         slack                                -18.339    

Slack (VIOLATED) :        -18.256ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.789ns  (logic 8.972ns (23.742%)  route 28.817ns (76.258%))
  Logic Levels:           47  (LUT2=5 LUT3=6 LUT4=1 LUT5=2 LUT6=22 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          1.056    34.662    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.786 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b1__50/O
                         net (fo=1, routed)           0.000    34.786    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__18_0
    SLICE_X14Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    35.003 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_16/O
                         net (fo=1, routed)           0.659    35.663    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_489
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.299    35.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18/O
                         net (fo=8, routed)           0.613    36.575    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124    36.699 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__26/O
                         net (fo=33, routed)          1.491    38.189    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1177]
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.124    38.313 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b7__51/O
                         net (fo=2, routed)           0.000    38.313    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_1
    SLICE_X15Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    38.530 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_i_4/O
                         net (fo=5, routed)           0.698    39.228    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_542
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.299    39.527 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext[39]_i_2/O
                         net (fo=2, routed)           0.596    40.123    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1319]
    SLICE_X10Y8          LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext[39]_i_1/O
                         net (fo=1, routed)           0.520    40.766    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext0[39]
    SLICE_X10Y8          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.506    22.698    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X10Y8          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]/C
                         clock pessimism              0.130    22.828    
                         clock uncertainty           -0.302    22.526    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.016    22.510    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]
  -------------------------------------------------------------------
                         required time                         22.510    
                         arrival time                         -40.766    
  -------------------------------------------------------------------
                         slack                                -18.256    

Slack (VIOLATED) :        -18.250ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.878ns  (logic 9.096ns (24.014%)  route 28.782ns (75.986%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          1.056    34.662    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.786 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b1__50/O
                         net (fo=1, routed)           0.000    34.786    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__18_0
    SLICE_X14Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    35.003 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_16/O
                         net (fo=1, routed)           0.659    35.663    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_489
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.299    35.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18/O
                         net (fo=8, routed)           0.613    36.575    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124    36.699 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__26/O
                         net (fo=33, routed)          1.491    38.189    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1177]
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.124    38.313 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b7__51/O
                         net (fo=2, routed)           0.000    38.313    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_1
    SLICE_X15Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    38.530 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_i_4/O
                         net (fo=5, routed)           0.693    39.223    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_542
    SLICE_X15Y8          LUT5 (Prop_lut5_I1_O)        0.299    39.522 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[71]_i_6/O
                         net (fo=1, routed)           0.492    40.014    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[71]_i_6_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I2_O)        0.124    40.138 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[71]_i_3/O
                         net (fo=1, routed)           0.593    40.731    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[71]_i_3_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    40.855 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[71]_i_1/O
                         net (fo=1, routed)           0.000    40.855    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[71]
    SLICE_X12Y8          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.506    22.698    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X12Y8          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[71]/C
                         clock pessimism              0.130    22.828    
                         clock uncertainty           -0.302    22.526    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.079    22.605    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[71]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -40.855    
  -------------------------------------------------------------------
                         slack                                -18.250    

Slack (VIOLATED) :        -18.175ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.745ns  (logic 8.828ns (23.388%)  route 28.917ns (76.612%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          1.056    34.662    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.786 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b1__50/O
                         net (fo=1, routed)           0.000    34.786    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__18_0
    SLICE_X14Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    35.003 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_16/O
                         net (fo=1, routed)           0.659    35.663    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_489
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.299    35.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18/O
                         net (fo=8, routed)           0.613    36.575    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124    36.699 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__26/O
                         net (fo=33, routed)          1.260    37.959    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1177]
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    38.083 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b5__51/O
                         net (fo=3, routed)           0.811    38.894    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[69]
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    39.018 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[37]_i_8/O
                         net (fo=2, routed)           0.702    39.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[5]
    SLICE_X16Y9          LUT6 (Prop_lut6_I0_O)        0.124    39.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[37]_i_5/O
                         net (fo=1, routed)           0.344    40.187    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[37]_i_5_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.124    40.311 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[37]_i_2/O
                         net (fo=1, routed)           0.287    40.598    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state0[37]
    SLICE_X19Y9          LUT6 (Prop_lut6_I5_O)        0.124    40.722 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[37]_i_1/O
                         net (fo=1, routed)           0.000    40.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[37]
    SLICE_X19Y9          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.498    22.691    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[37]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X19Y9          FDCE (Setup_fdce_C_D)        0.029    22.547    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[37]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -40.722    
  -------------------------------------------------------------------
                         slack                                -18.175    

Slack (VIOLATED) :        -18.151ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.723ns  (logic 8.828ns (23.402%)  route 28.895ns (76.598%))
  Logic Levels:           48  (LUT2=4 LUT3=7 LUT4=1 LUT5=2 LUT6=24 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          0.989    34.595    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.719 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b0__50/O
                         net (fo=1, routed)           0.000    34.719    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_7__18_0
    SLICE_X18Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    34.936 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_13/O
                         net (fo=1, routed)           0.501    35.437    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_488
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.299    35.736 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18/O
                         net (fo=8, routed)           0.796    36.532    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18_n_0
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.124    36.656 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__26/O
                         net (fo=33, routed)          1.495    38.151    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1176]
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    38.275 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b4__51/O
                         net (fo=2, routed)           0.800    39.076    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[68]_1
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124    39.200 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[36]_i_8/O
                         net (fo=2, routed)           0.544    39.744    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[4]
    SLICE_X15Y7          LUT3 (Prop_lut3_I1_O)        0.124    39.868 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[4]_i_6/O
                         net (fo=1, routed)           0.151    40.019    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[4]_i_6_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I2_O)        0.124    40.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[4]_i_3/O
                         net (fo=1, routed)           0.433    40.576    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[4]_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.124    40.700 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[4]_i_1/O
                         net (fo=1, routed)           0.000    40.700    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[4]
    SLICE_X15Y7          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.500    22.693    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X15Y7          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[4]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X15Y7          FDCE (Setup_fdce_C_D)        0.029    22.549    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[4]
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                         -40.700    
  -------------------------------------------------------------------
                         slack                                -18.151    

Slack (VIOLATED) :        -18.069ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.641ns  (logic 8.828ns (23.453%)  route 28.813ns (76.547%))
  Logic Levels:           48  (LUT2=4 LUT3=7 LUT4=1 LUT5=2 LUT6=24 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          0.989    34.595    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.719 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b0__50/O
                         net (fo=1, routed)           0.000    34.719    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_7__18_0
    SLICE_X18Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    34.936 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_13/O
                         net (fo=1, routed)           0.501    35.437    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_488
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.299    35.736 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18/O
                         net (fo=8, routed)           0.796    36.532    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18_n_0
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.124    36.656 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__26/O
                         net (fo=33, routed)          1.475    38.131    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1176]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124    38.255 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b6__51/O
                         net (fo=3, routed)           0.850    39.106    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[70]
    SLICE_X14Y6          LUT6 (Prop_lut6_I0_O)        0.124    39.230 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[38]_i_11/O
                         net (fo=2, routed)           0.439    39.669    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[6]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.124    39.793 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[6]_i_6/O
                         net (fo=1, routed)           0.295    40.087    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[6]_i_6_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I2_O)        0.124    40.211 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[6]_i_3/O
                         net (fo=1, routed)           0.283    40.494    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[6]_i_3_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I4_O)        0.124    40.618 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[6]_i_1/O
                         net (fo=1, routed)           0.000    40.618    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[6]
    SLICE_X19Y9          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.498    22.691    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[6]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X19Y9          FDCE (Setup_fdce_C_D)        0.031    22.549    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[6]
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                         -40.618    
  -------------------------------------------------------------------
                         slack                                -18.069    

Slack (VIOLATED) :        -18.027ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.602ns  (logic 9.091ns (24.177%)  route 28.511ns (75.823%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.695 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          0.989    34.595    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.719 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b0__50/O
                         net (fo=1, routed)           0.000    34.719    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_7__18_0
    SLICE_X18Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    34.936 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_13/O
                         net (fo=1, routed)           0.501    35.437    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_488
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.299    35.736 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18/O
                         net (fo=8, routed)           0.796    36.532    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__18_n_0
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.124    36.656 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__26/O
                         net (fo=33, routed)          1.494    38.150    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1176]
    SLICE_X12Y10         LUT6 (Prop_lut6_I0_O)        0.124    38.274 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__51/O
                         net (fo=2, routed)           0.000    38.274    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[66]_1
    SLICE_X12Y10         MUXF7 (Prop_muxf7_I1_O)      0.214    38.488 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[66]_i_3/O
                         net (fo=5, routed)           0.816    39.305    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_532
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.297    39.602 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[66]_i_6/O
                         net (fo=1, routed)           0.426    40.028    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[66]_i_6_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.124    40.152 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[66]_i_3/O
                         net (fo=1, routed)           0.304    40.455    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[66]_i_3_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I4_O)        0.124    40.579 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[66]_i_1/O
                         net (fo=1, routed)           0.000    40.579    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[66]
    SLICE_X7Y11          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.503    22.696    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X7Y11          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[66]/C
                         clock pessimism              0.130    22.825    
                         clock uncertainty           -0.302    22.523    
    SLICE_X7Y11          FDCE (Setup_fdce_C_D)        0.029    22.552    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[66]
  -------------------------------------------------------------------
                         required time                         22.552    
                         arrival time                         -40.579    
  -------------------------------------------------------------------
                         slack                                -18.027    

Slack (VIOLATED) :        -18.026ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.603ns  (logic 9.086ns (24.163%)  route 28.517ns (75.837%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.695 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          1.056    34.662    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.786 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b1__50/O
                         net (fo=1, routed)           0.000    34.786    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__18_0
    SLICE_X14Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    35.003 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_16/O
                         net (fo=1, routed)           0.659    35.663    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_489
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.299    35.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18/O
                         net (fo=8, routed)           0.613    36.575    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124    36.699 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__26/O
                         net (fo=33, routed)          1.147    37.846    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1177]
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124    37.970 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__51/O
                         net (fo=2, routed)           0.000    37.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[67]_2
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    38.179 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[67]_i_3/O
                         net (fo=5, routed)           0.848    39.027    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_534
    SLICE_X11Y11         LUT5 (Prop_lut5_I3_O)        0.297    39.324 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[99]_i_6/O
                         net (fo=1, routed)           0.444    39.768    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[99]_i_6_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.124    39.892 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[99]_i_3/O
                         net (fo=1, routed)           0.565    40.456    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[99]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.124    40.580 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[99]_i_1/O
                         net (fo=1, routed)           0.000    40.580    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[99]
    SLICE_X9Y12          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.503    22.696    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X9Y12          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[99]/C
                         clock pessimism              0.130    22.825    
                         clock uncertainty           -0.302    22.523    
    SLICE_X9Y12          FDCE (Setup_fdce_C_D)        0.031    22.554    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[99]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -40.580    
  -------------------------------------------------------------------
                         slack                                -18.026    

Slack (VIOLATED) :        -17.994ns  (required time - arrival time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.565ns  (logic 8.828ns (23.501%)  route 28.737ns (76.499%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.669     2.977    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y35         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=36, routed)          1.280     4.775    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/key[19]
    SLICE_X30Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.899 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b3__18/O
                         net (fo=2, routed)           0.000     4.899    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_10__2_2
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.113 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_20/O
                         net (fo=3, routed)           0.000     5.113    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_6
    SLICE_X30Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     5.201 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_10/O
                         net (fo=6, routed)           0.769     5.970    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[27]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.319     6.289 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__2/O
                         net (fo=34, routed)          1.178     7.467    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[155]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g3_b4__19/O
                         net (fo=1, routed)           0.000     7.591    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_17_2
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.808 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_29/O
                         net (fo=1, routed)           0.578     8.386    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_105
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.299     8.685 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17/O
                         net (fo=3, routed)           0.609     9.294    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[356]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11/O
                         net (fo=4, routed)           0.465     9.883    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[324]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__11/O
                         net (fo=34, routed)          0.908    10.915    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[260]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.039 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__24/O
                         net (fo=1, routed)           0.000    11.039    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_9__4_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    11.256 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_17/O
                         net (fo=1, routed)           0.587    11.843    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_188
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.299    12.142 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__4/O
                         net (fo=7, routed)           0.695    12.838    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[490]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__28/O
                         net (fo=34, routed)          1.342    14.304    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[394]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.428 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b2__29/O
                         net (fo=1, routed)           0.000    14.428    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_21__5_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.642 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_28/O
                         net (fo=1, routed)           0.346    14.989    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_246
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.297    15.286 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.985    16.270    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    16.394 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.465    16.860    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.984 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.427    17.411    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    17.535 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.185    18.720    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.844 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b2__34/O
                         net (fo=1, routed)           0.000    18.844    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_15__10
    SLICE_X30Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    19.053 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_23/O
                         net (fo=1, routed)           0.654    19.707    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_304
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.297    20.004 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__10/O
                         net (fo=4, routed)           0.653    20.657    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[762]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    20.781 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__9/O
                         net (fo=5, routed)           0.593    21.374    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[730]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    21.498 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__18/O
                         net (fo=34, routed)          1.307    22.805    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[666]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.929 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b3__35/O
                         net (fo=1, routed)           0.000    22.929    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__7_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    23.143 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_22/O
                         net (fo=1, routed)           0.569    23.713    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_315
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.297    24.010 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__7/O
                         net (fo=3, routed)           0.713    24.722    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[867]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.846 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__11/O
                         net (fo=4, routed)           0.515    25.362    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[835]
    SLICE_X30Y12         LUT4 (Prop_lut4_I2_O)        0.124    25.486 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__31/O
                         net (fo=35, routed)          1.018    26.503    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[771]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124    26.627 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__40/O
                         net (fo=1, routed)           0.000    26.627    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_16__12
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    26.836 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_24/O
                         net (fo=1, routed)           0.594    27.430    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_381
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.297    27.727 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__12/O
                         net (fo=5, routed)           0.749    28.476    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1003]
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.600 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__28/O
                         net (fo=7, routed)           0.668    29.267    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[939]
    SLICE_X23Y19         LUT2 (Prop_lut2_I0_O)        0.124    29.391 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__8/O
                         net (fo=34, routed)          1.325    30.716    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[907]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    30.840 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b3__45/O
                         net (fo=1, routed)           0.000    30.840    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_16__17
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    31.052 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_23/O
                         net (fo=1, routed)           0.799    31.851    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_439
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.299    32.150 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17/O
                         net (fo=3, routed)           0.600    32.750    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1139]
    SLICE_X24Y16         LUT3 (Prop_lut3_I2_O)        0.124    32.874 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21/O
                         net (fo=6, routed)           0.608    33.482    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1107]
    SLICE_X19Y15         LUT3 (Prop_lut3_I0_O)        0.124    33.606 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21/O
                         net (fo=34, routed)          1.056    34.662    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1043]
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.124    34.786 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g1_b1__50/O
                         net (fo=1, routed)           0.000    34.786    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_8__18_0
    SLICE_X14Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    35.003 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_16/O
                         net (fo=1, routed)           0.659    35.663    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_489
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.299    35.962 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18/O
                         net (fo=8, routed)           0.613    36.575    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124    36.699 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__26/O
                         net (fo=33, routed)          1.249    37.948    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/round_keys[1177]
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124    38.072 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/g2_b1__51/O
                         net (fo=3, routed)           0.851    38.922    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[65]_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I1_O)        0.124    39.046 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[33]_i_8/O
                         net (fo=2, routed)           0.521    39.567    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[1]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.124    39.691 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[33]_i_5/O
                         net (fo=1, routed)           0.159    39.850    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[33]_i_5_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.124    39.974 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[33]_i_2/O
                         net (fo=1, routed)           0.444    40.418    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state0[33]
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[33]_i_1/O
                         net (fo=1, routed)           0.000    40.542    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[33]
    SLICE_X14Y10         FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.499    22.691    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X14Y10         FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[33]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X14Y10         FDCE (Setup_fdce_C_D)        0.029    22.548    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[33]
  -------------------------------------------------------------------
                         required time                         22.548    
                         arrival time                         -40.542    
  -------------------------------------------------------------------
                         slack                                -17.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.693%)  route 0.166ns (42.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.584     0.925    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.166     1.218    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.316 r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.316    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X2Y49          FDRE                                         r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.854     1.224    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.227ns (57.305%)  route 0.169ns (42.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.584     0.925    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.169     1.222    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.099     1.321 r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.321    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X1Y48          FDRE                                         r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.852     1.222    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.284    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.124%)  route 0.217ns (53.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.584     0.925    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.217     1.283    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.328 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.328    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[29]
    SLICE_X3Y49          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.854     1.224    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.456%)  route 0.232ns (58.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.567     0.908    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.232     1.303    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X7Y51          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.834     1.204    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y51          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.070     1.245    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.565     0.906    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y51          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.180    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X6Y50          SRL16E                                       r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.834     1.204    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          SRL16E                                       r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.922    
    SLICE_X6Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.227ns (51.384%)  route 0.215ns (48.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.584     0.925    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.215     1.267    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.099     1.366 r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.366    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X1Y48          FDRE                                         r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.852     1.222    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    AES_F_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.584     0.925    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.271    AES_F_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  AES_F_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.893     1.263    AES_F_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_F_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    AES_F_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.097%)  route 0.278ns (59.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.556     0.896    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y31         FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=2, routed)           0.278     1.315    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/plain[53]
    SLICE_X24Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.360 r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state[53]_i_1/O
                         net (fo=1, routed)           0.000     1.360    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/p_0_in[53]
    SLICE_X24Y25         FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.812     1.182    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X24Y25         FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[53]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X24Y25         FDCE (Hold_fdce_C_D)         0.121     1.269    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.163%)  route 0.230ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.567     0.908    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148     1.056 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.230     1.285    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X7Y51          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.834     1.204    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y51          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.013     1.188    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.584     0.925    AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.272     1.338    AES_F_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  AES_F_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.893     1.263    AES_F_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_F_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    AES_F_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X13Y45    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X15Y47    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X15Y47    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X15Y47    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X15Y47    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X15Y46    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X13Y46    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X13Y46    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X13Y46    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y50     AES_F_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.456ns (6.937%)  route 6.117ns (93.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         6.117     9.537    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y94          FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.541    22.733    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y94          FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    22.256    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.456ns (6.937%)  route 6.117ns (93.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         6.117     9.537    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y94          FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.541    22.733    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y94          FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    22.256    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.456ns (6.937%)  route 6.117ns (93.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         6.117     9.537    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y94          FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.541    22.733    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y94          FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    22.256    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.456ns (6.937%)  route 6.117ns (93.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         6.117     9.537    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y94          FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.541    22.733    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y94          FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[3]/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    22.256    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/round_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[118]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.456ns (7.066%)  route 5.998ns (92.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         5.998     9.418    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X13Y96         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.497    22.689    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X13Y96         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[118]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X13Y96         FDCE (Recov_fdce_C_CLR)     -0.405    22.212    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[118]
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.880ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.456ns (7.066%)  route 5.998ns (92.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         5.998     9.418    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X12Y96         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.497    22.689    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X12Y96         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[20]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X12Y96         FDCE (Recov_fdce_C_CLR)     -0.319    22.298    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[20]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 12.880    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.456ns (7.300%)  route 5.791ns (92.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         5.791     9.211    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X13Y97         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.498    22.690    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X13Y97         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[54]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.405    22.213    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[54]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.456ns (7.300%)  route 5.791ns (92.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         5.791     9.211    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X12Y97         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.498    22.690    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X12Y97         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[19]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X12Y97         FDCE (Recov_fdce_C_CLR)     -0.319    22.299    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[19]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 13.088    

Slack (MET) :             13.132ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 0.456ns (7.455%)  route 5.661ns (92.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         5.661     9.081    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X11Y99         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.498    22.690    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X11Y99         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[22]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X11Y99         FDCE (Recov_fdce_C_CLR)     -0.405    22.213    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[22]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 13.132    

Slack (MET) :             13.156ns  (required time - arrival time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[112]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 0.456ns (7.485%)  route 5.637ns (92.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.656     2.964    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         5.637     9.057    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X13Y99         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        1.498    22.690    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X13Y99         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[112]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X13Y99         FDCE (Recov_fdce_C_CLR)     -0.405    22.213    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[112]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 13.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[89]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.742%)  route 0.265ns (65.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.265     1.319    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y26          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.838     1.208    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y26          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[89]/C
                         clock pessimism             -0.281     0.927    
    SLICE_X3Y26          FDCE (Remov_fdce_C_CLR)     -0.092     0.835    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[89]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[93]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.047%)  route 0.273ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.273     1.328    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X7Y26          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.819     1.189    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X7Y26          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[93]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X7Y26          FDCE (Remov_fdce_C_CLR)     -0.092     0.835    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[93]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/start_prev_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.855%)  route 0.302ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.557     0.898    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         0.302     1.340    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X11Y67         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/start_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.825     1.195    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X11Y67         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/start_prev_reg/C
                         clock pessimism             -0.263     0.932    
    SLICE_X11Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/start_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[122]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.079%)  route 0.344ns (70.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.344     1.398    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X6Y27          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[122]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.821     1.191    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X6Y27          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[122]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     0.862    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[122]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[88]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.025%)  route 0.329ns (69.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.329     1.383    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y25          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.837     1.207    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y25          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[88]/C
                         clock pessimism             -0.281     0.926    
    SLICE_X3Y25          FDCE (Remov_fdce_C_CLR)     -0.092     0.834    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[91]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.079%)  route 0.344ns (70.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.344     1.398    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X7Y27          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.821     1.191    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X7Y27          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[91]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X7Y27          FDCE (Remov_fdce_C_CLR)     -0.092     0.837    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[92]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.079%)  route 0.344ns (70.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.344     1.398    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X7Y27          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.821     1.191    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X7Y27          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[92]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X7Y27          FDCE (Remov_fdce_C_CLR)     -0.092     0.837    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[92]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[90]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.097%)  route 0.421ns (74.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.421     1.475    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X3Y24          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.837     1.207    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X3Y24          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[90]/C
                         clock pessimism             -0.262     0.945    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     0.853    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[90]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[119]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.943%)  route 0.566ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.557     0.898    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y65         FDRE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=139, routed)         0.566     1.605    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X14Y75         FDCE                                         f  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[119]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.814     1.184    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X14Y75         FDCE                                         r  AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[119]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X14Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    AES_F_i/AES_DEC_0/U0/AES_DEC_v1_0_S00_AXI_inst/my_aes/state_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[74]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.933%)  route 0.604ns (81.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.573     0.914    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y26          FDRE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=142, routed)         0.604     1.658    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X5Y22          FDCE                                         f  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_F_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_F_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_F_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2257, routed)        0.840     1.210    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X5Y22          FDCE                                         r  AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[74]/C
                         clock pessimism             -0.262     0.948    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.092     0.856    AES_F_i/AES_ENC_0/U0/AES_ENC_v1_0_S00_AXI_inst/my_aes/state_reg[74]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.803    





