{"vcs1":{"timestamp_begin":1713282977.242535695, "rt":5.62, "ut":5.43, "st":0.15}}
{"vcselab":{"timestamp_begin":1713282982.918206005, "rt":0.16, "ut":0.11, "st":0.04}}
{"link":{"timestamp_begin":1713282983.113220732, "rt":0.47, "ut":0.34, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713282976.956071433}
{"VCS_COMP_START_TIME": 1713282976.956071433}
{"VCS_COMP_END_TIME": 1713282983.804552044}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_acc+all -timescale=1ns/1ps -l com.log -LDFLAGS -Wl,--no-as-needed -sverilog -ntb_opts uvm-1.2 top_tb.sv"}
{"vcs1": {"peak_mem": 12831}}
{"stitch_vcselab": {"peak_mem": 12878}}
