\hypertarget{struct_i2_c___p_o_r_t}{}\section{I2\+C\+\_\+\+P\+O\+R\+T Struct Reference}
\label{struct_i2_c___p_o_r_t}\index{I2\+C\+\_\+\+P\+O\+R\+T@{I2\+C\+\_\+\+P\+O\+R\+T}}


This struct represents an I2\+C port.  




{\ttfamily \#include $<$i2c.\+h$>$}



Collaboration diagram for I2\+C\+\_\+\+P\+O\+R\+T\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=190pt]{struct_i2_c___p_o_r_t__coll__graph}
\end{center}
\end{figure}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_i2_c___p_o_r_t_a5db08703c6bffc8ba01abce83b395c09}{}\hyperlink{struct_i2_c___p_i_n}{I2\+C\+\_\+\+P\+I\+N} \hyperlink{struct_i2_c___p_o_r_t_a5db08703c6bffc8ba01abce83b395c09}{S\+D\+A}\label{struct_i2_c___p_o_r_t_a5db08703c6bffc8ba01abce83b395c09}

\begin{DoxyCompactList}\small\item\em G\+P\+I\+O pin S\+D\+A (data) \end{DoxyCompactList}\item 
\hypertarget{struct_i2_c___p_o_r_t_a3c5f51354f7ba68c87911ba09adbe894}{}\hyperlink{struct_i2_c___p_i_n}{I2\+C\+\_\+\+P\+I\+N} \hyperlink{struct_i2_c___p_o_r_t_a3c5f51354f7ba68c87911ba09adbe894}{S\+C\+L}\label{struct_i2_c___p_o_r_t_a3c5f51354f7ba68c87911ba09adbe894}

\begin{DoxyCompactList}\small\item\em G\+P\+I\+O pin S\+C\+L (clock) \end{DoxyCompactList}\item 
\hypertarget{struct_i2_c___p_o_r_t_a8ae00c1e6b29ac2fdd64b0d43a7b5d23}{}unsigned int \hyperlink{struct_i2_c___p_o_r_t_a8ae00c1e6b29ac2fdd64b0d43a7b5d23}{S\+D\+A\+\_\+\+S\+E\+T\+\_\+\+C\+L\+E\+A\+R}\label{struct_i2_c___p_o_r_t_a8ae00c1e6b29ac2fdd64b0d43a7b5d23}

\begin{DoxyCompactList}\small\item\em Bitmask to set/clear the S\+D\+A pin. \end{DoxyCompactList}\item 
\hypertarget{struct_i2_c___p_o_r_t_ad4f6c7bbbb94ba99eef86f696276124b}{}unsigned int \hyperlink{struct_i2_c___p_o_r_t_ad4f6c7bbbb94ba99eef86f696276124b}{S\+C\+L\+\_\+\+S\+E\+T\+\_\+\+C\+L\+E\+A\+R}\label{struct_i2_c___p_o_r_t_ad4f6c7bbbb94ba99eef86f696276124b}

\begin{DoxyCompactList}\small\item\em Bitmask to set/clear the S\+C\+L pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This struct represents an I2\+C port. 

Every port is represented by two G\+P\+I\+O pins (S\+D\+A for data and S\+C\+L for clock). This struct also contains the corresponding bitmasks in order to manipulate said G\+P\+I\+O pins. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
le\+J\+O\+S\+\_\+\+E\+V3/src/ev3/\hyperlink{i2c_8h}{i2c.\+h}\end{DoxyCompactItemize}
