@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
make[1]: Entering directory `/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc/bin/g++"
   Compiling apatb_COO_SpMV.cpp
   Compiling COO_SpMV.cpp_pre.cpp.tb.cpp
   Compiling COO_SpMV_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/wrapc'
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Testing COO SpMV
1 20 26 31 44 57 67 85 1 20 27 33 46 57 68 88 1 21 28 33 46 58 72 88 4 21 28 34 47 59 73 88 6 22 28 34 48 60 73 89 7 22 28 34 48 60 76 89 9 23 29 34 49 60 80 90 12 24 29 37 50 61 80 91 13 24 30 38 51 65 82 95 16 24 30 39 51 65 84 95 17 25 31 39 54 65 84 96 19 26 31 39 55 65 84 97 19 26 [32mPassed :)
[0m0 11 30 41 52 63 74 88 0 11 31 41 53 63 75 88 1 11 31 42 53 63 75 89 1 13 31 43 54 64 75 90 2 13 31 43 54 65 76 92 3 13 31 43 54 65 76 92 3 14 31 44 54 65 77 92 3 15 31 45 54 65 78 92 4 15 32 45 55 65 79 93 4 15 32 45 56 66 79 93 4 15 34 45 56 66 79 93 5 15 34 45 56 67 79 94 5 15 35 45 57 67 80 94 5 15 35 46 57 69 80 95 6 17 36 47 58 69 81 95 6 17 36 47 58 69 82 95 7 19 36 48 58 70 83 95 7 21 36 49 58 70 83 96 7 22 37 49 58 71 83 97 8 23 37 49 58 71 85 97 8 23 38 49 58 71 85 97 8 23 38 49 59 71 85 98 8 23 38 51 59 71 86 98 9 24 39 51 60 71 86 98 9 25 39 51 60 71 86 98 9 26 39 51 61 72 86 98 10 28 40 52 61 72 87 98 10 30 40 52 62 72 87 99 11 [32mPassed :)
[0m0 12 22 34 49 59 69 85 0 12 22 34 49 59 70 86 0 13 22 35 49 59 71 86 1 14 22 35 49 60 72 86 1 14 23 36 49 60 72 86 2 15 23 36 50 60 73 87 2 15 23 37 50 60 74 87 3 15 24 37 50 60 76 87 3 15 24 37 50 61 76 89 3 16 24 37 50 61 76 89 3 16 24 38 51 61 76 89 4 16 24 38 52 62 76 91 4 16 25 38 52 62 78 91 4 16 26 39 52 63 78 91 5 16 26 39 53 63 79 93 5 17 26 39 53 63 79 94 5 17 26 39 53 64 79 94 6 18 28 40 53 64 79 94 6 19 28 41 53 64 80 95 6 19 28 42 53 65 80 95 6 19 28 42 54 65 80 95 6 20 29 42 54 66 81 95 7 20 29 42 54 66 82 96 8 20 29 44 54 66 82 96 9 20 29 44 54 66 83 96 9 20 30 44 54 66 83 97 9 20 30 45 55 67 83 98 10 20 31 46 56 67 84 98 10 20 31 46 56 67 84 98 11 21 32 46 56 67 85 98 11 21 32 47 57 68 85 98 11 21 33 48 58 69 85 98 12 21 33 48 58 69 85 99 12 22 34 49 58 69 [32mPassed :)
[0m0 12 24 39 51 63 76 89 0 13 24 39 51 63 76 89 0 13 24 41 51 63 76 89 0 13 26 41 51 63 77 90 1 14 26 42 51 64 78 91 1 14 26 42 52 64 78 91 1 14 26 42 52 64 80 92 2 15 27 42 52 64 80 92 2 15 27 42 53 64 80 92 2 16 27 42 54 65 80 92 2 16 27 43 54 65 81 92 3 16 28 43 54 65 81 92 4 16 28 43 54 66 81 93 4 17 28 44 55 66 81 93 4 17 29 44 55 66 82 93 5 17 29 44 55 67 82 93 5 17 29 44 55 67 82 93 6 17 29 45 55 67 82 94 6 18 29 45 55 67 82 94 6 18 29 45 56 68 82 94 6 18 30 45 56 68 83 94 7 18 30 46 56 69 84 94 7 18 30 46 56 69 84 95 7 18 31 46 57 69 84 95 7 19 31 47 57 69 85 95 8 19 31 47 57 70 85 96 8 19 32 47 58 70 85 96 8 20 32 47 58 70 86 96 9 20 32 47 59 70 86 96 9 20 32 47 59 70 87 97 9 20 33 47 59 71 87 97 9 21 33 47 59 71 87 97 10 21 34 47 59 71 87 97 10 21 35 48 59 72 88 97 10 22 36 48 60 73 88 97 10 22 36 49 60 73 88 98 11 22 36 49 60 73 88 98 11 23 36 49 60 74 88 98 11 24 36 49 61 74 89 98 11 24 36 49 62 74 89 98 11 24 37 49 62 74 89 98 11 24 37 49 62 74 89 98 12 24 37 49 62 75 89 98 12 24 38 50 62 75 89 99 12 24 38 51 63 [32mPassed :)
[0m0 11 24 37 51 62 75 88 0 11 24 37 51 62 75 88 0 11 24 38 51 62 75 88 0 11 24 38 51 62 75 89 0 11 24 38 51 62 75 89 0 11 24 38 51 62 75 89 0 12 25 38 52 62 76 89 0 12 25 38 52 63 76 89 1 12 25 38 52 63 76 90 1 13 25 39 52 63 76 90 1 13 25 39 52 63 77 90 1 13 26 39 53 63 77 91 1 13 26 39 53 64 77 91 1 14 26 39 53 64 77 91 1 14 27 40 53 64 78 91 2 15 27 40 53 64 78 92 2 15 28 41 53 64 78 92 2 15 28 41 53 64 78 92 3 16 28 41 54 64 78 92 3 16 28 42 54 64 79 92 3 16 28 42 55 64 79 93 3 16 28 42 55 64 79 93 3 16 29 42 55 65 79 93 3 16 29 42 55 65 80 93 4 16 29 43 55 65 80 93 4 17 30 43 55 65 80 93 4 17 30 43 56 65 80 94 4 17 30 43 56 65 80 94 4 17 30 43 56 66 80 94 4 17 30 43 56 66 80 94 4 18 30 43 56 67 80 94 4 18 30 43 56 67 81 94 4 18 31 44 56 67 81 95 5 18 31 44 57 67 81 95 5 18 31 45 57 68 81 95 5 18 31 45 57 68 81 95 6 19 31 45 57 68 81 96 6 19 31 45 57 69 81 96 6 19 31 45 57 69 82 96 6 19 32 46 57 69 82 96 6 19 32 46 58 70 82 96 6 19 33 46 58 70 82 97 6 20 33 46 58 70 82 97 6 20 33 47 58 70 82 97 7 20 33 47 58 71 83 97 7 20 33 47 59 72 83 97 7 20 34 47 59 72 84 97 7 20 34 47 59 72 84 97 7 20 34 47 59 72 84 97 7 21 34 47 59 72 84 98 7 21 34 47 59 72 85 98 8 21 35 47 60 72 85 98 8 21 35 48 60 73 85 98 8 21 35 48 60 73 85 98 9 21 35 48 60 73 86 98 9 22 36 48 60 73 86 99 9 22 36 49 61 73 86 99 9 22 36 49 61 74 86 99 9 22 36 49 61 74 86 99 9 23 36 49 61 74 87 99 9 23 36 49 61 74 87 99 9 23 37 50 61 75 88 99 10 23 37 50 62 75 88 99 10 23 37 50 62 75 88 99 10 24 37 51 [32mPassed :)
[0m0 13 25 36 48 59 72 87 0 13 25 37 48 59 72 87 0 13 25 37 49 59 72 87 0 13 25 37 49 59 72 87 1 13 25 38 49 59 72 87 1 13 25 38 49 60 73 87 1 13 25 38 49 60 74 88 1 14 25 38 49 61 74 88 1 14 26 38 50 61 74 88 1 14 26 38 50 61 74 88 2 14 26 38 50 61 74 89 2 14 26 38 50 61 74 89 2 14 26 39 50 62 75 89 2 14 26 39 50 62 75 89 2 14 27 39 50 62 75 90 2 14 27 39 50 62 75 90 2 15 27 39 51 62 75 90 3 15 28 39 51 62 75 90 3 15 28 40 51 62 75 90 3 15 28 40 52 63 76 90 4 16 28 40 52 63 76 90 4 16 29 40 52 63 76 90 4 16 29 40 52 63 76 91 4 16 29 40 52 63 76 91 4 16 29 40 52 64 77 91 4 16 29 40 52 64 77 91 4 16 29 40 53 64 77 92 4 17 29 41 53 64 77 92 4 17 29 41 53 65 77 92 4 17 29 41 53 65 77 93 4 17 30 41 53 65 77 93 4 17 30 41 54 65 77 93 5 17 30 41 54 65 78 93 5 17 30 41 54 65 78 93 5 18 31 41 54 65 78 93 5 18 31 41 54 65 78 93 6 18 31 41 54 65 79 93 6 18 31 42 54 65 79 93 6 18 31 42 54 66 79 94 6 18 31 42 54 66 79 94 7 18 31 43 54 66 79 94 7 19 31 44 55 66 80 94 7 19 31 44 55 66 80 95 7 19 32 44 55 67 80 95 7 19 32 44 55 67 80 95 7 20 32 44 56 67 80 95 7 20 32 44 56 68 81 95 8 20 33 44 56 68 81 95 8 20 33 45 56 68 81 95 8 20 33 45 56 68 81 96 8 21 33 45 56 69 82 96 8 21 33 45 56 69 82 96 8 21 34 45 56 69 82 96 8 21 34 45 56 69 83 96 9 21 34 45 56 69 83 96 9 21 34 45 56 69 83 97 9 22 34 46 56 69 83 97 9 22 34 46 56 69 84 97 9 22 35 46 57 69 84 97 9 22 35 46 57 69 84 97 10 22 35 46 57 70 85 97 10 23 35 47 57 70 85 98 10 23 35 47 57 70 85 98 10 23 35 47 57 70 85 98 11 24 36 47 57 70 85 98 11 24 36 47 57 70 86 98 11 24 36 47 57 70 86 99 11 24 36 47 58 71 86 99 11 24 36 48 58 71 86 99 11 24 36 48 58 71 86 99 11 25 36 48 59 71 86 99 12 25 36 48 59 71 86 99 12 [32mPassed :)
[0m0 11 25 37 48 60 73 86 0 11 25 37 48 60 73 86 0 12 25 37 48 60 73 87 0 12 25 37 48 60 73 87 0 12 25 37 49 60 74 87 1 12 25 37 49 61 74 87 1 12 25 37 49 61 74 87 1 12 25 38 49 61 74 87 1 12 26 38 49 61 74 88 1 13 26 38 49 61 75 88 1 13 26 38 49 61 75 88 1 13 27 38 49 62 75 88 1 13 27 38 49 62 75 88 1 13 27 38 49 62 75 88 1 13 27 38 50 62 76 89 1 14 27 38 50 63 76 89 2 14 27 39 50 63 76 90 2 14 27 39 50 63 76 90 2 14 27 39 50 63 76 90 3 14 27 39 50 63 76 90 3 14 28 40 51 63 76 90 3 14 28 40 51 63 77 90 3 14 28 40 51 64 77 90 3 14 28 40 51 64 77 90 3 14 28 40 51 64 77 91 3 15 28 41 51 64 77 91 4 15 28 41 51 64 77 91 4 15 28 41 52 64 77 91 4 15 28 41 52 64 77 91 4 15 29 41 52 64 78 91 5 16 29 42 52 65 78 91 5 16 29 42 52 65 78 91 5 16 29 42 52 66 78 91 5 16 29 42 52 66 78 91 6 16 29 42 53 66 78 91 6 16 29 42 53 66 78 92 6 17 30 42 53 66 78 92 6 17 30 42 53 66 79 92 6 17 30 43 53 67 79 92 6 17 30 43 53 67 79 92 6 17 30 43 53 67 79 92 6 18 30 43 54 67 79 92 6 18 30 43 54 67 79 92 6 18 30 43 54 67 79 93 7 18 30 44 54 67 79 93 7 18 31 44 54 68 79 93 7 18 31 44 54 68 80 93 7 18 31 44 54 68 80 93 7 18 31 44 54 68 80 93 7 19 31 44 55 68 80 93 7 19 31 44 55 68 80 93 7 19 31 44 55 68 81 93 7 19 31 44 55 68 81 94 7 19 32 44 55 68 81 94 7 19 32 45 55 68 81 94 7 19 32 45 55 68 82 94 8 19 32 45 56 68 82 94 8 19 32 45 56 69 82 95 8 19 32 45 56 69 82 95 8 20 32 45 56 69 82 95 8 20 32 45 56 69 82 95 8 20 33 46 56 69 82 95 8 21 33 46 56 69 83 95 8 21 33 46 56 69 83 95 8 21 33 46 57 70 83 95 8 21 33 46 57 70 83 96 9 21 34 46 57 70 83 96 9 21 34 46 57 71 83 96 9 21 34 46 57 71 84 96 9 21 34 46 57 71 84 96 9 22 34 47 57 71 84 96 9 22 34 47 58 71 84 96 9 22 34 47 58 71 84 96 9 22 34 47 58 71 84 97 9 22 34 47 58 71 84 97 9 22 34 47 58 71 84 97 9 22 35 47 58 72 85 97 9 22 35 47 59 72 85 98 10 23 35 47 59 72 85 98 10 23 35 47 59 72 85 98 10 23 36 47 59 72 85 99 10 23 36 47 59 73 85 99 10 24 36 48 59 73 85 99 10 24 36 48 60 73 85 99 10 24 36 48 60 73 86 99 11 24 37 48 60 73 86 99 11 24 37 48 60 73 86 99 11 [32mPassed :)
[0m0 13 26 39 50 63 74 87 0 13 26 39 50 63 74 88 0 13 26 40 50 63 74 88 1 13 26 40 50 63 74 88 1 14 26 40 51 63 75 88 1 14 26 40 51 63 75 88 1 14 26 40 51 63 75 88 1 14 27 41 51 64 75 88 1 14 27 41 51 64 75 88 1 14 27 41 51 64 75 88 2 14 27 41 51 64 75 89 2 14 27 41 51 64 75 89 2 14 27 41 51 64 76 89 2 15 27 41 51 64 76 89 2 15 28 41 51 64 76 89 2 15 28 41 51 65 76 89 2 15 28 41 51 65 76 89 3 15 28 41 51 65 76 89 3 15 28 41 52 65 76 89 3 15 28 42 52 65 76 90 3 16 28 42 52 65 77 90 4 16 28 42 52 66 77 90 4 16 29 42 52 66 77 90 4 16 29 42 53 66 77 90 4 16 29 42 53 66 77 90 4 16 29 42 53 66 77 90 4 16 29 43 53 66 77 90 5 16 30 43 53 66 78 90 5 17 30 43 53 66 78 90 5 17 30 43 53 66 78 91 5 17 30 43 53 66 78 91 5 17 31 43 53 66 78 91 5 17 31 43 53 66 78 91 5 17 31 43 54 67 78 91 5 17 31 43 54 67 78 91 5 17 31 44 54 67 78 91 5 17 31 44 54 67 78 91 5 18 31 44 54 67 78 91 5 18 31 44 54 67 79 91 6 18 31 44 54 67 79 91 6 18 31 44 54 67 79 91 6 19 31 45 54 67 79 91 6 19 32 45 54 67 79 91 6 19 32 45 54 67 79 92 6 19 32 45 55 67 79 92 6 19 32 45 55 67 79 92 6 19 32 45 55 68 80 92 6 19 32 45 56 68 80 92 6 20 32 45 56 68 80 92 7 20 32 45 56 68 81 92 7 20 33 45 56 68 81 92 7 20 33 45 57 68 81 93 7 20 33 45 57 68 82 93 7 20 33 45 57 68 82 93 7 20 33 45 57 68 82 93 7 20 33 46 57 68 82 93 7 20 33 46 58 68 82 93 8 20 34 46 58 68 83 93 8 21 34 46 58 68 83 94 8 21 34 46 58 68 83 94 8 21 34 46 58 68 83 94 8 21 34 46 58 69 83 94 8 21 34 46 58 69 83 94 8 21 34 47 58 69 84 94 9 21 35 47 59 69 84 94 9 21 35 47 59 69 84 94 9 21 35 47 59 69 84 94 9 21 35 47 59 69 84 94 9 21 35 47 59 69 84 95 10 22 35 47 59 69 84 95 10 22 35 47 60 69 84 95 10 22 35 47 60 70 84 95 10 22 35 47 60 70 84 95 10 22 35 47 60 70 84 96 10 22 36 47 60 70 85 96 10 22 36 47 60 70 85 96 10 23 36 47 60 71 85 96 10 23 36 48 61 71 85 96 11 23 36 48 61 71 85 96 11 23 36 48 61 71 85 96 11 23 36 48 61 71 85 96 11 23 36 48 61 71 86 97 11 23 37 49 61 72 86 97 11 23 37 49 61 72 86 97 11 23 37 49 61 72 86 97 11 23 37 49 62 72 86 97 11 24 37 49 62 72 86 98 11 24 37 49 62 72 86 98 11 24 37 49 62 72 86 98 12 24 38 49 62 73 87 98 12 24 38 49 62 73 87 99 12 24 38 49 62 73 87 99 12 25 39 49 62 73 87 99 12 25 39 50 62 73 87 99 12 25 39 50 62 73 87 99 13 25 39 50 62 73 87 99 13 25 39 50 62 74 87 99 13 25 39 50 63 74 87 99 13 25 39 [32mPassed :)
[0m0 10 23 34 46 60 74 88 0 11 23 34 46 60 74 89 0 11 23 35 46 61 74 89 0 11 23 35 46 61 74 89 0 11 23 35 46 61 74 89 0 11 23 35 47 61 74 90 0 11 23 35 47 61 74 90 0 11 23 35 47 61 74 90 0 11 24 35 47 62 74 90 0 11 24 35 47 62 75 90 0 12 24 35 47 62 75 90 1 12 24 35 47 62 75 90 1 12 24 35 47 62 75 90 1 12 24 35 47 62 75 90 1 12 24 35 47 62 75 91 1 13 25 36 48 62 75 91 1 13 25 36 48 62 75 91 1 13 25 36 48 63 76 91 1 13 25 36 48 63 76 91 1 13 25 36 48 63 76 91 1 13 25 36 48 63 77 92 1 13 25 36 48 63 77 92 2 13 25 36 48 63 77 92 2 13 25 36 48 63 77 92 2 13 25 36 49 63 77 92 2 13 25 36 49 63 77 92 2 13 25 37 49 64 77 92 2 13 26 37 49 64 78 92 2 14 26 37 49 64 78 92 2 14 26 37 49 64 78 92 2 14 26 37 49 64 78 92 2 14 26 37 49 65 78 93 3 14 26 37 49 65 78 93 3 14 26 37 49 65 78 93 3 15 27 38 49 65 78 93 3 15 27 38 49 65 78 93 3 15 27 38 50 65 78 93 3 15 27 38 50 66 79 93 3 15 27 38 50 66 79 93 3 15 27 38 51 66 79 93 3 15 27 38 51 66 79 93 3 15 27 39 51 66 79 93 3 15 27 39 51 66 79 93 3 16 28 39 52 66 79 93 3 16 28 39 52 66 79 93 4 16 28 39 52 66 79 93 4 16 28 39 52 66 79 94 4 16 28 39 53 66 80 94 4 16 28 40 53 66 80 94 4 16 28 40 53 67 80 94 4 17 28 40 53 67 80 94 4 17 28 40 53 67 81 94 4 17 29 40 53 67 81 94 5 17 29 40 53 67 81 94 5 17 29 40 53 67 81 94 5 17 29 40 53 67 82 94 5 17 29 41 53 67 82 94 5 17 29 41 54 67 82 95 5 17 29 41 54 67 82 95 5 17 29 41 54 68 82 95 5 18 29 41 54 68 82 95 5 18 30 41 54 68 82 95 5 18 30 41 54 68 83 95 5 18 30 41 54 68 83 95 6 18 30 41 54 68 83 95 6 18 30 41 54 68 83 96 6 18 30 41 54 68 83 96 6 18 30 41 55 68 84 96 6 18 31 42 55 69 84 96 6 18 31 42 55 69 84 96 6 18 31 42 56 69 84 96 6 18 31 42 56 69 84 96 6 18 31 42 56 70 84 96 6 19 31 42 56 70 85 96 6 19 31 42 56 70 85 96 6 19 31 42 56 70 85 96 7 19 31 43 56 70 85 96 7 20 31 43 56 70 85 96 7 20 31 43 56 70 85 96 7 20 31 43 56 70 85 96 7 20 31 43 57 71 85 97 8 20 31 43 57 71 86 97 8 20 31 43 57 71 86 97 8 20 32 44 57 71 86 97 8 20 32 44 57 71 86 97 8 20 32 44 57 71 86 97 8 20 32 44 58 71 86 97 8 21 32 44 58 71 86 97 8 21 32 44 58 72 86 98 8 21 32 44 58 72 87 98 8 21 33 44 58 72 87 98 9 21 33 45 58 72 87 98 9 21 33 45 58 72 87 98 9 21 33 45 59 72 87 98 9 21 33 45 59 72 87 98 9 22 33 45 59 73 87 98 9 22 33 45 59 73 87 98 9 22 33 45 59 73 88 98 9 22 34 46 60 73 88 99 9 22 34 46 60 73 88 99 9 22 34 46 60 73 88 99 9 22 34 46 60 73 88 99 10 23 34 46 60 73 88 99 10 23 34 46 60 73 88 99 10 23 34 46 60 73 88 99 10 [32mPassed :)
[0m0 14 27 40 53 64 77 89 0 14 27 40 53 64 78 89 0 14 27 40 53 64 78 89 0 14 27 40 53 64 78 89 0 14 28 40 53 64 78 89 1 14 28 40 53 65 78 89 1 14 28 40 53 65 78 89 1 14 28 40 53 65 78 89 2 15 28 41 53 65 78 90 2 15 28 41 53 65 78 90 2 15 28 41 53 65 78 90 2 15 28 41 54 65 78 90 2 15 28 41 54 65 78 90 2 15 29 41 54 65 79 90 2 15 29 41 54 65 79 90 3 15 29 42 54 65 79 90 3 15 29 42 54 65 79 90 3 15 29 42 54 65 79 90 3 15 29 42 54 66 79 91 3 15 29 42 54 66 79 91 3 16 29 42 54 66 79 91 3 16 29 42 54 66 79 91 3 16 29 42 54 66 79 91 3 16 29 42 54 66 79 91 3 16 29 42 54 66 79 91 4 16 29 42 54 66 80 91 4 16 30 42 54 66 80 91 4 16 30 42 55 66 80 91 4 16 30 43 55 66 80 92 4 17 30 43 55 66 80 92 4 17 30 43 55 67 80 92 4 17 30 43 55 67 80 92 4 17 30 43 55 67 80 92 4 17 30 43 55 67 80 92 4 17 30 43 55 67 80 92 4 17 31 43 55 67 80 92 4 17 31 43 55 67 80 93 5 17 31 43 55 67 80 93 5 17 31 44 56 68 81 93 5 18 31 44 56 68 81 93 5 18 31 44 56 68 81 93 5 18 31 44 56 68 81 93 5 18 31 44 56 68 81 93 5 18 31 44 56 68 81 93 5 18 31 44 56 68 81 93 6 19 31 44 56 68 81 93 6 19 31 45 56 68 81 93 6 19 31 45 56 68 81 93 6 19 32 45 56 68 81 93 6 19 32 45 57 68 81 93 6 19 32 45 57 68 81 93 6 19 32 45 57 69 81 94 6 20 32 45 57 69 82 94 6 20 32 46 57 69 82 94 6 20 32 46 57 69 82 94 7 20 32 46 57 69 82 94 7 20 32 46 57 69 82 94 7 20 33 46 58 69 82 94 7 20 33 46 58 69 82 94 7 20 33 46 58 69 82 94 7 21 33 46 58 69 82 94 7 21 33 47 58 70 82 94 7 21 33 47 58 70 82 95 7 21 33 47 58 70 82 95 8 21 33 47 58 70 83 95 8 21 33 47 58 70 83 95 8 21 34 47 58 70 83 95 8 21 34 47 59 70 83 95 8 21 34 47 59 71 83 95 8 21 34 47 59 71 83 95 8 22 34 47 59 71 83 95 9 22 34 48 59 71 84 95 9 22 34 48 59 71 84 95 9 22 34 48 59 71 84 95 9 22 34 48 59 71 84 95 9 22 34 48 59 71 84 95 9 22 34 48 60 72 84 95 9 22 34 48 60 72 84 95 9 22 34 48 60 72 84 95 9 22 34 48 60 72 84 96 9 22 35 48 60 72 84 96 9 23 35 49 60 72 85 96 9 23 35 49 60 72 85 96 9 23 35 49 60 73 85 96 10 23 35 49 61 73 85 96 10 23 35 49 61 73 85 96 10 23 35 49 61 73 85 96 10 23 35 49 61 73 85 96 10 23 35 49 61 73 85 96 10 23 35 49 61 73 85 96 10 23 36 49 61 74 85 96 10 23 36 49 61 74 86 96 10 23 36 50 61 74 86 96 10 24 36 50 61 74 86 97 10 24 36 50 62 74 86 97 11 24 36 50 62 74 86 97 11 24 36 50 62 74 86 97 11 24 37 50 62 74 86 97 11 24 37 50 62 74 86 97 11 24 37 50 62 74 86 97 11 24 37 50 62 74 86 97 11 24 37 50 62 74 86 97 11 24 37 50 62 74 87 97 12 25 37 50 62 75 87 97 12 25 37 51 62 75 87 97 12 25 38 51 62 75 87 97 12 25 38 51 63 75 87 97 12 25 38 51 63 75 87 97 12 25 38 51 63 75 87 97 12 25 38 51 63 75 88 97 13 25 38 51 63 76 88 98 13 25 38 51 63 76 88 98 13 25 38 51 63 76 88 98 13 25 38 51 63 76 88 98 13 25 38 51 63 76 88 98 13 25 38 51 63 76 88 99 13 26 39 52 63 76 88 99 13 26 39 52 63 76 88 99 13 26 39 52 63 77 88 99 13 26 39 52 63 77 88 99 13 26 39 52 63 77 88 99 13 26 39 52 64 77 89 99 14 26 39 52 64 77 89 99 14 26 39 52 64 77 89 99 14 26 39 53 64 77 89 99 14 26 39 53 64 77 89 99 14 27 40 53 64 [32mPassed :)
[0m
Testing COO SpMV
[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_COO_SpMV_top -prj COO_SpMV.prj --initfile /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s COO_SpMV 
Multi-threading is on. Using 8 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_COO_SpMV_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v:122]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v:123]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_col
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_val_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_val_r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COO_SpMV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV_fadd_32ns_32ns_32_5_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COO_SpMV_fadd_32ns_32ns_32_5_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV_fmul_32ns_32ns_32_4_max_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COO_SpMV_fmul_32ns_32ns_32_4_max_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/COO_SpMV_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COO_SpMV_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/COO_SpMV_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COO_SpMV_ap_fmul_2_max_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/COO_SpMV_ap_fadd_3_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/COO_SpMV_ap_fmul_2_max_dsp_32.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg
Compiling package floating_point_v7_1_2.flt_utils
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture coo_spmv_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.COO_SpMV_ap_fadd_3_full_dsp_32 [coo_spmv_ap_fadd_3_full_dsp_32_d...]
Compiling module xil_defaultlib.COO_SpMV_fadd_32ns_32ns_32_5_ful...
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture coo_spmv_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.COO_SpMV_ap_fmul_2_max_dsp_32 [coo_spmv_ap_fmul_2_max_dsp_32_de...]
Compiling module xil_defaultlib.COO_SpMV_fmul_32ns_32ns_32_4_max...
Compiling module xil_defaultlib.COO_SpMV
Compiling module xil_defaultlib.AESL_automem_row
Compiling module xil_defaultlib.AESL_automem_col
Compiling module xil_defaultlib.AESL_automem_val_r
Compiling module xil_defaultlib.AESL_automem_vector
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_COO_SpMV_top
Built simulation snapshot COO_SpMV

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/COO_SpMV/xsim_script.tcl
# xsim {COO_SpMV} -autoloadwcfg -tclbatch {COO_SpMV.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source COO_SpMV.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_COO_SpMV_top/AESL_inst_COO_SpMV/COO_SpMV_fadd_32ns_32ns_32_5_full_dsp_U1/COO_SpMV_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 10 / 10 [0.00%] @ "1011535000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1011575 ns : File "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v" Line 490
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 520.828 ; gain = 0.000 ; free physical = 522 ; free virtual = 26916
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov 18 16:50:25 2022...
Testing COO SpMV
[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m[32mPassed :)
[0m
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
