
Lab4_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ad4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08005c74  08005c74  00015c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d60  08005d60  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005d60  08005d60  00015d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d68  08005d68  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d68  08005d68  00015d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d6c  08005d6c  00015d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000408c  20000074  08005de4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004100  08005de4  00024100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c59  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fad  00000000  00000000  00036cfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00039cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001058  00000000  00000000  0003ae20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000176a8  00000000  00000000  0003be78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131d0  00000000  00000000  00053520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095964  00000000  00000000  000666f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fc054  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c58  00000000  00000000  000fc0a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005c5c 	.word	0x08005c5c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08005c5c 	.word	0x08005c5c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	4a07      	ldr	r2, [pc, #28]	; (80005b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000598:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	4a06      	ldr	r2, [pc, #24]	; (80005b8 <vApplicationGetIdleTaskMemory+0x30>)
 800059e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2280      	movs	r2, #128	; 0x80
 80005a4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005a6:	bf00      	nop
 80005a8:	3714      	adds	r7, #20
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20000090 	.word	0x20000090
 80005b8:	200000e4 	.word	0x200000e4

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b5b0      	push	{r4, r5, r7, lr}
 80005be:	b09e      	sub	sp, #120	; 0x78
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fb8f 	bl	8000ce4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f879 	bl	80006bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f90d 	bl	80007e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ce:	f000 f8e1 	bl	8000794 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutex01 */
  osMutexDef(myMutex01);
 80005d2:	2300      	movs	r3, #0
 80005d4:	673b      	str	r3, [r7, #112]	; 0x70
 80005d6:	2300      	movs	r3, #0
 80005d8:	677b      	str	r3, [r7, #116]	; 0x74
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 80005da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 f90f 	bl	8002802 <osMutexCreate>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4a2b      	ldr	r2, [pc, #172]	; (8000694 <main+0xd8>)
 80005e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of myMutex02 */
  osMutexDef(myMutex02);
 80005ea:	2300      	movs	r3, #0
 80005ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80005ee:	2300      	movs	r3, #0
 80005f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  myMutex02Handle = osMutexCreate(osMutex(myMutex02));
 80005f2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 f903 	bl	8002802 <osMutexCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a26      	ldr	r2, [pc, #152]	; (8000698 <main+0xdc>)
 8000600:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 8000602:	4b26      	ldr	r3, [pc, #152]	; (800069c <main+0xe0>)
 8000604:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000608:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800060a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 800060e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000612:	2100      	movs	r1, #0
 8000614:	4618      	mov	r0, r3
 8000616:	f002 f9d2 	bl	80029be <osMessageCreate>
 800061a:	4603      	mov	r3, r0
 800061c:	4a20      	ldr	r2, [pc, #128]	; (80006a0 <main+0xe4>)
 800061e:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, StartTask1, osPriorityNormal, 0, 128);
 8000620:	4b20      	ldr	r3, [pc, #128]	; (80006a4 <main+0xe8>)
 8000622:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000626:	461d      	mov	r5, r3
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 8000634:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f002 f881 	bl	8002742 <osThreadCreate>
 8000640:	4603      	mov	r3, r0
 8000642:	4a19      	ldr	r2, [pc, #100]	; (80006a8 <main+0xec>)
 8000644:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, StartTask2, osPriorityIdle, 0, 128);
 8000646:	4b19      	ldr	r3, [pc, #100]	; (80006ac <main+0xf0>)
 8000648:	f107 0420 	add.w	r4, r7, #32
 800064c:	461d      	mov	r5, r3
 800064e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000652:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000656:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f002 f86e 	bl	8002742 <osThreadCreate>
 8000666:	4603      	mov	r3, r0
 8000668:	4a11      	ldr	r2, [pc, #68]	; (80006b0 <main+0xf4>)
 800066a:	6013      	str	r3, [r2, #0]

  /* definition and creation of messageThread */
  osThreadDef(messageThread, StartmessageThread, osPriorityIdle, 0, 128);
 800066c:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <main+0xf8>)
 800066e:	1d3c      	adds	r4, r7, #4
 8000670:	461d      	mov	r5, r3
 8000672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000676:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  messageThreadHandle = osThreadCreate(osThread(messageThread), NULL);
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f002 f85d 	bl	8002742 <osThreadCreate>
 8000688:	4603      	mov	r3, r0
 800068a:	4a0b      	ldr	r2, [pc, #44]	; (80006b8 <main+0xfc>)
 800068c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800068e:	f002 f851 	bl	8002734 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000692:	e7fe      	b.n	8000692 <main+0xd6>
 8000694:	2000409c 	.word	0x2000409c
 8000698:	200040a0 	.word	0x200040a0
 800069c:	08005c94 	.word	0x08005c94
 80006a0:	20004054 	.word	0x20004054
 80006a4:	08005ca4 	.word	0x08005ca4
 80006a8:	20004048 	.word	0x20004048
 80006ac:	08005cc0 	.word	0x08005cc0
 80006b0:	20004050 	.word	0x20004050
 80006b4:	08005cdc 	.word	0x08005cdc
 80006b8:	20004044 	.word	0x20004044

080006bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b094      	sub	sp, #80	; 0x50
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	f107 0320 	add.w	r3, r7, #32
 80006c6:	2230      	movs	r2, #48	; 0x30
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f004 fe9e 	bl	800540c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e0:	2300      	movs	r3, #0
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	4b29      	ldr	r3, [pc, #164]	; (800078c <SystemClock_Config+0xd0>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e8:	4a28      	ldr	r2, [pc, #160]	; (800078c <SystemClock_Config+0xd0>)
 80006ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ee:	6413      	str	r3, [r2, #64]	; 0x40
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <SystemClock_Config+0xd0>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006fc:	2300      	movs	r3, #0
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	4b23      	ldr	r3, [pc, #140]	; (8000790 <SystemClock_Config+0xd4>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000708:	4a21      	ldr	r2, [pc, #132]	; (8000790 <SystemClock_Config+0xd4>)
 800070a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b1f      	ldr	r3, [pc, #124]	; (8000790 <SystemClock_Config+0xd4>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2310      	movs	r3, #16
 8000726:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000728:	2302      	movs	r3, #2
 800072a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800072c:	2300      	movs	r3, #0
 800072e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000730:	2310      	movs	r3, #16
 8000732:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000734:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000738:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800073a:	2304      	movs	r3, #4
 800073c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800073e:	2307      	movs	r3, #7
 8000740:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000742:	f107 0320 	add.w	r3, r7, #32
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fd8e 	bl	8001268 <HAL_RCC_OscConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000752:	f000 f963 	bl	8000a1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000756:	230f      	movs	r3, #15
 8000758:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075a:	2302      	movs	r3, #2
 800075c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000766:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	2102      	movs	r1, #2
 8000772:	4618      	mov	r0, r3
 8000774:	f000 fff0 	bl	8001758 <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800077e:	f000 f94d 	bl	8000a1c <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	; 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800
 8000790:	40007000 	.word	0x40007000

08000794 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000798:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 800079a:	4a12      	ldr	r2, [pc, #72]	; (80007e4 <MX_USART2_UART_Init+0x50>)
 800079c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800079e:	4b10      	ldr	r3, [pc, #64]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007ac:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007b2:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b8:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007ba:	220c      	movs	r2, #12
 80007bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c4:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007cc:	f001 fc72 	bl	80020b4 <HAL_UART_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007d6:	f000 f921 	bl	8000a1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20004058 	.word	0x20004058
 80007e4:	40004400 	.word	0x40004400

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	; 0x28
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	4b2d      	ldr	r3, [pc, #180]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a2c      	ldr	r2, [pc, #176]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b2a      	ldr	r3, [pc, #168]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b26      	ldr	r3, [pc, #152]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a25      	ldr	r2, [pc, #148]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b23      	ldr	r3, [pc, #140]	; (80008b8 <MX_GPIO_Init+0xd0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	4b1f      	ldr	r3, [pc, #124]	; (80008b8 <MX_GPIO_Init+0xd0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a1e      	ldr	r2, [pc, #120]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b1c      	ldr	r3, [pc, #112]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b18      	ldr	r3, [pc, #96]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a17      	ldr	r2, [pc, #92]	; (80008b8 <MX_GPIO_Init+0xd0>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2120      	movs	r1, #32
 8000872:	4812      	ldr	r0, [pc, #72]	; (80008bc <MX_GPIO_Init+0xd4>)
 8000874:	f000 fcde 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800087c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800087e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 0314 	add.w	r3, r7, #20
 800088c:	4619      	mov	r1, r3
 800088e:	480c      	ldr	r0, [pc, #48]	; (80008c0 <MX_GPIO_Init+0xd8>)
 8000890:	f000 fb4c 	bl	8000f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000894:	2320      	movs	r3, #32
 8000896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000898:	2301      	movs	r3, #1
 800089a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a0:	2300      	movs	r3, #0
 80008a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	4804      	ldr	r0, [pc, #16]	; (80008bc <MX_GPIO_Init+0xd4>)
 80008ac:	f000 fb3e 	bl	8000f2c <HAL_GPIO_Init>

}
 80008b0:	bf00      	nop
 80008b2:	3728      	adds	r7, #40	; 0x28
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40020000 	.word	0x40020000
 80008c0:	40020800 	.word	0x40020800

080008c4 <StartTask1>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask1 */
void StartTask1(void const * argument)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08c      	sub	sp, #48	; 0x30
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int threadID = 0; // threadID is 0 for one thread and 1 for another
 80008cc:	2300      	movs	r3, #0
 80008ce:	62bb      	str	r3, [r7, #40]	; 0x28
	int idx = 0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	char buffer[32];
	while (1) {
		osMutexWait(myMutex01Handle, osWaitForever);
 80008d4:	4b11      	ldr	r3, [pc, #68]	; (800091c <StartTask1+0x58>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f04f 31ff 	mov.w	r1, #4294967295
 80008dc:	4618      	mov	r0, r3
 80008de:	f001 ffa9 	bl	8002834 <osMutexWait>
		sprintf(buffer, "TID: %d %d\r\n", threadID, idx);
 80008e2:	f107 0008 	add.w	r0, r7, #8
 80008e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008ea:	490d      	ldr	r1, [pc, #52]	; (8000920 <StartTask1+0x5c>)
 80008ec:	f004 fd96 	bl	800541c <siprintf>
		idx++;
 80008f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008f2:	3301      	adds	r3, #1
 80008f4:	62fb      	str	r3, [r7, #44]	; 0x2c
		//HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
		osMessagePut(myQueue01Handle,(uint32_t) buffer, osWaitForever);
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <StartTask1+0x60>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f107 0108 	add.w	r1, r7, #8
 80008fe:	f04f 32ff 	mov.w	r2, #4294967295
 8000902:	4618      	mov	r0, r3
 8000904:	f002 f884 	bl	8002a10 <osMessagePut>
		osDelay(10);
 8000908:	200a      	movs	r0, #10
 800090a:	f001 ff66 	bl	80027da <osDelay>
		osMutexRelease(myMutex01Handle);
 800090e:	4b03      	ldr	r3, [pc, #12]	; (800091c <StartTask1+0x58>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4618      	mov	r0, r3
 8000914:	f001 ffdc 	bl	80028d0 <osMutexRelease>
	while (1) {
 8000918:	e7dc      	b.n	80008d4 <StartTask1+0x10>
 800091a:	bf00      	nop
 800091c:	2000409c 	.word	0x2000409c
 8000920:	08005cf8 	.word	0x08005cf8
 8000924:	20004054 	.word	0x20004054

08000928 <StartTask2>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask2 */
void StartTask2(void const * argument)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08c      	sub	sp, #48	; 0x30
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask2 */
	int threadID = 1; // threadID is 0 for one thread and 1 for another
 8000930:	2301      	movs	r3, #1
 8000932:	62bb      	str	r3, [r7, #40]	; 0x28
	int idx = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	62fb      	str	r3, [r7, #44]	; 0x2c
	char buffer[32];
	while (1) {
		osMutexWait(myMutex02Handle, osWaitForever);
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <StartTask2+0x58>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f04f 31ff 	mov.w	r1, #4294967295
 8000940:	4618      	mov	r0, r3
 8000942:	f001 ff77 	bl	8002834 <osMutexWait>
		sprintf(buffer, "TID: %d %d\r\n", threadID, idx);
 8000946:	f107 0008 	add.w	r0, r7, #8
 800094a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800094c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800094e:	490d      	ldr	r1, [pc, #52]	; (8000984 <StartTask2+0x5c>)
 8000950:	f004 fd64 	bl	800541c <siprintf>
		idx++;
 8000954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000956:	3301      	adds	r3, #1
 8000958:	62fb      	str	r3, [r7, #44]	; 0x2c
		//HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
		osMessagePut(myQueue01Handle,(uint32_t) buffer, osWaitForever);
 800095a:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <StartTask2+0x60>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f107 0108 	add.w	r1, r7, #8
 8000962:	f04f 32ff 	mov.w	r2, #4294967295
 8000966:	4618      	mov	r0, r3
 8000968:	f002 f852 	bl	8002a10 <osMessagePut>
		osDelay(10);
 800096c:	200a      	movs	r0, #10
 800096e:	f001 ff34 	bl	80027da <osDelay>
		osMutexRelease(myMutex02Handle);
 8000972:	4b03      	ldr	r3, [pc, #12]	; (8000980 <StartTask2+0x58>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4618      	mov	r0, r3
 8000978:	f001 ffaa 	bl	80028d0 <osMutexRelease>
	while (1) {
 800097c:	e7dc      	b.n	8000938 <StartTask2+0x10>
 800097e:	bf00      	nop
 8000980:	200040a0 	.word	0x200040a0
 8000984:	08005cf8 	.word	0x08005cf8
 8000988:	20004054 	.word	0x20004054

0800098c <StartmessageThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartmessageThread */
void StartmessageThread(void const * argument)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08e      	sub	sp, #56	; 0x38
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartmessageThread */
  /* Infinite loop */
  char buffer[32];
  for(;;)
  {
      osEvent evt = osMessageGet(myQueue01Handle,osWaitForever);
 8000994:	4b14      	ldr	r3, [pc, #80]	; (80009e8 <StartmessageThread+0x5c>)
 8000996:	6819      	ldr	r1, [r3, #0]
 8000998:	f107 030c 	add.w	r3, r7, #12
 800099c:	f04f 32ff 	mov.w	r2, #4294967295
 80009a0:	4618      	mov	r0, r3
 80009a2:	f002 f875 	bl	8002a90 <osMessageGet>
      if (evt.status == osEventMessage) {
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	2b10      	cmp	r3, #16
 80009aa:	d1f3      	bne.n	8000994 <StartmessageThread+0x8>
    	  //snprintf(buffer, sizeof(buffer), "%d", evt.value.v);
    	  //buffer = (char*) evt.value.p;
    	  sprintf(buffer,"%ld", evt.value.v);
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	f107 0318 	add.w	r3, r7, #24
 80009b2:	490e      	ldr	r1, [pc, #56]	; (80009ec <StartmessageThread+0x60>)
 80009b4:	4618      	mov	r0, r3
 80009b6:	f004 fd31 	bl	800541c <siprintf>
    	  HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 80009ba:	f107 0318 	add.w	r3, r7, #24
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff fc0e 	bl	80001e0 <strlen>
 80009c4:	4603      	mov	r3, r0
 80009c6:	b29a      	uxth	r2, r3
 80009c8:	f107 0118 	add.w	r1, r7, #24
 80009cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009d0:	4807      	ldr	r0, [pc, #28]	; (80009f0 <StartmessageThread+0x64>)
 80009d2:	f001 fbbc 	bl	800214e <HAL_UART_Transmit>

          osPoolFree(mpool, buffer);
 80009d6:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <StartmessageThread+0x68>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f107 0218 	add.w	r2, r7, #24
 80009de:	4611      	mov	r1, r2
 80009e0:	4618      	mov	r0, r3
 80009e2:	f001 ffab 	bl	800293c <osPoolFree>
  {
 80009e6:	e7d5      	b.n	8000994 <StartmessageThread+0x8>
 80009e8:	20004054 	.word	0x20004054
 80009ec:	08005d08 	.word	0x08005d08
 80009f0:	20004058 	.word	0x20004058
 80009f4:	2000404c 	.word	0x2000404c

080009f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a04      	ldr	r2, [pc, #16]	; (8000a18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d101      	bne.n	8000a0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a0a:	f000 f98d 	bl	8000d28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40010000 	.word	0x40010000

08000a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a20:	b672      	cpsid	i
}
 8000a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a24:	e7fe      	b.n	8000a24 <Error_Handler+0x8>
	...

08000a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <HAL_MspInit+0x54>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a36:	4a11      	ldr	r2, [pc, #68]	; (8000a7c <HAL_MspInit+0x54>)
 8000a38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a3e:	4b0f      	ldr	r3, [pc, #60]	; (8000a7c <HAL_MspInit+0x54>)
 8000a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	603b      	str	r3, [r7, #0]
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <HAL_MspInit+0x54>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a52:	4a0a      	ldr	r2, [pc, #40]	; (8000a7c <HAL_MspInit+0x54>)
 8000a54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a58:	6413      	str	r3, [r2, #64]	; 0x40
 8000a5a:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <HAL_MspInit+0x54>)
 8000a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a62:	603b      	str	r3, [r7, #0]
 8000a64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	210f      	movs	r1, #15
 8000a6a:	f06f 0001 	mvn.w	r0, #1
 8000a6e:	f000 fa33 	bl	8000ed8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800

08000a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08a      	sub	sp, #40	; 0x28
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	f107 0314 	add.w	r3, r7, #20
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a19      	ldr	r2, [pc, #100]	; (8000b04 <HAL_UART_MspInit+0x84>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d12b      	bne.n	8000afa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
 8000aa6:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <HAL_UART_MspInit+0x88>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aaa:	4a17      	ldr	r2, [pc, #92]	; (8000b08 <HAL_UART_MspInit+0x88>)
 8000aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab2:	4b15      	ldr	r3, [pc, #84]	; (8000b08 <HAL_UART_MspInit+0x88>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <HAL_UART_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	4a10      	ldr	r2, [pc, #64]	; (8000b08 <HAL_UART_MspInit+0x88>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ace:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <HAL_UART_MspInit+0x88>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ada:	230c      	movs	r3, #12
 8000adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aea:	2307      	movs	r3, #7
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4619      	mov	r1, r3
 8000af4:	4805      	ldr	r0, [pc, #20]	; (8000b0c <HAL_UART_MspInit+0x8c>)
 8000af6:	f000 fa19 	bl	8000f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000afa:	bf00      	nop
 8000afc:	3728      	adds	r7, #40	; 0x28
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40004400 	.word	0x40004400
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	40020000 	.word	0x40020000

08000b10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08c      	sub	sp, #48	; 0x30
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000b20:	2200      	movs	r2, #0
 8000b22:	6879      	ldr	r1, [r7, #4]
 8000b24:	2019      	movs	r0, #25
 8000b26:	f000 f9d7 	bl	8000ed8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b2a:	2019      	movs	r0, #25
 8000b2c:	f000 f9f0 	bl	8000f10 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	4b1e      	ldr	r3, [pc, #120]	; (8000bb0 <HAL_InitTick+0xa0>)
 8000b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b38:	4a1d      	ldr	r2, [pc, #116]	; (8000bb0 <HAL_InitTick+0xa0>)
 8000b3a:	f043 0301 	orr.w	r3, r3, #1
 8000b3e:	6453      	str	r3, [r2, #68]	; 0x44
 8000b40:	4b1b      	ldr	r3, [pc, #108]	; (8000bb0 <HAL_InitTick+0xa0>)
 8000b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b4c:	f107 0210 	add.w	r2, r7, #16
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	4611      	mov	r1, r2
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 fffa 	bl	8001b50 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b5c:	f000 ffe4 	bl	8001b28 <HAL_RCC_GetPCLK2Freq>
 8000b60:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b64:	4a13      	ldr	r2, [pc, #76]	; (8000bb4 <HAL_InitTick+0xa4>)
 8000b66:	fba2 2303 	umull	r2, r3, r2, r3
 8000b6a:	0c9b      	lsrs	r3, r3, #18
 8000b6c:	3b01      	subs	r3, #1
 8000b6e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b70:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <HAL_InitTick+0xa8>)
 8000b72:	4a12      	ldr	r2, [pc, #72]	; (8000bbc <HAL_InitTick+0xac>)
 8000b74:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b76:	4b10      	ldr	r3, [pc, #64]	; (8000bb8 <HAL_InitTick+0xa8>)
 8000b78:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b7c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b7e:	4a0e      	ldr	r2, [pc, #56]	; (8000bb8 <HAL_InitTick+0xa8>)
 8000b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b82:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <HAL_InitTick+0xa8>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <HAL_InitTick+0xa8>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000b90:	4809      	ldr	r0, [pc, #36]	; (8000bb8 <HAL_InitTick+0xa8>)
 8000b92:	f001 f80f 	bl	8001bb4 <HAL_TIM_Base_Init>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d104      	bne.n	8000ba6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000b9c:	4806      	ldr	r0, [pc, #24]	; (8000bb8 <HAL_InitTick+0xa8>)
 8000b9e:	f001 f863 	bl	8001c68 <HAL_TIM_Base_Start_IT>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3730      	adds	r7, #48	; 0x30
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	431bde83 	.word	0x431bde83
 8000bb8:	200040a4 	.word	0x200040a4
 8000bbc:	40010000 	.word	0x40010000

08000bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bc4:	e7fe      	b.n	8000bc4 <NMI_Handler+0x4>

08000bc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bca:	e7fe      	b.n	8000bca <HardFault_Handler+0x4>

08000bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd0:	e7fe      	b.n	8000bd0 <MemManage_Handler+0x4>

08000bd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd6:	e7fe      	b.n	8000bd6 <BusFault_Handler+0x4>

08000bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bdc:	e7fe      	b.n	8000bdc <UsageFault_Handler+0x4>

08000bde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bde:	b480      	push	{r7}
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bf0:	4802      	ldr	r0, [pc, #8]	; (8000bfc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bf2:	f001 f89b 	bl	8001d2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	200040a4 	.word	0x200040a4

08000c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c08:	4a14      	ldr	r2, [pc, #80]	; (8000c5c <_sbrk+0x5c>)
 8000c0a:	4b15      	ldr	r3, [pc, #84]	; (8000c60 <_sbrk+0x60>)
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c14:	4b13      	ldr	r3, [pc, #76]	; (8000c64 <_sbrk+0x64>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d102      	bne.n	8000c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <_sbrk+0x64>)
 8000c1e:	4a12      	ldr	r2, [pc, #72]	; (8000c68 <_sbrk+0x68>)
 8000c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c22:	4b10      	ldr	r3, [pc, #64]	; (8000c64 <_sbrk+0x64>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d207      	bcs.n	8000c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c30:	f004 fbb4 	bl	800539c <__errno>
 8000c34:	4603      	mov	r3, r0
 8000c36:	220c      	movs	r2, #12
 8000c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3e:	e009      	b.n	8000c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c40:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <_sbrk+0x64>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c46:	4b07      	ldr	r3, [pc, #28]	; (8000c64 <_sbrk+0x64>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	4a05      	ldr	r2, [pc, #20]	; (8000c64 <_sbrk+0x64>)
 8000c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c52:	68fb      	ldr	r3, [r7, #12]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3718      	adds	r7, #24
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20018000 	.word	0x20018000
 8000c60:	00000400 	.word	0x00000400
 8000c64:	200002e4 	.word	0x200002e4
 8000c68:	20004100 	.word	0x20004100

08000c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <SystemInit+0x20>)
 8000c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c76:	4a05      	ldr	r2, [pc, #20]	; (8000c8c <SystemInit+0x20>)
 8000c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c94:	480d      	ldr	r0, [pc, #52]	; (8000ccc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c96:	490e      	ldr	r1, [pc, #56]	; (8000cd0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c98:	4a0e      	ldr	r2, [pc, #56]	; (8000cd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c9c:	e002      	b.n	8000ca4 <LoopCopyDataInit>

08000c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca2:	3304      	adds	r3, #4

08000ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca8:	d3f9      	bcc.n	8000c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000caa:	4a0b      	ldr	r2, [pc, #44]	; (8000cd8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cac:	4c0b      	ldr	r4, [pc, #44]	; (8000cdc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb0:	e001      	b.n	8000cb6 <LoopFillZerobss>

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb4:	3204      	adds	r2, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000cba:	f7ff ffd7 	bl	8000c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cbe:	f004 fb73 	bl	80053a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cc2:	f7ff fc7b 	bl	80005bc <main>
  bx  lr    
 8000cc6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cc8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000cd4:	08005d70 	.word	0x08005d70
  ldr r2, =_sbss
 8000cd8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000cdc:	20004100 	.word	0x20004100

08000ce0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce0:	e7fe      	b.n	8000ce0 <ADC_IRQHandler>
	...

08000ce4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ce8:	4b0e      	ldr	r3, [pc, #56]	; (8000d24 <HAL_Init+0x40>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a0d      	ldr	r2, [pc, #52]	; (8000d24 <HAL_Init+0x40>)
 8000cee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cf2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <HAL_Init+0x40>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a0a      	ldr	r2, [pc, #40]	; (8000d24 <HAL_Init+0x40>)
 8000cfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <HAL_Init+0x40>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a07      	ldr	r2, [pc, #28]	; (8000d24 <HAL_Init+0x40>)
 8000d06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d0c:	2003      	movs	r0, #3
 8000d0e:	f000 f8d8 	bl	8000ec2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d12:	200f      	movs	r0, #15
 8000d14:	f7ff fefc 	bl	8000b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d18:	f7ff fe86 	bl	8000a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d1c:	2300      	movs	r3, #0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40023c00 	.word	0x40023c00

08000d28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <HAL_IncTick+0x20>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	461a      	mov	r2, r3
 8000d32:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <HAL_IncTick+0x24>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4413      	add	r3, r2
 8000d38:	4a04      	ldr	r2, [pc, #16]	; (8000d4c <HAL_IncTick+0x24>)
 8000d3a:	6013      	str	r3, [r2, #0]
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	20000008 	.word	0x20000008
 8000d4c:	200040ec 	.word	0x200040ec

08000d50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  return uwTick;
 8000d54:	4b03      	ldr	r3, [pc, #12]	; (8000d64 <HAL_GetTick+0x14>)
 8000d56:	681b      	ldr	r3, [r3, #0]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	200040ec 	.word	0x200040ec

08000d68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d78:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <__NVIC_SetPriorityGrouping+0x44>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d7e:	68ba      	ldr	r2, [r7, #8]
 8000d80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d84:	4013      	ands	r3, r2
 8000d86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d9a:	4a04      	ldr	r2, [pc, #16]	; (8000dac <__NVIC_SetPriorityGrouping+0x44>)
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	60d3      	str	r3, [r2, #12]
}
 8000da0:	bf00      	nop
 8000da2:	3714      	adds	r7, #20
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db4:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	0a1b      	lsrs	r3, r3, #8
 8000dba:	f003 0307 	and.w	r3, r3, #7
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	db0b      	blt.n	8000df6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	f003 021f 	and.w	r2, r3, #31
 8000de4:	4907      	ldr	r1, [pc, #28]	; (8000e04 <__NVIC_EnableIRQ+0x38>)
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	095b      	lsrs	r3, r3, #5
 8000dec:	2001      	movs	r0, #1
 8000dee:	fa00 f202 	lsl.w	r2, r0, r2
 8000df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000e100 	.word	0xe000e100

08000e08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	6039      	str	r1, [r7, #0]
 8000e12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	db0a      	blt.n	8000e32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	490c      	ldr	r1, [pc, #48]	; (8000e54 <__NVIC_SetPriority+0x4c>)
 8000e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e26:	0112      	lsls	r2, r2, #4
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	440b      	add	r3, r1
 8000e2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e30:	e00a      	b.n	8000e48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4908      	ldr	r1, [pc, #32]	; (8000e58 <__NVIC_SetPriority+0x50>)
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	f003 030f 	and.w	r3, r3, #15
 8000e3e:	3b04      	subs	r3, #4
 8000e40:	0112      	lsls	r2, r2, #4
 8000e42:	b2d2      	uxtb	r2, r2
 8000e44:	440b      	add	r3, r1
 8000e46:	761a      	strb	r2, [r3, #24]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b089      	sub	sp, #36	; 0x24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	f1c3 0307 	rsb	r3, r3, #7
 8000e76:	2b04      	cmp	r3, #4
 8000e78:	bf28      	it	cs
 8000e7a:	2304      	movcs	r3, #4
 8000e7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3304      	adds	r3, #4
 8000e82:	2b06      	cmp	r3, #6
 8000e84:	d902      	bls.n	8000e8c <NVIC_EncodePriority+0x30>
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	3b03      	subs	r3, #3
 8000e8a:	e000      	b.n	8000e8e <NVIC_EncodePriority+0x32>
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	f04f 32ff 	mov.w	r2, #4294967295
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	401a      	ands	r2, r3
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8000eae:	43d9      	mvns	r1, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb4:	4313      	orrs	r3, r2
         );
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3724      	adds	r7, #36	; 0x24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b082      	sub	sp, #8
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff ff4c 	bl	8000d68 <__NVIC_SetPriorityGrouping>
}
 8000ed0:	bf00      	nop
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
 8000ee4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eea:	f7ff ff61 	bl	8000db0 <__NVIC_GetPriorityGrouping>
 8000eee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	68b9      	ldr	r1, [r7, #8]
 8000ef4:	6978      	ldr	r0, [r7, #20]
 8000ef6:	f7ff ffb1 	bl	8000e5c <NVIC_EncodePriority>
 8000efa:	4602      	mov	r2, r0
 8000efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f00:	4611      	mov	r1, r2
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff ff80 	bl	8000e08 <__NVIC_SetPriority>
}
 8000f08:	bf00      	nop
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ff54 	bl	8000dcc <__NVIC_EnableIRQ>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
 8000f46:	e159      	b.n	80011fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f48:	2201      	movs	r2, #1
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	697a      	ldr	r2, [r7, #20]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	f040 8148 	bne.w	80011f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d005      	beq.n	8000f7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d130      	bne.n	8000fe0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4013      	ands	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	68da      	ldr	r2, [r3, #12]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	091b      	lsrs	r3, r3, #4
 8000fca:	f003 0201 	and.w	r2, r3, #1
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	2b03      	cmp	r3, #3
 8000fea:	d017      	beq.n	800101c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	689a      	ldr	r2, [r3, #8]
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4313      	orrs	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0303 	and.w	r3, r3, #3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d123      	bne.n	8001070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	08da      	lsrs	r2, r3, #3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3208      	adds	r2, #8
 8001030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	f003 0307 	and.w	r3, r3, #7
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	220f      	movs	r2, #15
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	691a      	ldr	r2, [r3, #16]
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	08da      	lsrs	r2, r3, #3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3208      	adds	r2, #8
 800106a:	69b9      	ldr	r1, [r7, #24]
 800106c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	2203      	movs	r2, #3
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0203 	and.w	r2, r3, #3
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f000 80a2 	beq.w	80011f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	4b57      	ldr	r3, [pc, #348]	; (8001214 <HAL_GPIO_Init+0x2e8>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ba:	4a56      	ldr	r2, [pc, #344]	; (8001214 <HAL_GPIO_Init+0x2e8>)
 80010bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c0:	6453      	str	r3, [r2, #68]	; 0x44
 80010c2:	4b54      	ldr	r3, [pc, #336]	; (8001214 <HAL_GPIO_Init+0x2e8>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ce:	4a52      	ldr	r2, [pc, #328]	; (8001218 <HAL_GPIO_Init+0x2ec>)
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	089b      	lsrs	r3, r3, #2
 80010d4:	3302      	adds	r3, #2
 80010d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	f003 0303 	and.w	r3, r3, #3
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	220f      	movs	r2, #15
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a49      	ldr	r2, [pc, #292]	; (800121c <HAL_GPIO_Init+0x2f0>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d019      	beq.n	800112e <HAL_GPIO_Init+0x202>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a48      	ldr	r2, [pc, #288]	; (8001220 <HAL_GPIO_Init+0x2f4>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d013      	beq.n	800112a <HAL_GPIO_Init+0x1fe>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a47      	ldr	r2, [pc, #284]	; (8001224 <HAL_GPIO_Init+0x2f8>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d00d      	beq.n	8001126 <HAL_GPIO_Init+0x1fa>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a46      	ldr	r2, [pc, #280]	; (8001228 <HAL_GPIO_Init+0x2fc>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d007      	beq.n	8001122 <HAL_GPIO_Init+0x1f6>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a45      	ldr	r2, [pc, #276]	; (800122c <HAL_GPIO_Init+0x300>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d101      	bne.n	800111e <HAL_GPIO_Init+0x1f2>
 800111a:	2304      	movs	r3, #4
 800111c:	e008      	b.n	8001130 <HAL_GPIO_Init+0x204>
 800111e:	2307      	movs	r3, #7
 8001120:	e006      	b.n	8001130 <HAL_GPIO_Init+0x204>
 8001122:	2303      	movs	r3, #3
 8001124:	e004      	b.n	8001130 <HAL_GPIO_Init+0x204>
 8001126:	2302      	movs	r3, #2
 8001128:	e002      	b.n	8001130 <HAL_GPIO_Init+0x204>
 800112a:	2301      	movs	r3, #1
 800112c:	e000      	b.n	8001130 <HAL_GPIO_Init+0x204>
 800112e:	2300      	movs	r3, #0
 8001130:	69fa      	ldr	r2, [r7, #28]
 8001132:	f002 0203 	and.w	r2, r2, #3
 8001136:	0092      	lsls	r2, r2, #2
 8001138:	4093      	lsls	r3, r2
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4313      	orrs	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001140:	4935      	ldr	r1, [pc, #212]	; (8001218 <HAL_GPIO_Init+0x2ec>)
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	089b      	lsrs	r3, r3, #2
 8001146:	3302      	adds	r3, #2
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800114e:	4b38      	ldr	r3, [pc, #224]	; (8001230 <HAL_GPIO_Init+0x304>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	43db      	mvns	r3, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001172:	4a2f      	ldr	r2, [pc, #188]	; (8001230 <HAL_GPIO_Init+0x304>)
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001178:	4b2d      	ldr	r3, [pc, #180]	; (8001230 <HAL_GPIO_Init+0x304>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	43db      	mvns	r3, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d003      	beq.n	800119c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800119c:	4a24      	ldr	r2, [pc, #144]	; (8001230 <HAL_GPIO_Init+0x304>)
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011a2:	4b23      	ldr	r3, [pc, #140]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	43db      	mvns	r3, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4013      	ands	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011c6:	4a1a      	ldr	r2, [pc, #104]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011cc:	4b18      	ldr	r3, [pc, #96]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011f0:	4a0f      	ldr	r2, [pc, #60]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3301      	adds	r3, #1
 80011fa:	61fb      	str	r3, [r7, #28]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	2b0f      	cmp	r3, #15
 8001200:	f67f aea2 	bls.w	8000f48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001204:	bf00      	nop
 8001206:	bf00      	nop
 8001208:	3724      	adds	r7, #36	; 0x24
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40013800 	.word	0x40013800
 800121c:	40020000 	.word	0x40020000
 8001220:	40020400 	.word	0x40020400
 8001224:	40020800 	.word	0x40020800
 8001228:	40020c00 	.word	0x40020c00
 800122c:	40021000 	.word	0x40021000
 8001230:	40013c00 	.word	0x40013c00

08001234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001250:	e003      	b.n	800125a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	041a      	lsls	r2, r3, #16
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	619a      	str	r2, [r3, #24]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
	...

08001268 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e264      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d075      	beq.n	8001372 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001286:	4ba3      	ldr	r3, [pc, #652]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 030c 	and.w	r3, r3, #12
 800128e:	2b04      	cmp	r3, #4
 8001290:	d00c      	beq.n	80012ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001292:	4ba0      	ldr	r3, [pc, #640]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800129a:	2b08      	cmp	r3, #8
 800129c:	d112      	bne.n	80012c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800129e:	4b9d      	ldr	r3, [pc, #628]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012aa:	d10b      	bne.n	80012c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ac:	4b99      	ldr	r3, [pc, #612]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d05b      	beq.n	8001370 <HAL_RCC_OscConfig+0x108>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d157      	bne.n	8001370 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e23f      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012cc:	d106      	bne.n	80012dc <HAL_RCC_OscConfig+0x74>
 80012ce:	4b91      	ldr	r3, [pc, #580]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a90      	ldr	r2, [pc, #576]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e01d      	b.n	8001318 <HAL_RCC_OscConfig+0xb0>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012e4:	d10c      	bne.n	8001300 <HAL_RCC_OscConfig+0x98>
 80012e6:	4b8b      	ldr	r3, [pc, #556]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a8a      	ldr	r2, [pc, #552]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	4b88      	ldr	r3, [pc, #544]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a87      	ldr	r2, [pc, #540]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	e00b      	b.n	8001318 <HAL_RCC_OscConfig+0xb0>
 8001300:	4b84      	ldr	r3, [pc, #528]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a83      	ldr	r2, [pc, #524]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800130a:	6013      	str	r3, [r2, #0]
 800130c:	4b81      	ldr	r3, [pc, #516]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a80      	ldr	r2, [pc, #512]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d013      	beq.n	8001348 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001320:	f7ff fd16 	bl	8000d50 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001328:	f7ff fd12 	bl	8000d50 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b64      	cmp	r3, #100	; 0x64
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e204      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	4b76      	ldr	r3, [pc, #472]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0f0      	beq.n	8001328 <HAL_RCC_OscConfig+0xc0>
 8001346:	e014      	b.n	8001372 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fd02 	bl	8000d50 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001350:	f7ff fcfe 	bl	8000d50 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b64      	cmp	r3, #100	; 0x64
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e1f0      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001362:	4b6c      	ldr	r3, [pc, #432]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f0      	bne.n	8001350 <HAL_RCC_OscConfig+0xe8>
 800136e:	e000      	b.n	8001372 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d063      	beq.n	8001446 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800137e:	4b65      	ldr	r3, [pc, #404]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 030c 	and.w	r3, r3, #12
 8001386:	2b00      	cmp	r3, #0
 8001388:	d00b      	beq.n	80013a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800138a:	4b62      	ldr	r3, [pc, #392]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001392:	2b08      	cmp	r3, #8
 8001394:	d11c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001396:	4b5f      	ldr	r3, [pc, #380]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d116      	bne.n	80013d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a2:	4b5c      	ldr	r3, [pc, #368]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d005      	beq.n	80013ba <HAL_RCC_OscConfig+0x152>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d001      	beq.n	80013ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e1c4      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ba:	4b56      	ldr	r3, [pc, #344]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	4952      	ldr	r1, [pc, #328]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ce:	e03a      	b.n	8001446 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d020      	beq.n	800141a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013d8:	4b4f      	ldr	r3, [pc, #316]	; (8001518 <HAL_RCC_OscConfig+0x2b0>)
 80013da:	2201      	movs	r2, #1
 80013dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013de:	f7ff fcb7 	bl	8000d50 <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e6:	f7ff fcb3 	bl	8000d50 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e1a5      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f8:	4b46      	ldr	r3, [pc, #280]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0f0      	beq.n	80013e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001404:	4b43      	ldr	r3, [pc, #268]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4940      	ldr	r1, [pc, #256]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	4313      	orrs	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
 8001418:	e015      	b.n	8001446 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800141a:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <HAL_RCC_OscConfig+0x2b0>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001420:	f7ff fc96 	bl	8000d50 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001428:	f7ff fc92 	bl	8000d50 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b02      	cmp	r3, #2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e184      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143a:	4b36      	ldr	r3, [pc, #216]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f0      	bne.n	8001428 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d030      	beq.n	80014b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d016      	beq.n	8001488 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800145a:	4b30      	ldr	r3, [pc, #192]	; (800151c <HAL_RCC_OscConfig+0x2b4>)
 800145c:	2201      	movs	r2, #1
 800145e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001460:	f7ff fc76 	bl	8000d50 <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001468:	f7ff fc72 	bl	8000d50 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b02      	cmp	r3, #2
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e164      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800147a:	4b26      	ldr	r3, [pc, #152]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800147c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0f0      	beq.n	8001468 <HAL_RCC_OscConfig+0x200>
 8001486:	e015      	b.n	80014b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001488:	4b24      	ldr	r3, [pc, #144]	; (800151c <HAL_RCC_OscConfig+0x2b4>)
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800148e:	f7ff fc5f 	bl	8000d50 <HAL_GetTick>
 8001492:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001496:	f7ff fc5b 	bl	8000d50 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e14d      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a8:	4b1a      	ldr	r3, [pc, #104]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1f0      	bne.n	8001496 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0304 	and.w	r3, r3, #4
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f000 80a0 	beq.w	8001602 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014c2:	2300      	movs	r3, #0
 80014c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014c6:	4b13      	ldr	r3, [pc, #76]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d10f      	bne.n	80014f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e0:	6413      	str	r3, [r2, #64]	; 0x40
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ee:	2301      	movs	r3, #1
 80014f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <HAL_RCC_OscConfig+0x2b8>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d121      	bne.n	8001542 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <HAL_RCC_OscConfig+0x2b8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a07      	ldr	r2, [pc, #28]	; (8001520 <HAL_RCC_OscConfig+0x2b8>)
 8001504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800150a:	f7ff fc21 	bl	8000d50 <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001510:	e011      	b.n	8001536 <HAL_RCC_OscConfig+0x2ce>
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800
 8001518:	42470000 	.word	0x42470000
 800151c:	42470e80 	.word	0x42470e80
 8001520:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001524:	f7ff fc14 	bl	8000d50 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e106      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001536:	4b85      	ldr	r3, [pc, #532]	; (800174c <HAL_RCC_OscConfig+0x4e4>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f0      	beq.n	8001524 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d106      	bne.n	8001558 <HAL_RCC_OscConfig+0x2f0>
 800154a:	4b81      	ldr	r3, [pc, #516]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154e:	4a80      	ldr	r2, [pc, #512]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6713      	str	r3, [r2, #112]	; 0x70
 8001556:	e01c      	b.n	8001592 <HAL_RCC_OscConfig+0x32a>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	2b05      	cmp	r3, #5
 800155e:	d10c      	bne.n	800157a <HAL_RCC_OscConfig+0x312>
 8001560:	4b7b      	ldr	r3, [pc, #492]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001564:	4a7a      	ldr	r2, [pc, #488]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001566:	f043 0304 	orr.w	r3, r3, #4
 800156a:	6713      	str	r3, [r2, #112]	; 0x70
 800156c:	4b78      	ldr	r3, [pc, #480]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a77      	ldr	r2, [pc, #476]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
 8001578:	e00b      	b.n	8001592 <HAL_RCC_OscConfig+0x32a>
 800157a:	4b75      	ldr	r3, [pc, #468]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800157c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157e:	4a74      	ldr	r2, [pc, #464]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	6713      	str	r3, [r2, #112]	; 0x70
 8001586:	4b72      	ldr	r3, [pc, #456]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158a:	4a71      	ldr	r2, [pc, #452]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800158c:	f023 0304 	bic.w	r3, r3, #4
 8001590:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d015      	beq.n	80015c6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800159a:	f7ff fbd9 	bl	8000d50 <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a0:	e00a      	b.n	80015b8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a2:	f7ff fbd5 	bl	8000d50 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e0c5      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015b8:	4b65      	ldr	r3, [pc, #404]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0ee      	beq.n	80015a2 <HAL_RCC_OscConfig+0x33a>
 80015c4:	e014      	b.n	80015f0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c6:	f7ff fbc3 	bl	8000d50 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015cc:	e00a      	b.n	80015e4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ce:	f7ff fbbf 	bl	8000d50 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015dc:	4293      	cmp	r3, r2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e0af      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e4:	4b5a      	ldr	r3, [pc, #360]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1ee      	bne.n	80015ce <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d105      	bne.n	8001602 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015f6:	4b56      	ldr	r3, [pc, #344]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	4a55      	ldr	r2, [pc, #340]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001600:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	2b00      	cmp	r3, #0
 8001608:	f000 809b 	beq.w	8001742 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800160c:	4b50      	ldr	r3, [pc, #320]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	f003 030c 	and.w	r3, r3, #12
 8001614:	2b08      	cmp	r3, #8
 8001616:	d05c      	beq.n	80016d2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d141      	bne.n	80016a4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001620:	4b4c      	ldr	r3, [pc, #304]	; (8001754 <HAL_RCC_OscConfig+0x4ec>)
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001626:	f7ff fb93 	bl	8000d50 <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800162e:	f7ff fb8f 	bl	8000d50 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e081      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001640:	4b43      	ldr	r3, [pc, #268]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f0      	bne.n	800162e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69da      	ldr	r2, [r3, #28]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	431a      	orrs	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165a:	019b      	lsls	r3, r3, #6
 800165c:	431a      	orrs	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001662:	085b      	lsrs	r3, r3, #1
 8001664:	3b01      	subs	r3, #1
 8001666:	041b      	lsls	r3, r3, #16
 8001668:	431a      	orrs	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166e:	061b      	lsls	r3, r3, #24
 8001670:	4937      	ldr	r1, [pc, #220]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001672:	4313      	orrs	r3, r2
 8001674:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001676:	4b37      	ldr	r3, [pc, #220]	; (8001754 <HAL_RCC_OscConfig+0x4ec>)
 8001678:	2201      	movs	r2, #1
 800167a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff fb68 	bl	8000d50 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001684:	f7ff fb64 	bl	8000d50 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e056      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001696:	4b2e      	ldr	r3, [pc, #184]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0f0      	beq.n	8001684 <HAL_RCC_OscConfig+0x41c>
 80016a2:	e04e      	b.n	8001742 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a4:	4b2b      	ldr	r3, [pc, #172]	; (8001754 <HAL_RCC_OscConfig+0x4ec>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016aa:	f7ff fb51 	bl	8000d50 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b2:	f7ff fb4d 	bl	8000d50 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e03f      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c4:	4b22      	ldr	r3, [pc, #136]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1f0      	bne.n	80016b2 <HAL_RCC_OscConfig+0x44a>
 80016d0:	e037      	b.n	8001742 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d101      	bne.n	80016de <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e032      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016de:	4b1c      	ldr	r3, [pc, #112]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d028      	beq.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d121      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001704:	429a      	cmp	r2, r3
 8001706:	d11a      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800170e:	4013      	ands	r3, r2
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001714:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001716:	4293      	cmp	r3, r2
 8001718:	d111      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	3b01      	subs	r3, #1
 8001728:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800172a:	429a      	cmp	r2, r3
 800172c:	d107      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800173a:	429a      	cmp	r2, r3
 800173c:	d001      	beq.n	8001742 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e000      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40007000 	.word	0x40007000
 8001750:	40023800 	.word	0x40023800
 8001754:	42470060 	.word	0x42470060

08001758 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e0cc      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800176c:	4b68      	ldr	r3, [pc, #416]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d90c      	bls.n	8001794 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	4b65      	ldr	r3, [pc, #404]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001782:	4b63      	ldr	r3, [pc, #396]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e0b8      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d020      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d005      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017ac:	4b59      	ldr	r3, [pc, #356]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	4a58      	ldr	r2, [pc, #352]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d005      	beq.n	80017d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017c4:	4b53      	ldr	r3, [pc, #332]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	4a52      	ldr	r2, [pc, #328]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017d0:	4b50      	ldr	r3, [pc, #320]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	494d      	ldr	r1, [pc, #308]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d044      	beq.n	8001878 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d107      	bne.n	8001806 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f6:	4b47      	ldr	r3, [pc, #284]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d119      	bne.n	8001836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e07f      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b02      	cmp	r3, #2
 800180c:	d003      	beq.n	8001816 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001812:	2b03      	cmp	r3, #3
 8001814:	d107      	bne.n	8001826 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001816:	4b3f      	ldr	r3, [pc, #252]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d109      	bne.n	8001836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e06f      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001826:	4b3b      	ldr	r3, [pc, #236]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d101      	bne.n	8001836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e067      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001836:	4b37      	ldr	r3, [pc, #220]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f023 0203 	bic.w	r2, r3, #3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	4934      	ldr	r1, [pc, #208]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001844:	4313      	orrs	r3, r2
 8001846:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001848:	f7ff fa82 	bl	8000d50 <HAL_GetTick>
 800184c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800184e:	e00a      	b.n	8001866 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001850:	f7ff fa7e 	bl	8000d50 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	f241 3288 	movw	r2, #5000	; 0x1388
 800185e:	4293      	cmp	r3, r2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e04f      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001866:	4b2b      	ldr	r3, [pc, #172]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 020c 	and.w	r2, r3, #12
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	429a      	cmp	r2, r3
 8001876:	d1eb      	bne.n	8001850 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001878:	4b25      	ldr	r3, [pc, #148]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d20c      	bcs.n	80018a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001886:	4b22      	ldr	r3, [pc, #136]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800188e:	4b20      	ldr	r3, [pc, #128]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0307 	and.w	r3, r3, #7
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	429a      	cmp	r2, r3
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e032      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0304 	and.w	r3, r3, #4
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018ac:	4b19      	ldr	r3, [pc, #100]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	4916      	ldr	r1, [pc, #88]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018ba:	4313      	orrs	r3, r2
 80018bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d009      	beq.n	80018de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	490e      	ldr	r1, [pc, #56]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018de:	f000 f821 	bl	8001924 <HAL_RCC_GetSysClockFreq>
 80018e2:	4602      	mov	r2, r0
 80018e4:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	091b      	lsrs	r3, r3, #4
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	490a      	ldr	r1, [pc, #40]	; (8001918 <HAL_RCC_ClockConfig+0x1c0>)
 80018f0:	5ccb      	ldrb	r3, [r1, r3]
 80018f2:	fa22 f303 	lsr.w	r3, r2, r3
 80018f6:	4a09      	ldr	r2, [pc, #36]	; (800191c <HAL_RCC_ClockConfig+0x1c4>)
 80018f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <HAL_RCC_ClockConfig+0x1c8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff f906 	bl	8000b10 <HAL_InitTick>

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40023c00 	.word	0x40023c00
 8001914:	40023800 	.word	0x40023800
 8001918:	08005d14 	.word	0x08005d14
 800191c:	20000000 	.word	0x20000000
 8001920:	20000004 	.word	0x20000004

08001924 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001924:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001928:	b084      	sub	sp, #16
 800192a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800192c:	2300      	movs	r3, #0
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	2300      	movs	r3, #0
 8001936:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001938:	2300      	movs	r3, #0
 800193a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800193c:	4b67      	ldr	r3, [pc, #412]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 030c 	and.w	r3, r3, #12
 8001944:	2b08      	cmp	r3, #8
 8001946:	d00d      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x40>
 8001948:	2b08      	cmp	r3, #8
 800194a:	f200 80bd 	bhi.w	8001ac8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800194e:	2b00      	cmp	r3, #0
 8001950:	d002      	beq.n	8001958 <HAL_RCC_GetSysClockFreq+0x34>
 8001952:	2b04      	cmp	r3, #4
 8001954:	d003      	beq.n	800195e <HAL_RCC_GetSysClockFreq+0x3a>
 8001956:	e0b7      	b.n	8001ac8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001958:	4b61      	ldr	r3, [pc, #388]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800195a:	60bb      	str	r3, [r7, #8]
       break;
 800195c:	e0b7      	b.n	8001ace <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800195e:	4b61      	ldr	r3, [pc, #388]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001960:	60bb      	str	r3, [r7, #8]
      break;
 8001962:	e0b4      	b.n	8001ace <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001964:	4b5d      	ldr	r3, [pc, #372]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800196c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800196e:	4b5b      	ldr	r3, [pc, #364]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d04d      	beq.n	8001a16 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800197a:	4b58      	ldr	r3, [pc, #352]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	099b      	lsrs	r3, r3, #6
 8001980:	461a      	mov	r2, r3
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	f240 10ff 	movw	r0, #511	; 0x1ff
 800198a:	f04f 0100 	mov.w	r1, #0
 800198e:	ea02 0800 	and.w	r8, r2, r0
 8001992:	ea03 0901 	and.w	r9, r3, r1
 8001996:	4640      	mov	r0, r8
 8001998:	4649      	mov	r1, r9
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	014b      	lsls	r3, r1, #5
 80019a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019a8:	0142      	lsls	r2, r0, #5
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	ebb0 0008 	subs.w	r0, r0, r8
 80019b2:	eb61 0109 	sbc.w	r1, r1, r9
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	018b      	lsls	r3, r1, #6
 80019c0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019c4:	0182      	lsls	r2, r0, #6
 80019c6:	1a12      	subs	r2, r2, r0
 80019c8:	eb63 0301 	sbc.w	r3, r3, r1
 80019cc:	f04f 0000 	mov.w	r0, #0
 80019d0:	f04f 0100 	mov.w	r1, #0
 80019d4:	00d9      	lsls	r1, r3, #3
 80019d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019da:	00d0      	lsls	r0, r2, #3
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	eb12 0208 	adds.w	r2, r2, r8
 80019e4:	eb43 0309 	adc.w	r3, r3, r9
 80019e8:	f04f 0000 	mov.w	r0, #0
 80019ec:	f04f 0100 	mov.w	r1, #0
 80019f0:	0259      	lsls	r1, r3, #9
 80019f2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019f6:	0250      	lsls	r0, r2, #9
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	461a      	mov	r2, r3
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	f7fe fc42 	bl	8000290 <__aeabi_uldivmod>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4613      	mov	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	e04a      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a16:	4b31      	ldr	r3, [pc, #196]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	099b      	lsrs	r3, r3, #6
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a26:	f04f 0100 	mov.w	r1, #0
 8001a2a:	ea02 0400 	and.w	r4, r2, r0
 8001a2e:	ea03 0501 	and.w	r5, r3, r1
 8001a32:	4620      	mov	r0, r4
 8001a34:	4629      	mov	r1, r5
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	014b      	lsls	r3, r1, #5
 8001a40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a44:	0142      	lsls	r2, r0, #5
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	1b00      	subs	r0, r0, r4
 8001a4c:	eb61 0105 	sbc.w	r1, r1, r5
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	f04f 0300 	mov.w	r3, #0
 8001a58:	018b      	lsls	r3, r1, #6
 8001a5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a5e:	0182      	lsls	r2, r0, #6
 8001a60:	1a12      	subs	r2, r2, r0
 8001a62:	eb63 0301 	sbc.w	r3, r3, r1
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	00d9      	lsls	r1, r3, #3
 8001a70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a74:	00d0      	lsls	r0, r2, #3
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	1912      	adds	r2, r2, r4
 8001a7c:	eb45 0303 	adc.w	r3, r5, r3
 8001a80:	f04f 0000 	mov.w	r0, #0
 8001a84:	f04f 0100 	mov.w	r1, #0
 8001a88:	0299      	lsls	r1, r3, #10
 8001a8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001a8e:	0290      	lsls	r0, r2, #10
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4610      	mov	r0, r2
 8001a96:	4619      	mov	r1, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	f04f 0300 	mov.w	r3, #0
 8001aa0:	f7fe fbf6 	bl	8000290 <__aeabi_uldivmod>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001aac:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	0c1b      	lsrs	r3, r3, #16
 8001ab2:	f003 0303 	and.w	r3, r3, #3
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac4:	60bb      	str	r3, [r7, #8]
      break;
 8001ac6:	e002      	b.n	8001ace <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ac8:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001aca:	60bb      	str	r3, [r7, #8]
      break;
 8001acc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ace:	68bb      	ldr	r3, [r7, #8]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	00f42400 	.word	0x00f42400
 8001ae4:	007a1200 	.word	0x007a1200

08001ae8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aec:	4b03      	ldr	r3, [pc, #12]	; (8001afc <HAL_RCC_GetHCLKFreq+0x14>)
 8001aee:	681b      	ldr	r3, [r3, #0]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	20000000 	.word	0x20000000

08001b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b04:	f7ff fff0 	bl	8001ae8 <HAL_RCC_GetHCLKFreq>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	0a9b      	lsrs	r3, r3, #10
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	4903      	ldr	r1, [pc, #12]	; (8001b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b16:	5ccb      	ldrb	r3, [r1, r3]
 8001b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40023800 	.word	0x40023800
 8001b24:	08005d24 	.word	0x08005d24

08001b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b2c:	f7ff ffdc 	bl	8001ae8 <HAL_RCC_GetHCLKFreq>
 8001b30:	4602      	mov	r2, r0
 8001b32:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	0b5b      	lsrs	r3, r3, #13
 8001b38:	f003 0307 	and.w	r3, r3, #7
 8001b3c:	4903      	ldr	r1, [pc, #12]	; (8001b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b3e:	5ccb      	ldrb	r3, [r1, r3]
 8001b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	08005d24 	.word	0x08005d24

08001b50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	220f      	movs	r2, #15
 8001b5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 0203 	and.w	r2, r3, #3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b84:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	08db      	lsrs	r3, r3, #3
 8001b8a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b92:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <HAL_RCC_GetClockConfig+0x60>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0207 	and.w	r2, r3, #7
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	601a      	str	r2, [r3, #0]
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40023c00 	.word	0x40023c00

08001bb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e041      	b.n	8001c4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d106      	bne.n	8001be0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f839 	bl	8001c52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2202      	movs	r2, #2
 8001be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3304      	adds	r3, #4
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	f000 f9ca 	bl	8001f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
	...

08001c68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d001      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e044      	b.n	8001d0a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2202      	movs	r2, #2
 8001c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68da      	ldr	r2, [r3, #12]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0201 	orr.w	r2, r2, #1
 8001c96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a1e      	ldr	r2, [pc, #120]	; (8001d18 <HAL_TIM_Base_Start_IT+0xb0>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d018      	beq.n	8001cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001caa:	d013      	beq.n	8001cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a1a      	ldr	r2, [pc, #104]	; (8001d1c <HAL_TIM_Base_Start_IT+0xb4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d00e      	beq.n	8001cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a19      	ldr	r2, [pc, #100]	; (8001d20 <HAL_TIM_Base_Start_IT+0xb8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d009      	beq.n	8001cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a17      	ldr	r2, [pc, #92]	; (8001d24 <HAL_TIM_Base_Start_IT+0xbc>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d004      	beq.n	8001cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a16      	ldr	r2, [pc, #88]	; (8001d28 <HAL_TIM_Base_Start_IT+0xc0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d111      	bne.n	8001cf8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2b06      	cmp	r3, #6
 8001ce4:	d010      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f042 0201 	orr.w	r2, r2, #1
 8001cf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cf6:	e007      	b.n	8001d08 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f042 0201 	orr.w	r2, r2, #1
 8001d06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3714      	adds	r7, #20
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	40010000 	.word	0x40010000
 8001d1c:	40000400 	.word	0x40000400
 8001d20:	40000800 	.word	0x40000800
 8001d24:	40000c00 	.word	0x40000c00
 8001d28:	40014000 	.word	0x40014000

08001d2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d122      	bne.n	8001d88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d11b      	bne.n	8001d88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f06f 0202 	mvn.w	r2, #2
 8001d58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f003 0303 	and.w	r3, r3, #3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f8ee 	bl	8001f50 <HAL_TIM_IC_CaptureCallback>
 8001d74:	e005      	b.n	8001d82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f8e0 	bl	8001f3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f8f1 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	d122      	bne.n	8001ddc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d11b      	bne.n	8001ddc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f06f 0204 	mvn.w	r2, #4
 8001dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2202      	movs	r2, #2
 8001db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f8c4 	bl	8001f50 <HAL_TIM_IC_CaptureCallback>
 8001dc8:	e005      	b.n	8001dd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f8b6 	bl	8001f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f8c7 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	2b08      	cmp	r3, #8
 8001de8:	d122      	bne.n	8001e30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	f003 0308 	and.w	r3, r3, #8
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d11b      	bne.n	8001e30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f06f 0208 	mvn.w	r2, #8
 8001e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2204      	movs	r2, #4
 8001e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f89a 	bl	8001f50 <HAL_TIM_IC_CaptureCallback>
 8001e1c:	e005      	b.n	8001e2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 f88c 	bl	8001f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 f89d 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	f003 0310 	and.w	r3, r3, #16
 8001e3a:	2b10      	cmp	r3, #16
 8001e3c:	d122      	bne.n	8001e84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	f003 0310 	and.w	r3, r3, #16
 8001e48:	2b10      	cmp	r3, #16
 8001e4a:	d11b      	bne.n	8001e84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f06f 0210 	mvn.w	r2, #16
 8001e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2208      	movs	r2, #8
 8001e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 f870 	bl	8001f50 <HAL_TIM_IC_CaptureCallback>
 8001e70:	e005      	b.n	8001e7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f862 	bl	8001f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f873 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d10e      	bne.n	8001eb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d107      	bne.n	8001eb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f06f 0201 	mvn.w	r2, #1
 8001ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7fe fda4 	bl	80009f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eba:	2b80      	cmp	r3, #128	; 0x80
 8001ebc:	d10e      	bne.n	8001edc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ec8:	2b80      	cmp	r3, #128	; 0x80
 8001eca:	d107      	bne.n	8001edc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f8e2 	bl	80020a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee6:	2b40      	cmp	r3, #64	; 0x40
 8001ee8:	d10e      	bne.n	8001f08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ef4:	2b40      	cmp	r3, #64	; 0x40
 8001ef6:	d107      	bne.n	8001f08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f838 	bl	8001f78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	f003 0320 	and.w	r3, r3, #32
 8001f12:	2b20      	cmp	r3, #32
 8001f14:	d10e      	bne.n	8001f34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f003 0320 	and.w	r3, r3, #32
 8001f20:	2b20      	cmp	r3, #32
 8001f22:	d107      	bne.n	8001f34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f06f 0220 	mvn.w	r2, #32
 8001f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 f8ac 	bl	800208c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f34:	bf00      	nop
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f44:	bf00      	nop
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a34      	ldr	r2, [pc, #208]	; (8002070 <TIM_Base_SetConfig+0xe4>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d00f      	beq.n	8001fc4 <TIM_Base_SetConfig+0x38>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001faa:	d00b      	beq.n	8001fc4 <TIM_Base_SetConfig+0x38>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a31      	ldr	r2, [pc, #196]	; (8002074 <TIM_Base_SetConfig+0xe8>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d007      	beq.n	8001fc4 <TIM_Base_SetConfig+0x38>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a30      	ldr	r2, [pc, #192]	; (8002078 <TIM_Base_SetConfig+0xec>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d003      	beq.n	8001fc4 <TIM_Base_SetConfig+0x38>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a2f      	ldr	r2, [pc, #188]	; (800207c <TIM_Base_SetConfig+0xf0>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d108      	bne.n	8001fd6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a25      	ldr	r2, [pc, #148]	; (8002070 <TIM_Base_SetConfig+0xe4>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d01b      	beq.n	8002016 <TIM_Base_SetConfig+0x8a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe4:	d017      	beq.n	8002016 <TIM_Base_SetConfig+0x8a>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a22      	ldr	r2, [pc, #136]	; (8002074 <TIM_Base_SetConfig+0xe8>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d013      	beq.n	8002016 <TIM_Base_SetConfig+0x8a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a21      	ldr	r2, [pc, #132]	; (8002078 <TIM_Base_SetConfig+0xec>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00f      	beq.n	8002016 <TIM_Base_SetConfig+0x8a>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a20      	ldr	r2, [pc, #128]	; (800207c <TIM_Base_SetConfig+0xf0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d00b      	beq.n	8002016 <TIM_Base_SetConfig+0x8a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a1f      	ldr	r2, [pc, #124]	; (8002080 <TIM_Base_SetConfig+0xf4>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d007      	beq.n	8002016 <TIM_Base_SetConfig+0x8a>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a1e      	ldr	r2, [pc, #120]	; (8002084 <TIM_Base_SetConfig+0xf8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d003      	beq.n	8002016 <TIM_Base_SetConfig+0x8a>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a1d      	ldr	r2, [pc, #116]	; (8002088 <TIM_Base_SetConfig+0xfc>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d108      	bne.n	8002028 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800201c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	4313      	orrs	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	4313      	orrs	r3, r2
 8002034:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a08      	ldr	r2, [pc, #32]	; (8002070 <TIM_Base_SetConfig+0xe4>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d103      	bne.n	800205c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	615a      	str	r2, [r3, #20]
}
 8002062:	bf00      	nop
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	40010000 	.word	0x40010000
 8002074:	40000400 	.word	0x40000400
 8002078:	40000800 	.word	0x40000800
 800207c:	40000c00 	.word	0x40000c00
 8002080:	40014000 	.word	0x40014000
 8002084:	40014400 	.word	0x40014400
 8002088:	40014800 	.word	0x40014800

0800208c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e03f      	b.n	8002146 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d106      	bne.n	80020e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7fe fcd0 	bl	8000a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2224      	movs	r2, #36	; 0x24
 80020e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 f929 	bl	8002350 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	691a      	ldr	r2, [r3, #16]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800210c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	695a      	ldr	r2, [r3, #20]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800211c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800212c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2220      	movs	r2, #32
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2220      	movs	r2, #32
 8002140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b08a      	sub	sp, #40	; 0x28
 8002152:	af02      	add	r7, sp, #8
 8002154:	60f8      	str	r0, [r7, #12]
 8002156:	60b9      	str	r1, [r7, #8]
 8002158:	603b      	str	r3, [r7, #0]
 800215a:	4613      	mov	r3, r2
 800215c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b20      	cmp	r3, #32
 800216c:	d17c      	bne.n	8002268 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d002      	beq.n	800217a <HAL_UART_Transmit+0x2c>
 8002174:	88fb      	ldrh	r3, [r7, #6]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e075      	b.n	800226a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002184:	2b01      	cmp	r3, #1
 8002186:	d101      	bne.n	800218c <HAL_UART_Transmit+0x3e>
 8002188:	2302      	movs	r3, #2
 800218a:	e06e      	b.n	800226a <HAL_UART_Transmit+0x11c>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2221      	movs	r2, #33	; 0x21
 800219e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021a2:	f7fe fdd5 	bl	8000d50 <HAL_GetTick>
 80021a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	88fa      	ldrh	r2, [r7, #6]
 80021ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	88fa      	ldrh	r2, [r7, #6]
 80021b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021bc:	d108      	bne.n	80021d0 <HAL_UART_Transmit+0x82>
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d104      	bne.n	80021d0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	61bb      	str	r3, [r7, #24]
 80021ce:	e003      	b.n	80021d8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80021e0:	e02a      	b.n	8002238 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	2200      	movs	r2, #0
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 f840 	bl	8002272 <UART_WaitOnFlagUntilTimeout>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e036      	b.n	800226a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10b      	bne.n	800221a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002210:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	3302      	adds	r3, #2
 8002216:	61bb      	str	r3, [r7, #24]
 8002218:	e007      	b.n	800222a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	781a      	ldrb	r2, [r3, #0]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	3301      	adds	r3, #1
 8002228:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800222e:	b29b      	uxth	r3, r3
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800223c:	b29b      	uxth	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1cf      	bne.n	80021e2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	2200      	movs	r2, #0
 800224a:	2140      	movs	r1, #64	; 0x40
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f000 f810 	bl	8002272 <UART_WaitOnFlagUntilTimeout>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e006      	b.n	800226a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2220      	movs	r2, #32
 8002260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002264:	2300      	movs	r3, #0
 8002266:	e000      	b.n	800226a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002268:	2302      	movs	r3, #2
  }
}
 800226a:	4618      	mov	r0, r3
 800226c:	3720      	adds	r7, #32
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	b090      	sub	sp, #64	; 0x40
 8002276:	af00      	add	r7, sp, #0
 8002278:	60f8      	str	r0, [r7, #12]
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	603b      	str	r3, [r7, #0]
 800227e:	4613      	mov	r3, r2
 8002280:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002282:	e050      	b.n	8002326 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002284:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228a:	d04c      	beq.n	8002326 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800228c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800228e:	2b00      	cmp	r3, #0
 8002290:	d007      	beq.n	80022a2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002292:	f7fe fd5d 	bl	8000d50 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800229e:	429a      	cmp	r2, r3
 80022a0:	d241      	bcs.n	8002326 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	330c      	adds	r3, #12
 80022a8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ac:	e853 3f00 	ldrex	r3, [r3]
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80022b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80022b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	330c      	adds	r3, #12
 80022c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022c2:	637a      	str	r2, [r7, #52]	; 0x34
 80022c4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022ca:	e841 2300 	strex	r3, r2, [r1]
 80022ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80022d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1e5      	bne.n	80022a2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	3314      	adds	r3, #20
 80022dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	e853 3f00 	ldrex	r3, [r3]
 80022e4:	613b      	str	r3, [r7, #16]
   return(result);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	f023 0301 	bic.w	r3, r3, #1
 80022ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	3314      	adds	r3, #20
 80022f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022f6:	623a      	str	r2, [r7, #32]
 80022f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022fa:	69f9      	ldr	r1, [r7, #28]
 80022fc:	6a3a      	ldr	r2, [r7, #32]
 80022fe:	e841 2300 	strex	r3, r2, [r1]
 8002302:	61bb      	str	r3, [r7, #24]
   return(result);
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1e5      	bne.n	80022d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2220      	movs	r2, #32
 800230e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2220      	movs	r2, #32
 8002316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e00f      	b.n	8002346 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	4013      	ands	r3, r2
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	429a      	cmp	r2, r3
 8002334:	bf0c      	ite	eq
 8002336:	2301      	moveq	r3, #1
 8002338:	2300      	movne	r3, #0
 800233a:	b2db      	uxtb	r3, r3
 800233c:	461a      	mov	r2, r3
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	429a      	cmp	r2, r3
 8002342:	d09f      	beq.n	8002284 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3740      	adds	r7, #64	; 0x40
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002354:	b09f      	sub	sp, #124	; 0x7c
 8002356:	af00      	add	r7, sp, #0
 8002358:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800235a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002366:	68d9      	ldr	r1, [r3, #12]
 8002368:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	ea40 0301 	orr.w	r3, r0, r1
 8002370:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	431a      	orrs	r2, r3
 800237c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800237e:	695b      	ldr	r3, [r3, #20]
 8002380:	431a      	orrs	r2, r3
 8002382:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	4313      	orrs	r3, r2
 8002388:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800238a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002394:	f021 010c 	bic.w	r1, r1, #12
 8002398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800239e:	430b      	orrs	r3, r1
 80023a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80023ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ae:	6999      	ldr	r1, [r3, #24]
 80023b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	ea40 0301 	orr.w	r3, r0, r1
 80023b8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	4bc5      	ldr	r3, [pc, #788]	; (80026d4 <UART_SetConfig+0x384>)
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d004      	beq.n	80023ce <UART_SetConfig+0x7e>
 80023c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4bc3      	ldr	r3, [pc, #780]	; (80026d8 <UART_SetConfig+0x388>)
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d103      	bne.n	80023d6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023ce:	f7ff fbab 	bl	8001b28 <HAL_RCC_GetPCLK2Freq>
 80023d2:	6778      	str	r0, [r7, #116]	; 0x74
 80023d4:	e002      	b.n	80023dc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80023d6:	f7ff fb93 	bl	8001b00 <HAL_RCC_GetPCLK1Freq>
 80023da:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023e4:	f040 80b6 	bne.w	8002554 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80023e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023ea:	461c      	mov	r4, r3
 80023ec:	f04f 0500 	mov.w	r5, #0
 80023f0:	4622      	mov	r2, r4
 80023f2:	462b      	mov	r3, r5
 80023f4:	1891      	adds	r1, r2, r2
 80023f6:	6439      	str	r1, [r7, #64]	; 0x40
 80023f8:	415b      	adcs	r3, r3
 80023fa:	647b      	str	r3, [r7, #68]	; 0x44
 80023fc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002400:	1912      	adds	r2, r2, r4
 8002402:	eb45 0303 	adc.w	r3, r5, r3
 8002406:	f04f 0000 	mov.w	r0, #0
 800240a:	f04f 0100 	mov.w	r1, #0
 800240e:	00d9      	lsls	r1, r3, #3
 8002410:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002414:	00d0      	lsls	r0, r2, #3
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	1911      	adds	r1, r2, r4
 800241c:	6639      	str	r1, [r7, #96]	; 0x60
 800241e:	416b      	adcs	r3, r5
 8002420:	667b      	str	r3, [r7, #100]	; 0x64
 8002422:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	461a      	mov	r2, r3
 8002428:	f04f 0300 	mov.w	r3, #0
 800242c:	1891      	adds	r1, r2, r2
 800242e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002430:	415b      	adcs	r3, r3
 8002432:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002434:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002438:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800243c:	f7fd ff28 	bl	8000290 <__aeabi_uldivmod>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	4ba5      	ldr	r3, [pc, #660]	; (80026dc <UART_SetConfig+0x38c>)
 8002446:	fba3 2302 	umull	r2, r3, r3, r2
 800244a:	095b      	lsrs	r3, r3, #5
 800244c:	011e      	lsls	r6, r3, #4
 800244e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002450:	461c      	mov	r4, r3
 8002452:	f04f 0500 	mov.w	r5, #0
 8002456:	4622      	mov	r2, r4
 8002458:	462b      	mov	r3, r5
 800245a:	1891      	adds	r1, r2, r2
 800245c:	6339      	str	r1, [r7, #48]	; 0x30
 800245e:	415b      	adcs	r3, r3
 8002460:	637b      	str	r3, [r7, #52]	; 0x34
 8002462:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002466:	1912      	adds	r2, r2, r4
 8002468:	eb45 0303 	adc.w	r3, r5, r3
 800246c:	f04f 0000 	mov.w	r0, #0
 8002470:	f04f 0100 	mov.w	r1, #0
 8002474:	00d9      	lsls	r1, r3, #3
 8002476:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800247a:	00d0      	lsls	r0, r2, #3
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	1911      	adds	r1, r2, r4
 8002482:	65b9      	str	r1, [r7, #88]	; 0x58
 8002484:	416b      	adcs	r3, r5
 8002486:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	461a      	mov	r2, r3
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	1891      	adds	r1, r2, r2
 8002494:	62b9      	str	r1, [r7, #40]	; 0x28
 8002496:	415b      	adcs	r3, r3
 8002498:	62fb      	str	r3, [r7, #44]	; 0x2c
 800249a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800249e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80024a2:	f7fd fef5 	bl	8000290 <__aeabi_uldivmod>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	4b8c      	ldr	r3, [pc, #560]	; (80026dc <UART_SetConfig+0x38c>)
 80024ac:	fba3 1302 	umull	r1, r3, r3, r2
 80024b0:	095b      	lsrs	r3, r3, #5
 80024b2:	2164      	movs	r1, #100	; 0x64
 80024b4:	fb01 f303 	mul.w	r3, r1, r3
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	3332      	adds	r3, #50	; 0x32
 80024be:	4a87      	ldr	r2, [pc, #540]	; (80026dc <UART_SetConfig+0x38c>)
 80024c0:	fba2 2303 	umull	r2, r3, r2, r3
 80024c4:	095b      	lsrs	r3, r3, #5
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80024cc:	441e      	add	r6, r3
 80024ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024d0:	4618      	mov	r0, r3
 80024d2:	f04f 0100 	mov.w	r1, #0
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	1894      	adds	r4, r2, r2
 80024dc:	623c      	str	r4, [r7, #32]
 80024de:	415b      	adcs	r3, r3
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
 80024e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80024e6:	1812      	adds	r2, r2, r0
 80024e8:	eb41 0303 	adc.w	r3, r1, r3
 80024ec:	f04f 0400 	mov.w	r4, #0
 80024f0:	f04f 0500 	mov.w	r5, #0
 80024f4:	00dd      	lsls	r5, r3, #3
 80024f6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80024fa:	00d4      	lsls	r4, r2, #3
 80024fc:	4622      	mov	r2, r4
 80024fe:	462b      	mov	r3, r5
 8002500:	1814      	adds	r4, r2, r0
 8002502:	653c      	str	r4, [r7, #80]	; 0x50
 8002504:	414b      	adcs	r3, r1
 8002506:	657b      	str	r3, [r7, #84]	; 0x54
 8002508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	461a      	mov	r2, r3
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	1891      	adds	r1, r2, r2
 8002514:	61b9      	str	r1, [r7, #24]
 8002516:	415b      	adcs	r3, r3
 8002518:	61fb      	str	r3, [r7, #28]
 800251a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800251e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002522:	f7fd feb5 	bl	8000290 <__aeabi_uldivmod>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4b6c      	ldr	r3, [pc, #432]	; (80026dc <UART_SetConfig+0x38c>)
 800252c:	fba3 1302 	umull	r1, r3, r3, r2
 8002530:	095b      	lsrs	r3, r3, #5
 8002532:	2164      	movs	r1, #100	; 0x64
 8002534:	fb01 f303 	mul.w	r3, r1, r3
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	3332      	adds	r3, #50	; 0x32
 800253e:	4a67      	ldr	r2, [pc, #412]	; (80026dc <UART_SetConfig+0x38c>)
 8002540:	fba2 2303 	umull	r2, r3, r2, r3
 8002544:	095b      	lsrs	r3, r3, #5
 8002546:	f003 0207 	and.w	r2, r3, #7
 800254a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4432      	add	r2, r6
 8002550:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002552:	e0b9      	b.n	80026c8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002554:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002556:	461c      	mov	r4, r3
 8002558:	f04f 0500 	mov.w	r5, #0
 800255c:	4622      	mov	r2, r4
 800255e:	462b      	mov	r3, r5
 8002560:	1891      	adds	r1, r2, r2
 8002562:	6139      	str	r1, [r7, #16]
 8002564:	415b      	adcs	r3, r3
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800256c:	1912      	adds	r2, r2, r4
 800256e:	eb45 0303 	adc.w	r3, r5, r3
 8002572:	f04f 0000 	mov.w	r0, #0
 8002576:	f04f 0100 	mov.w	r1, #0
 800257a:	00d9      	lsls	r1, r3, #3
 800257c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002580:	00d0      	lsls	r0, r2, #3
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	eb12 0804 	adds.w	r8, r2, r4
 800258a:	eb43 0905 	adc.w	r9, r3, r5
 800258e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	4618      	mov	r0, r3
 8002594:	f04f 0100 	mov.w	r1, #0
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	f04f 0300 	mov.w	r3, #0
 80025a0:	008b      	lsls	r3, r1, #2
 80025a2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80025a6:	0082      	lsls	r2, r0, #2
 80025a8:	4640      	mov	r0, r8
 80025aa:	4649      	mov	r1, r9
 80025ac:	f7fd fe70 	bl	8000290 <__aeabi_uldivmod>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4b49      	ldr	r3, [pc, #292]	; (80026dc <UART_SetConfig+0x38c>)
 80025b6:	fba3 2302 	umull	r2, r3, r3, r2
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	011e      	lsls	r6, r3, #4
 80025be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025c0:	4618      	mov	r0, r3
 80025c2:	f04f 0100 	mov.w	r1, #0
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	1894      	adds	r4, r2, r2
 80025cc:	60bc      	str	r4, [r7, #8]
 80025ce:	415b      	adcs	r3, r3
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025d6:	1812      	adds	r2, r2, r0
 80025d8:	eb41 0303 	adc.w	r3, r1, r3
 80025dc:	f04f 0400 	mov.w	r4, #0
 80025e0:	f04f 0500 	mov.w	r5, #0
 80025e4:	00dd      	lsls	r5, r3, #3
 80025e6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80025ea:	00d4      	lsls	r4, r2, #3
 80025ec:	4622      	mov	r2, r4
 80025ee:	462b      	mov	r3, r5
 80025f0:	1814      	adds	r4, r2, r0
 80025f2:	64bc      	str	r4, [r7, #72]	; 0x48
 80025f4:	414b      	adcs	r3, r1
 80025f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f04f 0100 	mov.w	r1, #0
 8002602:	f04f 0200 	mov.w	r2, #0
 8002606:	f04f 0300 	mov.w	r3, #0
 800260a:	008b      	lsls	r3, r1, #2
 800260c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002610:	0082      	lsls	r2, r0, #2
 8002612:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002616:	f7fd fe3b 	bl	8000290 <__aeabi_uldivmod>
 800261a:	4602      	mov	r2, r0
 800261c:	460b      	mov	r3, r1
 800261e:	4b2f      	ldr	r3, [pc, #188]	; (80026dc <UART_SetConfig+0x38c>)
 8002620:	fba3 1302 	umull	r1, r3, r3, r2
 8002624:	095b      	lsrs	r3, r3, #5
 8002626:	2164      	movs	r1, #100	; 0x64
 8002628:	fb01 f303 	mul.w	r3, r1, r3
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	011b      	lsls	r3, r3, #4
 8002630:	3332      	adds	r3, #50	; 0x32
 8002632:	4a2a      	ldr	r2, [pc, #168]	; (80026dc <UART_SetConfig+0x38c>)
 8002634:	fba2 2303 	umull	r2, r3, r2, r3
 8002638:	095b      	lsrs	r3, r3, #5
 800263a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800263e:	441e      	add	r6, r3
 8002640:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002642:	4618      	mov	r0, r3
 8002644:	f04f 0100 	mov.w	r1, #0
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	1894      	adds	r4, r2, r2
 800264e:	603c      	str	r4, [r7, #0]
 8002650:	415b      	adcs	r3, r3
 8002652:	607b      	str	r3, [r7, #4]
 8002654:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002658:	1812      	adds	r2, r2, r0
 800265a:	eb41 0303 	adc.w	r3, r1, r3
 800265e:	f04f 0400 	mov.w	r4, #0
 8002662:	f04f 0500 	mov.w	r5, #0
 8002666:	00dd      	lsls	r5, r3, #3
 8002668:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800266c:	00d4      	lsls	r4, r2, #3
 800266e:	4622      	mov	r2, r4
 8002670:	462b      	mov	r3, r5
 8002672:	eb12 0a00 	adds.w	sl, r2, r0
 8002676:	eb43 0b01 	adc.w	fp, r3, r1
 800267a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	4618      	mov	r0, r3
 8002680:	f04f 0100 	mov.w	r1, #0
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	f04f 0300 	mov.w	r3, #0
 800268c:	008b      	lsls	r3, r1, #2
 800268e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002692:	0082      	lsls	r2, r0, #2
 8002694:	4650      	mov	r0, sl
 8002696:	4659      	mov	r1, fp
 8002698:	f7fd fdfa 	bl	8000290 <__aeabi_uldivmod>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4b0e      	ldr	r3, [pc, #56]	; (80026dc <UART_SetConfig+0x38c>)
 80026a2:	fba3 1302 	umull	r1, r3, r3, r2
 80026a6:	095b      	lsrs	r3, r3, #5
 80026a8:	2164      	movs	r1, #100	; 0x64
 80026aa:	fb01 f303 	mul.w	r3, r1, r3
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	3332      	adds	r3, #50	; 0x32
 80026b4:	4a09      	ldr	r2, [pc, #36]	; (80026dc <UART_SetConfig+0x38c>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	095b      	lsrs	r3, r3, #5
 80026bc:	f003 020f 	and.w	r2, r3, #15
 80026c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4432      	add	r2, r6
 80026c6:	609a      	str	r2, [r3, #8]
}
 80026c8:	bf00      	nop
 80026ca:	377c      	adds	r7, #124	; 0x7c
 80026cc:	46bd      	mov	sp, r7
 80026ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026d2:	bf00      	nop
 80026d4:	40011000 	.word	0x40011000
 80026d8:	40011400 	.word	0x40011400
 80026dc:	51eb851f 	.word	0x51eb851f

080026e0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80026ea:	2300      	movs	r3, #0
 80026ec:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80026ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026f2:	2b84      	cmp	r3, #132	; 0x84
 80026f4:	d005      	beq.n	8002702 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80026f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4413      	add	r3, r2
 80026fe:	3303      	adds	r3, #3
 8002700:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002702:	68fb      	ldr	r3, [r7, #12]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002716:	f3ef 8305 	mrs	r3, IPSR
 800271a:	607b      	str	r3, [r7, #4]
  return(result);
 800271c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800271e:	2b00      	cmp	r3, #0
 8002720:	bf14      	ite	ne
 8002722:	2301      	movne	r3, #1
 8002724:	2300      	moveq	r3, #0
 8002726:	b2db      	uxtb	r3, r3
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002738:	f001 fbda 	bl	8003ef0 <vTaskStartScheduler>
  
  return osOK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	bd80      	pop	{r7, pc}

08002742 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002742:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002744:	b089      	sub	sp, #36	; 0x24
 8002746:	af04      	add	r7, sp, #16
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d020      	beq.n	8002796 <osThreadCreate+0x54>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01c      	beq.n	8002796 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685c      	ldr	r4, [r3, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681d      	ldr	r5, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691e      	ldr	r6, [r3, #16]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff ffb6 	bl	80026e0 <makeFreeRtosPriority>
 8002774:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800277e:	9202      	str	r2, [sp, #8]
 8002780:	9301      	str	r3, [sp, #4]
 8002782:	9100      	str	r1, [sp, #0]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	4632      	mov	r2, r6
 8002788:	4629      	mov	r1, r5
 800278a:	4620      	mov	r0, r4
 800278c:	f001 f9e8 	bl	8003b60 <xTaskCreateStatic>
 8002790:	4603      	mov	r3, r0
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	e01c      	b.n	80027d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685c      	ldr	r4, [r3, #4]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80027a2:	b29e      	uxth	r6, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff ff98 	bl	80026e0 <makeFreeRtosPriority>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f107 030c 	add.w	r3, r7, #12
 80027b6:	9301      	str	r3, [sp, #4]
 80027b8:	9200      	str	r2, [sp, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	4632      	mov	r2, r6
 80027be:	4629      	mov	r1, r5
 80027c0:	4620      	mov	r0, r4
 80027c2:	f001 fa2a 	bl	8003c1a <xTaskCreate>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d001      	beq.n	80027d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	e000      	b.n	80027d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80027d0:	68fb      	ldr	r3, [r7, #12]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080027da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <osDelay+0x16>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	e000      	b.n	80027f2 <osDelay+0x18>
 80027f0:	2301      	movs	r3, #1
 80027f2:	4618      	mov	r0, r3
 80027f4:	f001 fb48 	bl	8003e88 <vTaskDelay>
  
  return osOK;
 80027f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b082      	sub	sp, #8
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d007      	beq.n	8002822 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	4619      	mov	r1, r3
 8002818:	2001      	movs	r0, #1
 800281a:	f000 fbcc 	bl	8002fb6 <xQueueCreateMutexStatic>
 800281e:	4603      	mov	r3, r0
 8002820:	e003      	b.n	800282a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8002822:	2001      	movs	r0, #1
 8002824:	f000 fbaf 	bl	8002f86 <xQueueCreateMutex>
 8002828:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <osMutexWait+0x18>
    return osErrorParameter;
 8002848:	2380      	movs	r3, #128	; 0x80
 800284a:	e03a      	b.n	80028c2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800284c:	2300      	movs	r3, #0
 800284e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002856:	d103      	bne.n	8002860 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8002858:	f04f 33ff 	mov.w	r3, #4294967295
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	e009      	b.n	8002874 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d006      	beq.n	8002874 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <osMutexWait+0x40>
      ticks = 1;
 8002870:	2301      	movs	r3, #1
 8002872:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002874:	f7ff ff4c 	bl	8002710 <inHandlerMode>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d017      	beq.n	80028ae <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800287e:	f107 0308 	add.w	r3, r7, #8
 8002882:	461a      	mov	r2, r3
 8002884:	2100      	movs	r1, #0
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 ffc2 	bl	8003810 <xQueueReceiveFromISR>
 800288c:	4603      	mov	r3, r0
 800288e:	2b01      	cmp	r3, #1
 8002890:	d001      	beq.n	8002896 <osMutexWait+0x62>
      return osErrorOS;
 8002892:	23ff      	movs	r3, #255	; 0xff
 8002894:	e015      	b.n	80028c2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d011      	beq.n	80028c0 <osMutexWait+0x8c>
 800289c:	4b0b      	ldr	r3, [pc, #44]	; (80028cc <osMutexWait+0x98>)
 800289e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	f3bf 8f4f 	dsb	sy
 80028a8:	f3bf 8f6f 	isb	sy
 80028ac:	e008      	b.n	80028c0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80028ae:	68f9      	ldr	r1, [r7, #12]
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 fea1 	bl	80035f8 <xQueueSemaphoreTake>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d001      	beq.n	80028c0 <osMutexWait+0x8c>
    return osErrorOS;
 80028bc:	23ff      	movs	r3, #255	; 0xff
 80028be:	e000      	b.n	80028c2 <osMutexWait+0x8e>
  }
  
  return osOK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	e000ed04 	.word	0xe000ed04

080028d0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80028d8:	2300      	movs	r3, #0
 80028da:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80028dc:	2300      	movs	r3, #0
 80028de:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80028e0:	f7ff ff16 	bl	8002710 <inHandlerMode>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d016      	beq.n	8002918 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80028ea:	f107 0308 	add.w	r3, r7, #8
 80028ee:	4619      	mov	r1, r3
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 fd14 	bl	800331e <xQueueGiveFromISR>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d001      	beq.n	8002900 <osMutexRelease+0x30>
      return osErrorOS;
 80028fc:	23ff      	movs	r3, #255	; 0xff
 80028fe:	e017      	b.n	8002930 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d013      	beq.n	800292e <osMutexRelease+0x5e>
 8002906:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <osMutexRelease+0x68>)
 8002908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	f3bf 8f4f 	dsb	sy
 8002912:	f3bf 8f6f 	isb	sy
 8002916:	e00a      	b.n	800292e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8002918:	2300      	movs	r3, #0
 800291a:	2200      	movs	r2, #0
 800291c:	2100      	movs	r1, #0
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 fb64 	bl	8002fec <xQueueGenericSend>
 8002924:	4603      	mov	r3, r0
 8002926:	2b01      	cmp	r3, #1
 8002928:	d001      	beq.n	800292e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800292a:	23ff      	movs	r3, #255	; 0xff
 800292c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800292e:	68fb      	ldr	r3, [r7, #12]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	e000ed04 	.word	0xe000ed04

0800293c <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d101      	bne.n	8002950 <osPoolFree+0x14>
    return osErrorParameter;
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	e030      	b.n	80029b2 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <osPoolFree+0x1e>
    return osErrorParameter;
 8002956:	2380      	movs	r3, #128	; 0x80
 8002958:	e02b      	b.n	80029b2 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	683a      	ldr	r2, [r7, #0]
 8002960:	429a      	cmp	r2, r3
 8002962:	d201      	bcs.n	8002968 <osPoolFree+0x2c>
    return osErrorParameter;
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	e024      	b.n	80029b2 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6812      	ldr	r2, [r2, #0]
 800296e:	1a9b      	subs	r3, r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68da      	ldr	r2, [r3, #12]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	fbb3 f1f2 	udiv	r1, r3, r2
 800297c:	fb02 f201 	mul.w	r2, r2, r1
 8002980:	1a9b      	subs	r3, r3, r2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <osPoolFree+0x4e>
    return osErrorParameter;
 8002986:	2380      	movs	r3, #128	; 0x80
 8002988:	e013      	b.n	80029b2 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	fbb2 f3f3 	udiv	r3, r2, r3
 8002994:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	429a      	cmp	r2, r3
 800299e:	d301      	bcc.n	80029a4 <osPoolFree+0x68>
    return osErrorParameter;
 80029a0:	2380      	movs	r3, #128	; 0x80
 80029a2:	e006      	b.n	80029b2 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	4413      	add	r3, r2
 80029ac:	2200      	movs	r2, #0
 80029ae:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3714      	adds	r7, #20
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80029be:	b590      	push	{r4, r7, lr}
 80029c0:	b085      	sub	sp, #20
 80029c2:	af02      	add	r7, sp, #8
 80029c4:	6078      	str	r0, [r7, #4]
 80029c6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d011      	beq.n	80029f4 <osMessageCreate+0x36>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d00d      	beq.n	80029f4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6818      	ldr	r0, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6859      	ldr	r1, [r3, #4]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	2400      	movs	r4, #0
 80029ea:	9400      	str	r4, [sp, #0]
 80029ec:	f000 f9e0 	bl	8002db0 <xQueueGenericCreateStatic>
 80029f0:	4603      	mov	r3, r0
 80029f2:	e008      	b.n	8002a06 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	4619      	mov	r1, r3
 8002a00:	f000 fa4e 	bl	8002ea0 <xQueueGenericCreate>
 8002a04:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd90      	pop	{r4, r7, pc}
	...

08002a10 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <osMessagePut+0x1e>
    ticks = 1;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8002a2e:	f7ff fe6f 	bl	8002710 <inHandlerMode>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d018      	beq.n	8002a6a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8002a38:	f107 0210 	add.w	r2, r7, #16
 8002a3c:	f107 0108 	add.w	r1, r7, #8
 8002a40:	2300      	movs	r3, #0
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 fbd0 	bl	80031e8 <xQueueGenericSendFromISR>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d001      	beq.n	8002a52 <osMessagePut+0x42>
      return osErrorOS;
 8002a4e:	23ff      	movs	r3, #255	; 0xff
 8002a50:	e018      	b.n	8002a84 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d014      	beq.n	8002a82 <osMessagePut+0x72>
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <osMessagePut+0x7c>)
 8002a5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	f3bf 8f4f 	dsb	sy
 8002a64:	f3bf 8f6f 	isb	sy
 8002a68:	e00b      	b.n	8002a82 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8002a6a:	f107 0108 	add.w	r1, r7, #8
 8002a6e:	2300      	movs	r3, #0
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 faba 	bl	8002fec <xQueueGenericSend>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d001      	beq.n	8002a82 <osMessagePut+0x72>
      return osErrorOS;
 8002a7e:	23ff      	movs	r3, #255	; 0xff
 8002a80:	e000      	b.n	8002a84 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	e000ed04 	.word	0xe000ed04

08002a90 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8002a90:	b590      	push	{r4, r7, lr}
 8002a92:	b08b      	sub	sp, #44	; 0x2c
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10a      	bne.n	8002ac0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	617b      	str	r3, [r7, #20]
    return event;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	461c      	mov	r4, r3
 8002ab2:	f107 0314 	add.w	r3, r7, #20
 8002ab6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002aba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002abe:	e054      	b.n	8002b6a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ace:	d103      	bne.n	8002ad8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8002ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad6:	e009      	b.n	8002aec <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d006      	beq.n	8002aec <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <osMessageGet+0x5c>
      ticks = 1;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8002aec:	f7ff fe10 	bl	8002710 <inHandlerMode>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d01c      	beq.n	8002b30 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8002af6:	f107 0220 	add.w	r2, r7, #32
 8002afa:	f107 0314 	add.w	r3, r7, #20
 8002afe:	3304      	adds	r3, #4
 8002b00:	4619      	mov	r1, r3
 8002b02:	68b8      	ldr	r0, [r7, #8]
 8002b04:	f000 fe84 	bl	8003810 <xQueueReceiveFromISR>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d102      	bne.n	8002b14 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8002b0e:	2310      	movs	r3, #16
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	e001      	b.n	8002b18 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d01d      	beq.n	8002b5a <osMessageGet+0xca>
 8002b1e:	4b15      	ldr	r3, [pc, #84]	; (8002b74 <osMessageGet+0xe4>)
 8002b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	f3bf 8f4f 	dsb	sy
 8002b2a:	f3bf 8f6f 	isb	sy
 8002b2e:	e014      	b.n	8002b5a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	3304      	adds	r3, #4
 8002b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b38:	4619      	mov	r1, r3
 8002b3a:	68b8      	ldr	r0, [r7, #8]
 8002b3c:	f000 fc7c 	bl	8003438 <xQueueReceive>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d102      	bne.n	8002b4c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8002b46:	2310      	movs	r3, #16
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	e006      	b.n	8002b5a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <osMessageGet+0xc6>
 8002b52:	2300      	movs	r3, #0
 8002b54:	e000      	b.n	8002b58 <osMessageGet+0xc8>
 8002b56:	2340      	movs	r3, #64	; 0x40
 8002b58:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	461c      	mov	r4, r3
 8002b5e:	f107 0314 	add.w	r3, r7, #20
 8002b62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	372c      	adds	r7, #44	; 0x2c
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd90      	pop	{r4, r7, pc}
 8002b72:	bf00      	nop
 8002b74:	e000ed04 	.word	0xe000ed04

08002b78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f103 0208 	add.w	r2, r3, #8
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f103 0208 	add.w	r2, r3, #8
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f103 0208 	add.w	r2, r3, #8
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b085      	sub	sp, #20
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
 8002bda:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	1c5a      	adds	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	601a      	str	r2, [r3, #0]
}
 8002c0e:	bf00      	nop
 8002c10:	3714      	adds	r7, #20
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr

08002c1a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b085      	sub	sp, #20
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
 8002c22:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c30:	d103      	bne.n	8002c3a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	e00c      	b.n	8002c54 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3308      	adds	r3, #8
 8002c3e:	60fb      	str	r3, [r7, #12]
 8002c40:	e002      	b.n	8002c48 <vListInsert+0x2e>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	60fb      	str	r3, [r7, #12]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d2f6      	bcs.n	8002c42 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	601a      	str	r2, [r3, #0]
}
 8002c80:	bf00      	nop
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6892      	ldr	r2, [r2, #8]
 8002ca2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6852      	ldr	r2, [r2, #4]
 8002cac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d103      	bne.n	8002cc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	1e5a      	subs	r2, r3, #1
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10a      	bne.n	8002d0a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf8:	f383 8811 	msr	BASEPRI, r3
 8002cfc:	f3bf 8f6f 	isb	sy
 8002d00:	f3bf 8f4f 	dsb	sy
 8002d04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002d06:	bf00      	nop
 8002d08:	e7fe      	b.n	8002d08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002d0a:	f002 f83b 	bl	8004d84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d16:	68f9      	ldr	r1, [r7, #12]
 8002d18:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d1a:	fb01 f303 	mul.w	r3, r1, r3
 8002d1e:	441a      	add	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	68f9      	ldr	r1, [r7, #12]
 8002d3e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d40:	fb01 f303 	mul.w	r3, r1, r3
 8002d44:	441a      	add	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	22ff      	movs	r2, #255	; 0xff
 8002d4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	22ff      	movs	r2, #255	; 0xff
 8002d56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d114      	bne.n	8002d8a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	691b      	ldr	r3, [r3, #16]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d01a      	beq.n	8002d9e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3310      	adds	r3, #16
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f001 fb01 	bl	8004374 <xTaskRemoveFromEventList>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d012      	beq.n	8002d9e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <xQueueGenericReset+0xcc>)
 8002d7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	f3bf 8f4f 	dsb	sy
 8002d84:	f3bf 8f6f 	isb	sy
 8002d88:	e009      	b.n	8002d9e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3310      	adds	r3, #16
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fef2 	bl	8002b78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	3324      	adds	r3, #36	; 0x24
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff feed 	bl	8002b78 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002d9e:	f002 f821 	bl	8004de4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002da2:	2301      	movs	r3, #1
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	e000ed04 	.word	0xe000ed04

08002db0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08e      	sub	sp, #56	; 0x38
 8002db4:	af02      	add	r7, sp, #8
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
 8002dbc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10a      	bne.n	8002dda <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dc8:	f383 8811 	msr	BASEPRI, r3
 8002dcc:	f3bf 8f6f 	isb	sy
 8002dd0:	f3bf 8f4f 	dsb	sy
 8002dd4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002dd6:	bf00      	nop
 8002dd8:	e7fe      	b.n	8002dd8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10a      	bne.n	8002df6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002de4:	f383 8811 	msr	BASEPRI, r3
 8002de8:	f3bf 8f6f 	isb	sy
 8002dec:	f3bf 8f4f 	dsb	sy
 8002df0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002df2:	bf00      	nop
 8002df4:	e7fe      	b.n	8002df4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d002      	beq.n	8002e02 <xQueueGenericCreateStatic+0x52>
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <xQueueGenericCreateStatic+0x56>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <xQueueGenericCreateStatic+0x58>
 8002e06:	2300      	movs	r3, #0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10a      	bne.n	8002e22 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e10:	f383 8811 	msr	BASEPRI, r3
 8002e14:	f3bf 8f6f 	isb	sy
 8002e18:	f3bf 8f4f 	dsb	sy
 8002e1c:	623b      	str	r3, [r7, #32]
}
 8002e1e:	bf00      	nop
 8002e20:	e7fe      	b.n	8002e20 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d102      	bne.n	8002e2e <xQueueGenericCreateStatic+0x7e>
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <xQueueGenericCreateStatic+0x82>
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e000      	b.n	8002e34 <xQueueGenericCreateStatic+0x84>
 8002e32:	2300      	movs	r3, #0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10a      	bne.n	8002e4e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	61fb      	str	r3, [r7, #28]
}
 8002e4a:	bf00      	nop
 8002e4c:	e7fe      	b.n	8002e4c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002e4e:	2348      	movs	r3, #72	; 0x48
 8002e50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	2b48      	cmp	r3, #72	; 0x48
 8002e56:	d00a      	beq.n	8002e6e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e5c:	f383 8811 	msr	BASEPRI, r3
 8002e60:	f3bf 8f6f 	isb	sy
 8002e64:	f3bf 8f4f 	dsb	sy
 8002e68:	61bb      	str	r3, [r7, #24]
}
 8002e6a:	bf00      	nop
 8002e6c:	e7fe      	b.n	8002e6c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002e6e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00d      	beq.n	8002e96 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002e82:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	68b9      	ldr	r1, [r7, #8]
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 f83f 	bl	8002f14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3730      	adds	r7, #48	; 0x30
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b08a      	sub	sp, #40	; 0x28
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10a      	bne.n	8002eca <xQueueGenericCreate+0x2a>
	__asm volatile
 8002eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	613b      	str	r3, [r7, #16]
}
 8002ec6:	bf00      	nop
 8002ec8:	e7fe      	b.n	8002ec8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	fb02 f303 	mul.w	r3, r2, r3
 8002ed2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	3348      	adds	r3, #72	; 0x48
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f002 f875 	bl	8004fc8 <pvPortMalloc>
 8002ede:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d011      	beq.n	8002f0a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	3348      	adds	r3, #72	; 0x48
 8002eee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ef8:	79fa      	ldrb	r2, [r7, #7]
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	4613      	mov	r3, r2
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	68b9      	ldr	r1, [r7, #8]
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f805 	bl	8002f14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002f0a:	69bb      	ldr	r3, [r7, #24]
	}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3720      	adds	r7, #32
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
 8002f20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d103      	bne.n	8002f30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	69ba      	ldr	r2, [r7, #24]
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	e002      	b.n	8002f36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f42:	2101      	movs	r1, #1
 8002f44:	69b8      	ldr	r0, [r7, #24]
 8002f46:	f7ff fecb 	bl	8002ce0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f4a:	bf00      	nop
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00e      	beq.n	8002f7e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002f72:	2300      	movs	r3, #0
 8002f74:	2200      	movs	r2, #0
 8002f76:	2100      	movs	r1, #0
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 f837 	bl	8002fec <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b086      	sub	sp, #24
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002f90:	2301      	movs	r3, #1
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	2300      	movs	r3, #0
 8002f96:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	6939      	ldr	r1, [r7, #16]
 8002f9e:	6978      	ldr	r0, [r7, #20]
 8002fa0:	f7ff ff7e 	bl	8002ea0 <xQueueGenericCreate>
 8002fa4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f7ff ffd3 	bl	8002f52 <prvInitialiseMutex>

		return xNewQueue;
 8002fac:	68fb      	ldr	r3, [r7, #12]
	}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b088      	sub	sp, #32
 8002fba:	af02      	add	r7, sp, #8
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	6039      	str	r1, [r7, #0]
 8002fc0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8002fca:	79fb      	ldrb	r3, [r7, #7]
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	6939      	ldr	r1, [r7, #16]
 8002fd4:	6978      	ldr	r0, [r7, #20]
 8002fd6:	f7ff feeb 	bl	8002db0 <xQueueGenericCreateStatic>
 8002fda:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f7ff ffb8 	bl	8002f52 <prvInitialiseMutex>

		return xNewQueue;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
	}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3718      	adds	r7, #24
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08e      	sub	sp, #56	; 0x38
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
 8002ff8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10a      	bne.n	800301e <xQueueGenericSend+0x32>
	__asm volatile
 8003008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800300c:	f383 8811 	msr	BASEPRI, r3
 8003010:	f3bf 8f6f 	isb	sy
 8003014:	f3bf 8f4f 	dsb	sy
 8003018:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800301a:	bf00      	nop
 800301c:	e7fe      	b.n	800301c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d103      	bne.n	800302c <xQueueGenericSend+0x40>
 8003024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <xQueueGenericSend+0x44>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <xQueueGenericSend+0x46>
 8003030:	2300      	movs	r3, #0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10a      	bne.n	800304c <xQueueGenericSend+0x60>
	__asm volatile
 8003036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800303a:	f383 8811 	msr	BASEPRI, r3
 800303e:	f3bf 8f6f 	isb	sy
 8003042:	f3bf 8f4f 	dsb	sy
 8003046:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003048:	bf00      	nop
 800304a:	e7fe      	b.n	800304a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2b02      	cmp	r3, #2
 8003050:	d103      	bne.n	800305a <xQueueGenericSend+0x6e>
 8003052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <xQueueGenericSend+0x72>
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <xQueueGenericSend+0x74>
 800305e:	2300      	movs	r3, #0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10a      	bne.n	800307a <xQueueGenericSend+0x8e>
	__asm volatile
 8003064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003068:	f383 8811 	msr	BASEPRI, r3
 800306c:	f3bf 8f6f 	isb	sy
 8003070:	f3bf 8f4f 	dsb	sy
 8003074:	623b      	str	r3, [r7, #32]
}
 8003076:	bf00      	nop
 8003078:	e7fe      	b.n	8003078 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800307a:	f001 fb37 	bl	80046ec <xTaskGetSchedulerState>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d102      	bne.n	800308a <xQueueGenericSend+0x9e>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <xQueueGenericSend+0xa2>
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <xQueueGenericSend+0xa4>
 800308e:	2300      	movs	r3, #0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10a      	bne.n	80030aa <xQueueGenericSend+0xbe>
	__asm volatile
 8003094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003098:	f383 8811 	msr	BASEPRI, r3
 800309c:	f3bf 8f6f 	isb	sy
 80030a0:	f3bf 8f4f 	dsb	sy
 80030a4:	61fb      	str	r3, [r7, #28]
}
 80030a6:	bf00      	nop
 80030a8:	e7fe      	b.n	80030a8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030aa:	f001 fe6b 	bl	8004d84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d302      	bcc.n	80030c0 <xQueueGenericSend+0xd4>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d129      	bne.n	8003114 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	68b9      	ldr	r1, [r7, #8]
 80030c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030c6:	f000 fc3b 	bl	8003940 <prvCopyDataToQueue>
 80030ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d010      	beq.n	80030f6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d6:	3324      	adds	r3, #36	; 0x24
 80030d8:	4618      	mov	r0, r3
 80030da:	f001 f94b 	bl	8004374 <xTaskRemoveFromEventList>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d013      	beq.n	800310c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80030e4:	4b3f      	ldr	r3, [pc, #252]	; (80031e4 <xQueueGenericSend+0x1f8>)
 80030e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	f3bf 8f4f 	dsb	sy
 80030f0:	f3bf 8f6f 	isb	sy
 80030f4:	e00a      	b.n	800310c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80030f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d007      	beq.n	800310c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80030fc:	4b39      	ldr	r3, [pc, #228]	; (80031e4 <xQueueGenericSend+0x1f8>)
 80030fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	f3bf 8f4f 	dsb	sy
 8003108:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800310c:	f001 fe6a 	bl	8004de4 <vPortExitCritical>
				return pdPASS;
 8003110:	2301      	movs	r3, #1
 8003112:	e063      	b.n	80031dc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d103      	bne.n	8003122 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800311a:	f001 fe63 	bl	8004de4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800311e:	2300      	movs	r3, #0
 8003120:	e05c      	b.n	80031dc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003124:	2b00      	cmp	r3, #0
 8003126:	d106      	bne.n	8003136 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	4618      	mov	r0, r3
 800312e:	f001 f983 	bl	8004438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003132:	2301      	movs	r3, #1
 8003134:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003136:	f001 fe55 	bl	8004de4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800313a:	f000 ff39 	bl	8003fb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800313e:	f001 fe21 	bl	8004d84 <vPortEnterCritical>
 8003142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003144:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003148:	b25b      	sxtb	r3, r3
 800314a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314e:	d103      	bne.n	8003158 <xQueueGenericSend+0x16c>
 8003150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800315e:	b25b      	sxtb	r3, r3
 8003160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003164:	d103      	bne.n	800316e <xQueueGenericSend+0x182>
 8003166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800316e:	f001 fe39 	bl	8004de4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003172:	1d3a      	adds	r2, r7, #4
 8003174:	f107 0314 	add.w	r3, r7, #20
 8003178:	4611      	mov	r1, r2
 800317a:	4618      	mov	r0, r3
 800317c:	f001 f972 	bl	8004464 <xTaskCheckForTimeOut>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d124      	bne.n	80031d0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003186:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003188:	f000 fcd2 	bl	8003b30 <prvIsQueueFull>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d018      	beq.n	80031c4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003194:	3310      	adds	r3, #16
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	4611      	mov	r1, r2
 800319a:	4618      	mov	r0, r3
 800319c:	f001 f8c6 	bl	800432c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80031a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031a2:	f000 fc5d 	bl	8003a60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80031a6:	f000 ff11 	bl	8003fcc <xTaskResumeAll>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f47f af7c 	bne.w	80030aa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80031b2:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <xQueueGenericSend+0x1f8>)
 80031b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	f3bf 8f4f 	dsb	sy
 80031be:	f3bf 8f6f 	isb	sy
 80031c2:	e772      	b.n	80030aa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80031c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031c6:	f000 fc4b 	bl	8003a60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80031ca:	f000 feff 	bl	8003fcc <xTaskResumeAll>
 80031ce:	e76c      	b.n	80030aa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80031d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031d2:	f000 fc45 	bl	8003a60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80031d6:	f000 fef9 	bl	8003fcc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80031da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3738      	adds	r7, #56	; 0x38
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	e000ed04 	.word	0xe000ed04

080031e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b090      	sub	sp, #64	; 0x40
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
 80031f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80031fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10a      	bne.n	8003216 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003204:	f383 8811 	msr	BASEPRI, r3
 8003208:	f3bf 8f6f 	isb	sy
 800320c:	f3bf 8f4f 	dsb	sy
 8003210:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003212:	bf00      	nop
 8003214:	e7fe      	b.n	8003214 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d103      	bne.n	8003224 <xQueueGenericSendFromISR+0x3c>
 800321c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	2b00      	cmp	r3, #0
 8003222:	d101      	bne.n	8003228 <xQueueGenericSendFromISR+0x40>
 8003224:	2301      	movs	r3, #1
 8003226:	e000      	b.n	800322a <xQueueGenericSendFromISR+0x42>
 8003228:	2300      	movs	r3, #0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10a      	bne.n	8003244 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800322e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003232:	f383 8811 	msr	BASEPRI, r3
 8003236:	f3bf 8f6f 	isb	sy
 800323a:	f3bf 8f4f 	dsb	sy
 800323e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003240:	bf00      	nop
 8003242:	e7fe      	b.n	8003242 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	2b02      	cmp	r3, #2
 8003248:	d103      	bne.n	8003252 <xQueueGenericSendFromISR+0x6a>
 800324a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800324c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <xQueueGenericSendFromISR+0x6e>
 8003252:	2301      	movs	r3, #1
 8003254:	e000      	b.n	8003258 <xQueueGenericSendFromISR+0x70>
 8003256:	2300      	movs	r3, #0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10a      	bne.n	8003272 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800325c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003260:	f383 8811 	msr	BASEPRI, r3
 8003264:	f3bf 8f6f 	isb	sy
 8003268:	f3bf 8f4f 	dsb	sy
 800326c:	623b      	str	r3, [r7, #32]
}
 800326e:	bf00      	nop
 8003270:	e7fe      	b.n	8003270 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003272:	f001 fe69 	bl	8004f48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003276:	f3ef 8211 	mrs	r2, BASEPRI
 800327a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327e:	f383 8811 	msr	BASEPRI, r3
 8003282:	f3bf 8f6f 	isb	sy
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	61fa      	str	r2, [r7, #28]
 800328c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800328e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003290:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003294:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329a:	429a      	cmp	r2, r3
 800329c:	d302      	bcc.n	80032a4 <xQueueGenericSendFromISR+0xbc>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d12f      	bne.n	8003304 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80032a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	68b9      	ldr	r1, [r7, #8]
 80032b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80032ba:	f000 fb41 	bl	8003940 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80032be:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80032c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c6:	d112      	bne.n	80032ee <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d016      	beq.n	80032fe <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d2:	3324      	adds	r3, #36	; 0x24
 80032d4:	4618      	mov	r0, r3
 80032d6:	f001 f84d 	bl	8004374 <xTaskRemoveFromEventList>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00e      	beq.n	80032fe <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00b      	beq.n	80032fe <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	e007      	b.n	80032fe <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80032ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80032f2:	3301      	adds	r3, #1
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	b25a      	sxtb	r2, r3
 80032f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80032fe:	2301      	movs	r3, #1
 8003300:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003302:	e001      	b.n	8003308 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003304:	2300      	movs	r3, #0
 8003306:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800330a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003312:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003316:	4618      	mov	r0, r3
 8003318:	3740      	adds	r7, #64	; 0x40
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b08e      	sub	sp, #56	; 0x38
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
 8003326:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800332c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10a      	bne.n	8003348 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8003332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003336:	f383 8811 	msr	BASEPRI, r3
 800333a:	f3bf 8f6f 	isb	sy
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	623b      	str	r3, [r7, #32]
}
 8003344:	bf00      	nop
 8003346:	e7fe      	b.n	8003346 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00a      	beq.n	8003366 <xQueueGiveFromISR+0x48>
	__asm volatile
 8003350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	61fb      	str	r3, [r7, #28]
}
 8003362:	bf00      	nop
 8003364:	e7fe      	b.n	8003364 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d103      	bne.n	8003376 <xQueueGiveFromISR+0x58>
 800336e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <xQueueGiveFromISR+0x5c>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <xQueueGiveFromISR+0x5e>
 800337a:	2300      	movs	r3, #0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10a      	bne.n	8003396 <xQueueGiveFromISR+0x78>
	__asm volatile
 8003380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003384:	f383 8811 	msr	BASEPRI, r3
 8003388:	f3bf 8f6f 	isb	sy
 800338c:	f3bf 8f4f 	dsb	sy
 8003390:	61bb      	str	r3, [r7, #24]
}
 8003392:	bf00      	nop
 8003394:	e7fe      	b.n	8003394 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003396:	f001 fdd7 	bl	8004f48 <vPortValidateInterruptPriority>
	__asm volatile
 800339a:	f3ef 8211 	mrs	r2, BASEPRI
 800339e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a2:	f383 8811 	msr	BASEPRI, r3
 80033a6:	f3bf 8f6f 	isb	sy
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	617a      	str	r2, [r7, #20]
 80033b0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80033b2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80033b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80033bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d22b      	bcs.n	800341e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80033c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80033d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d2:	1c5a      	adds	r2, r3, #1
 80033d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033d6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80033d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80033dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e0:	d112      	bne.n	8003408 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d016      	beq.n	8003418 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ec:	3324      	adds	r3, #36	; 0x24
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 ffc0 	bl	8004374 <xTaskRemoveFromEventList>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00e      	beq.n	8003418 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00b      	beq.n	8003418 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	2201      	movs	r2, #1
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	e007      	b.n	8003418 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003408:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800340c:	3301      	adds	r3, #1
 800340e:	b2db      	uxtb	r3, r3
 8003410:	b25a      	sxtb	r2, r3
 8003412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003418:	2301      	movs	r3, #1
 800341a:	637b      	str	r3, [r7, #52]	; 0x34
 800341c:	e001      	b.n	8003422 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800341e:	2300      	movs	r3, #0
 8003420:	637b      	str	r3, [r7, #52]	; 0x34
 8003422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003424:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f383 8811 	msr	BASEPRI, r3
}
 800342c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800342e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003430:	4618      	mov	r0, r3
 8003432:	3738      	adds	r7, #56	; 0x38
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b08c      	sub	sp, #48	; 0x30
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003444:	2300      	movs	r3, #0
 8003446:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800344c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10a      	bne.n	8003468 <xQueueReceive+0x30>
	__asm volatile
 8003452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003456:	f383 8811 	msr	BASEPRI, r3
 800345a:	f3bf 8f6f 	isb	sy
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	623b      	str	r3, [r7, #32]
}
 8003464:	bf00      	nop
 8003466:	e7fe      	b.n	8003466 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d103      	bne.n	8003476 <xQueueReceive+0x3e>
 800346e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <xQueueReceive+0x42>
 8003476:	2301      	movs	r3, #1
 8003478:	e000      	b.n	800347c <xQueueReceive+0x44>
 800347a:	2300      	movs	r3, #0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10a      	bne.n	8003496 <xQueueReceive+0x5e>
	__asm volatile
 8003480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003484:	f383 8811 	msr	BASEPRI, r3
 8003488:	f3bf 8f6f 	isb	sy
 800348c:	f3bf 8f4f 	dsb	sy
 8003490:	61fb      	str	r3, [r7, #28]
}
 8003492:	bf00      	nop
 8003494:	e7fe      	b.n	8003494 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003496:	f001 f929 	bl	80046ec <xTaskGetSchedulerState>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d102      	bne.n	80034a6 <xQueueReceive+0x6e>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <xQueueReceive+0x72>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <xQueueReceive+0x74>
 80034aa:	2300      	movs	r3, #0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d10a      	bne.n	80034c6 <xQueueReceive+0x8e>
	__asm volatile
 80034b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034b4:	f383 8811 	msr	BASEPRI, r3
 80034b8:	f3bf 8f6f 	isb	sy
 80034bc:	f3bf 8f4f 	dsb	sy
 80034c0:	61bb      	str	r3, [r7, #24]
}
 80034c2:	bf00      	nop
 80034c4:	e7fe      	b.n	80034c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80034c6:	f001 fc5d 	bl	8004d84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d01f      	beq.n	8003516 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80034d6:	68b9      	ldr	r1, [r7, #8]
 80034d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034da:	f000 fa9b 	bl	8003a14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80034de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e0:	1e5a      	subs	r2, r3, #1
 80034e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00f      	beq.n	800350e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f0:	3310      	adds	r3, #16
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 ff3e 	bl	8004374 <xTaskRemoveFromEventList>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d007      	beq.n	800350e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80034fe:	4b3d      	ldr	r3, [pc, #244]	; (80035f4 <xQueueReceive+0x1bc>)
 8003500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	f3bf 8f4f 	dsb	sy
 800350a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800350e:	f001 fc69 	bl	8004de4 <vPortExitCritical>
				return pdPASS;
 8003512:	2301      	movs	r3, #1
 8003514:	e069      	b.n	80035ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d103      	bne.n	8003524 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800351c:	f001 fc62 	bl	8004de4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003520:	2300      	movs	r3, #0
 8003522:	e062      	b.n	80035ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003526:	2b00      	cmp	r3, #0
 8003528:	d106      	bne.n	8003538 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800352a:	f107 0310 	add.w	r3, r7, #16
 800352e:	4618      	mov	r0, r3
 8003530:	f000 ff82 	bl	8004438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003534:	2301      	movs	r3, #1
 8003536:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003538:	f001 fc54 	bl	8004de4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800353c:	f000 fd38 	bl	8003fb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003540:	f001 fc20 	bl	8004d84 <vPortEnterCritical>
 8003544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003546:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800354a:	b25b      	sxtb	r3, r3
 800354c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003550:	d103      	bne.n	800355a <xQueueReceive+0x122>
 8003552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003554:	2200      	movs	r2, #0
 8003556:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800355a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800355c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003560:	b25b      	sxtb	r3, r3
 8003562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003566:	d103      	bne.n	8003570 <xQueueReceive+0x138>
 8003568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003570:	f001 fc38 	bl	8004de4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003574:	1d3a      	adds	r2, r7, #4
 8003576:	f107 0310 	add.w	r3, r7, #16
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f000 ff71 	bl	8004464 <xTaskCheckForTimeOut>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d123      	bne.n	80035d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003588:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800358a:	f000 fabb 	bl	8003b04 <prvIsQueueEmpty>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d017      	beq.n	80035c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003596:	3324      	adds	r3, #36	; 0x24
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	4611      	mov	r1, r2
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fec5 	bl	800432c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80035a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035a4:	f000 fa5c 	bl	8003a60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80035a8:	f000 fd10 	bl	8003fcc <xTaskResumeAll>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d189      	bne.n	80034c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80035b2:	4b10      	ldr	r3, [pc, #64]	; (80035f4 <xQueueReceive+0x1bc>)
 80035b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	f3bf 8f4f 	dsb	sy
 80035be:	f3bf 8f6f 	isb	sy
 80035c2:	e780      	b.n	80034c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80035c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035c6:	f000 fa4b 	bl	8003a60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80035ca:	f000 fcff 	bl	8003fcc <xTaskResumeAll>
 80035ce:	e77a      	b.n	80034c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80035d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035d2:	f000 fa45 	bl	8003a60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80035d6:	f000 fcf9 	bl	8003fcc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035dc:	f000 fa92 	bl	8003b04 <prvIsQueueEmpty>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f43f af6f 	beq.w	80034c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80035e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3730      	adds	r7, #48	; 0x30
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	e000ed04 	.word	0xe000ed04

080035f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08e      	sub	sp, #56	; 0x38
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003602:	2300      	movs	r3, #0
 8003604:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800360a:	2300      	movs	r3, #0
 800360c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800360e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10a      	bne.n	800362a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003618:	f383 8811 	msr	BASEPRI, r3
 800361c:	f3bf 8f6f 	isb	sy
 8003620:	f3bf 8f4f 	dsb	sy
 8003624:	623b      	str	r3, [r7, #32]
}
 8003626:	bf00      	nop
 8003628:	e7fe      	b.n	8003628 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800362a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003636:	f383 8811 	msr	BASEPRI, r3
 800363a:	f3bf 8f6f 	isb	sy
 800363e:	f3bf 8f4f 	dsb	sy
 8003642:	61fb      	str	r3, [r7, #28]
}
 8003644:	bf00      	nop
 8003646:	e7fe      	b.n	8003646 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003648:	f001 f850 	bl	80046ec <xTaskGetSchedulerState>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <xQueueSemaphoreTake+0x60>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <xQueueSemaphoreTake+0x64>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <xQueueSemaphoreTake+0x66>
 800365c:	2300      	movs	r3, #0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10a      	bne.n	8003678 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	61bb      	str	r3, [r7, #24]
}
 8003674:	bf00      	nop
 8003676:	e7fe      	b.n	8003676 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003678:	f001 fb84 	bl	8004d84 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800367c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800367e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003680:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003684:	2b00      	cmp	r3, #0
 8003686:	d024      	beq.n	80036d2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800368a:	1e5a      	subs	r2, r3, #1
 800368c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d104      	bne.n	80036a2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003698:	f001 f9d0 	bl	8004a3c <pvTaskIncrementMutexHeldCount>
 800369c:	4602      	mov	r2, r0
 800369e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036a0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00f      	beq.n	80036ca <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ac:	3310      	adds	r3, #16
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 fe60 	bl	8004374 <xTaskRemoveFromEventList>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d007      	beq.n	80036ca <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80036ba:	4b54      	ldr	r3, [pc, #336]	; (800380c <xQueueSemaphoreTake+0x214>)
 80036bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036c0:	601a      	str	r2, [r3, #0]
 80036c2:	f3bf 8f4f 	dsb	sy
 80036c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80036ca:	f001 fb8b 	bl	8004de4 <vPortExitCritical>
				return pdPASS;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e097      	b.n	8003802 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d111      	bne.n	80036fc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80036d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80036de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e2:	f383 8811 	msr	BASEPRI, r3
 80036e6:	f3bf 8f6f 	isb	sy
 80036ea:	f3bf 8f4f 	dsb	sy
 80036ee:	617b      	str	r3, [r7, #20]
}
 80036f0:	bf00      	nop
 80036f2:	e7fe      	b.n	80036f2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80036f4:	f001 fb76 	bl	8004de4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80036f8:	2300      	movs	r3, #0
 80036fa:	e082      	b.n	8003802 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80036fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d106      	bne.n	8003710 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003702:	f107 030c 	add.w	r3, r7, #12
 8003706:	4618      	mov	r0, r3
 8003708:	f000 fe96 	bl	8004438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800370c:	2301      	movs	r3, #1
 800370e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003710:	f001 fb68 	bl	8004de4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003714:	f000 fc4c 	bl	8003fb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003718:	f001 fb34 	bl	8004d84 <vPortEnterCritical>
 800371c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800371e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003722:	b25b      	sxtb	r3, r3
 8003724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003728:	d103      	bne.n	8003732 <xQueueSemaphoreTake+0x13a>
 800372a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003734:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003738:	b25b      	sxtb	r3, r3
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373e:	d103      	bne.n	8003748 <xQueueSemaphoreTake+0x150>
 8003740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003742:	2200      	movs	r2, #0
 8003744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003748:	f001 fb4c 	bl	8004de4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800374c:	463a      	mov	r2, r7
 800374e:	f107 030c 	add.w	r3, r7, #12
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f000 fe85 	bl	8004464 <xTaskCheckForTimeOut>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d132      	bne.n	80037c6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003760:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003762:	f000 f9cf 	bl	8003b04 <prvIsQueueEmpty>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d026      	beq.n	80037ba <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800376c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d109      	bne.n	8003788 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003774:	f001 fb06 	bl	8004d84 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	4618      	mov	r0, r3
 800377e:	f000 ffd3 	bl	8004728 <xTaskPriorityInherit>
 8003782:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003784:	f001 fb2e 	bl	8004de4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800378a:	3324      	adds	r3, #36	; 0x24
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	4611      	mov	r1, r2
 8003790:	4618      	mov	r0, r3
 8003792:	f000 fdcb 	bl	800432c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003796:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003798:	f000 f962 	bl	8003a60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800379c:	f000 fc16 	bl	8003fcc <xTaskResumeAll>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f47f af68 	bne.w	8003678 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80037a8:	4b18      	ldr	r3, [pc, #96]	; (800380c <xQueueSemaphoreTake+0x214>)
 80037aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	f3bf 8f4f 	dsb	sy
 80037b4:	f3bf 8f6f 	isb	sy
 80037b8:	e75e      	b.n	8003678 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80037ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80037bc:	f000 f950 	bl	8003a60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037c0:	f000 fc04 	bl	8003fcc <xTaskResumeAll>
 80037c4:	e758      	b.n	8003678 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80037c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80037c8:	f000 f94a 	bl	8003a60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037cc:	f000 fbfe 	bl	8003fcc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80037d2:	f000 f997 	bl	8003b04 <prvIsQueueEmpty>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f43f af4d 	beq.w	8003678 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80037de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00d      	beq.n	8003800 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80037e4:	f001 face 	bl	8004d84 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80037e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80037ea:	f000 f891 	bl	8003910 <prvGetDisinheritPriorityAfterTimeout>
 80037ee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80037f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037f6:	4618      	mov	r0, r3
 80037f8:	f001 f892 	bl	8004920 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80037fc:	f001 faf2 	bl	8004de4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003800:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003802:	4618      	mov	r0, r3
 8003804:	3738      	adds	r7, #56	; 0x38
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	e000ed04 	.word	0xe000ed04

08003810 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b08e      	sub	sp, #56	; 0x38
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10a      	bne.n	800383c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8003826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800382a:	f383 8811 	msr	BASEPRI, r3
 800382e:	f3bf 8f6f 	isb	sy
 8003832:	f3bf 8f4f 	dsb	sy
 8003836:	623b      	str	r3, [r7, #32]
}
 8003838:	bf00      	nop
 800383a:	e7fe      	b.n	800383a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d103      	bne.n	800384a <xQueueReceiveFromISR+0x3a>
 8003842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <xQueueReceiveFromISR+0x3e>
 800384a:	2301      	movs	r3, #1
 800384c:	e000      	b.n	8003850 <xQueueReceiveFromISR+0x40>
 800384e:	2300      	movs	r3, #0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d10a      	bne.n	800386a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8003854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003858:	f383 8811 	msr	BASEPRI, r3
 800385c:	f3bf 8f6f 	isb	sy
 8003860:	f3bf 8f4f 	dsb	sy
 8003864:	61fb      	str	r3, [r7, #28]
}
 8003866:	bf00      	nop
 8003868:	e7fe      	b.n	8003868 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800386a:	f001 fb6d 	bl	8004f48 <vPortValidateInterruptPriority>
	__asm volatile
 800386e:	f3ef 8211 	mrs	r2, BASEPRI
 8003872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003876:	f383 8811 	msr	BASEPRI, r3
 800387a:	f3bf 8f6f 	isb	sy
 800387e:	f3bf 8f4f 	dsb	sy
 8003882:	61ba      	str	r2, [r7, #24]
 8003884:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003886:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003888:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800388a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800388c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003892:	2b00      	cmp	r3, #0
 8003894:	d02f      	beq.n	80038f6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003898:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800389c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80038a0:	68b9      	ldr	r1, [r7, #8]
 80038a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80038a4:	f000 f8b6 	bl	8003a14 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80038a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038aa:	1e5a      	subs	r2, r3, #1
 80038ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80038b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b8:	d112      	bne.n	80038e0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d016      	beq.n	80038f0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c4:	3310      	adds	r3, #16
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 fd54 	bl	8004374 <xTaskRemoveFromEventList>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00e      	beq.n	80038f0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00b      	beq.n	80038f0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	e007      	b.n	80038f0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80038e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038e4:	3301      	adds	r3, #1
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	b25a      	sxtb	r2, r3
 80038ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80038f0:	2301      	movs	r3, #1
 80038f2:	637b      	str	r3, [r7, #52]	; 0x34
 80038f4:	e001      	b.n	80038fa <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	637b      	str	r3, [r7, #52]	; 0x34
 80038fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038fc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	f383 8811 	msr	BASEPRI, r3
}
 8003904:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003908:	4618      	mov	r0, r3
 800390a:	3738      	adds	r7, #56	; 0x38
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391c:	2b00      	cmp	r3, #0
 800391e:	d006      	beq.n	800392e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f1c3 0307 	rsb	r3, r3, #7
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	e001      	b.n	8003932 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800392e:	2300      	movs	r3, #0
 8003930:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003932:	68fb      	ldr	r3, [r7, #12]
	}
 8003934:	4618      	mov	r0, r3
 8003936:	3714      	adds	r7, #20
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800394c:	2300      	movs	r3, #0
 800394e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003954:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10d      	bne.n	800397a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d14d      	bne.n	8003a02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	4618      	mov	r0, r3
 800396c:	f000 ff52 	bl	8004814 <xTaskPriorityDisinherit>
 8003970:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	609a      	str	r2, [r3, #8]
 8003978:	e043      	b.n	8003a02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d119      	bne.n	80039b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6858      	ldr	r0, [r3, #4]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	461a      	mov	r2, r3
 800398a:	68b9      	ldr	r1, [r7, #8]
 800398c:	f001 fd30 	bl	80053f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	441a      	add	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d32b      	bcc.n	8003a02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	e026      	b.n	8003a02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	68d8      	ldr	r0, [r3, #12]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039bc:	461a      	mov	r2, r3
 80039be:	68b9      	ldr	r1, [r7, #8]
 80039c0:	f001 fd16 	bl	80053f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	425b      	negs	r3, r3
 80039ce:	441a      	add	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d207      	bcs.n	80039f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	425b      	negs	r3, r3
 80039ea:	441a      	add	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d105      	bne.n	8003a02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d002      	beq.n	8003a02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	3b01      	subs	r3, #1
 8003a00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003a0a:	697b      	ldr	r3, [r7, #20]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d018      	beq.n	8003a58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	441a      	add	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68da      	ldr	r2, [r3, #12]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d303      	bcc.n	8003a48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68d9      	ldr	r1, [r3, #12]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a50:	461a      	mov	r2, r3
 8003a52:	6838      	ldr	r0, [r7, #0]
 8003a54:	f001 fccc 	bl	80053f0 <memcpy>
	}
}
 8003a58:	bf00      	nop
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003a68:	f001 f98c 	bl	8004d84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a74:	e011      	b.n	8003a9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d012      	beq.n	8003aa4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3324      	adds	r3, #36	; 0x24
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 fc76 	bl	8004374 <xTaskRemoveFromEventList>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003a8e:	f000 fd4b 	bl	8004528 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	dce9      	bgt.n	8003a76 <prvUnlockQueue+0x16>
 8003aa2:	e000      	b.n	8003aa6 <prvUnlockQueue+0x46>
					break;
 8003aa4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	22ff      	movs	r2, #255	; 0xff
 8003aaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003aae:	f001 f999 	bl	8004de4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003ab2:	f001 f967 	bl	8004d84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003abc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003abe:	e011      	b.n	8003ae4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d012      	beq.n	8003aee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3310      	adds	r3, #16
 8003acc:	4618      	mov	r0, r3
 8003ace:	f000 fc51 	bl	8004374 <xTaskRemoveFromEventList>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003ad8:	f000 fd26 	bl	8004528 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003adc:	7bbb      	ldrb	r3, [r7, #14]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ae4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	dce9      	bgt.n	8003ac0 <prvUnlockQueue+0x60>
 8003aec:	e000      	b.n	8003af0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003aee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	22ff      	movs	r2, #255	; 0xff
 8003af4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003af8:	f001 f974 	bl	8004de4 <vPortExitCritical>
}
 8003afc:	bf00      	nop
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b0c:	f001 f93a 	bl	8004d84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d102      	bne.n	8003b1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	e001      	b.n	8003b22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b22:	f001 f95f 	bl	8004de4 <vPortExitCritical>

	return xReturn;
 8003b26:	68fb      	ldr	r3, [r7, #12]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b38:	f001 f924 	bl	8004d84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d102      	bne.n	8003b4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	e001      	b.n	8003b52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b52:	f001 f947 	bl	8004de4 <vPortExitCritical>

	return xReturn;
 8003b56:	68fb      	ldr	r3, [r7, #12]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08e      	sub	sp, #56	; 0x38
 8003b64:	af04      	add	r7, sp, #16
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
 8003b6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10a      	bne.n	8003b8a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b78:	f383 8811 	msr	BASEPRI, r3
 8003b7c:	f3bf 8f6f 	isb	sy
 8003b80:	f3bf 8f4f 	dsb	sy
 8003b84:	623b      	str	r3, [r7, #32]
}
 8003b86:	bf00      	nop
 8003b88:	e7fe      	b.n	8003b88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d10a      	bne.n	8003ba6 <xTaskCreateStatic+0x46>
	__asm volatile
 8003b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b94:	f383 8811 	msr	BASEPRI, r3
 8003b98:	f3bf 8f6f 	isb	sy
 8003b9c:	f3bf 8f4f 	dsb	sy
 8003ba0:	61fb      	str	r3, [r7, #28]
}
 8003ba2:	bf00      	nop
 8003ba4:	e7fe      	b.n	8003ba4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ba6:	2354      	movs	r3, #84	; 0x54
 8003ba8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	2b54      	cmp	r3, #84	; 0x54
 8003bae:	d00a      	beq.n	8003bc6 <xTaskCreateStatic+0x66>
	__asm volatile
 8003bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bb4:	f383 8811 	msr	BASEPRI, r3
 8003bb8:	f3bf 8f6f 	isb	sy
 8003bbc:	f3bf 8f4f 	dsb	sy
 8003bc0:	61bb      	str	r3, [r7, #24]
}
 8003bc2:	bf00      	nop
 8003bc4:	e7fe      	b.n	8003bc4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003bc6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01e      	beq.n	8003c0c <xTaskCreateStatic+0xac>
 8003bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d01b      	beq.n	8003c0c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bd6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003bdc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be0:	2202      	movs	r2, #2
 8003be2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003be6:	2300      	movs	r3, #0
 8003be8:	9303      	str	r3, [sp, #12]
 8003bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bec:	9302      	str	r3, [sp, #8]
 8003bee:	f107 0314 	add.w	r3, r7, #20
 8003bf2:	9301      	str	r3, [sp, #4]
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	68b9      	ldr	r1, [r7, #8]
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f850 	bl	8003ca4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c06:	f000 f8d5 	bl	8003db4 <prvAddNewTaskToReadyList>
 8003c0a:	e001      	b.n	8003c10 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c10:	697b      	ldr	r3, [r7, #20]
	}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3728      	adds	r7, #40	; 0x28
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b08c      	sub	sp, #48	; 0x30
 8003c1e:	af04      	add	r7, sp, #16
 8003c20:	60f8      	str	r0, [r7, #12]
 8003c22:	60b9      	str	r1, [r7, #8]
 8003c24:	603b      	str	r3, [r7, #0]
 8003c26:	4613      	mov	r3, r2
 8003c28:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c2a:	88fb      	ldrh	r3, [r7, #6]
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f001 f9ca 	bl	8004fc8 <pvPortMalloc>
 8003c34:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00e      	beq.n	8003c5a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c3c:	2054      	movs	r0, #84	; 0x54
 8003c3e:	f001 f9c3 	bl	8004fc8 <pvPortMalloc>
 8003c42:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	697a      	ldr	r2, [r7, #20]
 8003c4e:	631a      	str	r2, [r3, #48]	; 0x30
 8003c50:	e005      	b.n	8003c5e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003c52:	6978      	ldr	r0, [r7, #20]
 8003c54:	f001 fa84 	bl	8005160 <vPortFree>
 8003c58:	e001      	b.n	8003c5e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d017      	beq.n	8003c94 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003c6c:	88fa      	ldrh	r2, [r7, #6]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	9303      	str	r3, [sp, #12]
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	9302      	str	r3, [sp, #8]
 8003c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 f80e 	bl	8003ca4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c88:	69f8      	ldr	r0, [r7, #28]
 8003c8a:	f000 f893 	bl	8003db4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	61bb      	str	r3, [r7, #24]
 8003c92:	e002      	b.n	8003c9a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003c94:	f04f 33ff 	mov.w	r3, #4294967295
 8003c98:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003c9a:	69bb      	ldr	r3, [r7, #24]
	}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3720      	adds	r7, #32
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b088      	sub	sp, #32
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	f023 0307 	bic.w	r3, r3, #7
 8003cca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	f003 0307 	and.w	r3, r3, #7
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00a      	beq.n	8003cec <prvInitialiseNewTask+0x48>
	__asm volatile
 8003cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cda:	f383 8811 	msr	BASEPRI, r3
 8003cde:	f3bf 8f6f 	isb	sy
 8003ce2:	f3bf 8f4f 	dsb	sy
 8003ce6:	617b      	str	r3, [r7, #20]
}
 8003ce8:	bf00      	nop
 8003cea:	e7fe      	b.n	8003cea <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d01f      	beq.n	8003d32 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	61fb      	str	r3, [r7, #28]
 8003cf6:	e012      	b.n	8003d1e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	7819      	ldrb	r1, [r3, #0]
 8003d00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	4413      	add	r3, r2
 8003d06:	3334      	adds	r3, #52	; 0x34
 8003d08:	460a      	mov	r2, r1
 8003d0a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003d0c:	68ba      	ldr	r2, [r7, #8]
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	4413      	add	r3, r2
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d006      	beq.n	8003d26 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	61fb      	str	r3, [r7, #28]
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	2b0f      	cmp	r3, #15
 8003d22:	d9e9      	bls.n	8003cf8 <prvInitialiseNewTask+0x54>
 8003d24:	e000      	b.n	8003d28 <prvInitialiseNewTask+0x84>
			{
				break;
 8003d26:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d30:	e003      	b.n	8003d3a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d3c:	2b06      	cmp	r3, #6
 8003d3e:	d901      	bls.n	8003d44 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d40:	2306      	movs	r3, #6
 8003d42:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d48:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d4e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d52:	2200      	movs	r2, #0
 8003d54:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d58:	3304      	adds	r3, #4
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fe ff2c 	bl	8002bb8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d62:	3318      	adds	r3, #24
 8003d64:	4618      	mov	r0, r3
 8003d66:	f7fe ff27 	bl	8002bb8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d6e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d72:	f1c3 0207 	rsb	r2, r3, #7
 8003d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d78:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d7e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d82:	2200      	movs	r2, #0
 8003d84:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	68f9      	ldr	r1, [r7, #12]
 8003d92:	69b8      	ldr	r0, [r7, #24]
 8003d94:	f000 fecc 	bl	8004b30 <pxPortInitialiseStack>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d9c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d002      	beq.n	8003daa <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003da8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003daa:	bf00      	nop
 8003dac:	3720      	adds	r7, #32
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
	...

08003db4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003dbc:	f000 ffe2 	bl	8004d84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003dc0:	4b2a      	ldr	r3, [pc, #168]	; (8003e6c <prvAddNewTaskToReadyList+0xb8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	4a29      	ldr	r2, [pc, #164]	; (8003e6c <prvAddNewTaskToReadyList+0xb8>)
 8003dc8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003dca:	4b29      	ldr	r3, [pc, #164]	; (8003e70 <prvAddNewTaskToReadyList+0xbc>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d109      	bne.n	8003de6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003dd2:	4a27      	ldr	r2, [pc, #156]	; (8003e70 <prvAddNewTaskToReadyList+0xbc>)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003dd8:	4b24      	ldr	r3, [pc, #144]	; (8003e6c <prvAddNewTaskToReadyList+0xb8>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d110      	bne.n	8003e02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003de0:	f000 fbc6 	bl	8004570 <prvInitialiseTaskLists>
 8003de4:	e00d      	b.n	8003e02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003de6:	4b23      	ldr	r3, [pc, #140]	; (8003e74 <prvAddNewTaskToReadyList+0xc0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d109      	bne.n	8003e02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003dee:	4b20      	ldr	r3, [pc, #128]	; (8003e70 <prvAddNewTaskToReadyList+0xbc>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d802      	bhi.n	8003e02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003dfc:	4a1c      	ldr	r2, [pc, #112]	; (8003e70 <prvAddNewTaskToReadyList+0xbc>)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e02:	4b1d      	ldr	r3, [pc, #116]	; (8003e78 <prvAddNewTaskToReadyList+0xc4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3301      	adds	r3, #1
 8003e08:	4a1b      	ldr	r2, [pc, #108]	; (8003e78 <prvAddNewTaskToReadyList+0xc4>)
 8003e0a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e10:	2201      	movs	r2, #1
 8003e12:	409a      	lsls	r2, r3
 8003e14:	4b19      	ldr	r3, [pc, #100]	; (8003e7c <prvAddNewTaskToReadyList+0xc8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	4a18      	ldr	r2, [pc, #96]	; (8003e7c <prvAddNewTaskToReadyList+0xc8>)
 8003e1c:	6013      	str	r3, [r2, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4a15      	ldr	r2, [pc, #84]	; (8003e80 <prvAddNewTaskToReadyList+0xcc>)
 8003e2c:	441a      	add	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	3304      	adds	r3, #4
 8003e32:	4619      	mov	r1, r3
 8003e34:	4610      	mov	r0, r2
 8003e36:	f7fe fecc 	bl	8002bd2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e3a:	f000 ffd3 	bl	8004de4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	; (8003e74 <prvAddNewTaskToReadyList+0xc0>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00e      	beq.n	8003e64 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003e46:	4b0a      	ldr	r3, [pc, #40]	; (8003e70 <prvAddNewTaskToReadyList+0xbc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d207      	bcs.n	8003e64 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003e54:	4b0b      	ldr	r3, [pc, #44]	; (8003e84 <prvAddNewTaskToReadyList+0xd0>)
 8003e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e64:	bf00      	nop
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	200003e8 	.word	0x200003e8
 8003e70:	200002e8 	.word	0x200002e8
 8003e74:	200003f4 	.word	0x200003f4
 8003e78:	20000404 	.word	0x20000404
 8003e7c:	200003f0 	.word	0x200003f0
 8003e80:	200002ec 	.word	0x200002ec
 8003e84:	e000ed04 	.word	0xe000ed04

08003e88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003e90:	2300      	movs	r3, #0
 8003e92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d017      	beq.n	8003eca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003e9a:	4b13      	ldr	r3, [pc, #76]	; (8003ee8 <vTaskDelay+0x60>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <vTaskDelay+0x30>
	__asm volatile
 8003ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea6:	f383 8811 	msr	BASEPRI, r3
 8003eaa:	f3bf 8f6f 	isb	sy
 8003eae:	f3bf 8f4f 	dsb	sy
 8003eb2:	60bb      	str	r3, [r7, #8]
}
 8003eb4:	bf00      	nop
 8003eb6:	e7fe      	b.n	8003eb6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003eb8:	f000 f87a 	bl	8003fb0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fdd0 	bl	8004a64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003ec4:	f000 f882 	bl	8003fcc <xTaskResumeAll>
 8003ec8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d107      	bne.n	8003ee0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003ed0:	4b06      	ldr	r3, [pc, #24]	; (8003eec <vTaskDelay+0x64>)
 8003ed2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	f3bf 8f4f 	dsb	sy
 8003edc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003ee0:	bf00      	nop
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	20000410 	.word	0x20000410
 8003eec:	e000ed04 	.word	0xe000ed04

08003ef0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b08a      	sub	sp, #40	; 0x28
 8003ef4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003efe:	463a      	mov	r2, r7
 8003f00:	1d39      	adds	r1, r7, #4
 8003f02:	f107 0308 	add.w	r3, r7, #8
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fc fb3e 	bl	8000588 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f0c:	6839      	ldr	r1, [r7, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68ba      	ldr	r2, [r7, #8]
 8003f12:	9202      	str	r2, [sp, #8]
 8003f14:	9301      	str	r3, [sp, #4]
 8003f16:	2300      	movs	r3, #0
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	460a      	mov	r2, r1
 8003f1e:	491e      	ldr	r1, [pc, #120]	; (8003f98 <vTaskStartScheduler+0xa8>)
 8003f20:	481e      	ldr	r0, [pc, #120]	; (8003f9c <vTaskStartScheduler+0xac>)
 8003f22:	f7ff fe1d 	bl	8003b60 <xTaskCreateStatic>
 8003f26:	4603      	mov	r3, r0
 8003f28:	4a1d      	ldr	r2, [pc, #116]	; (8003fa0 <vTaskStartScheduler+0xb0>)
 8003f2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003f2c:	4b1c      	ldr	r3, [pc, #112]	; (8003fa0 <vTaskStartScheduler+0xb0>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003f34:	2301      	movs	r3, #1
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	e001      	b.n	8003f3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d116      	bne.n	8003f72 <vTaskStartScheduler+0x82>
	__asm volatile
 8003f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f48:	f383 8811 	msr	BASEPRI, r3
 8003f4c:	f3bf 8f6f 	isb	sy
 8003f50:	f3bf 8f4f 	dsb	sy
 8003f54:	613b      	str	r3, [r7, #16]
}
 8003f56:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003f58:	4b12      	ldr	r3, [pc, #72]	; (8003fa4 <vTaskStartScheduler+0xb4>)
 8003f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003f60:	4b11      	ldr	r3, [pc, #68]	; (8003fa8 <vTaskStartScheduler+0xb8>)
 8003f62:	2201      	movs	r2, #1
 8003f64:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f66:	4b11      	ldr	r3, [pc, #68]	; (8003fac <vTaskStartScheduler+0xbc>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f6c:	f000 fe68 	bl	8004c40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f70:	e00e      	b.n	8003f90 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f78:	d10a      	bne.n	8003f90 <vTaskStartScheduler+0xa0>
	__asm volatile
 8003f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f7e:	f383 8811 	msr	BASEPRI, r3
 8003f82:	f3bf 8f6f 	isb	sy
 8003f86:	f3bf 8f4f 	dsb	sy
 8003f8a:	60fb      	str	r3, [r7, #12]
}
 8003f8c:	bf00      	nop
 8003f8e:	e7fe      	b.n	8003f8e <vTaskStartScheduler+0x9e>
}
 8003f90:	bf00      	nop
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	08005d0c 	.word	0x08005d0c
 8003f9c:	08004541 	.word	0x08004541
 8003fa0:	2000040c 	.word	0x2000040c
 8003fa4:	20000408 	.word	0x20000408
 8003fa8:	200003f4 	.word	0x200003f4
 8003fac:	200003ec 	.word	0x200003ec

08003fb0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003fb4:	4b04      	ldr	r3, [pc, #16]	; (8003fc8 <vTaskSuspendAll+0x18>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	4a03      	ldr	r2, [pc, #12]	; (8003fc8 <vTaskSuspendAll+0x18>)
 8003fbc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003fbe:	bf00      	nop
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	20000410 	.word	0x20000410

08003fcc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003fda:	4b41      	ldr	r3, [pc, #260]	; (80040e0 <xTaskResumeAll+0x114>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10a      	bne.n	8003ff8 <xTaskResumeAll+0x2c>
	__asm volatile
 8003fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe6:	f383 8811 	msr	BASEPRI, r3
 8003fea:	f3bf 8f6f 	isb	sy
 8003fee:	f3bf 8f4f 	dsb	sy
 8003ff2:	603b      	str	r3, [r7, #0]
}
 8003ff4:	bf00      	nop
 8003ff6:	e7fe      	b.n	8003ff6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ff8:	f000 fec4 	bl	8004d84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003ffc:	4b38      	ldr	r3, [pc, #224]	; (80040e0 <xTaskResumeAll+0x114>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	3b01      	subs	r3, #1
 8004002:	4a37      	ldr	r2, [pc, #220]	; (80040e0 <xTaskResumeAll+0x114>)
 8004004:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004006:	4b36      	ldr	r3, [pc, #216]	; (80040e0 <xTaskResumeAll+0x114>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d161      	bne.n	80040d2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800400e:	4b35      	ldr	r3, [pc, #212]	; (80040e4 <xTaskResumeAll+0x118>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d05d      	beq.n	80040d2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004016:	e02e      	b.n	8004076 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004018:	4b33      	ldr	r3, [pc, #204]	; (80040e8 <xTaskResumeAll+0x11c>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	3318      	adds	r3, #24
 8004024:	4618      	mov	r0, r3
 8004026:	f7fe fe31 	bl	8002c8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	3304      	adds	r3, #4
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe fe2c 	bl	8002c8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004038:	2201      	movs	r2, #1
 800403a:	409a      	lsls	r2, r3
 800403c:	4b2b      	ldr	r3, [pc, #172]	; (80040ec <xTaskResumeAll+0x120>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4313      	orrs	r3, r2
 8004042:	4a2a      	ldr	r2, [pc, #168]	; (80040ec <xTaskResumeAll+0x120>)
 8004044:	6013      	str	r3, [r2, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800404a:	4613      	mov	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	4413      	add	r3, r2
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4a27      	ldr	r2, [pc, #156]	; (80040f0 <xTaskResumeAll+0x124>)
 8004054:	441a      	add	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	3304      	adds	r3, #4
 800405a:	4619      	mov	r1, r3
 800405c:	4610      	mov	r0, r2
 800405e:	f7fe fdb8 	bl	8002bd2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004066:	4b23      	ldr	r3, [pc, #140]	; (80040f4 <xTaskResumeAll+0x128>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	429a      	cmp	r2, r3
 800406e:	d302      	bcc.n	8004076 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004070:	4b21      	ldr	r3, [pc, #132]	; (80040f8 <xTaskResumeAll+0x12c>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004076:	4b1c      	ldr	r3, [pc, #112]	; (80040e8 <xTaskResumeAll+0x11c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1cc      	bne.n	8004018 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004084:	f000 fb12 	bl	80046ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004088:	4b1c      	ldr	r3, [pc, #112]	; (80040fc <xTaskResumeAll+0x130>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d010      	beq.n	80040b6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004094:	f000 f836 	bl	8004104 <xTaskIncrementTick>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d002      	beq.n	80040a4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800409e:	4b16      	ldr	r3, [pc, #88]	; (80040f8 <xTaskResumeAll+0x12c>)
 80040a0:	2201      	movs	r2, #1
 80040a2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1f1      	bne.n	8004094 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80040b0:	4b12      	ldr	r3, [pc, #72]	; (80040fc <xTaskResumeAll+0x130>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80040b6:	4b10      	ldr	r3, [pc, #64]	; (80040f8 <xTaskResumeAll+0x12c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d009      	beq.n	80040d2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80040be:	2301      	movs	r3, #1
 80040c0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80040c2:	4b0f      	ldr	r3, [pc, #60]	; (8004100 <xTaskResumeAll+0x134>)
 80040c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	f3bf 8f4f 	dsb	sy
 80040ce:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040d2:	f000 fe87 	bl	8004de4 <vPortExitCritical>

	return xAlreadyYielded;
 80040d6:	68bb      	ldr	r3, [r7, #8]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	20000410 	.word	0x20000410
 80040e4:	200003e8 	.word	0x200003e8
 80040e8:	200003a8 	.word	0x200003a8
 80040ec:	200003f0 	.word	0x200003f0
 80040f0:	200002ec 	.word	0x200002ec
 80040f4:	200002e8 	.word	0x200002e8
 80040f8:	200003fc 	.word	0x200003fc
 80040fc:	200003f8 	.word	0x200003f8
 8004100:	e000ed04 	.word	0xe000ed04

08004104 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800410e:	4b4e      	ldr	r3, [pc, #312]	; (8004248 <xTaskIncrementTick+0x144>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	f040 808e 	bne.w	8004234 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004118:	4b4c      	ldr	r3, [pc, #304]	; (800424c <xTaskIncrementTick+0x148>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	3301      	adds	r3, #1
 800411e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004120:	4a4a      	ldr	r2, [pc, #296]	; (800424c <xTaskIncrementTick+0x148>)
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d120      	bne.n	800416e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800412c:	4b48      	ldr	r3, [pc, #288]	; (8004250 <xTaskIncrementTick+0x14c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <xTaskIncrementTick+0x48>
	__asm volatile
 8004136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800413a:	f383 8811 	msr	BASEPRI, r3
 800413e:	f3bf 8f6f 	isb	sy
 8004142:	f3bf 8f4f 	dsb	sy
 8004146:	603b      	str	r3, [r7, #0]
}
 8004148:	bf00      	nop
 800414a:	e7fe      	b.n	800414a <xTaskIncrementTick+0x46>
 800414c:	4b40      	ldr	r3, [pc, #256]	; (8004250 <xTaskIncrementTick+0x14c>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	60fb      	str	r3, [r7, #12]
 8004152:	4b40      	ldr	r3, [pc, #256]	; (8004254 <xTaskIncrementTick+0x150>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a3e      	ldr	r2, [pc, #248]	; (8004250 <xTaskIncrementTick+0x14c>)
 8004158:	6013      	str	r3, [r2, #0]
 800415a:	4a3e      	ldr	r2, [pc, #248]	; (8004254 <xTaskIncrementTick+0x150>)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6013      	str	r3, [r2, #0]
 8004160:	4b3d      	ldr	r3, [pc, #244]	; (8004258 <xTaskIncrementTick+0x154>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	3301      	adds	r3, #1
 8004166:	4a3c      	ldr	r2, [pc, #240]	; (8004258 <xTaskIncrementTick+0x154>)
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	f000 fa9f 	bl	80046ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800416e:	4b3b      	ldr	r3, [pc, #236]	; (800425c <xTaskIncrementTick+0x158>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	429a      	cmp	r2, r3
 8004176:	d348      	bcc.n	800420a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004178:	4b35      	ldr	r3, [pc, #212]	; (8004250 <xTaskIncrementTick+0x14c>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d104      	bne.n	800418c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004182:	4b36      	ldr	r3, [pc, #216]	; (800425c <xTaskIncrementTick+0x158>)
 8004184:	f04f 32ff 	mov.w	r2, #4294967295
 8004188:	601a      	str	r2, [r3, #0]
					break;
 800418a:	e03e      	b.n	800420a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800418c:	4b30      	ldr	r3, [pc, #192]	; (8004250 <xTaskIncrementTick+0x14c>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d203      	bcs.n	80041ac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80041a4:	4a2d      	ldr	r2, [pc, #180]	; (800425c <xTaskIncrementTick+0x158>)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80041aa:	e02e      	b.n	800420a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fe fd6b 	bl	8002c8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d004      	beq.n	80041c8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	3318      	adds	r3, #24
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fe fd62 	bl	8002c8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041cc:	2201      	movs	r2, #1
 80041ce:	409a      	lsls	r2, r3
 80041d0:	4b23      	ldr	r3, [pc, #140]	; (8004260 <xTaskIncrementTick+0x15c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	4a22      	ldr	r2, [pc, #136]	; (8004260 <xTaskIncrementTick+0x15c>)
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041de:	4613      	mov	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4a1f      	ldr	r2, [pc, #124]	; (8004264 <xTaskIncrementTick+0x160>)
 80041e8:	441a      	add	r2, r3
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	3304      	adds	r3, #4
 80041ee:	4619      	mov	r1, r3
 80041f0:	4610      	mov	r0, r2
 80041f2:	f7fe fcee 	bl	8002bd2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041fa:	4b1b      	ldr	r3, [pc, #108]	; (8004268 <xTaskIncrementTick+0x164>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004200:	429a      	cmp	r2, r3
 8004202:	d3b9      	bcc.n	8004178 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004204:	2301      	movs	r3, #1
 8004206:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004208:	e7b6      	b.n	8004178 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800420a:	4b17      	ldr	r3, [pc, #92]	; (8004268 <xTaskIncrementTick+0x164>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004210:	4914      	ldr	r1, [pc, #80]	; (8004264 <xTaskIncrementTick+0x160>)
 8004212:	4613      	mov	r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	440b      	add	r3, r1
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d901      	bls.n	8004226 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004222:	2301      	movs	r3, #1
 8004224:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004226:	4b11      	ldr	r3, [pc, #68]	; (800426c <xTaskIncrementTick+0x168>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d007      	beq.n	800423e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800422e:	2301      	movs	r3, #1
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	e004      	b.n	800423e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004234:	4b0e      	ldr	r3, [pc, #56]	; (8004270 <xTaskIncrementTick+0x16c>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	3301      	adds	r3, #1
 800423a:	4a0d      	ldr	r2, [pc, #52]	; (8004270 <xTaskIncrementTick+0x16c>)
 800423c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800423e:	697b      	ldr	r3, [r7, #20]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	20000410 	.word	0x20000410
 800424c:	200003ec 	.word	0x200003ec
 8004250:	200003a0 	.word	0x200003a0
 8004254:	200003a4 	.word	0x200003a4
 8004258:	20000400 	.word	0x20000400
 800425c:	20000408 	.word	0x20000408
 8004260:	200003f0 	.word	0x200003f0
 8004264:	200002ec 	.word	0x200002ec
 8004268:	200002e8 	.word	0x200002e8
 800426c:	200003fc 	.word	0x200003fc
 8004270:	200003f8 	.word	0x200003f8

08004274 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004274:	b480      	push	{r7}
 8004276:	b087      	sub	sp, #28
 8004278:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800427a:	4b27      	ldr	r3, [pc, #156]	; (8004318 <vTaskSwitchContext+0xa4>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d003      	beq.n	800428a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004282:	4b26      	ldr	r3, [pc, #152]	; (800431c <vTaskSwitchContext+0xa8>)
 8004284:	2201      	movs	r2, #1
 8004286:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004288:	e03f      	b.n	800430a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800428a:	4b24      	ldr	r3, [pc, #144]	; (800431c <vTaskSwitchContext+0xa8>)
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004290:	4b23      	ldr	r3, [pc, #140]	; (8004320 <vTaskSwitchContext+0xac>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	fab3 f383 	clz	r3, r3
 800429c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800429e:	7afb      	ldrb	r3, [r7, #11]
 80042a0:	f1c3 031f 	rsb	r3, r3, #31
 80042a4:	617b      	str	r3, [r7, #20]
 80042a6:	491f      	ldr	r1, [pc, #124]	; (8004324 <vTaskSwitchContext+0xb0>)
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	4613      	mov	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10a      	bne.n	80042d0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80042ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042be:	f383 8811 	msr	BASEPRI, r3
 80042c2:	f3bf 8f6f 	isb	sy
 80042c6:	f3bf 8f4f 	dsb	sy
 80042ca:	607b      	str	r3, [r7, #4]
}
 80042cc:	bf00      	nop
 80042ce:	e7fe      	b.n	80042ce <vTaskSwitchContext+0x5a>
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4613      	mov	r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4a12      	ldr	r2, [pc, #72]	; (8004324 <vTaskSwitchContext+0xb0>)
 80042dc:	4413      	add	r3, r2
 80042de:	613b      	str	r3, [r7, #16]
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	685a      	ldr	r2, [r3, #4]
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	605a      	str	r2, [r3, #4]
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	3308      	adds	r3, #8
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d104      	bne.n	8004300 <vTaskSwitchContext+0x8c>
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	685a      	ldr	r2, [r3, #4]
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	4a08      	ldr	r2, [pc, #32]	; (8004328 <vTaskSwitchContext+0xb4>)
 8004308:	6013      	str	r3, [r2, #0]
}
 800430a:	bf00      	nop
 800430c:	371c      	adds	r7, #28
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	20000410 	.word	0x20000410
 800431c:	200003fc 	.word	0x200003fc
 8004320:	200003f0 	.word	0x200003f0
 8004324:	200002ec 	.word	0x200002ec
 8004328:	200002e8 	.word	0x200002e8

0800432c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10a      	bne.n	8004352 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800433c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004340:	f383 8811 	msr	BASEPRI, r3
 8004344:	f3bf 8f6f 	isb	sy
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	60fb      	str	r3, [r7, #12]
}
 800434e:	bf00      	nop
 8004350:	e7fe      	b.n	8004350 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004352:	4b07      	ldr	r3, [pc, #28]	; (8004370 <vTaskPlaceOnEventList+0x44>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3318      	adds	r3, #24
 8004358:	4619      	mov	r1, r3
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7fe fc5d 	bl	8002c1a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004360:	2101      	movs	r1, #1
 8004362:	6838      	ldr	r0, [r7, #0]
 8004364:	f000 fb7e 	bl	8004a64 <prvAddCurrentTaskToDelayedList>
}
 8004368:	bf00      	nop
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	200002e8 	.word	0x200002e8

08004374 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10a      	bne.n	80043a0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800438a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	60fb      	str	r3, [r7, #12]
}
 800439c:	bf00      	nop
 800439e:	e7fe      	b.n	800439e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	3318      	adds	r3, #24
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fe fc71 	bl	8002c8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043aa:	4b1d      	ldr	r3, [pc, #116]	; (8004420 <xTaskRemoveFromEventList+0xac>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d11c      	bne.n	80043ec <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	3304      	adds	r3, #4
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fe fc68 	bl	8002c8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	2201      	movs	r2, #1
 80043c2:	409a      	lsls	r2, r3
 80043c4:	4b17      	ldr	r3, [pc, #92]	; (8004424 <xTaskRemoveFromEventList+0xb0>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	4a16      	ldr	r2, [pc, #88]	; (8004424 <xTaskRemoveFromEventList+0xb0>)
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4a13      	ldr	r2, [pc, #76]	; (8004428 <xTaskRemoveFromEventList+0xb4>)
 80043dc:	441a      	add	r2, r3
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	3304      	adds	r3, #4
 80043e2:	4619      	mov	r1, r3
 80043e4:	4610      	mov	r0, r2
 80043e6:	f7fe fbf4 	bl	8002bd2 <vListInsertEnd>
 80043ea:	e005      	b.n	80043f8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	3318      	adds	r3, #24
 80043f0:	4619      	mov	r1, r3
 80043f2:	480e      	ldr	r0, [pc, #56]	; (800442c <xTaskRemoveFromEventList+0xb8>)
 80043f4:	f7fe fbed 	bl	8002bd2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043fc:	4b0c      	ldr	r3, [pc, #48]	; (8004430 <xTaskRemoveFromEventList+0xbc>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004402:	429a      	cmp	r2, r3
 8004404:	d905      	bls.n	8004412 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004406:	2301      	movs	r3, #1
 8004408:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800440a:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <xTaskRemoveFromEventList+0xc0>)
 800440c:	2201      	movs	r2, #1
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	e001      	b.n	8004416 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004416:	697b      	ldr	r3, [r7, #20]
}
 8004418:	4618      	mov	r0, r3
 800441a:	3718      	adds	r7, #24
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	20000410 	.word	0x20000410
 8004424:	200003f0 	.word	0x200003f0
 8004428:	200002ec 	.word	0x200002ec
 800442c:	200003a8 	.word	0x200003a8
 8004430:	200002e8 	.word	0x200002e8
 8004434:	200003fc 	.word	0x200003fc

08004438 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004440:	4b06      	ldr	r3, [pc, #24]	; (800445c <vTaskInternalSetTimeOutState+0x24>)
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004448:	4b05      	ldr	r3, [pc, #20]	; (8004460 <vTaskInternalSetTimeOutState+0x28>)
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	605a      	str	r2, [r3, #4]
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	20000400 	.word	0x20000400
 8004460:	200003ec 	.word	0x200003ec

08004464 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b088      	sub	sp, #32
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10a      	bne.n	800448a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004478:	f383 8811 	msr	BASEPRI, r3
 800447c:	f3bf 8f6f 	isb	sy
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	613b      	str	r3, [r7, #16]
}
 8004486:	bf00      	nop
 8004488:	e7fe      	b.n	8004488 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d10a      	bne.n	80044a6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004494:	f383 8811 	msr	BASEPRI, r3
 8004498:	f3bf 8f6f 	isb	sy
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	60fb      	str	r3, [r7, #12]
}
 80044a2:	bf00      	nop
 80044a4:	e7fe      	b.n	80044a4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80044a6:	f000 fc6d 	bl	8004d84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80044aa:	4b1d      	ldr	r3, [pc, #116]	; (8004520 <xTaskCheckForTimeOut+0xbc>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c2:	d102      	bne.n	80044ca <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80044c4:	2300      	movs	r3, #0
 80044c6:	61fb      	str	r3, [r7, #28]
 80044c8:	e023      	b.n	8004512 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	4b15      	ldr	r3, [pc, #84]	; (8004524 <xTaskCheckForTimeOut+0xc0>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d007      	beq.n	80044e6 <xTaskCheckForTimeOut+0x82>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d302      	bcc.n	80044e6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044e0:	2301      	movs	r3, #1
 80044e2:	61fb      	str	r3, [r7, #28]
 80044e4:	e015      	b.n	8004512 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d20b      	bcs.n	8004508 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	1ad2      	subs	r2, r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f7ff ff9b 	bl	8004438 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004502:	2300      	movs	r3, #0
 8004504:	61fb      	str	r3, [r7, #28]
 8004506:	e004      	b.n	8004512 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800450e:	2301      	movs	r3, #1
 8004510:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004512:	f000 fc67 	bl	8004de4 <vPortExitCritical>

	return xReturn;
 8004516:	69fb      	ldr	r3, [r7, #28]
}
 8004518:	4618      	mov	r0, r3
 800451a:	3720      	adds	r7, #32
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	200003ec 	.word	0x200003ec
 8004524:	20000400 	.word	0x20000400

08004528 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800452c:	4b03      	ldr	r3, [pc, #12]	; (800453c <vTaskMissedYield+0x14>)
 800452e:	2201      	movs	r2, #1
 8004530:	601a      	str	r2, [r3, #0]
}
 8004532:	bf00      	nop
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	200003fc 	.word	0x200003fc

08004540 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004548:	f000 f852 	bl	80045f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800454c:	4b06      	ldr	r3, [pc, #24]	; (8004568 <prvIdleTask+0x28>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d9f9      	bls.n	8004548 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <prvIdleTask+0x2c>)
 8004556:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004564:	e7f0      	b.n	8004548 <prvIdleTask+0x8>
 8004566:	bf00      	nop
 8004568:	200002ec 	.word	0x200002ec
 800456c:	e000ed04 	.word	0xe000ed04

08004570 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004576:	2300      	movs	r3, #0
 8004578:	607b      	str	r3, [r7, #4]
 800457a:	e00c      	b.n	8004596 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4a12      	ldr	r2, [pc, #72]	; (80045d0 <prvInitialiseTaskLists+0x60>)
 8004588:	4413      	add	r3, r2
 800458a:	4618      	mov	r0, r3
 800458c:	f7fe faf4 	bl	8002b78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3301      	adds	r3, #1
 8004594:	607b      	str	r3, [r7, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b06      	cmp	r3, #6
 800459a:	d9ef      	bls.n	800457c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800459c:	480d      	ldr	r0, [pc, #52]	; (80045d4 <prvInitialiseTaskLists+0x64>)
 800459e:	f7fe faeb 	bl	8002b78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80045a2:	480d      	ldr	r0, [pc, #52]	; (80045d8 <prvInitialiseTaskLists+0x68>)
 80045a4:	f7fe fae8 	bl	8002b78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80045a8:	480c      	ldr	r0, [pc, #48]	; (80045dc <prvInitialiseTaskLists+0x6c>)
 80045aa:	f7fe fae5 	bl	8002b78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80045ae:	480c      	ldr	r0, [pc, #48]	; (80045e0 <prvInitialiseTaskLists+0x70>)
 80045b0:	f7fe fae2 	bl	8002b78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80045b4:	480b      	ldr	r0, [pc, #44]	; (80045e4 <prvInitialiseTaskLists+0x74>)
 80045b6:	f7fe fadf 	bl	8002b78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <prvInitialiseTaskLists+0x78>)
 80045bc:	4a05      	ldr	r2, [pc, #20]	; (80045d4 <prvInitialiseTaskLists+0x64>)
 80045be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045c0:	4b0a      	ldr	r3, [pc, #40]	; (80045ec <prvInitialiseTaskLists+0x7c>)
 80045c2:	4a05      	ldr	r2, [pc, #20]	; (80045d8 <prvInitialiseTaskLists+0x68>)
 80045c4:	601a      	str	r2, [r3, #0]
}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	200002ec 	.word	0x200002ec
 80045d4:	20000378 	.word	0x20000378
 80045d8:	2000038c 	.word	0x2000038c
 80045dc:	200003a8 	.word	0x200003a8
 80045e0:	200003bc 	.word	0x200003bc
 80045e4:	200003d4 	.word	0x200003d4
 80045e8:	200003a0 	.word	0x200003a0
 80045ec:	200003a4 	.word	0x200003a4

080045f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045f6:	e019      	b.n	800462c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045f8:	f000 fbc4 	bl	8004d84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045fc:	4b10      	ldr	r3, [pc, #64]	; (8004640 <prvCheckTasksWaitingTermination+0x50>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	4618      	mov	r0, r3
 800460a:	f7fe fb3f 	bl	8002c8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800460e:	4b0d      	ldr	r3, [pc, #52]	; (8004644 <prvCheckTasksWaitingTermination+0x54>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	3b01      	subs	r3, #1
 8004614:	4a0b      	ldr	r2, [pc, #44]	; (8004644 <prvCheckTasksWaitingTermination+0x54>)
 8004616:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004618:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <prvCheckTasksWaitingTermination+0x58>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	3b01      	subs	r3, #1
 800461e:	4a0a      	ldr	r2, [pc, #40]	; (8004648 <prvCheckTasksWaitingTermination+0x58>)
 8004620:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004622:	f000 fbdf 	bl	8004de4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f810 	bl	800464c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <prvCheckTasksWaitingTermination+0x58>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e1      	bne.n	80045f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	200003bc 	.word	0x200003bc
 8004644:	200003e8 	.word	0x200003e8
 8004648:	200003d0 	.word	0x200003d0

0800464c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800465a:	2b00      	cmp	r3, #0
 800465c:	d108      	bne.n	8004670 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fd7c 	bl	8005160 <vPortFree>
				vPortFree( pxTCB );
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 fd79 	bl	8005160 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800466e:	e018      	b.n	80046a2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004676:	2b01      	cmp	r3, #1
 8004678:	d103      	bne.n	8004682 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 fd70 	bl	8005160 <vPortFree>
	}
 8004680:	e00f      	b.n	80046a2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004688:	2b02      	cmp	r3, #2
 800468a:	d00a      	beq.n	80046a2 <prvDeleteTCB+0x56>
	__asm volatile
 800468c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004690:	f383 8811 	msr	BASEPRI, r3
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	f3bf 8f4f 	dsb	sy
 800469c:	60fb      	str	r3, [r7, #12]
}
 800469e:	bf00      	nop
 80046a0:	e7fe      	b.n	80046a0 <prvDeleteTCB+0x54>
	}
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
	...

080046ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046b2:	4b0c      	ldr	r3, [pc, #48]	; (80046e4 <prvResetNextTaskUnblockTime+0x38>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d104      	bne.n	80046c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046bc:	4b0a      	ldr	r3, [pc, #40]	; (80046e8 <prvResetNextTaskUnblockTime+0x3c>)
 80046be:	f04f 32ff 	mov.w	r2, #4294967295
 80046c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046c4:	e008      	b.n	80046d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046c6:	4b07      	ldr	r3, [pc, #28]	; (80046e4 <prvResetNextTaskUnblockTime+0x38>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	4a04      	ldr	r2, [pc, #16]	; (80046e8 <prvResetNextTaskUnblockTime+0x3c>)
 80046d6:	6013      	str	r3, [r2, #0]
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	200003a0 	.word	0x200003a0
 80046e8:	20000408 	.word	0x20000408

080046ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046f2:	4b0b      	ldr	r3, [pc, #44]	; (8004720 <xTaskGetSchedulerState+0x34>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d102      	bne.n	8004700 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046fa:	2301      	movs	r3, #1
 80046fc:	607b      	str	r3, [r7, #4]
 80046fe:	e008      	b.n	8004712 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004700:	4b08      	ldr	r3, [pc, #32]	; (8004724 <xTaskGetSchedulerState+0x38>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d102      	bne.n	800470e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004708:	2302      	movs	r3, #2
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	e001      	b.n	8004712 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800470e:	2300      	movs	r3, #0
 8004710:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004712:	687b      	ldr	r3, [r7, #4]
	}
 8004714:	4618      	mov	r0, r3
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	200003f4 	.word	0x200003f4
 8004724:	20000410 	.word	0x20000410

08004728 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004734:	2300      	movs	r3, #0
 8004736:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d05e      	beq.n	80047fc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004742:	4b31      	ldr	r3, [pc, #196]	; (8004808 <xTaskPriorityInherit+0xe0>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	429a      	cmp	r2, r3
 800474a:	d24e      	bcs.n	80047ea <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	2b00      	cmp	r3, #0
 8004752:	db06      	blt.n	8004762 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004754:	4b2c      	ldr	r3, [pc, #176]	; (8004808 <xTaskPriorityInherit+0xe0>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	f1c3 0207 	rsb	r2, r3, #7
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	6959      	ldr	r1, [r3, #20]
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800476a:	4613      	mov	r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	4413      	add	r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	4a26      	ldr	r2, [pc, #152]	; (800480c <xTaskPriorityInherit+0xe4>)
 8004774:	4413      	add	r3, r2
 8004776:	4299      	cmp	r1, r3
 8004778:	d12f      	bne.n	80047da <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	3304      	adds	r3, #4
 800477e:	4618      	mov	r0, r3
 8004780:	f7fe fa84 	bl	8002c8c <uxListRemove>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10a      	bne.n	80047a0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478e:	2201      	movs	r2, #1
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	43da      	mvns	r2, r3
 8004796:	4b1e      	ldr	r3, [pc, #120]	; (8004810 <xTaskPriorityInherit+0xe8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4013      	ands	r3, r2
 800479c:	4a1c      	ldr	r2, [pc, #112]	; (8004810 <xTaskPriorityInherit+0xe8>)
 800479e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80047a0:	4b19      	ldr	r3, [pc, #100]	; (8004808 <xTaskPriorityInherit+0xe0>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	2201      	movs	r2, #1
 80047b0:	409a      	lsls	r2, r3
 80047b2:	4b17      	ldr	r3, [pc, #92]	; (8004810 <xTaskPriorityInherit+0xe8>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	4a15      	ldr	r2, [pc, #84]	; (8004810 <xTaskPriorityInherit+0xe8>)
 80047ba:	6013      	str	r3, [r2, #0]
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	4a10      	ldr	r2, [pc, #64]	; (800480c <xTaskPriorityInherit+0xe4>)
 80047ca:	441a      	add	r2, r3
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	3304      	adds	r3, #4
 80047d0:	4619      	mov	r1, r3
 80047d2:	4610      	mov	r0, r2
 80047d4:	f7fe f9fd 	bl	8002bd2 <vListInsertEnd>
 80047d8:	e004      	b.n	80047e4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80047da:	4b0b      	ldr	r3, [pc, #44]	; (8004808 <xTaskPriorityInherit+0xe0>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80047e4:	2301      	movs	r3, #1
 80047e6:	60fb      	str	r3, [r7, #12]
 80047e8:	e008      	b.n	80047fc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047ee:	4b06      	ldr	r3, [pc, #24]	; (8004808 <xTaskPriorityInherit+0xe0>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d201      	bcs.n	80047fc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80047f8:	2301      	movs	r3, #1
 80047fa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047fc:	68fb      	ldr	r3, [r7, #12]
	}
 80047fe:	4618      	mov	r0, r3
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	200002e8 	.word	0x200002e8
 800480c:	200002ec 	.word	0x200002ec
 8004810:	200003f0 	.word	0x200003f0

08004814 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004820:	2300      	movs	r3, #0
 8004822:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d06e      	beq.n	8004908 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800482a:	4b3a      	ldr	r3, [pc, #232]	; (8004914 <xTaskPriorityDisinherit+0x100>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	429a      	cmp	r2, r3
 8004832:	d00a      	beq.n	800484a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004838:	f383 8811 	msr	BASEPRI, r3
 800483c:	f3bf 8f6f 	isb	sy
 8004840:	f3bf 8f4f 	dsb	sy
 8004844:	60fb      	str	r3, [r7, #12]
}
 8004846:	bf00      	nop
 8004848:	e7fe      	b.n	8004848 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10a      	bne.n	8004868 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004856:	f383 8811 	msr	BASEPRI, r3
 800485a:	f3bf 8f6f 	isb	sy
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	60bb      	str	r3, [r7, #8]
}
 8004864:	bf00      	nop
 8004866:	e7fe      	b.n	8004866 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800486c:	1e5a      	subs	r2, r3, #1
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487a:	429a      	cmp	r2, r3
 800487c:	d044      	beq.n	8004908 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004882:	2b00      	cmp	r3, #0
 8004884:	d140      	bne.n	8004908 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	3304      	adds	r3, #4
 800488a:	4618      	mov	r0, r3
 800488c:	f7fe f9fe 	bl	8002c8c <uxListRemove>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d115      	bne.n	80048c2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800489a:	491f      	ldr	r1, [pc, #124]	; (8004918 <xTaskPriorityDisinherit+0x104>)
 800489c:	4613      	mov	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	440b      	add	r3, r1
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d10a      	bne.n	80048c2 <xTaskPriorityDisinherit+0xae>
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b0:	2201      	movs	r2, #1
 80048b2:	fa02 f303 	lsl.w	r3, r2, r3
 80048b6:	43da      	mvns	r2, r3
 80048b8:	4b18      	ldr	r3, [pc, #96]	; (800491c <xTaskPriorityDisinherit+0x108>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4013      	ands	r3, r2
 80048be:	4a17      	ldr	r2, [pc, #92]	; (800491c <xTaskPriorityDisinherit+0x108>)
 80048c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ce:	f1c3 0207 	rsb	r2, r3, #7
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048da:	2201      	movs	r2, #1
 80048dc:	409a      	lsls	r2, r3
 80048de:	4b0f      	ldr	r3, [pc, #60]	; (800491c <xTaskPriorityDisinherit+0x108>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	4a0d      	ldr	r2, [pc, #52]	; (800491c <xTaskPriorityDisinherit+0x108>)
 80048e6:	6013      	str	r3, [r2, #0]
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4a08      	ldr	r2, [pc, #32]	; (8004918 <xTaskPriorityDisinherit+0x104>)
 80048f6:	441a      	add	r2, r3
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	3304      	adds	r3, #4
 80048fc:	4619      	mov	r1, r3
 80048fe:	4610      	mov	r0, r2
 8004900:	f7fe f967 	bl	8002bd2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004904:	2301      	movs	r3, #1
 8004906:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004908:	697b      	ldr	r3, [r7, #20]
	}
 800490a:	4618      	mov	r0, r3
 800490c:	3718      	adds	r7, #24
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	200002e8 	.word	0x200002e8
 8004918:	200002ec 	.word	0x200002ec
 800491c:	200003f0 	.word	0x200003f0

08004920 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004920:	b580      	push	{r7, lr}
 8004922:	b088      	sub	sp, #32
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800492e:	2301      	movs	r3, #1
 8004930:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d077      	beq.n	8004a28 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10a      	bne.n	8004956 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	60fb      	str	r3, [r7, #12]
}
 8004952:	bf00      	nop
 8004954:	e7fe      	b.n	8004954 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495a:	683a      	ldr	r2, [r7, #0]
 800495c:	429a      	cmp	r2, r3
 800495e:	d902      	bls.n	8004966 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	61fb      	str	r3, [r7, #28]
 8004964:	e002      	b.n	800496c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800496a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004970:	69fa      	ldr	r2, [r7, #28]
 8004972:	429a      	cmp	r2, r3
 8004974:	d058      	beq.n	8004a28 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	429a      	cmp	r2, r3
 800497e:	d153      	bne.n	8004a28 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004980:	4b2b      	ldr	r3, [pc, #172]	; (8004a30 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	429a      	cmp	r2, r3
 8004988:	d10a      	bne.n	80049a0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800498a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498e:	f383 8811 	msr	BASEPRI, r3
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	60bb      	str	r3, [r7, #8]
}
 800499c:	bf00      	nop
 800499e:	e7fe      	b.n	800499e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	69fa      	ldr	r2, [r7, #28]
 80049aa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	db04      	blt.n	80049be <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	f1c3 0207 	rsb	r2, r3, #7
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	6959      	ldr	r1, [r3, #20]
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	4613      	mov	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	4a19      	ldr	r2, [pc, #100]	; (8004a34 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80049ce:	4413      	add	r3, r2
 80049d0:	4299      	cmp	r1, r3
 80049d2:	d129      	bne.n	8004a28 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	3304      	adds	r3, #4
 80049d8:	4618      	mov	r0, r3
 80049da:	f7fe f957 	bl	8002c8c <uxListRemove>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10a      	bne.n	80049fa <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e8:	2201      	movs	r2, #1
 80049ea:	fa02 f303 	lsl.w	r3, r2, r3
 80049ee:	43da      	mvns	r2, r3
 80049f0:	4b11      	ldr	r3, [pc, #68]	; (8004a38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4013      	ands	r3, r2
 80049f6:	4a10      	ldr	r2, [pc, #64]	; (8004a38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80049f8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	2201      	movs	r2, #1
 8004a00:	409a      	lsls	r2, r3
 8004a02:	4b0d      	ldr	r3, [pc, #52]	; (8004a38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	4a0b      	ldr	r2, [pc, #44]	; (8004a38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4a06      	ldr	r2, [pc, #24]	; (8004a34 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004a1a:	441a      	add	r2, r3
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	3304      	adds	r3, #4
 8004a20:	4619      	mov	r1, r3
 8004a22:	4610      	mov	r0, r2
 8004a24:	f7fe f8d5 	bl	8002bd2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004a28:	bf00      	nop
 8004a2a:	3720      	adds	r7, #32
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	200002e8 	.word	0x200002e8
 8004a34:	200002ec 	.word	0x200002ec
 8004a38:	200003f0 	.word	0x200003f0

08004a3c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004a40:	4b07      	ldr	r3, [pc, #28]	; (8004a60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d004      	beq.n	8004a52 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004a48:	4b05      	ldr	r3, [pc, #20]	; (8004a60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a4e:	3201      	adds	r2, #1
 8004a50:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8004a52:	4b03      	ldr	r3, [pc, #12]	; (8004a60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a54:	681b      	ldr	r3, [r3, #0]
	}
 8004a56:	4618      	mov	r0, r3
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	200002e8 	.word	0x200002e8

08004a64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004a6e:	4b29      	ldr	r3, [pc, #164]	; (8004b14 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a74:	4b28      	ldr	r3, [pc, #160]	; (8004b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	3304      	adds	r3, #4
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fe f906 	bl	8002c8c <uxListRemove>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d10b      	bne.n	8004a9e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004a86:	4b24      	ldr	r3, [pc, #144]	; (8004b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	43da      	mvns	r2, r3
 8004a94:	4b21      	ldr	r3, [pc, #132]	; (8004b1c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	4a20      	ldr	r2, [pc, #128]	; (8004b1c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004a9c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa4:	d10a      	bne.n	8004abc <prvAddCurrentTaskToDelayedList+0x58>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d007      	beq.n	8004abc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004aac:	4b1a      	ldr	r3, [pc, #104]	; (8004b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3304      	adds	r3, #4
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	481a      	ldr	r0, [pc, #104]	; (8004b20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004ab6:	f7fe f88c 	bl	8002bd2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004aba:	e026      	b.n	8004b0a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ac4:	4b14      	ldr	r3, [pc, #80]	; (8004b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d209      	bcs.n	8004ae8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ad4:	4b13      	ldr	r3, [pc, #76]	; (8004b24 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	4b0f      	ldr	r3, [pc, #60]	; (8004b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	3304      	adds	r3, #4
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	f7fe f89a 	bl	8002c1a <vListInsert>
}
 8004ae6:	e010      	b.n	8004b0a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ae8:	4b0f      	ldr	r3, [pc, #60]	; (8004b28 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	4b0a      	ldr	r3, [pc, #40]	; (8004b18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	3304      	adds	r3, #4
 8004af2:	4619      	mov	r1, r3
 8004af4:	4610      	mov	r0, r2
 8004af6:	f7fe f890 	bl	8002c1a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004afa:	4b0c      	ldr	r3, [pc, #48]	; (8004b2c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d202      	bcs.n	8004b0a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004b04:	4a09      	ldr	r2, [pc, #36]	; (8004b2c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	6013      	str	r3, [r2, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	3710      	adds	r7, #16
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	200003ec 	.word	0x200003ec
 8004b18:	200002e8 	.word	0x200002e8
 8004b1c:	200003f0 	.word	0x200003f0
 8004b20:	200003d4 	.word	0x200003d4
 8004b24:	200003a4 	.word	0x200003a4
 8004b28:	200003a0 	.word	0x200003a0
 8004b2c:	20000408 	.word	0x20000408

08004b30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	3b04      	subs	r3, #4
 8004b40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	3b04      	subs	r3, #4
 8004b4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f023 0201 	bic.w	r2, r3, #1
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	3b04      	subs	r3, #4
 8004b5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b60:	4a0c      	ldr	r2, [pc, #48]	; (8004b94 <pxPortInitialiseStack+0x64>)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	3b14      	subs	r3, #20
 8004b6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	3b04      	subs	r3, #4
 8004b76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f06f 0202 	mvn.w	r2, #2
 8004b7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	3b20      	subs	r3, #32
 8004b84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b86:	68fb      	ldr	r3, [r7, #12]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr
 8004b94:	08004b99 	.word	0x08004b99

08004b98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ba2:	4b12      	ldr	r3, [pc, #72]	; (8004bec <prvTaskExitError+0x54>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004baa:	d00a      	beq.n	8004bc2 <prvTaskExitError+0x2a>
	__asm volatile
 8004bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb0:	f383 8811 	msr	BASEPRI, r3
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	60fb      	str	r3, [r7, #12]
}
 8004bbe:	bf00      	nop
 8004bc0:	e7fe      	b.n	8004bc0 <prvTaskExitError+0x28>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	60bb      	str	r3, [r7, #8]
}
 8004bd4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004bd6:	bf00      	nop
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d0fc      	beq.n	8004bd8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004bde:	bf00      	nop
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	2000000c 	.word	0x2000000c

08004bf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004bf0:	4b07      	ldr	r3, [pc, #28]	; (8004c10 <pxCurrentTCBConst2>)
 8004bf2:	6819      	ldr	r1, [r3, #0]
 8004bf4:	6808      	ldr	r0, [r1, #0]
 8004bf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bfa:	f380 8809 	msr	PSP, r0
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f04f 0000 	mov.w	r0, #0
 8004c06:	f380 8811 	msr	BASEPRI, r0
 8004c0a:	4770      	bx	lr
 8004c0c:	f3af 8000 	nop.w

08004c10 <pxCurrentTCBConst2>:
 8004c10:	200002e8 	.word	0x200002e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop

08004c18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c18:	4808      	ldr	r0, [pc, #32]	; (8004c3c <prvPortStartFirstTask+0x24>)
 8004c1a:	6800      	ldr	r0, [r0, #0]
 8004c1c:	6800      	ldr	r0, [r0, #0]
 8004c1e:	f380 8808 	msr	MSP, r0
 8004c22:	f04f 0000 	mov.w	r0, #0
 8004c26:	f380 8814 	msr	CONTROL, r0
 8004c2a:	b662      	cpsie	i
 8004c2c:	b661      	cpsie	f
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	f3bf 8f6f 	isb	sy
 8004c36:	df00      	svc	0
 8004c38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c3a:	bf00      	nop
 8004c3c:	e000ed08 	.word	0xe000ed08

08004c40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004c46:	4b46      	ldr	r3, [pc, #280]	; (8004d60 <xPortStartScheduler+0x120>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a46      	ldr	r2, [pc, #280]	; (8004d64 <xPortStartScheduler+0x124>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d10a      	bne.n	8004c66 <xPortStartScheduler+0x26>
	__asm volatile
 8004c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c54:	f383 8811 	msr	BASEPRI, r3
 8004c58:	f3bf 8f6f 	isb	sy
 8004c5c:	f3bf 8f4f 	dsb	sy
 8004c60:	613b      	str	r3, [r7, #16]
}
 8004c62:	bf00      	nop
 8004c64:	e7fe      	b.n	8004c64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004c66:	4b3e      	ldr	r3, [pc, #248]	; (8004d60 <xPortStartScheduler+0x120>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a3f      	ldr	r2, [pc, #252]	; (8004d68 <xPortStartScheduler+0x128>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d10a      	bne.n	8004c86 <xPortStartScheduler+0x46>
	__asm volatile
 8004c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	60fb      	str	r3, [r7, #12]
}
 8004c82:	bf00      	nop
 8004c84:	e7fe      	b.n	8004c84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c86:	4b39      	ldr	r3, [pc, #228]	; (8004d6c <xPortStartScheduler+0x12c>)
 8004c88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	22ff      	movs	r2, #255	; 0xff
 8004c96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ca0:	78fb      	ldrb	r3, [r7, #3]
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004ca8:	b2da      	uxtb	r2, r3
 8004caa:	4b31      	ldr	r3, [pc, #196]	; (8004d70 <xPortStartScheduler+0x130>)
 8004cac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004cae:	4b31      	ldr	r3, [pc, #196]	; (8004d74 <xPortStartScheduler+0x134>)
 8004cb0:	2207      	movs	r2, #7
 8004cb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004cb4:	e009      	b.n	8004cca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004cb6:	4b2f      	ldr	r3, [pc, #188]	; (8004d74 <xPortStartScheduler+0x134>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	4a2d      	ldr	r2, [pc, #180]	; (8004d74 <xPortStartScheduler+0x134>)
 8004cbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004cc0:	78fb      	ldrb	r3, [r7, #3]
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004cca:	78fb      	ldrb	r3, [r7, #3]
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd2:	2b80      	cmp	r3, #128	; 0x80
 8004cd4:	d0ef      	beq.n	8004cb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004cd6:	4b27      	ldr	r3, [pc, #156]	; (8004d74 <xPortStartScheduler+0x134>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f1c3 0307 	rsb	r3, r3, #7
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	d00a      	beq.n	8004cf8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	60bb      	str	r3, [r7, #8]
}
 8004cf4:	bf00      	nop
 8004cf6:	e7fe      	b.n	8004cf6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004cf8:	4b1e      	ldr	r3, [pc, #120]	; (8004d74 <xPortStartScheduler+0x134>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	021b      	lsls	r3, r3, #8
 8004cfe:	4a1d      	ldr	r2, [pc, #116]	; (8004d74 <xPortStartScheduler+0x134>)
 8004d00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004d02:	4b1c      	ldr	r3, [pc, #112]	; (8004d74 <xPortStartScheduler+0x134>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004d0a:	4a1a      	ldr	r2, [pc, #104]	; (8004d74 <xPortStartScheduler+0x134>)
 8004d0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004d16:	4b18      	ldr	r3, [pc, #96]	; (8004d78 <xPortStartScheduler+0x138>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a17      	ldr	r2, [pc, #92]	; (8004d78 <xPortStartScheduler+0x138>)
 8004d1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004d22:	4b15      	ldr	r3, [pc, #84]	; (8004d78 <xPortStartScheduler+0x138>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a14      	ldr	r2, [pc, #80]	; (8004d78 <xPortStartScheduler+0x138>)
 8004d28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004d2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004d2e:	f000 f8dd 	bl	8004eec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004d32:	4b12      	ldr	r3, [pc, #72]	; (8004d7c <xPortStartScheduler+0x13c>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004d38:	f000 f8fc 	bl	8004f34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004d3c:	4b10      	ldr	r3, [pc, #64]	; (8004d80 <xPortStartScheduler+0x140>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a0f      	ldr	r2, [pc, #60]	; (8004d80 <xPortStartScheduler+0x140>)
 8004d42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004d46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004d48:	f7ff ff66 	bl	8004c18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004d4c:	f7ff fa92 	bl	8004274 <vTaskSwitchContext>
	prvTaskExitError();
 8004d50:	f7ff ff22 	bl	8004b98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3718      	adds	r7, #24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	e000ed00 	.word	0xe000ed00
 8004d64:	410fc271 	.word	0x410fc271
 8004d68:	410fc270 	.word	0x410fc270
 8004d6c:	e000e400 	.word	0xe000e400
 8004d70:	20000414 	.word	0x20000414
 8004d74:	20000418 	.word	0x20000418
 8004d78:	e000ed20 	.word	0xe000ed20
 8004d7c:	2000000c 	.word	0x2000000c
 8004d80:	e000ef34 	.word	0xe000ef34

08004d84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
	__asm volatile
 8004d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d8e:	f383 8811 	msr	BASEPRI, r3
 8004d92:	f3bf 8f6f 	isb	sy
 8004d96:	f3bf 8f4f 	dsb	sy
 8004d9a:	607b      	str	r3, [r7, #4]
}
 8004d9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d9e:	4b0f      	ldr	r3, [pc, #60]	; (8004ddc <vPortEnterCritical+0x58>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	3301      	adds	r3, #1
 8004da4:	4a0d      	ldr	r2, [pc, #52]	; (8004ddc <vPortEnterCritical+0x58>)
 8004da6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004da8:	4b0c      	ldr	r3, [pc, #48]	; (8004ddc <vPortEnterCritical+0x58>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d10f      	bne.n	8004dd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004db0:	4b0b      	ldr	r3, [pc, #44]	; (8004de0 <vPortEnterCritical+0x5c>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00a      	beq.n	8004dd0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dbe:	f383 8811 	msr	BASEPRI, r3
 8004dc2:	f3bf 8f6f 	isb	sy
 8004dc6:	f3bf 8f4f 	dsb	sy
 8004dca:	603b      	str	r3, [r7, #0]
}
 8004dcc:	bf00      	nop
 8004dce:	e7fe      	b.n	8004dce <vPortEnterCritical+0x4a>
	}
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	2000000c 	.word	0x2000000c
 8004de0:	e000ed04 	.word	0xe000ed04

08004de4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004dea:	4b12      	ldr	r3, [pc, #72]	; (8004e34 <vPortExitCritical+0x50>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10a      	bne.n	8004e08 <vPortExitCritical+0x24>
	__asm volatile
 8004df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df6:	f383 8811 	msr	BASEPRI, r3
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	607b      	str	r3, [r7, #4]
}
 8004e04:	bf00      	nop
 8004e06:	e7fe      	b.n	8004e06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004e08:	4b0a      	ldr	r3, [pc, #40]	; (8004e34 <vPortExitCritical+0x50>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	4a09      	ldr	r2, [pc, #36]	; (8004e34 <vPortExitCritical+0x50>)
 8004e10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004e12:	4b08      	ldr	r3, [pc, #32]	; (8004e34 <vPortExitCritical+0x50>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d105      	bne.n	8004e26 <vPortExitCritical+0x42>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	f383 8811 	msr	BASEPRI, r3
}
 8004e24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004e26:	bf00      	nop
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	2000000c 	.word	0x2000000c
	...

08004e40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004e40:	f3ef 8009 	mrs	r0, PSP
 8004e44:	f3bf 8f6f 	isb	sy
 8004e48:	4b15      	ldr	r3, [pc, #84]	; (8004ea0 <pxCurrentTCBConst>)
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	f01e 0f10 	tst.w	lr, #16
 8004e50:	bf08      	it	eq
 8004e52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004e56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e5a:	6010      	str	r0, [r2, #0]
 8004e5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004e60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004e64:	f380 8811 	msr	BASEPRI, r0
 8004e68:	f3bf 8f4f 	dsb	sy
 8004e6c:	f3bf 8f6f 	isb	sy
 8004e70:	f7ff fa00 	bl	8004274 <vTaskSwitchContext>
 8004e74:	f04f 0000 	mov.w	r0, #0
 8004e78:	f380 8811 	msr	BASEPRI, r0
 8004e7c:	bc09      	pop	{r0, r3}
 8004e7e:	6819      	ldr	r1, [r3, #0]
 8004e80:	6808      	ldr	r0, [r1, #0]
 8004e82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e86:	f01e 0f10 	tst.w	lr, #16
 8004e8a:	bf08      	it	eq
 8004e8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e90:	f380 8809 	msr	PSP, r0
 8004e94:	f3bf 8f6f 	isb	sy
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	f3af 8000 	nop.w

08004ea0 <pxCurrentTCBConst>:
 8004ea0:	200002e8 	.word	0x200002e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop

08004ea8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
	__asm volatile
 8004eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb2:	f383 8811 	msr	BASEPRI, r3
 8004eb6:	f3bf 8f6f 	isb	sy
 8004eba:	f3bf 8f4f 	dsb	sy
 8004ebe:	607b      	str	r3, [r7, #4]
}
 8004ec0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004ec2:	f7ff f91f 	bl	8004104 <xTaskIncrementTick>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004ecc:	4b06      	ldr	r3, [pc, #24]	; (8004ee8 <SysTick_Handler+0x40>)
 8004ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	f383 8811 	msr	BASEPRI, r3
}
 8004ede:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ee0:	bf00      	nop
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	e000ed04 	.word	0xe000ed04

08004eec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ef0:	4b0b      	ldr	r3, [pc, #44]	; (8004f20 <vPortSetupTimerInterrupt+0x34>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ef6:	4b0b      	ldr	r3, [pc, #44]	; (8004f24 <vPortSetupTimerInterrupt+0x38>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004efc:	4b0a      	ldr	r3, [pc, #40]	; (8004f28 <vPortSetupTimerInterrupt+0x3c>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a0a      	ldr	r2, [pc, #40]	; (8004f2c <vPortSetupTimerInterrupt+0x40>)
 8004f02:	fba2 2303 	umull	r2, r3, r2, r3
 8004f06:	099b      	lsrs	r3, r3, #6
 8004f08:	4a09      	ldr	r2, [pc, #36]	; (8004f30 <vPortSetupTimerInterrupt+0x44>)
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004f0e:	4b04      	ldr	r3, [pc, #16]	; (8004f20 <vPortSetupTimerInterrupt+0x34>)
 8004f10:	2207      	movs	r2, #7
 8004f12:	601a      	str	r2, [r3, #0]
}
 8004f14:	bf00      	nop
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	e000e010 	.word	0xe000e010
 8004f24:	e000e018 	.word	0xe000e018
 8004f28:	20000000 	.word	0x20000000
 8004f2c:	10624dd3 	.word	0x10624dd3
 8004f30:	e000e014 	.word	0xe000e014

08004f34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004f34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004f44 <vPortEnableVFP+0x10>
 8004f38:	6801      	ldr	r1, [r0, #0]
 8004f3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004f3e:	6001      	str	r1, [r0, #0]
 8004f40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004f42:	bf00      	nop
 8004f44:	e000ed88 	.word	0xe000ed88

08004f48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f4e:	f3ef 8305 	mrs	r3, IPSR
 8004f52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b0f      	cmp	r3, #15
 8004f58:	d914      	bls.n	8004f84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f5a:	4a17      	ldr	r2, [pc, #92]	; (8004fb8 <vPortValidateInterruptPriority+0x70>)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	4413      	add	r3, r2
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f64:	4b15      	ldr	r3, [pc, #84]	; (8004fbc <vPortValidateInterruptPriority+0x74>)
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	7afa      	ldrb	r2, [r7, #11]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d20a      	bcs.n	8004f84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	607b      	str	r3, [r7, #4]
}
 8004f80:	bf00      	nop
 8004f82:	e7fe      	b.n	8004f82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f84:	4b0e      	ldr	r3, [pc, #56]	; (8004fc0 <vPortValidateInterruptPriority+0x78>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f8c:	4b0d      	ldr	r3, [pc, #52]	; (8004fc4 <vPortValidateInterruptPriority+0x7c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d90a      	bls.n	8004faa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f98:	f383 8811 	msr	BASEPRI, r3
 8004f9c:	f3bf 8f6f 	isb	sy
 8004fa0:	f3bf 8f4f 	dsb	sy
 8004fa4:	603b      	str	r3, [r7, #0]
}
 8004fa6:	bf00      	nop
 8004fa8:	e7fe      	b.n	8004fa8 <vPortValidateInterruptPriority+0x60>
	}
 8004faa:	bf00      	nop
 8004fac:	3714      	adds	r7, #20
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	e000e3f0 	.word	0xe000e3f0
 8004fbc:	20000414 	.word	0x20000414
 8004fc0:	e000ed0c 	.word	0xe000ed0c
 8004fc4:	20000418 	.word	0x20000418

08004fc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08a      	sub	sp, #40	; 0x28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004fd4:	f7fe ffec 	bl	8003fb0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004fd8:	4b5b      	ldr	r3, [pc, #364]	; (8005148 <pvPortMalloc+0x180>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d101      	bne.n	8004fe4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004fe0:	f000 f920 	bl	8005224 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004fe4:	4b59      	ldr	r3, [pc, #356]	; (800514c <pvPortMalloc+0x184>)
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4013      	ands	r3, r2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f040 8093 	bne.w	8005118 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d01d      	beq.n	8005034 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004ff8:	2208      	movs	r2, #8
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	2b00      	cmp	r3, #0
 8005008:	d014      	beq.n	8005034 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f023 0307 	bic.w	r3, r3, #7
 8005010:	3308      	adds	r3, #8
 8005012:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00a      	beq.n	8005034 <pvPortMalloc+0x6c>
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	617b      	str	r3, [r7, #20]
}
 8005030:	bf00      	nop
 8005032:	e7fe      	b.n	8005032 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d06e      	beq.n	8005118 <pvPortMalloc+0x150>
 800503a:	4b45      	ldr	r3, [pc, #276]	; (8005150 <pvPortMalloc+0x188>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	429a      	cmp	r2, r3
 8005042:	d869      	bhi.n	8005118 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005044:	4b43      	ldr	r3, [pc, #268]	; (8005154 <pvPortMalloc+0x18c>)
 8005046:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005048:	4b42      	ldr	r3, [pc, #264]	; (8005154 <pvPortMalloc+0x18c>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800504e:	e004      	b.n	800505a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800505a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	429a      	cmp	r2, r3
 8005062:	d903      	bls.n	800506c <pvPortMalloc+0xa4>
 8005064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1f1      	bne.n	8005050 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800506c:	4b36      	ldr	r3, [pc, #216]	; (8005148 <pvPortMalloc+0x180>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005072:	429a      	cmp	r2, r3
 8005074:	d050      	beq.n	8005118 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005076:	6a3b      	ldr	r3, [r7, #32]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2208      	movs	r2, #8
 800507c:	4413      	add	r3, r2
 800507e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	1ad2      	subs	r2, r2, r3
 8005090:	2308      	movs	r3, #8
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	429a      	cmp	r2, r3
 8005096:	d91f      	bls.n	80050d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4413      	add	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	f003 0307 	and.w	r3, r3, #7
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00a      	beq.n	80050c0 <pvPortMalloc+0xf8>
	__asm volatile
 80050aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ae:	f383 8811 	msr	BASEPRI, r3
 80050b2:	f3bf 8f6f 	isb	sy
 80050b6:	f3bf 8f4f 	dsb	sy
 80050ba:	613b      	str	r3, [r7, #16]
}
 80050bc:	bf00      	nop
 80050be:	e7fe      	b.n	80050be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80050c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	1ad2      	subs	r2, r2, r3
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80050cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80050d2:	69b8      	ldr	r0, [r7, #24]
 80050d4:	f000 f908 	bl	80052e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80050d8:	4b1d      	ldr	r3, [pc, #116]	; (8005150 <pvPortMalloc+0x188>)
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	4a1b      	ldr	r2, [pc, #108]	; (8005150 <pvPortMalloc+0x188>)
 80050e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80050e6:	4b1a      	ldr	r3, [pc, #104]	; (8005150 <pvPortMalloc+0x188>)
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	4b1b      	ldr	r3, [pc, #108]	; (8005158 <pvPortMalloc+0x190>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d203      	bcs.n	80050fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80050f2:	4b17      	ldr	r3, [pc, #92]	; (8005150 <pvPortMalloc+0x188>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a18      	ldr	r2, [pc, #96]	; (8005158 <pvPortMalloc+0x190>)
 80050f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80050fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	4b13      	ldr	r3, [pc, #76]	; (800514c <pvPortMalloc+0x184>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	431a      	orrs	r2, r3
 8005104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005106:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800510e:	4b13      	ldr	r3, [pc, #76]	; (800515c <pvPortMalloc+0x194>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3301      	adds	r3, #1
 8005114:	4a11      	ldr	r2, [pc, #68]	; (800515c <pvPortMalloc+0x194>)
 8005116:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005118:	f7fe ff58 	bl	8003fcc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00a      	beq.n	800513c <pvPortMalloc+0x174>
	__asm volatile
 8005126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800512a:	f383 8811 	msr	BASEPRI, r3
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	f3bf 8f4f 	dsb	sy
 8005136:	60fb      	str	r3, [r7, #12]
}
 8005138:	bf00      	nop
 800513a:	e7fe      	b.n	800513a <pvPortMalloc+0x172>
	return pvReturn;
 800513c:	69fb      	ldr	r3, [r7, #28]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3728      	adds	r7, #40	; 0x28
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	20004024 	.word	0x20004024
 800514c:	20004038 	.word	0x20004038
 8005150:	20004028 	.word	0x20004028
 8005154:	2000401c 	.word	0x2000401c
 8005158:	2000402c 	.word	0x2000402c
 800515c:	20004030 	.word	0x20004030

08005160 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d04d      	beq.n	800520e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005172:	2308      	movs	r3, #8
 8005174:	425b      	negs	r3, r3
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	4413      	add	r3, r2
 800517a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	4b24      	ldr	r3, [pc, #144]	; (8005218 <vPortFree+0xb8>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4013      	ands	r3, r2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10a      	bne.n	80051a4 <vPortFree+0x44>
	__asm volatile
 800518e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005192:	f383 8811 	msr	BASEPRI, r3
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	f3bf 8f4f 	dsb	sy
 800519e:	60fb      	str	r3, [r7, #12]
}
 80051a0:	bf00      	nop
 80051a2:	e7fe      	b.n	80051a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00a      	beq.n	80051c2 <vPortFree+0x62>
	__asm volatile
 80051ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	60bb      	str	r3, [r7, #8]
}
 80051be:	bf00      	nop
 80051c0:	e7fe      	b.n	80051c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	4b14      	ldr	r3, [pc, #80]	; (8005218 <vPortFree+0xb8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4013      	ands	r3, r2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d01e      	beq.n	800520e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d11a      	bne.n	800520e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	4b0e      	ldr	r3, [pc, #56]	; (8005218 <vPortFree+0xb8>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	43db      	mvns	r3, r3
 80051e2:	401a      	ands	r2, r3
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80051e8:	f7fe fee2 	bl	8003fb0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	4b0a      	ldr	r3, [pc, #40]	; (800521c <vPortFree+0xbc>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4413      	add	r3, r2
 80051f6:	4a09      	ldr	r2, [pc, #36]	; (800521c <vPortFree+0xbc>)
 80051f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80051fa:	6938      	ldr	r0, [r7, #16]
 80051fc:	f000 f874 	bl	80052e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005200:	4b07      	ldr	r3, [pc, #28]	; (8005220 <vPortFree+0xc0>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3301      	adds	r3, #1
 8005206:	4a06      	ldr	r2, [pc, #24]	; (8005220 <vPortFree+0xc0>)
 8005208:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800520a:	f7fe fedf 	bl	8003fcc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800520e:	bf00      	nop
 8005210:	3718      	adds	r7, #24
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20004038 	.word	0x20004038
 800521c:	20004028 	.word	0x20004028
 8005220:	20004034 	.word	0x20004034

08005224 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800522a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800522e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005230:	4b27      	ldr	r3, [pc, #156]	; (80052d0 <prvHeapInit+0xac>)
 8005232:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00c      	beq.n	8005258 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	3307      	adds	r3, #7
 8005242:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f023 0307 	bic.w	r3, r3, #7
 800524a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	4a1f      	ldr	r2, [pc, #124]	; (80052d0 <prvHeapInit+0xac>)
 8005254:	4413      	add	r3, r2
 8005256:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800525c:	4a1d      	ldr	r2, [pc, #116]	; (80052d4 <prvHeapInit+0xb0>)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005262:	4b1c      	ldr	r3, [pc, #112]	; (80052d4 <prvHeapInit+0xb0>)
 8005264:	2200      	movs	r2, #0
 8005266:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	4413      	add	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005270:	2208      	movs	r2, #8
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 0307 	bic.w	r3, r3, #7
 800527e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	4a15      	ldr	r2, [pc, #84]	; (80052d8 <prvHeapInit+0xb4>)
 8005284:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005286:	4b14      	ldr	r3, [pc, #80]	; (80052d8 <prvHeapInit+0xb4>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2200      	movs	r2, #0
 800528c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800528e:	4b12      	ldr	r3, [pc, #72]	; (80052d8 <prvHeapInit+0xb4>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2200      	movs	r2, #0
 8005294:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	1ad2      	subs	r2, r2, r3
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80052a4:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <prvHeapInit+0xb4>)
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	4a0a      	ldr	r2, [pc, #40]	; (80052dc <prvHeapInit+0xb8>)
 80052b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	4a09      	ldr	r2, [pc, #36]	; (80052e0 <prvHeapInit+0xbc>)
 80052ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80052bc:	4b09      	ldr	r3, [pc, #36]	; (80052e4 <prvHeapInit+0xc0>)
 80052be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80052c2:	601a      	str	r2, [r3, #0]
}
 80052c4:	bf00      	nop
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	2000041c 	.word	0x2000041c
 80052d4:	2000401c 	.word	0x2000401c
 80052d8:	20004024 	.word	0x20004024
 80052dc:	2000402c 	.word	0x2000402c
 80052e0:	20004028 	.word	0x20004028
 80052e4:	20004038 	.word	0x20004038

080052e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80052f0:	4b28      	ldr	r3, [pc, #160]	; (8005394 <prvInsertBlockIntoFreeList+0xac>)
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	e002      	b.n	80052fc <prvInsertBlockIntoFreeList+0x14>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	60fb      	str	r3, [r7, #12]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	429a      	cmp	r2, r3
 8005304:	d8f7      	bhi.n	80052f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	4413      	add	r3, r2
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	429a      	cmp	r2, r3
 8005316:	d108      	bne.n	800532a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	685a      	ldr	r2, [r3, #4]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	441a      	add	r2, r3
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	441a      	add	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	429a      	cmp	r2, r3
 800533c:	d118      	bne.n	8005370 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	4b15      	ldr	r3, [pc, #84]	; (8005398 <prvInsertBlockIntoFreeList+0xb0>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	429a      	cmp	r2, r3
 8005348:	d00d      	beq.n	8005366 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	441a      	add	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	e008      	b.n	8005378 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005366:	4b0c      	ldr	r3, [pc, #48]	; (8005398 <prvInsertBlockIntoFreeList+0xb0>)
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	601a      	str	r2, [r3, #0]
 800536e:	e003      	b.n	8005378 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005378:	68fa      	ldr	r2, [r7, #12]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	429a      	cmp	r2, r3
 800537e:	d002      	beq.n	8005386 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005386:	bf00      	nop
 8005388:	3714      	adds	r7, #20
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	2000401c 	.word	0x2000401c
 8005398:	20004024 	.word	0x20004024

0800539c <__errno>:
 800539c:	4b01      	ldr	r3, [pc, #4]	; (80053a4 <__errno+0x8>)
 800539e:	6818      	ldr	r0, [r3, #0]
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	20000010 	.word	0x20000010

080053a8 <__libc_init_array>:
 80053a8:	b570      	push	{r4, r5, r6, lr}
 80053aa:	4d0d      	ldr	r5, [pc, #52]	; (80053e0 <__libc_init_array+0x38>)
 80053ac:	4c0d      	ldr	r4, [pc, #52]	; (80053e4 <__libc_init_array+0x3c>)
 80053ae:	1b64      	subs	r4, r4, r5
 80053b0:	10a4      	asrs	r4, r4, #2
 80053b2:	2600      	movs	r6, #0
 80053b4:	42a6      	cmp	r6, r4
 80053b6:	d109      	bne.n	80053cc <__libc_init_array+0x24>
 80053b8:	4d0b      	ldr	r5, [pc, #44]	; (80053e8 <__libc_init_array+0x40>)
 80053ba:	4c0c      	ldr	r4, [pc, #48]	; (80053ec <__libc_init_array+0x44>)
 80053bc:	f000 fc4e 	bl	8005c5c <_init>
 80053c0:	1b64      	subs	r4, r4, r5
 80053c2:	10a4      	asrs	r4, r4, #2
 80053c4:	2600      	movs	r6, #0
 80053c6:	42a6      	cmp	r6, r4
 80053c8:	d105      	bne.n	80053d6 <__libc_init_array+0x2e>
 80053ca:	bd70      	pop	{r4, r5, r6, pc}
 80053cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80053d0:	4798      	blx	r3
 80053d2:	3601      	adds	r6, #1
 80053d4:	e7ee      	b.n	80053b4 <__libc_init_array+0xc>
 80053d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053da:	4798      	blx	r3
 80053dc:	3601      	adds	r6, #1
 80053de:	e7f2      	b.n	80053c6 <__libc_init_array+0x1e>
 80053e0:	08005d68 	.word	0x08005d68
 80053e4:	08005d68 	.word	0x08005d68
 80053e8:	08005d68 	.word	0x08005d68
 80053ec:	08005d6c 	.word	0x08005d6c

080053f0 <memcpy>:
 80053f0:	440a      	add	r2, r1
 80053f2:	4291      	cmp	r1, r2
 80053f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80053f8:	d100      	bne.n	80053fc <memcpy+0xc>
 80053fa:	4770      	bx	lr
 80053fc:	b510      	push	{r4, lr}
 80053fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005402:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005406:	4291      	cmp	r1, r2
 8005408:	d1f9      	bne.n	80053fe <memcpy+0xe>
 800540a:	bd10      	pop	{r4, pc}

0800540c <memset>:
 800540c:	4402      	add	r2, r0
 800540e:	4603      	mov	r3, r0
 8005410:	4293      	cmp	r3, r2
 8005412:	d100      	bne.n	8005416 <memset+0xa>
 8005414:	4770      	bx	lr
 8005416:	f803 1b01 	strb.w	r1, [r3], #1
 800541a:	e7f9      	b.n	8005410 <memset+0x4>

0800541c <siprintf>:
 800541c:	b40e      	push	{r1, r2, r3}
 800541e:	b500      	push	{lr}
 8005420:	b09c      	sub	sp, #112	; 0x70
 8005422:	ab1d      	add	r3, sp, #116	; 0x74
 8005424:	9002      	str	r0, [sp, #8]
 8005426:	9006      	str	r0, [sp, #24]
 8005428:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800542c:	4809      	ldr	r0, [pc, #36]	; (8005454 <siprintf+0x38>)
 800542e:	9107      	str	r1, [sp, #28]
 8005430:	9104      	str	r1, [sp, #16]
 8005432:	4909      	ldr	r1, [pc, #36]	; (8005458 <siprintf+0x3c>)
 8005434:	f853 2b04 	ldr.w	r2, [r3], #4
 8005438:	9105      	str	r1, [sp, #20]
 800543a:	6800      	ldr	r0, [r0, #0]
 800543c:	9301      	str	r3, [sp, #4]
 800543e:	a902      	add	r1, sp, #8
 8005440:	f000 f868 	bl	8005514 <_svfiprintf_r>
 8005444:	9b02      	ldr	r3, [sp, #8]
 8005446:	2200      	movs	r2, #0
 8005448:	701a      	strb	r2, [r3, #0]
 800544a:	b01c      	add	sp, #112	; 0x70
 800544c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005450:	b003      	add	sp, #12
 8005452:	4770      	bx	lr
 8005454:	20000010 	.word	0x20000010
 8005458:	ffff0208 	.word	0xffff0208

0800545c <__ssputs_r>:
 800545c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005460:	688e      	ldr	r6, [r1, #8]
 8005462:	429e      	cmp	r6, r3
 8005464:	4682      	mov	sl, r0
 8005466:	460c      	mov	r4, r1
 8005468:	4690      	mov	r8, r2
 800546a:	461f      	mov	r7, r3
 800546c:	d838      	bhi.n	80054e0 <__ssputs_r+0x84>
 800546e:	898a      	ldrh	r2, [r1, #12]
 8005470:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005474:	d032      	beq.n	80054dc <__ssputs_r+0x80>
 8005476:	6825      	ldr	r5, [r4, #0]
 8005478:	6909      	ldr	r1, [r1, #16]
 800547a:	eba5 0901 	sub.w	r9, r5, r1
 800547e:	6965      	ldr	r5, [r4, #20]
 8005480:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005484:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005488:	3301      	adds	r3, #1
 800548a:	444b      	add	r3, r9
 800548c:	106d      	asrs	r5, r5, #1
 800548e:	429d      	cmp	r5, r3
 8005490:	bf38      	it	cc
 8005492:	461d      	movcc	r5, r3
 8005494:	0553      	lsls	r3, r2, #21
 8005496:	d531      	bpl.n	80054fc <__ssputs_r+0xa0>
 8005498:	4629      	mov	r1, r5
 800549a:	f000 fb39 	bl	8005b10 <_malloc_r>
 800549e:	4606      	mov	r6, r0
 80054a0:	b950      	cbnz	r0, 80054b8 <__ssputs_r+0x5c>
 80054a2:	230c      	movs	r3, #12
 80054a4:	f8ca 3000 	str.w	r3, [sl]
 80054a8:	89a3      	ldrh	r3, [r4, #12]
 80054aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054ae:	81a3      	strh	r3, [r4, #12]
 80054b0:	f04f 30ff 	mov.w	r0, #4294967295
 80054b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054b8:	6921      	ldr	r1, [r4, #16]
 80054ba:	464a      	mov	r2, r9
 80054bc:	f7ff ff98 	bl	80053f0 <memcpy>
 80054c0:	89a3      	ldrh	r3, [r4, #12]
 80054c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80054c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054ca:	81a3      	strh	r3, [r4, #12]
 80054cc:	6126      	str	r6, [r4, #16]
 80054ce:	6165      	str	r5, [r4, #20]
 80054d0:	444e      	add	r6, r9
 80054d2:	eba5 0509 	sub.w	r5, r5, r9
 80054d6:	6026      	str	r6, [r4, #0]
 80054d8:	60a5      	str	r5, [r4, #8]
 80054da:	463e      	mov	r6, r7
 80054dc:	42be      	cmp	r6, r7
 80054de:	d900      	bls.n	80054e2 <__ssputs_r+0x86>
 80054e0:	463e      	mov	r6, r7
 80054e2:	4632      	mov	r2, r6
 80054e4:	6820      	ldr	r0, [r4, #0]
 80054e6:	4641      	mov	r1, r8
 80054e8:	f000 faa8 	bl	8005a3c <memmove>
 80054ec:	68a3      	ldr	r3, [r4, #8]
 80054ee:	6822      	ldr	r2, [r4, #0]
 80054f0:	1b9b      	subs	r3, r3, r6
 80054f2:	4432      	add	r2, r6
 80054f4:	60a3      	str	r3, [r4, #8]
 80054f6:	6022      	str	r2, [r4, #0]
 80054f8:	2000      	movs	r0, #0
 80054fa:	e7db      	b.n	80054b4 <__ssputs_r+0x58>
 80054fc:	462a      	mov	r2, r5
 80054fe:	f000 fb61 	bl	8005bc4 <_realloc_r>
 8005502:	4606      	mov	r6, r0
 8005504:	2800      	cmp	r0, #0
 8005506:	d1e1      	bne.n	80054cc <__ssputs_r+0x70>
 8005508:	6921      	ldr	r1, [r4, #16]
 800550a:	4650      	mov	r0, sl
 800550c:	f000 fab0 	bl	8005a70 <_free_r>
 8005510:	e7c7      	b.n	80054a2 <__ssputs_r+0x46>
	...

08005514 <_svfiprintf_r>:
 8005514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005518:	4698      	mov	r8, r3
 800551a:	898b      	ldrh	r3, [r1, #12]
 800551c:	061b      	lsls	r3, r3, #24
 800551e:	b09d      	sub	sp, #116	; 0x74
 8005520:	4607      	mov	r7, r0
 8005522:	460d      	mov	r5, r1
 8005524:	4614      	mov	r4, r2
 8005526:	d50e      	bpl.n	8005546 <_svfiprintf_r+0x32>
 8005528:	690b      	ldr	r3, [r1, #16]
 800552a:	b963      	cbnz	r3, 8005546 <_svfiprintf_r+0x32>
 800552c:	2140      	movs	r1, #64	; 0x40
 800552e:	f000 faef 	bl	8005b10 <_malloc_r>
 8005532:	6028      	str	r0, [r5, #0]
 8005534:	6128      	str	r0, [r5, #16]
 8005536:	b920      	cbnz	r0, 8005542 <_svfiprintf_r+0x2e>
 8005538:	230c      	movs	r3, #12
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	f04f 30ff 	mov.w	r0, #4294967295
 8005540:	e0d1      	b.n	80056e6 <_svfiprintf_r+0x1d2>
 8005542:	2340      	movs	r3, #64	; 0x40
 8005544:	616b      	str	r3, [r5, #20]
 8005546:	2300      	movs	r3, #0
 8005548:	9309      	str	r3, [sp, #36]	; 0x24
 800554a:	2320      	movs	r3, #32
 800554c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005550:	f8cd 800c 	str.w	r8, [sp, #12]
 8005554:	2330      	movs	r3, #48	; 0x30
 8005556:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005700 <_svfiprintf_r+0x1ec>
 800555a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800555e:	f04f 0901 	mov.w	r9, #1
 8005562:	4623      	mov	r3, r4
 8005564:	469a      	mov	sl, r3
 8005566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800556a:	b10a      	cbz	r2, 8005570 <_svfiprintf_r+0x5c>
 800556c:	2a25      	cmp	r2, #37	; 0x25
 800556e:	d1f9      	bne.n	8005564 <_svfiprintf_r+0x50>
 8005570:	ebba 0b04 	subs.w	fp, sl, r4
 8005574:	d00b      	beq.n	800558e <_svfiprintf_r+0x7a>
 8005576:	465b      	mov	r3, fp
 8005578:	4622      	mov	r2, r4
 800557a:	4629      	mov	r1, r5
 800557c:	4638      	mov	r0, r7
 800557e:	f7ff ff6d 	bl	800545c <__ssputs_r>
 8005582:	3001      	adds	r0, #1
 8005584:	f000 80aa 	beq.w	80056dc <_svfiprintf_r+0x1c8>
 8005588:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800558a:	445a      	add	r2, fp
 800558c:	9209      	str	r2, [sp, #36]	; 0x24
 800558e:	f89a 3000 	ldrb.w	r3, [sl]
 8005592:	2b00      	cmp	r3, #0
 8005594:	f000 80a2 	beq.w	80056dc <_svfiprintf_r+0x1c8>
 8005598:	2300      	movs	r3, #0
 800559a:	f04f 32ff 	mov.w	r2, #4294967295
 800559e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055a2:	f10a 0a01 	add.w	sl, sl, #1
 80055a6:	9304      	str	r3, [sp, #16]
 80055a8:	9307      	str	r3, [sp, #28]
 80055aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80055ae:	931a      	str	r3, [sp, #104]	; 0x68
 80055b0:	4654      	mov	r4, sl
 80055b2:	2205      	movs	r2, #5
 80055b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055b8:	4851      	ldr	r0, [pc, #324]	; (8005700 <_svfiprintf_r+0x1ec>)
 80055ba:	f7fa fe19 	bl	80001f0 <memchr>
 80055be:	9a04      	ldr	r2, [sp, #16]
 80055c0:	b9d8      	cbnz	r0, 80055fa <_svfiprintf_r+0xe6>
 80055c2:	06d0      	lsls	r0, r2, #27
 80055c4:	bf44      	itt	mi
 80055c6:	2320      	movmi	r3, #32
 80055c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055cc:	0711      	lsls	r1, r2, #28
 80055ce:	bf44      	itt	mi
 80055d0:	232b      	movmi	r3, #43	; 0x2b
 80055d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055d6:	f89a 3000 	ldrb.w	r3, [sl]
 80055da:	2b2a      	cmp	r3, #42	; 0x2a
 80055dc:	d015      	beq.n	800560a <_svfiprintf_r+0xf6>
 80055de:	9a07      	ldr	r2, [sp, #28]
 80055e0:	4654      	mov	r4, sl
 80055e2:	2000      	movs	r0, #0
 80055e4:	f04f 0c0a 	mov.w	ip, #10
 80055e8:	4621      	mov	r1, r4
 80055ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055ee:	3b30      	subs	r3, #48	; 0x30
 80055f0:	2b09      	cmp	r3, #9
 80055f2:	d94e      	bls.n	8005692 <_svfiprintf_r+0x17e>
 80055f4:	b1b0      	cbz	r0, 8005624 <_svfiprintf_r+0x110>
 80055f6:	9207      	str	r2, [sp, #28]
 80055f8:	e014      	b.n	8005624 <_svfiprintf_r+0x110>
 80055fa:	eba0 0308 	sub.w	r3, r0, r8
 80055fe:	fa09 f303 	lsl.w	r3, r9, r3
 8005602:	4313      	orrs	r3, r2
 8005604:	9304      	str	r3, [sp, #16]
 8005606:	46a2      	mov	sl, r4
 8005608:	e7d2      	b.n	80055b0 <_svfiprintf_r+0x9c>
 800560a:	9b03      	ldr	r3, [sp, #12]
 800560c:	1d19      	adds	r1, r3, #4
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	9103      	str	r1, [sp, #12]
 8005612:	2b00      	cmp	r3, #0
 8005614:	bfbb      	ittet	lt
 8005616:	425b      	neglt	r3, r3
 8005618:	f042 0202 	orrlt.w	r2, r2, #2
 800561c:	9307      	strge	r3, [sp, #28]
 800561e:	9307      	strlt	r3, [sp, #28]
 8005620:	bfb8      	it	lt
 8005622:	9204      	strlt	r2, [sp, #16]
 8005624:	7823      	ldrb	r3, [r4, #0]
 8005626:	2b2e      	cmp	r3, #46	; 0x2e
 8005628:	d10c      	bne.n	8005644 <_svfiprintf_r+0x130>
 800562a:	7863      	ldrb	r3, [r4, #1]
 800562c:	2b2a      	cmp	r3, #42	; 0x2a
 800562e:	d135      	bne.n	800569c <_svfiprintf_r+0x188>
 8005630:	9b03      	ldr	r3, [sp, #12]
 8005632:	1d1a      	adds	r2, r3, #4
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	9203      	str	r2, [sp, #12]
 8005638:	2b00      	cmp	r3, #0
 800563a:	bfb8      	it	lt
 800563c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005640:	3402      	adds	r4, #2
 8005642:	9305      	str	r3, [sp, #20]
 8005644:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005710 <_svfiprintf_r+0x1fc>
 8005648:	7821      	ldrb	r1, [r4, #0]
 800564a:	2203      	movs	r2, #3
 800564c:	4650      	mov	r0, sl
 800564e:	f7fa fdcf 	bl	80001f0 <memchr>
 8005652:	b140      	cbz	r0, 8005666 <_svfiprintf_r+0x152>
 8005654:	2340      	movs	r3, #64	; 0x40
 8005656:	eba0 000a 	sub.w	r0, r0, sl
 800565a:	fa03 f000 	lsl.w	r0, r3, r0
 800565e:	9b04      	ldr	r3, [sp, #16]
 8005660:	4303      	orrs	r3, r0
 8005662:	3401      	adds	r4, #1
 8005664:	9304      	str	r3, [sp, #16]
 8005666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800566a:	4826      	ldr	r0, [pc, #152]	; (8005704 <_svfiprintf_r+0x1f0>)
 800566c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005670:	2206      	movs	r2, #6
 8005672:	f7fa fdbd 	bl	80001f0 <memchr>
 8005676:	2800      	cmp	r0, #0
 8005678:	d038      	beq.n	80056ec <_svfiprintf_r+0x1d8>
 800567a:	4b23      	ldr	r3, [pc, #140]	; (8005708 <_svfiprintf_r+0x1f4>)
 800567c:	bb1b      	cbnz	r3, 80056c6 <_svfiprintf_r+0x1b2>
 800567e:	9b03      	ldr	r3, [sp, #12]
 8005680:	3307      	adds	r3, #7
 8005682:	f023 0307 	bic.w	r3, r3, #7
 8005686:	3308      	adds	r3, #8
 8005688:	9303      	str	r3, [sp, #12]
 800568a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800568c:	4433      	add	r3, r6
 800568e:	9309      	str	r3, [sp, #36]	; 0x24
 8005690:	e767      	b.n	8005562 <_svfiprintf_r+0x4e>
 8005692:	fb0c 3202 	mla	r2, ip, r2, r3
 8005696:	460c      	mov	r4, r1
 8005698:	2001      	movs	r0, #1
 800569a:	e7a5      	b.n	80055e8 <_svfiprintf_r+0xd4>
 800569c:	2300      	movs	r3, #0
 800569e:	3401      	adds	r4, #1
 80056a0:	9305      	str	r3, [sp, #20]
 80056a2:	4619      	mov	r1, r3
 80056a4:	f04f 0c0a 	mov.w	ip, #10
 80056a8:	4620      	mov	r0, r4
 80056aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056ae:	3a30      	subs	r2, #48	; 0x30
 80056b0:	2a09      	cmp	r2, #9
 80056b2:	d903      	bls.n	80056bc <_svfiprintf_r+0x1a8>
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0c5      	beq.n	8005644 <_svfiprintf_r+0x130>
 80056b8:	9105      	str	r1, [sp, #20]
 80056ba:	e7c3      	b.n	8005644 <_svfiprintf_r+0x130>
 80056bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80056c0:	4604      	mov	r4, r0
 80056c2:	2301      	movs	r3, #1
 80056c4:	e7f0      	b.n	80056a8 <_svfiprintf_r+0x194>
 80056c6:	ab03      	add	r3, sp, #12
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	462a      	mov	r2, r5
 80056cc:	4b0f      	ldr	r3, [pc, #60]	; (800570c <_svfiprintf_r+0x1f8>)
 80056ce:	a904      	add	r1, sp, #16
 80056d0:	4638      	mov	r0, r7
 80056d2:	f3af 8000 	nop.w
 80056d6:	1c42      	adds	r2, r0, #1
 80056d8:	4606      	mov	r6, r0
 80056da:	d1d6      	bne.n	800568a <_svfiprintf_r+0x176>
 80056dc:	89ab      	ldrh	r3, [r5, #12]
 80056de:	065b      	lsls	r3, r3, #25
 80056e0:	f53f af2c 	bmi.w	800553c <_svfiprintf_r+0x28>
 80056e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056e6:	b01d      	add	sp, #116	; 0x74
 80056e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ec:	ab03      	add	r3, sp, #12
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	462a      	mov	r2, r5
 80056f2:	4b06      	ldr	r3, [pc, #24]	; (800570c <_svfiprintf_r+0x1f8>)
 80056f4:	a904      	add	r1, sp, #16
 80056f6:	4638      	mov	r0, r7
 80056f8:	f000 f87a 	bl	80057f0 <_printf_i>
 80056fc:	e7eb      	b.n	80056d6 <_svfiprintf_r+0x1c2>
 80056fe:	bf00      	nop
 8005700:	08005d2c 	.word	0x08005d2c
 8005704:	08005d36 	.word	0x08005d36
 8005708:	00000000 	.word	0x00000000
 800570c:	0800545d 	.word	0x0800545d
 8005710:	08005d32 	.word	0x08005d32

08005714 <_printf_common>:
 8005714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005718:	4616      	mov	r6, r2
 800571a:	4699      	mov	r9, r3
 800571c:	688a      	ldr	r2, [r1, #8]
 800571e:	690b      	ldr	r3, [r1, #16]
 8005720:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005724:	4293      	cmp	r3, r2
 8005726:	bfb8      	it	lt
 8005728:	4613      	movlt	r3, r2
 800572a:	6033      	str	r3, [r6, #0]
 800572c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005730:	4607      	mov	r7, r0
 8005732:	460c      	mov	r4, r1
 8005734:	b10a      	cbz	r2, 800573a <_printf_common+0x26>
 8005736:	3301      	adds	r3, #1
 8005738:	6033      	str	r3, [r6, #0]
 800573a:	6823      	ldr	r3, [r4, #0]
 800573c:	0699      	lsls	r1, r3, #26
 800573e:	bf42      	ittt	mi
 8005740:	6833      	ldrmi	r3, [r6, #0]
 8005742:	3302      	addmi	r3, #2
 8005744:	6033      	strmi	r3, [r6, #0]
 8005746:	6825      	ldr	r5, [r4, #0]
 8005748:	f015 0506 	ands.w	r5, r5, #6
 800574c:	d106      	bne.n	800575c <_printf_common+0x48>
 800574e:	f104 0a19 	add.w	sl, r4, #25
 8005752:	68e3      	ldr	r3, [r4, #12]
 8005754:	6832      	ldr	r2, [r6, #0]
 8005756:	1a9b      	subs	r3, r3, r2
 8005758:	42ab      	cmp	r3, r5
 800575a:	dc26      	bgt.n	80057aa <_printf_common+0x96>
 800575c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005760:	1e13      	subs	r3, r2, #0
 8005762:	6822      	ldr	r2, [r4, #0]
 8005764:	bf18      	it	ne
 8005766:	2301      	movne	r3, #1
 8005768:	0692      	lsls	r2, r2, #26
 800576a:	d42b      	bmi.n	80057c4 <_printf_common+0xb0>
 800576c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005770:	4649      	mov	r1, r9
 8005772:	4638      	mov	r0, r7
 8005774:	47c0      	blx	r8
 8005776:	3001      	adds	r0, #1
 8005778:	d01e      	beq.n	80057b8 <_printf_common+0xa4>
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	68e5      	ldr	r5, [r4, #12]
 800577e:	6832      	ldr	r2, [r6, #0]
 8005780:	f003 0306 	and.w	r3, r3, #6
 8005784:	2b04      	cmp	r3, #4
 8005786:	bf08      	it	eq
 8005788:	1aad      	subeq	r5, r5, r2
 800578a:	68a3      	ldr	r3, [r4, #8]
 800578c:	6922      	ldr	r2, [r4, #16]
 800578e:	bf0c      	ite	eq
 8005790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005794:	2500      	movne	r5, #0
 8005796:	4293      	cmp	r3, r2
 8005798:	bfc4      	itt	gt
 800579a:	1a9b      	subgt	r3, r3, r2
 800579c:	18ed      	addgt	r5, r5, r3
 800579e:	2600      	movs	r6, #0
 80057a0:	341a      	adds	r4, #26
 80057a2:	42b5      	cmp	r5, r6
 80057a4:	d11a      	bne.n	80057dc <_printf_common+0xc8>
 80057a6:	2000      	movs	r0, #0
 80057a8:	e008      	b.n	80057bc <_printf_common+0xa8>
 80057aa:	2301      	movs	r3, #1
 80057ac:	4652      	mov	r2, sl
 80057ae:	4649      	mov	r1, r9
 80057b0:	4638      	mov	r0, r7
 80057b2:	47c0      	blx	r8
 80057b4:	3001      	adds	r0, #1
 80057b6:	d103      	bne.n	80057c0 <_printf_common+0xac>
 80057b8:	f04f 30ff 	mov.w	r0, #4294967295
 80057bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c0:	3501      	adds	r5, #1
 80057c2:	e7c6      	b.n	8005752 <_printf_common+0x3e>
 80057c4:	18e1      	adds	r1, r4, r3
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	2030      	movs	r0, #48	; 0x30
 80057ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057ce:	4422      	add	r2, r4
 80057d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057d8:	3302      	adds	r3, #2
 80057da:	e7c7      	b.n	800576c <_printf_common+0x58>
 80057dc:	2301      	movs	r3, #1
 80057de:	4622      	mov	r2, r4
 80057e0:	4649      	mov	r1, r9
 80057e2:	4638      	mov	r0, r7
 80057e4:	47c0      	blx	r8
 80057e6:	3001      	adds	r0, #1
 80057e8:	d0e6      	beq.n	80057b8 <_printf_common+0xa4>
 80057ea:	3601      	adds	r6, #1
 80057ec:	e7d9      	b.n	80057a2 <_printf_common+0x8e>
	...

080057f0 <_printf_i>:
 80057f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057f4:	460c      	mov	r4, r1
 80057f6:	4691      	mov	r9, r2
 80057f8:	7e27      	ldrb	r7, [r4, #24]
 80057fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80057fc:	2f78      	cmp	r7, #120	; 0x78
 80057fe:	4680      	mov	r8, r0
 8005800:	469a      	mov	sl, r3
 8005802:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005806:	d807      	bhi.n	8005818 <_printf_i+0x28>
 8005808:	2f62      	cmp	r7, #98	; 0x62
 800580a:	d80a      	bhi.n	8005822 <_printf_i+0x32>
 800580c:	2f00      	cmp	r7, #0
 800580e:	f000 80d8 	beq.w	80059c2 <_printf_i+0x1d2>
 8005812:	2f58      	cmp	r7, #88	; 0x58
 8005814:	f000 80a3 	beq.w	800595e <_printf_i+0x16e>
 8005818:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800581c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005820:	e03a      	b.n	8005898 <_printf_i+0xa8>
 8005822:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005826:	2b15      	cmp	r3, #21
 8005828:	d8f6      	bhi.n	8005818 <_printf_i+0x28>
 800582a:	a001      	add	r0, pc, #4	; (adr r0, 8005830 <_printf_i+0x40>)
 800582c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005830:	08005889 	.word	0x08005889
 8005834:	0800589d 	.word	0x0800589d
 8005838:	08005819 	.word	0x08005819
 800583c:	08005819 	.word	0x08005819
 8005840:	08005819 	.word	0x08005819
 8005844:	08005819 	.word	0x08005819
 8005848:	0800589d 	.word	0x0800589d
 800584c:	08005819 	.word	0x08005819
 8005850:	08005819 	.word	0x08005819
 8005854:	08005819 	.word	0x08005819
 8005858:	08005819 	.word	0x08005819
 800585c:	080059a9 	.word	0x080059a9
 8005860:	080058cd 	.word	0x080058cd
 8005864:	0800598b 	.word	0x0800598b
 8005868:	08005819 	.word	0x08005819
 800586c:	08005819 	.word	0x08005819
 8005870:	080059cb 	.word	0x080059cb
 8005874:	08005819 	.word	0x08005819
 8005878:	080058cd 	.word	0x080058cd
 800587c:	08005819 	.word	0x08005819
 8005880:	08005819 	.word	0x08005819
 8005884:	08005993 	.word	0x08005993
 8005888:	680b      	ldr	r3, [r1, #0]
 800588a:	1d1a      	adds	r2, r3, #4
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	600a      	str	r2, [r1, #0]
 8005890:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005894:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005898:	2301      	movs	r3, #1
 800589a:	e0a3      	b.n	80059e4 <_printf_i+0x1f4>
 800589c:	6825      	ldr	r5, [r4, #0]
 800589e:	6808      	ldr	r0, [r1, #0]
 80058a0:	062e      	lsls	r6, r5, #24
 80058a2:	f100 0304 	add.w	r3, r0, #4
 80058a6:	d50a      	bpl.n	80058be <_printf_i+0xce>
 80058a8:	6805      	ldr	r5, [r0, #0]
 80058aa:	600b      	str	r3, [r1, #0]
 80058ac:	2d00      	cmp	r5, #0
 80058ae:	da03      	bge.n	80058b8 <_printf_i+0xc8>
 80058b0:	232d      	movs	r3, #45	; 0x2d
 80058b2:	426d      	negs	r5, r5
 80058b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058b8:	485e      	ldr	r0, [pc, #376]	; (8005a34 <_printf_i+0x244>)
 80058ba:	230a      	movs	r3, #10
 80058bc:	e019      	b.n	80058f2 <_printf_i+0x102>
 80058be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80058c2:	6805      	ldr	r5, [r0, #0]
 80058c4:	600b      	str	r3, [r1, #0]
 80058c6:	bf18      	it	ne
 80058c8:	b22d      	sxthne	r5, r5
 80058ca:	e7ef      	b.n	80058ac <_printf_i+0xbc>
 80058cc:	680b      	ldr	r3, [r1, #0]
 80058ce:	6825      	ldr	r5, [r4, #0]
 80058d0:	1d18      	adds	r0, r3, #4
 80058d2:	6008      	str	r0, [r1, #0]
 80058d4:	0628      	lsls	r0, r5, #24
 80058d6:	d501      	bpl.n	80058dc <_printf_i+0xec>
 80058d8:	681d      	ldr	r5, [r3, #0]
 80058da:	e002      	b.n	80058e2 <_printf_i+0xf2>
 80058dc:	0669      	lsls	r1, r5, #25
 80058de:	d5fb      	bpl.n	80058d8 <_printf_i+0xe8>
 80058e0:	881d      	ldrh	r5, [r3, #0]
 80058e2:	4854      	ldr	r0, [pc, #336]	; (8005a34 <_printf_i+0x244>)
 80058e4:	2f6f      	cmp	r7, #111	; 0x6f
 80058e6:	bf0c      	ite	eq
 80058e8:	2308      	moveq	r3, #8
 80058ea:	230a      	movne	r3, #10
 80058ec:	2100      	movs	r1, #0
 80058ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058f2:	6866      	ldr	r6, [r4, #4]
 80058f4:	60a6      	str	r6, [r4, #8]
 80058f6:	2e00      	cmp	r6, #0
 80058f8:	bfa2      	ittt	ge
 80058fa:	6821      	ldrge	r1, [r4, #0]
 80058fc:	f021 0104 	bicge.w	r1, r1, #4
 8005900:	6021      	strge	r1, [r4, #0]
 8005902:	b90d      	cbnz	r5, 8005908 <_printf_i+0x118>
 8005904:	2e00      	cmp	r6, #0
 8005906:	d04d      	beq.n	80059a4 <_printf_i+0x1b4>
 8005908:	4616      	mov	r6, r2
 800590a:	fbb5 f1f3 	udiv	r1, r5, r3
 800590e:	fb03 5711 	mls	r7, r3, r1, r5
 8005912:	5dc7      	ldrb	r7, [r0, r7]
 8005914:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005918:	462f      	mov	r7, r5
 800591a:	42bb      	cmp	r3, r7
 800591c:	460d      	mov	r5, r1
 800591e:	d9f4      	bls.n	800590a <_printf_i+0x11a>
 8005920:	2b08      	cmp	r3, #8
 8005922:	d10b      	bne.n	800593c <_printf_i+0x14c>
 8005924:	6823      	ldr	r3, [r4, #0]
 8005926:	07df      	lsls	r7, r3, #31
 8005928:	d508      	bpl.n	800593c <_printf_i+0x14c>
 800592a:	6923      	ldr	r3, [r4, #16]
 800592c:	6861      	ldr	r1, [r4, #4]
 800592e:	4299      	cmp	r1, r3
 8005930:	bfde      	ittt	le
 8005932:	2330      	movle	r3, #48	; 0x30
 8005934:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005938:	f106 36ff 	addle.w	r6, r6, #4294967295
 800593c:	1b92      	subs	r2, r2, r6
 800593e:	6122      	str	r2, [r4, #16]
 8005940:	f8cd a000 	str.w	sl, [sp]
 8005944:	464b      	mov	r3, r9
 8005946:	aa03      	add	r2, sp, #12
 8005948:	4621      	mov	r1, r4
 800594a:	4640      	mov	r0, r8
 800594c:	f7ff fee2 	bl	8005714 <_printf_common>
 8005950:	3001      	adds	r0, #1
 8005952:	d14c      	bne.n	80059ee <_printf_i+0x1fe>
 8005954:	f04f 30ff 	mov.w	r0, #4294967295
 8005958:	b004      	add	sp, #16
 800595a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800595e:	4835      	ldr	r0, [pc, #212]	; (8005a34 <_printf_i+0x244>)
 8005960:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005964:	6823      	ldr	r3, [r4, #0]
 8005966:	680e      	ldr	r6, [r1, #0]
 8005968:	061f      	lsls	r7, r3, #24
 800596a:	f856 5b04 	ldr.w	r5, [r6], #4
 800596e:	600e      	str	r6, [r1, #0]
 8005970:	d514      	bpl.n	800599c <_printf_i+0x1ac>
 8005972:	07d9      	lsls	r1, r3, #31
 8005974:	bf44      	itt	mi
 8005976:	f043 0320 	orrmi.w	r3, r3, #32
 800597a:	6023      	strmi	r3, [r4, #0]
 800597c:	b91d      	cbnz	r5, 8005986 <_printf_i+0x196>
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	f023 0320 	bic.w	r3, r3, #32
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	2310      	movs	r3, #16
 8005988:	e7b0      	b.n	80058ec <_printf_i+0xfc>
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	f043 0320 	orr.w	r3, r3, #32
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	2378      	movs	r3, #120	; 0x78
 8005994:	4828      	ldr	r0, [pc, #160]	; (8005a38 <_printf_i+0x248>)
 8005996:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800599a:	e7e3      	b.n	8005964 <_printf_i+0x174>
 800599c:	065e      	lsls	r6, r3, #25
 800599e:	bf48      	it	mi
 80059a0:	b2ad      	uxthmi	r5, r5
 80059a2:	e7e6      	b.n	8005972 <_printf_i+0x182>
 80059a4:	4616      	mov	r6, r2
 80059a6:	e7bb      	b.n	8005920 <_printf_i+0x130>
 80059a8:	680b      	ldr	r3, [r1, #0]
 80059aa:	6826      	ldr	r6, [r4, #0]
 80059ac:	6960      	ldr	r0, [r4, #20]
 80059ae:	1d1d      	adds	r5, r3, #4
 80059b0:	600d      	str	r5, [r1, #0]
 80059b2:	0635      	lsls	r5, r6, #24
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	d501      	bpl.n	80059bc <_printf_i+0x1cc>
 80059b8:	6018      	str	r0, [r3, #0]
 80059ba:	e002      	b.n	80059c2 <_printf_i+0x1d2>
 80059bc:	0671      	lsls	r1, r6, #25
 80059be:	d5fb      	bpl.n	80059b8 <_printf_i+0x1c8>
 80059c0:	8018      	strh	r0, [r3, #0]
 80059c2:	2300      	movs	r3, #0
 80059c4:	6123      	str	r3, [r4, #16]
 80059c6:	4616      	mov	r6, r2
 80059c8:	e7ba      	b.n	8005940 <_printf_i+0x150>
 80059ca:	680b      	ldr	r3, [r1, #0]
 80059cc:	1d1a      	adds	r2, r3, #4
 80059ce:	600a      	str	r2, [r1, #0]
 80059d0:	681e      	ldr	r6, [r3, #0]
 80059d2:	6862      	ldr	r2, [r4, #4]
 80059d4:	2100      	movs	r1, #0
 80059d6:	4630      	mov	r0, r6
 80059d8:	f7fa fc0a 	bl	80001f0 <memchr>
 80059dc:	b108      	cbz	r0, 80059e2 <_printf_i+0x1f2>
 80059de:	1b80      	subs	r0, r0, r6
 80059e0:	6060      	str	r0, [r4, #4]
 80059e2:	6863      	ldr	r3, [r4, #4]
 80059e4:	6123      	str	r3, [r4, #16]
 80059e6:	2300      	movs	r3, #0
 80059e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059ec:	e7a8      	b.n	8005940 <_printf_i+0x150>
 80059ee:	6923      	ldr	r3, [r4, #16]
 80059f0:	4632      	mov	r2, r6
 80059f2:	4649      	mov	r1, r9
 80059f4:	4640      	mov	r0, r8
 80059f6:	47d0      	blx	sl
 80059f8:	3001      	adds	r0, #1
 80059fa:	d0ab      	beq.n	8005954 <_printf_i+0x164>
 80059fc:	6823      	ldr	r3, [r4, #0]
 80059fe:	079b      	lsls	r3, r3, #30
 8005a00:	d413      	bmi.n	8005a2a <_printf_i+0x23a>
 8005a02:	68e0      	ldr	r0, [r4, #12]
 8005a04:	9b03      	ldr	r3, [sp, #12]
 8005a06:	4298      	cmp	r0, r3
 8005a08:	bfb8      	it	lt
 8005a0a:	4618      	movlt	r0, r3
 8005a0c:	e7a4      	b.n	8005958 <_printf_i+0x168>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	4632      	mov	r2, r6
 8005a12:	4649      	mov	r1, r9
 8005a14:	4640      	mov	r0, r8
 8005a16:	47d0      	blx	sl
 8005a18:	3001      	adds	r0, #1
 8005a1a:	d09b      	beq.n	8005954 <_printf_i+0x164>
 8005a1c:	3501      	adds	r5, #1
 8005a1e:	68e3      	ldr	r3, [r4, #12]
 8005a20:	9903      	ldr	r1, [sp, #12]
 8005a22:	1a5b      	subs	r3, r3, r1
 8005a24:	42ab      	cmp	r3, r5
 8005a26:	dcf2      	bgt.n	8005a0e <_printf_i+0x21e>
 8005a28:	e7eb      	b.n	8005a02 <_printf_i+0x212>
 8005a2a:	2500      	movs	r5, #0
 8005a2c:	f104 0619 	add.w	r6, r4, #25
 8005a30:	e7f5      	b.n	8005a1e <_printf_i+0x22e>
 8005a32:	bf00      	nop
 8005a34:	08005d3d 	.word	0x08005d3d
 8005a38:	08005d4e 	.word	0x08005d4e

08005a3c <memmove>:
 8005a3c:	4288      	cmp	r0, r1
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	eb01 0402 	add.w	r4, r1, r2
 8005a44:	d902      	bls.n	8005a4c <memmove+0x10>
 8005a46:	4284      	cmp	r4, r0
 8005a48:	4623      	mov	r3, r4
 8005a4a:	d807      	bhi.n	8005a5c <memmove+0x20>
 8005a4c:	1e43      	subs	r3, r0, #1
 8005a4e:	42a1      	cmp	r1, r4
 8005a50:	d008      	beq.n	8005a64 <memmove+0x28>
 8005a52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a5a:	e7f8      	b.n	8005a4e <memmove+0x12>
 8005a5c:	4402      	add	r2, r0
 8005a5e:	4601      	mov	r1, r0
 8005a60:	428a      	cmp	r2, r1
 8005a62:	d100      	bne.n	8005a66 <memmove+0x2a>
 8005a64:	bd10      	pop	{r4, pc}
 8005a66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a6e:	e7f7      	b.n	8005a60 <memmove+0x24>

08005a70 <_free_r>:
 8005a70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a72:	2900      	cmp	r1, #0
 8005a74:	d048      	beq.n	8005b08 <_free_r+0x98>
 8005a76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a7a:	9001      	str	r0, [sp, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f1a1 0404 	sub.w	r4, r1, #4
 8005a82:	bfb8      	it	lt
 8005a84:	18e4      	addlt	r4, r4, r3
 8005a86:	f000 f8d3 	bl	8005c30 <__malloc_lock>
 8005a8a:	4a20      	ldr	r2, [pc, #128]	; (8005b0c <_free_r+0x9c>)
 8005a8c:	9801      	ldr	r0, [sp, #4]
 8005a8e:	6813      	ldr	r3, [r2, #0]
 8005a90:	4615      	mov	r5, r2
 8005a92:	b933      	cbnz	r3, 8005aa2 <_free_r+0x32>
 8005a94:	6063      	str	r3, [r4, #4]
 8005a96:	6014      	str	r4, [r2, #0]
 8005a98:	b003      	add	sp, #12
 8005a9a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a9e:	f000 b8cd 	b.w	8005c3c <__malloc_unlock>
 8005aa2:	42a3      	cmp	r3, r4
 8005aa4:	d90b      	bls.n	8005abe <_free_r+0x4e>
 8005aa6:	6821      	ldr	r1, [r4, #0]
 8005aa8:	1862      	adds	r2, r4, r1
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	bf04      	itt	eq
 8005aae:	681a      	ldreq	r2, [r3, #0]
 8005ab0:	685b      	ldreq	r3, [r3, #4]
 8005ab2:	6063      	str	r3, [r4, #4]
 8005ab4:	bf04      	itt	eq
 8005ab6:	1852      	addeq	r2, r2, r1
 8005ab8:	6022      	streq	r2, [r4, #0]
 8005aba:	602c      	str	r4, [r5, #0]
 8005abc:	e7ec      	b.n	8005a98 <_free_r+0x28>
 8005abe:	461a      	mov	r2, r3
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	b10b      	cbz	r3, 8005ac8 <_free_r+0x58>
 8005ac4:	42a3      	cmp	r3, r4
 8005ac6:	d9fa      	bls.n	8005abe <_free_r+0x4e>
 8005ac8:	6811      	ldr	r1, [r2, #0]
 8005aca:	1855      	adds	r5, r2, r1
 8005acc:	42a5      	cmp	r5, r4
 8005ace:	d10b      	bne.n	8005ae8 <_free_r+0x78>
 8005ad0:	6824      	ldr	r4, [r4, #0]
 8005ad2:	4421      	add	r1, r4
 8005ad4:	1854      	adds	r4, r2, r1
 8005ad6:	42a3      	cmp	r3, r4
 8005ad8:	6011      	str	r1, [r2, #0]
 8005ada:	d1dd      	bne.n	8005a98 <_free_r+0x28>
 8005adc:	681c      	ldr	r4, [r3, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	6053      	str	r3, [r2, #4]
 8005ae2:	4421      	add	r1, r4
 8005ae4:	6011      	str	r1, [r2, #0]
 8005ae6:	e7d7      	b.n	8005a98 <_free_r+0x28>
 8005ae8:	d902      	bls.n	8005af0 <_free_r+0x80>
 8005aea:	230c      	movs	r3, #12
 8005aec:	6003      	str	r3, [r0, #0]
 8005aee:	e7d3      	b.n	8005a98 <_free_r+0x28>
 8005af0:	6825      	ldr	r5, [r4, #0]
 8005af2:	1961      	adds	r1, r4, r5
 8005af4:	428b      	cmp	r3, r1
 8005af6:	bf04      	itt	eq
 8005af8:	6819      	ldreq	r1, [r3, #0]
 8005afa:	685b      	ldreq	r3, [r3, #4]
 8005afc:	6063      	str	r3, [r4, #4]
 8005afe:	bf04      	itt	eq
 8005b00:	1949      	addeq	r1, r1, r5
 8005b02:	6021      	streq	r1, [r4, #0]
 8005b04:	6054      	str	r4, [r2, #4]
 8005b06:	e7c7      	b.n	8005a98 <_free_r+0x28>
 8005b08:	b003      	add	sp, #12
 8005b0a:	bd30      	pop	{r4, r5, pc}
 8005b0c:	2000403c 	.word	0x2000403c

08005b10 <_malloc_r>:
 8005b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b12:	1ccd      	adds	r5, r1, #3
 8005b14:	f025 0503 	bic.w	r5, r5, #3
 8005b18:	3508      	adds	r5, #8
 8005b1a:	2d0c      	cmp	r5, #12
 8005b1c:	bf38      	it	cc
 8005b1e:	250c      	movcc	r5, #12
 8005b20:	2d00      	cmp	r5, #0
 8005b22:	4606      	mov	r6, r0
 8005b24:	db01      	blt.n	8005b2a <_malloc_r+0x1a>
 8005b26:	42a9      	cmp	r1, r5
 8005b28:	d903      	bls.n	8005b32 <_malloc_r+0x22>
 8005b2a:	230c      	movs	r3, #12
 8005b2c:	6033      	str	r3, [r6, #0]
 8005b2e:	2000      	movs	r0, #0
 8005b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b32:	f000 f87d 	bl	8005c30 <__malloc_lock>
 8005b36:	4921      	ldr	r1, [pc, #132]	; (8005bbc <_malloc_r+0xac>)
 8005b38:	680a      	ldr	r2, [r1, #0]
 8005b3a:	4614      	mov	r4, r2
 8005b3c:	b99c      	cbnz	r4, 8005b66 <_malloc_r+0x56>
 8005b3e:	4f20      	ldr	r7, [pc, #128]	; (8005bc0 <_malloc_r+0xb0>)
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	b923      	cbnz	r3, 8005b4e <_malloc_r+0x3e>
 8005b44:	4621      	mov	r1, r4
 8005b46:	4630      	mov	r0, r6
 8005b48:	f000 f862 	bl	8005c10 <_sbrk_r>
 8005b4c:	6038      	str	r0, [r7, #0]
 8005b4e:	4629      	mov	r1, r5
 8005b50:	4630      	mov	r0, r6
 8005b52:	f000 f85d 	bl	8005c10 <_sbrk_r>
 8005b56:	1c43      	adds	r3, r0, #1
 8005b58:	d123      	bne.n	8005ba2 <_malloc_r+0x92>
 8005b5a:	230c      	movs	r3, #12
 8005b5c:	6033      	str	r3, [r6, #0]
 8005b5e:	4630      	mov	r0, r6
 8005b60:	f000 f86c 	bl	8005c3c <__malloc_unlock>
 8005b64:	e7e3      	b.n	8005b2e <_malloc_r+0x1e>
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	1b5b      	subs	r3, r3, r5
 8005b6a:	d417      	bmi.n	8005b9c <_malloc_r+0x8c>
 8005b6c:	2b0b      	cmp	r3, #11
 8005b6e:	d903      	bls.n	8005b78 <_malloc_r+0x68>
 8005b70:	6023      	str	r3, [r4, #0]
 8005b72:	441c      	add	r4, r3
 8005b74:	6025      	str	r5, [r4, #0]
 8005b76:	e004      	b.n	8005b82 <_malloc_r+0x72>
 8005b78:	6863      	ldr	r3, [r4, #4]
 8005b7a:	42a2      	cmp	r2, r4
 8005b7c:	bf0c      	ite	eq
 8005b7e:	600b      	streq	r3, [r1, #0]
 8005b80:	6053      	strne	r3, [r2, #4]
 8005b82:	4630      	mov	r0, r6
 8005b84:	f000 f85a 	bl	8005c3c <__malloc_unlock>
 8005b88:	f104 000b 	add.w	r0, r4, #11
 8005b8c:	1d23      	adds	r3, r4, #4
 8005b8e:	f020 0007 	bic.w	r0, r0, #7
 8005b92:	1ac2      	subs	r2, r0, r3
 8005b94:	d0cc      	beq.n	8005b30 <_malloc_r+0x20>
 8005b96:	1a1b      	subs	r3, r3, r0
 8005b98:	50a3      	str	r3, [r4, r2]
 8005b9a:	e7c9      	b.n	8005b30 <_malloc_r+0x20>
 8005b9c:	4622      	mov	r2, r4
 8005b9e:	6864      	ldr	r4, [r4, #4]
 8005ba0:	e7cc      	b.n	8005b3c <_malloc_r+0x2c>
 8005ba2:	1cc4      	adds	r4, r0, #3
 8005ba4:	f024 0403 	bic.w	r4, r4, #3
 8005ba8:	42a0      	cmp	r0, r4
 8005baa:	d0e3      	beq.n	8005b74 <_malloc_r+0x64>
 8005bac:	1a21      	subs	r1, r4, r0
 8005bae:	4630      	mov	r0, r6
 8005bb0:	f000 f82e 	bl	8005c10 <_sbrk_r>
 8005bb4:	3001      	adds	r0, #1
 8005bb6:	d1dd      	bne.n	8005b74 <_malloc_r+0x64>
 8005bb8:	e7cf      	b.n	8005b5a <_malloc_r+0x4a>
 8005bba:	bf00      	nop
 8005bbc:	2000403c 	.word	0x2000403c
 8005bc0:	20004040 	.word	0x20004040

08005bc4 <_realloc_r>:
 8005bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bc6:	4607      	mov	r7, r0
 8005bc8:	4614      	mov	r4, r2
 8005bca:	460e      	mov	r6, r1
 8005bcc:	b921      	cbnz	r1, 8005bd8 <_realloc_r+0x14>
 8005bce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005bd2:	4611      	mov	r1, r2
 8005bd4:	f7ff bf9c 	b.w	8005b10 <_malloc_r>
 8005bd8:	b922      	cbnz	r2, 8005be4 <_realloc_r+0x20>
 8005bda:	f7ff ff49 	bl	8005a70 <_free_r>
 8005bde:	4625      	mov	r5, r4
 8005be0:	4628      	mov	r0, r5
 8005be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005be4:	f000 f830 	bl	8005c48 <_malloc_usable_size_r>
 8005be8:	42a0      	cmp	r0, r4
 8005bea:	d20f      	bcs.n	8005c0c <_realloc_r+0x48>
 8005bec:	4621      	mov	r1, r4
 8005bee:	4638      	mov	r0, r7
 8005bf0:	f7ff ff8e 	bl	8005b10 <_malloc_r>
 8005bf4:	4605      	mov	r5, r0
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	d0f2      	beq.n	8005be0 <_realloc_r+0x1c>
 8005bfa:	4631      	mov	r1, r6
 8005bfc:	4622      	mov	r2, r4
 8005bfe:	f7ff fbf7 	bl	80053f0 <memcpy>
 8005c02:	4631      	mov	r1, r6
 8005c04:	4638      	mov	r0, r7
 8005c06:	f7ff ff33 	bl	8005a70 <_free_r>
 8005c0a:	e7e9      	b.n	8005be0 <_realloc_r+0x1c>
 8005c0c:	4635      	mov	r5, r6
 8005c0e:	e7e7      	b.n	8005be0 <_realloc_r+0x1c>

08005c10 <_sbrk_r>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	4d06      	ldr	r5, [pc, #24]	; (8005c2c <_sbrk_r+0x1c>)
 8005c14:	2300      	movs	r3, #0
 8005c16:	4604      	mov	r4, r0
 8005c18:	4608      	mov	r0, r1
 8005c1a:	602b      	str	r3, [r5, #0]
 8005c1c:	f7fa fff0 	bl	8000c00 <_sbrk>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_sbrk_r+0x1a>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_sbrk_r+0x1a>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	200040f0 	.word	0x200040f0

08005c30 <__malloc_lock>:
 8005c30:	4801      	ldr	r0, [pc, #4]	; (8005c38 <__malloc_lock+0x8>)
 8005c32:	f000 b811 	b.w	8005c58 <__retarget_lock_acquire_recursive>
 8005c36:	bf00      	nop
 8005c38:	200040f8 	.word	0x200040f8

08005c3c <__malloc_unlock>:
 8005c3c:	4801      	ldr	r0, [pc, #4]	; (8005c44 <__malloc_unlock+0x8>)
 8005c3e:	f000 b80c 	b.w	8005c5a <__retarget_lock_release_recursive>
 8005c42:	bf00      	nop
 8005c44:	200040f8 	.word	0x200040f8

08005c48 <_malloc_usable_size_r>:
 8005c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c4c:	1f18      	subs	r0, r3, #4
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	bfbc      	itt	lt
 8005c52:	580b      	ldrlt	r3, [r1, r0]
 8005c54:	18c0      	addlt	r0, r0, r3
 8005c56:	4770      	bx	lr

08005c58 <__retarget_lock_acquire_recursive>:
 8005c58:	4770      	bx	lr

08005c5a <__retarget_lock_release_recursive>:
 8005c5a:	4770      	bx	lr

08005c5c <_init>:
 8005c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5e:	bf00      	nop
 8005c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c62:	bc08      	pop	{r3}
 8005c64:	469e      	mov	lr, r3
 8005c66:	4770      	bx	lr

08005c68 <_fini>:
 8005c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6a:	bf00      	nop
 8005c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c6e:	bc08      	pop	{r3}
 8005c70:	469e      	mov	lr, r3
 8005c72:	4770      	bx	lr
