<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6afb80854b358a1199136b8d045fe4e9.html">SelectionDAG</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">ScheduleDAGRRList.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="ScheduleDAGRRList_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- ScheduleDAGRRList.cpp - Reg pressure reduction list scheduler ------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This implements bottom-up and top-down register pressure reduction list</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// schedulers, using standard algorithms.  The basic approach uses a priority</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// queue of available nodes to schedule.  One at a time, nodes are taken from</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// the priority queue (thus in priority order), checked for legality to</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// schedule, and emitted if legal.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGSDNodes_8h.html">ScheduleDAGSDNodes.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="ISDOpcodes_8h.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleHazardRecognizer_8h.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="SchedulerRegistry_8h.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGISel_8h.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#include &lt;cstdlib&gt;</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#include &lt;iterator&gt;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#include &lt;limits&gt;</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   62</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;pre-RA-sched&quot;</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#af005d4804776b4284edb6300f6ba8506">   64</a></span><a class="code hl_define" href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a>(NumBacktracks, <span class="stringliteral">&quot;Number of times scheduler backtracked&quot;</span>);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a72b77f4f1f942ed0138e336de653df2c">   65</a></span><a class="code hl_define" href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a>(NumUnfolds,    <span class="stringliteral">&quot;Number of nodes unfolded&quot;</span>);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a0b20a6ac491a56865c4719f23882aa13">   66</a></span><a class="code hl_define" href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a>(NumDups,       <span class="stringliteral">&quot;Number of duplicated nodes&quot;</span>);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a19cae8740dfee526277bdc4f3315ffb0">   67</a></span><a class="code hl_define" href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a>(NumPRCopies,   <span class="stringliteral">&quot;Number of physical register copies&quot;</span>);</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#aef208d923fb408a250bd3f286f02633d">   70</a></span>  <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#aef208d923fb408a250bd3f286f02633d">burrListDAGScheduler</a>(<span class="stringliteral">&quot;list-burr&quot;</span>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                       <span class="stringliteral">&quot;Bottom-up register reduction list scheduling&quot;</span>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                       <a class="code hl_function" href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1">createBURRListDAGScheduler</a>);</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a0b38fd7393ab3066460b1223af36eb3d">   75</a></span>  <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a0b38fd7393ab3066460b1223af36eb3d">sourceListDAGScheduler</a>(<span class="stringliteral">&quot;source&quot;</span>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                         <span class="stringliteral">&quot;Similar to list-burr but schedules in source &quot;</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                         <span class="stringliteral">&quot;order when possible&quot;</span>,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                         <a class="code hl_function" href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e">createSourceListDAGScheduler</a>);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a43d109c39570a54b879a3bcd539df9da">   81</a></span>  <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a43d109c39570a54b879a3bcd539df9da">hybridListDAGScheduler</a>(<span class="stringliteral">&quot;list-hybrid&quot;</span>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                         <span class="stringliteral">&quot;Bottom-up register pressure aware list scheduling &quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                         <span class="stringliteral">&quot;which tries to balance latency and register pressure&quot;</span>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                         <a class="code hl_function" href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf">createHybridListDAGScheduler</a>);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a3a80798af28a7ae056be4fc683e94fb7">   87</a></span>  <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a3a80798af28a7ae056be4fc683e94fb7">ILPListDAGScheduler</a>(<span class="stringliteral">&quot;list-ilp&quot;</span>,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                      <span class="stringliteral">&quot;Bottom-up register pressure aware list scheduling &quot;</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                      <span class="stringliteral">&quot;which tries to balance ILP and register pressure&quot;</span>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                      <a class="code hl_function" href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed">createILPListDAGScheduler</a>);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">   92</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a>(</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="stringliteral">&quot;disable-sched-cycles&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable cycle-level precision during preRA scheduling&quot;</span>));</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">// Temporary sched=list-ilp flags until the heuristics are robust.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// Some options are also available under sched=list-hybrid.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a801e0a876ba324b5c8b67c2ed1a75717">   98</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a801e0a876ba324b5c8b67c2ed1a75717">DisableSchedRegPressure</a>(</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="stringliteral">&quot;disable-sched-reg-pressure&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable regpressure priority in sched=list-ilp&quot;</span>));</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#acf6cc8bdf2214ef23ef759883e9a134c">  101</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#acf6cc8bdf2214ef23ef759883e9a134c">DisableSchedLiveUses</a>(</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="stringliteral">&quot;disable-sched-live-uses&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable live use priority in sched=list-ilp&quot;</span>));</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#aa72d5ad2de6b230017af9f6cdef7e454">  104</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#aa72d5ad2de6b230017af9f6cdef7e454">DisableSchedVRegCycle</a>(</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="stringliteral">&quot;disable-sched-vrcycle&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable virtual register cycle interference checks&quot;</span>));</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a6912e83b51b9a75b1ce9e743b4cadf37">  107</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a6912e83b51b9a75b1ce9e743b4cadf37">DisableSchedPhysRegJoin</a>(</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="stringliteral">&quot;disable-sched-physreg-join&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable physreg def-use affinity&quot;</span>));</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a158b6d9f8c5865052af711b8286a59a2">  110</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a158b6d9f8c5865052af711b8286a59a2">DisableSchedStalls</a>(</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="stringliteral">&quot;disable-sched-stalls&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable no-stall priority in sched=list-ilp&quot;</span>));</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a2ec713ec5478dc3e598dc6319b2ae5de">  113</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a2ec713ec5478dc3e598dc6319b2ae5de">DisableSchedCriticalPath</a>(</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="stringliteral">&quot;disable-sched-critical-path&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable critical path priority in sched=list-ilp&quot;</span>));</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#aea38eae180cf9360c052a88b63220f39">  116</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#aea38eae180cf9360c052a88b63220f39">DisableSchedHeight</a>(</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="stringliteral">&quot;disable-sched-height&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable scheduled-height priority in sched=list-ilp&quot;</span>));</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a36ab26d1f4a99e4a735d28b80324c965">  119</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a36ab26d1f4a99e4a735d28b80324c965">Disable2AddrHack</a>(</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="stringliteral">&quot;disable-2addr-hack&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable scheduler&#39;s two-address hack&quot;</span>));</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a9ce6b6c1c63c0580011ddbd5105d6ccb">  123</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a9ce6b6c1c63c0580011ddbd5105d6ccb">MaxReorderWindow</a>(</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="stringliteral">&quot;max-sched-reorder&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(6),</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Number of instructions to allow ahead of the critical path &quot;</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>           <span class="stringliteral">&quot;in sched=list-ilp&quot;</span>));</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#ae6c2da459673772dca5176f450c7cc8d">  128</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#ae6c2da459673772dca5176f450c7cc8d">AvgIPC</a>(</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="stringliteral">&quot;sched-avg-ipc&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(1),</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Average inst/cycle whan no target itinerary exists.&quot;</span>));</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/// ScheduleDAGRRList - The actual register reduction list scheduler</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/// implementation.  This supports both top-down and bottom-up scheduling.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">///</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"></span><span class="keyword">class </span>ScheduleDAGRRList : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">  /// NeedLatency - True if the scheduler will make use of latency information.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"></span>  <span class="keywordtype">bool</span> NeedLatency;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"></span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">  /// AvailableQueue - The priority queue to use for the available SUnits.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SchedulingPriorityQueue.html">SchedulingPriorityQueue</a> *AvailableQueue;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"></span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">  /// PendingQueue - This contains all of the instructions whose operands have</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">  /// been issued, but their results are not ready yet (due to the latency of</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">  /// the operation).  Once the operands becomes available, the instruction is</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  /// added to the AvailableQueue.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"></span>  std::vector&lt;SUnit *&gt; PendingQueue;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"></span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">  /// HazardRec - The hazard recognizer to use.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *HazardRec;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"></span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">  /// CurCycle - The current scheduler state corresponds to this cycle.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> CurCycle = 0;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"></span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">  /// MinAvailableCycle - Cycle of the soonest available instruction.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> MinAvailableCycle;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"></span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">  /// IssueCount - Count instructions issued in this cycle</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">  /// Currently valid only for bottom-up scheduling.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> IssueCount;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"></span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">  /// LiveRegDefs - A set of physical registers and their definition</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">  /// that are &quot;live&quot;. These nodes must be scheduled before any other nodes that</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">  /// modifies the registers can be scheduled.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> NumLiveRegs;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  std::unique_ptr&lt;SUnit*[]&gt; LiveRegDefs;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  std::unique_ptr&lt;SUnit*[]&gt; LiveRegGens;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">// Collect interferences between physical register use/defs.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="comment">// Each interference is an SUnit and set of physical registers.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 4&gt;</a> Interferences;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="keyword">using </span>LRegsMapT = <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;SUnit *, SmallVector&lt;unsigned, 4&gt;</a>&gt;;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  LRegsMapT LRegsMap;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"></span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">  /// Topo - A topological ordering for SUnits which permits fast IsReachable</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">  /// and similar queries.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> Topo;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="comment">// Hack to keep track of the inverse of FindCallSeqStart without more crazy</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">// DAG crawling.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;SUnit*, SUnit*&gt;</a> CallSeqEndForStart;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  ScheduleDAGRRList(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <span class="keywordtype">bool</span> needlatency,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                    <a class="code hl_class" href="classllvm_1_1SchedulingPriorityQueue.html">SchedulingPriorityQueue</a> *availqueue,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                    <a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    : <a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a>(mf),</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>      NeedLatency(needlatency), AvailableQueue(availqueue),</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      Topo(SUnits, nullptr) {</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = mf.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a> || !NeedLatency)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>      HazardRec = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>();</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      HazardRec = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>()-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">CreateTargetHazardRecognizer</a>(&amp;STI, <span class="keyword">this</span>);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  ~ScheduleDAGRRList()<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keyword">delete</span> HazardRec;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keyword">delete</span> AvailableQueue;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">Schedule</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *getHazardRec() { <span class="keywordflow">return</span> HazardRec; }</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">  /// IsReachable - Checks if SU is reachable from TargetSU.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"></span>  <span class="keywordtype">bool</span> IsReachable(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *TargetSU) {</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">return</span> Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#af5fef42e8e1d446cf5e185b14dd4b8af">IsReachable</a>(SU, TargetSU);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  }</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">  /// WillCreateCycle - Returns true if adding an edge from SU to TargetSU will</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">  /// create a cycle.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span>  <span class="keywordtype">bool</span> WillCreateCycle(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *TargetSU) {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">return</span> Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a142388e1eb164f473d3c10b3c582d51b">WillCreateCycle</a>(SU, TargetSU);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  }</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">  /// AddPredQueued - Queues and update to add a predecessor edge to SUnit SU.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">  /// This returns true if this is a new predecessor.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">  /// Does *NOT* update the topological ordering! It just queues an update.</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"></span>  <span class="keywordtype">void</span> AddPredQueued(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>) {</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#af8ee4f851bb0797b87ad841640ecadb5">AddPredQueued</a>(SU, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.getSUnit());</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  }</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"></span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">  /// AddPred - adds a predecessor edge to SUnit SU.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">  /// This returns true if this is a new predecessor.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">  /// Updates the topological ordering if required.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"></span>  <span class="keywordtype">void</span> AddPred(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>) {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a47144792598184237de69d6b25b35175">AddPred</a>(SU, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.getSUnit());</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  }</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"></span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">  /// RemovePred - removes a predecessor edge from SUnit SU.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">  /// This returns true if an edge was removed.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">  /// Updates the topological ordering if required.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"></span>  <span class="keywordtype">void</span> RemovePred(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>) {</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a10a769ee13a9d9298d2c2b887dfae250">RemovePred</a>(SU, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.getSUnit());</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a6d3233165db1e6be5c44060cd4a95461">removePred</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  }</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="keywordtype">bool</span> isReady(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a> || !AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a866473ce1ccdad456bbf1ef10f673feb">hasReadyFilter</a>() ||</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a6464517aaf84d0af2fb33e65be0c514b">isReady</a>(SU);</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  }</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keywordtype">void</span> ReleasePred(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *PredEdge);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="keywordtype">void</span> ReleasePredecessors(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="keywordtype">void</span> ReleasePending();</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordtype">void</span> AdvanceToCycle(<span class="keywordtype">unsigned</span> NextCycle);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keywordtype">void</span> AdvancePastStalls(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordtype">void</span> EmitNode(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordtype">void</span> ScheduleNodeBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordtype">void</span> CapturePred(<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *PredEdge);</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordtype">void</span> UnscheduleNodeBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordtype">void</span> RestoreHazardCheckerBottomUp();</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordtype">void</span> BacktrackBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *TryUnfoldSU(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CopyAndMoveSuccessors(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordtype">void</span> InsertCopiesAndMoveSuccs(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*, <span class="keywordtype">unsigned</span>,</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                                <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a>&amp;);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="keywordtype">bool</span> DelayForLiveRegsBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keywordtype">void</span> releaseInterferences(<span class="keywordtype">unsigned</span> Reg = 0);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PickNodeToScheduleBottomUp();</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordtype">void</span> ListScheduleBottomUp();</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"></span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">  /// CreateNewSUnit - Creates a new SUnit and returns a pointer to it.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CreateNewSUnit(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keywordtype">unsigned</span> NumSUnits = SUnits.size();</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *NewNode = <a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes.html#a15c0200b4b6e12b97d270fbea215443e">newSUnit</a>(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="comment">// Update the topological ordering.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <span class="keywordflow">if</span> (NewNode-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= NumSUnits)</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>      Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a152853c43bedf99bebb1191e00c332a3">MarkDirty</a>();</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="keywordflow">return</span> NewNode;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  }</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"></span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">  /// CreateClone - Creates a new SUnit from an existing one.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CreateClone(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keywordtype">unsigned</span> NumSUnits = SUnits.size();</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *NewNode = <a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes.html#abb309c4ecf566e6daf86db0edbb0dbc5">Clone</a>(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="comment">// Update the topological ordering.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="keywordflow">if</span> (NewNode-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= NumSUnits)</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>      Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a152853c43bedf99bebb1191e00c332a3">MarkDirty</a>();</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="keywordflow">return</span> NewNode;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  }</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"></span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  /// forceUnitLatencies - Register-pressure-reducing scheduling doesn&#39;t</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  /// need actual latency information but the hybrid scheduler does.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes.html#a730a3e9cea2f0a6383aacbb13b40dd10">forceUnitLatencies</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <span class="keywordflow">return</span> !NeedLatency;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  }</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>};</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>}  <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"></span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/// GetCostForDef - Looks up the register class and cost for a given definition.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/// Typically this just means looking up the representative register class,</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/// but for untyped values (MVT::Untyped) it means inspecting the node&#39;s</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/// opcode to determine what register class is being generated.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">  309</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;RegDefPos,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                          <span class="keywordtype">unsigned</span> &amp;RegClass, <span class="keywordtype">unsigned</span> &amp;Cost,</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = RegDefPos.<a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#af2720a50e71371835b268cb14938e718">GetValue</a>();</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="comment">// Special handling for untyped values.  These values can only come from</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="comment">// the expansion of custom DAG-to-DAG patterns.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keywordflow">if</span> (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>) {</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a> = RegDefPos.<a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#af29b074e10471b61ef7de6b8bf0a1766">GetNode</a>();</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="comment">// Special handling for CopyFromReg of untyped values.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classNode.html">Node</a>-&gt;isMachineOpcode() &amp;&amp; <a class="code hl_class" href="classNode.html">Node</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      <span class="keywordtype">unsigned</span> Reg = cast&lt;RegisterSDNode&gt;(<a class="code hl_class" href="classNode.html">Node</a>-&gt;getOperand(1))-&gt;getReg();</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">getRegClass</a>(Reg);</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      RegClass = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      Cost = 1;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_class" href="classNode.html">Node</a>-&gt;getMachineOpcode();</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="keywordflow">if</span> (Opcode == TargetOpcode::REG_SEQUENCE) {</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>      <span class="keywordtype">unsigned</span> DstRCIdx = cast&lt;ConstantSDNode&gt;(<a class="code hl_class" href="classNode.html">Node</a>-&gt;getOperand(0))-&gt;getZExtValue();</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClass(DstRCIdx);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>      RegClass = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>      Cost = 1;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    }</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = RegDefPos.<a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a0fe4cd2a914e4522e20f197108436102">GetIdx</a>();</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> Desc = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opcode);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getRegClass(Desc, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, MF);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    RegClass = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <span class="comment">// FIXME: Cost arbitrarily set to 1 because there doesn&#39;t seem to be a</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="comment">// better way to determine it.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    Cost = 1;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    RegClass = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    Cost = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a>(VT);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  }</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>}</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"></span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/// Schedule - Schedule the DAG using list scheduling.</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_variable" href="structllvm_1_1GCNIterativeScheduler_1_1TentativeSchedule.html#abe8223bd08650b75411d58576f7eb916">ScheduleDAGRRList::Schedule</a>() {</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** List Scheduling &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*BB)</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                    &lt;&lt; <span class="stringliteral">&quot; &#39;&quot;</span> &lt;&lt; BB-&gt;getName() &lt;&lt; <span class="stringliteral">&quot;&#39; **********\n&quot;</span>);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  CurCycle = 0;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  IssueCount = 0;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  MinAvailableCycle =</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>      <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a> ? 0 : std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  NumLiveRegs = 0;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="comment">// Allocate slots for each physical register, plus one for a special register</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="comment">// to track the virtual resource of a calling sequence.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  LiveRegDefs.reset(<span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*[<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs() + 1]());</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  LiveRegGens.reset(<span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>*[<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs() + 1]());</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  CallSeqEndForStart.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">clear</a>();</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Interferences.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() &amp;&amp; LRegsMap.empty() &amp;&amp; <span class="stringliteral">&quot;stale Interferences&quot;</span>);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <span class="comment">// Build the scheduling graph.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  BuildSchedGraph(<span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>());</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  Topo.<a class="code hl_function" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a152853c43bedf99bebb1191e00c332a3">MarkDirty</a>();</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a9bf957359081fc81753d4f4b466a6577">initNodes</a>(SUnits);</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a3c5a10c0a8121d68c2a8eef15395ee41">Reset</a>();</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="comment">// Execute the actual scheduling loop.</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  ListScheduleBottomUp();</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a4a1424925a29a70383ebc11b7cac319d">releaseState</a>();</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Final schedule ***\n&quot;</span>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    dumpSchedule();</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  });</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>}</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//  Bottom-Up Scheduling</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"></span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/// ReleasePred - Decrement the NumSuccsLeft count of a predecessor. Add it to</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/// the AvailableQueue if the count reaches zero. Also update its cycle bound.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::ReleasePred(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *PredEdge) {</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = PredEdge-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> == 0) {</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    dumpNode(*PredSU);</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; has been released too many times!\n&quot;</span>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  }</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  --PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordflow">if</span> (!forceUnitLatencies()) {</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="comment">// Updating predecessor&#39;s height. This is now the cycle when the</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    <span class="comment">// predecessor can be scheduled without causing a pipeline stall.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a0e90fb55a364cbeedab55c95824668bd">setHeightToAtLeast</a>(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() + PredEdge-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>());</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  }</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="comment">// If all the node&#39;s successors are scheduled, this node is ready</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="comment">// to be scheduled. Ignore the special EntrySU node.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> == 0 &amp;&amp; PredSU != &amp;EntrySU) {</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="keywordtype">unsigned</span> Height = PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="keywordflow">if</span> (Height &lt; MinAvailableCycle)</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      MinAvailableCycle = Height;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">if</span> (isReady(PredSU)) {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#afb99b3857dfc3e59e2213bd05756ac5a">push</a>(PredSU);</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    }</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    <span class="comment">// CapturePred and others may have left the node in the pending queue, avoid</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    <span class="comment">// adding it twice.</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a>) {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>      PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      PendingQueue.push_back(PredSU);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    }</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>}</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"></span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/// IsChainDependent - Test if Outer is reachable from Inner through</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/// chain dependencies.</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">  440</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Outer, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Inner,</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                             <span class="keywordtype">unsigned</span> NestLevel,</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Outer;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> == Inner)</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <span class="comment">// For a TokenFactor, examine each operand. There may be multiple ways</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="comment">// to get to the CALLSEQ_BEGIN, but we need to find the path with the</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <span class="comment">// most nesting in order to ensure that we find the corresponding match.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>) {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op : <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_values())</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a>(Op.getNode(), Inner, NestLevel, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>))</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    }</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="comment">// Check for a lowered CALLSEQ_BEGIN or CALLSEQ_END.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;isMachineOpcode()) {</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameDestroyOpcode()) {</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>        ++NestLevel;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameSetupOpcode()) {</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>        <span class="keywordflow">if</span> (NestLevel == 0)</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        --NestLevel;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>      }</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    }</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <span class="comment">// Otherwise, find the chain and continue climbing.</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op : <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_values())</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>      <span class="keywordflow">if</span> (Op.getValueType() == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>) {</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>        <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Op.getNode();</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>        <span class="keywordflow">goto</span> found_chain_operand;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      }</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  found_chain_operand:;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">ISD::EntryToken</a>)</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  }</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>}</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"></span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/// FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/// the corresponding (lowered) CALLSEQ_BEGIN node.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">///</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/// NestLevel and MaxNested are used in recursion to indcate the current level</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">/// of nesting of CALLSEQ_BEGIN and CALLSEQ_END pairs, as well as the maximum</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/// level seen so far.</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">///</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/// TODO: It would be better to give CALLSEQ_END an explicit operand to point</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/// to the corresponding CALLSEQ_BEGIN to avoid needing to search for it.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#aa10776cccd7d800d6a2357c5bd4129ba">  489</a></span><a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#aa10776cccd7d800d6a2357c5bd4129ba">FindCallSeqStart</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;NestLevel, <span class="keywordtype">unsigned</span> &amp;MaxNest,</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    <span class="comment">// For a TokenFactor, examine each operand. There may be multiple ways</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    <span class="comment">// to get to the CALLSEQ_BEGIN, but we need to find the path with the</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="comment">// most nesting in order to ensure that we find the corresponding match.</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>) {</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>      <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Best = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>      <span class="keywordtype">unsigned</span> BestMaxNest = MaxNest;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op : <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_values()) {</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>        <span class="keywordtype">unsigned</span> MyNestLevel = NestLevel;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>        <span class="keywordtype">unsigned</span> MyMaxNest = MaxNest;</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *New = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#aa10776cccd7d800d6a2357c5bd4129ba">FindCallSeqStart</a>(Op.getNode(),</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>                                           MyNestLevel, MyMaxNest, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>))</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>          <span class="keywordflow">if</span> (!Best || (MyMaxNest &gt; BestMaxNest)) {</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>            Best = New;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>            BestMaxNest = MyMaxNest;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>          }</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>      }</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Best);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      MaxNest = BestMaxNest;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>      <span class="keywordflow">return</span> Best;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    }</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    <span class="comment">// Check for a lowered CALLSEQ_BEGIN or CALLSEQ_END.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;isMachineOpcode()) {</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameDestroyOpcode()) {</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>        ++NestLevel;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        MaxNest = std::max(MaxNest, NestLevel);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameSetupOpcode()) {</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NestLevel != 0);</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>        --NestLevel;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>        <span class="keywordflow">if</span> (NestLevel == 0)</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>          <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>      }</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    }</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    <span class="comment">// Otherwise, find the chain and continue climbing.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op : <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_values())</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>      <span class="keywordflow">if</span> (Op.getValueType() == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>) {</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Op.getNode();</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>        <span class="keywordflow">goto</span> found_chain_operand;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>      }</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  found_chain_operand:;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">ISD::EntryToken</a>)</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  }</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>}</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"></span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">/// Call ReleasePred for each predecessor, then update register live def/gen.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/// Always update LiveRegDefs for a register dependence even if the current SU</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">/// also defines the register. This effectively create one large live range</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">/// across a sequence of two-address node. This is important because the</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/// entire chain must be scheduled together. Example:</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">///</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/// flags = (3) add</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/// flags = (2) addc flags</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">/// flags = (1) addc flags</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">///</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">/// results in</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">///</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/// LiveRegDefs[flags] = 3</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/// LiveRegGens[flags] = 1</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">///</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/// If (2) addc is unscheduled, then (1) addc must also be unscheduled to avoid</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/// interference on flags.</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::ReleasePredecessors(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="comment">// Bottom up: release predecessors</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    ReleasePred(SU, &amp;Pred);</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>()) {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>      <span class="comment">// This is a physical register dependency and it&#39;s impossible or</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>      <span class="comment">// expensive to copy the register. Make sure nothing that can</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      <span class="comment">// clobber the register is scheduled between the predecessor and</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      <span class="comment">// this node.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *RegDef = LiveRegDefs[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()]; (void)RegDef;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!RegDef || RegDef == SU || RegDef == Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()) &amp;&amp;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>             <span class="stringliteral">&quot;interference on register dependence&quot;</span>);</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>      LiveRegDefs[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>      <span class="keywordflow">if</span> (!LiveRegGens[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()]) {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>        ++NumLiveRegs;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>        LiveRegGens[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] = SU;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>      }</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    }</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  }</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="comment">// If we&#39;re scheduling a lowered CALLSEQ_END, find the corresponding</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="comment">// CALLSEQ_BEGIN. Inject an artificial physical register dependence between</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <span class="comment">// these nodes, to prevent other calls from being interscheduled with them.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <span class="keywordtype">unsigned</span> CallResource = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs();</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="keywordflow">if</span> (!LiveRegDefs[CallResource])</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(); <a class="code hl_class" href="classNode.html">Node</a>; <a class="code hl_class" href="classNode.html">Node</a> = <a class="code hl_class" href="classNode.html">Node</a>-&gt;getGluedNode())</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classNode.html">Node</a>-&gt;isMachineOpcode() &amp;&amp;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>          <a class="code hl_class" href="classNode.html">Node</a>-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameDestroyOpcode()) {</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>        <span class="keywordtype">unsigned</span> NestLevel = 0;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>        <span class="keywordtype">unsigned</span> MaxNest = 0;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#aa10776cccd7d800d6a2357c5bd4129ba">FindCallSeqStart</a>(<a class="code hl_class" href="classNode.html">Node</a>, NestLevel, MaxNest, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> &amp;&amp; <span class="stringliteral">&quot;Must find call sequence start&quot;</span>);</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>        <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = &amp;SUnits[<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNodeId()];</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>        CallSeqEndForStart[<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>] = SU;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>        ++NumLiveRegs;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>        LiveRegDefs[CallResource] = <a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>        LiveRegGens[CallResource] = SU;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      }</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>}</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"></span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/// Check to see if any of the pending instructions are ready to issue.  If</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/// so, add them to the available queue.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::ReleasePending() {</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a>) {</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PendingQueue.empty() &amp;&amp; <span class="stringliteral">&quot;pending instrs not allowed in this mode&quot;</span>);</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  }</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="comment">// If the available queue is empty, it is safe to reset MinAvailableCycle.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="keywordflow">if</span> (AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aa19ea76a7eab9ab9d3c379c60c57e890">empty</a>())</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    MinAvailableCycle = std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  <span class="comment">// Check to see if any of the pending instructions are ready to issue.  If</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <span class="comment">// so, add them to the available queue.</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = PendingQueue.size(); i != e; ++i) {</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <span class="keywordtype">unsigned</span> ReadyCycle = PendingQueue[i]-&gt;getHeight();</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    <span class="keywordflow">if</span> (ReadyCycle &lt; MinAvailableCycle)</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      MinAvailableCycle = ReadyCycle;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <span class="keywordflow">if</span> (PendingQueue[i]-&gt;isAvailable) {</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>      <span class="keywordflow">if</span> (!isReady(PendingQueue[i]))</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#afb99b3857dfc3e59e2213bd05756ac5a">push</a>(PendingQueue[i]);</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    }</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    PendingQueue[i]-&gt;isPending = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    PendingQueue[i] = PendingQueue.back();</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    PendingQueue.pop_back();</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    --i; --e;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  }</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>}</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"></span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/// Move the scheduler state forward by the specified number of Cycles.</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::AdvanceToCycle(<span class="keywordtype">unsigned</span> NextCycle) {</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="keywordflow">if</span> (NextCycle &lt;= CurCycle)</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  IssueCount = 0;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a018c241de99a1f9d9bddee5b895afd01">setCurCycle</a>(NextCycle);</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="keywordflow">if</span> (!HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#afdc96245b9e4eb55ce1e8aa73c72c2d6">isEnabled</a>()) {</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <span class="comment">// Bypass lots of virtual calls in case of long latency.</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    CurCycle = NextCycle;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  }</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keywordflow">for</span> (; CurCycle != NextCycle; ++CurCycle) {</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>      HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a1286d92cd3db196a33f8ee0ef2c1daf5">RecedeCycle</a>();</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    }</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  }</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="comment">// FIXME: Instead of visiting the pending Q each time, set a dirty flag on the</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="comment">// available Q to release pending nodes at least once before popping.</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  ReleasePending();</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>}</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"></span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/// Move the scheduler state forward until the specified node&#39;s dependents are</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/// ready and can be scheduled with no resource conflicts.</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::AdvancePastStalls(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a>)</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="comment">// FIXME: Nodes such as CopyFromReg probably should not advance the current</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="comment">// cycle. Otherwise, we can wrongly mask real stalls. If the non-machine node</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="comment">// has predecessors the cycle will be advanced when they are scheduled.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="comment">// But given the crude nature of modeling latency though such nodes, we</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">// currently need to treat these nodes like real instructions.</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="comment">// if (!SU-&gt;getNode() || !SU-&gt;getNode()-&gt;isMachineOpcode()) return;</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <span class="keywordtype">unsigned</span> ReadyCycle = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="comment">// Bump CurCycle to account for latency. We assume the latency of other</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="comment">// available instructions may be hidden by the stall (not a full pipe stall).</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="comment">// This updates the hazard recognizer&#39;s cycle before reserving resources for</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="comment">// this instruction.</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  AdvanceToCycle(ReadyCycle);</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="comment">// Calls are scheduled in their preceding cycle, so don&#39;t conflict with</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="comment">// hazards from instructions after the call. EmitNode will reset the</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <span class="comment">// scoreboard state before emitting the call.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>)</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <span class="comment">// FIXME: For resource conflicts in very long non-pipelined stages, we</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <span class="comment">// should probably skip ahead here to avoid useless scoreboard checks.</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keywordtype">int</span> Stalls = 0;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <a class="code hl_enumeration" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267">ScheduleHazardRecognizer::HazardType</a> HT =</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>      HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#aa292d60287067eb2c757af46e76b6547">getHazardType</a>(SU, -Stalls);</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="keywordflow">if</span> (HT == <a class="code hl_enumvalue" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">ScheduleHazardRecognizer::NoHazard</a>)</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    ++Stalls;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  }</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  AdvanceToCycle(CurCycle + Stalls);</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>}</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"></span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/// Record this SUnit in the HazardRecognizer.</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/// Does not update CurCycle.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1InstrEmitter.html#a2ab4ca7059c7613d2fbf480db1d83b66">ScheduleDAGRRList::EmitNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <span class="keywordflow">if</span> (!HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#afdc96245b9e4eb55ce1e8aa73c72c2d6">isEnabled</a>())</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="comment">// Check for phys reg copy.</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <span class="keywordflow">if</span> (!SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>())</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <span class="keywordflow">switch</span> (SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>() &amp;&amp;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>           <span class="stringliteral">&quot;This target-independent node should not be scheduled.&quot;</span>);</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">ISD::MERGE_VALUES</a>:</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>:</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">ISD::LIFETIME_START</a>:</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">ISD::LIFETIME_END</a>:</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>:</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>:</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">ISD::EH_LABEL</a>:</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="comment">// Noops don&#39;t affect the scoreboard state. Copies are likely to be</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="comment">// removed.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a>:</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">ISD::INLINEASM_BR</a>:</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <span class="comment">// For inline asm, clear the pipeline state.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a3c5a10c0a8121d68c2a8eef15395ee41">Reset</a>();</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  }</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>) {</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="comment">// Calls are scheduled with their preceding instructions. For bottom-up</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="comment">// scheduling, clear the pipeline state before emitting.</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a3c5a10c0a8121d68c2a8eef15395ee41">Reset</a>();</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  }</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a65ae92267671fb17362151734e12e5bd">EmitInstruction</a>(SU);</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>}</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"></span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">/// ScheduleNodeBottomUp - Add the node to the schedule. Decrement the pending</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/// count of its predecessors. If a predecessor pending count is zero, add it to</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">/// the Available queue.</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::ScheduleNodeBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n*** Scheduling [&quot;</span> &lt;&lt; CurCycle &lt;&lt; <span class="stringliteral">&quot;]: &quot;</span>);</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(dumpNode(*SU));</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="keywordflow">if</span> (CurCycle &lt; SU-&gt;getHeight())</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;   Height [&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>()</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>                      &lt;&lt; <span class="stringliteral">&quot;] pipeline stall!\n&quot;</span>);</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="comment">// FIXME: Do not modify node height. It may interfere with</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="comment">// backtracking. Instead add a &quot;ready cycle&quot; to SUnit. Before scheduling the</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="comment">// node its ready cycle can aid heuristics, and after scheduling it can</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="comment">// indicate the scheduled cycle.</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a0e90fb55a364cbeedab55c95824668bd">setHeightToAtLeast</a>(CurCycle);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="comment">// Reserve resources for the scheduled instruction.</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  EmitNode(SU);</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.push_back(SU);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a64084f258f0c4ee199557ed54ac9592a">scheduledNode</a>(SU);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="comment">// If HazardRec is disabled, and each inst counts as one cycle, then</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="comment">// advance CurCycle before ReleasePredecessors to avoid useless pushes to</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <span class="comment">// PendingQueue for schedulers that implement HasReadyFilter.</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <span class="keywordflow">if</span> (!HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#afdc96245b9e4eb55ce1e8aa73c72c2d6">isEnabled</a>() &amp;&amp; <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#ae6c2da459673772dca5176f450c7cc8d">AvgIPC</a> &lt; 2)</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>    AdvanceToCycle(CurCycle + 1);</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="comment">// Update liveness of predecessors before successors to avoid treating a</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="comment">// two-address node as a live range def.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  ReleasePredecessors(SU);</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="comment">// Release all the implicit physical register defs that are live.</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <span class="comment">// LiveRegDegs[Succ.getReg()] != SU when SU is a two-address node.</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp; LiveRegDefs[Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] == SU) {</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumLiveRegs &gt; 0 &amp;&amp; <span class="stringliteral">&quot;NumLiveRegs is already zero!&quot;</span>);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>      --NumLiveRegs;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>      LiveRegDefs[Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>      LiveRegGens[Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>      releaseInterferences(Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>());</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    }</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  }</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="comment">// Release the special call resource dependence, if this is the beginning</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="comment">// of a call.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="keywordtype">unsigned</span> CallResource = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs();</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <span class="keywordflow">if</span> (LiveRegDefs[CallResource] == SU)</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *SUNode = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(); SUNode;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>         SUNode = SUNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">getGluedNode</a>()) {</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>      <span class="keywordflow">if</span> (SUNode-&gt;isMachineOpcode() &amp;&amp;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>          SUNode-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameSetupOpcode()) {</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumLiveRegs &gt; 0 &amp;&amp; <span class="stringliteral">&quot;NumLiveRegs is already zero!&quot;</span>);</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>        --NumLiveRegs;</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>        LiveRegDefs[CallResource] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>        LiveRegGens[CallResource] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>        releaseInterferences(CallResource);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>      }</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    }</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a>(SU);</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <span class="comment">// Conditions under which the scheduler should eagerly advance the cycle:</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="comment">// (1) No available instructions</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="comment">// (2) All pipelines full, so available instructions must have hazards.</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="comment">// If HazardRec is disabled, the cycle was pre-advanced before calling</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <span class="comment">// ReleasePredecessors. In that case, IssueCount should remain 0.</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <span class="comment">// Check AvailableQueue after ReleasePredecessors in case of zero latency.</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="keywordflow">if</span> (HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#afdc96245b9e4eb55ce1e8aa73c72c2d6">isEnabled</a>() || <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#ae6c2da459673772dca5176f450c7cc8d">AvgIPC</a> &gt; 1) {</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>() &amp;&amp; SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>      ++IssueCount;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    <span class="keywordflow">if</span> ((HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#afdc96245b9e4eb55ce1e8aa73c72c2d6">isEnabled</a>() &amp;&amp; HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a8d57f996bd3d69e4f0674a54c5d62426">atIssueLimit</a>())</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>        || (!HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#afdc96245b9e4eb55ce1e8aa73c72c2d6">isEnabled</a>() &amp;&amp; IssueCount == <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#ae6c2da459673772dca5176f450c7cc8d">AvgIPC</a>))</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>      AdvanceToCycle(CurCycle + 1);</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  }</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>}</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"></span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">/// CapturePred - This does the opposite of ReleasePred. Since SU is being</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/// unscheduled, increase the succ left count of its predecessors. Remove</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">/// them from AvailableQueue if necessary.</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::CapturePred(<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *PredEdge) {</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = PredEdge-&gt;<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a>) {</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>    PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="keywordflow">if</span> (!PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a>)</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>      AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a271739ac4f1735c0982b74c9bb151adb">remove</a>(PredSU);</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  }</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>         <span class="stringliteral">&quot;NumSuccsLeft will overflow!&quot;</span>);</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  ++PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a>;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>}</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"></span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">/// UnscheduleNodeBottomUp - Remove the node from the schedule, update its and</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/// its predecessor states to reflect the change.</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::UnscheduleNodeBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Unscheduling [&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &lt;&lt; <span class="stringliteral">&quot;]: &quot;</span>);</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(dumpNode(*SU));</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    CapturePred(&amp;Pred);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp; SU == LiveRegGens[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()]){</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumLiveRegs &gt; 0 &amp;&amp; <span class="stringliteral">&quot;NumLiveRegs is already zero!&quot;</span>);</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveRegDefs[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] == Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() &amp;&amp;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>             <span class="stringliteral">&quot;Physical register dependency violated?&quot;</span>);</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>      --NumLiveRegs;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>      LiveRegDefs[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>      LiveRegGens[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>      releaseInterferences(Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>());</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    }</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  }</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  <span class="comment">// Reclaim the special call resource dependence, if this is the beginning</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="comment">// of a call.</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <span class="keywordtype">unsigned</span> CallResource = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs();</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *SUNode = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(); SUNode;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>       SUNode = SUNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">getGluedNode</a>()) {</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>    <span class="keywordflow">if</span> (SUNode-&gt;isMachineOpcode() &amp;&amp;</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>        SUNode-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameSetupOpcode()) {</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SeqEnd = CallSeqEndForStart[SU];</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SeqEnd &amp;&amp; <span class="stringliteral">&quot;Call sequence start/end must be known&quot;</span>);</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!LiveRegDefs[CallResource]);</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!LiveRegGens[CallResource]);</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>      ++NumLiveRegs;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>      LiveRegDefs[CallResource] = SU;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>      LiveRegGens[CallResource] = SeqEnd;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    }</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  }</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <span class="comment">// Release the special call resource dependence, if this is the end</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <span class="comment">// of a call.</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <span class="keywordflow">if</span> (LiveRegGens[CallResource] == SU)</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *SUNode = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(); SUNode;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>         SUNode = SUNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">getGluedNode</a>()) {</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>      <span class="keywordflow">if</span> (SUNode-&gt;isMachineOpcode() &amp;&amp;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>          SUNode-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameDestroyOpcode()) {</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumLiveRegs &gt; 0 &amp;&amp; <span class="stringliteral">&quot;NumLiveRegs is already zero!&quot;</span>);</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveRegDefs[CallResource]);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveRegGens[CallResource]);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>        --NumLiveRegs;</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>        LiveRegDefs[CallResource] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>        LiveRegGens[CallResource] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>        releaseInterferences(CallResource);</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>      }</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>    }</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>()) {</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>      <span class="keyword">auto</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>();</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>      <span class="keywordflow">if</span> (!LiveRegDefs[Reg])</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>        ++NumLiveRegs;</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>      <span class="comment">// This becomes the nearest def. Note that an earlier def may still be</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>      <span class="comment">// pending if this is a two-address node.</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>      LiveRegDefs[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = SU;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>      <span class="comment">// Update LiveRegGen only if was empty before this unscheduling.</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>      <span class="comment">// This is to avoid incorrect updating LiveRegGen set in previous run.</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>      <span class="keywordflow">if</span> (!LiveRegGens[Reg]) {</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>        <span class="comment">// Find the successor with the lowest height.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>        LiveRegGens[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Succ2 : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>          <span class="keywordflow">if</span> (Succ2.isAssignedRegDep() &amp;&amp; Succ2.getReg() == Reg &amp;&amp;</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>              Succ2.getSUnit()-&gt;getHeight() &lt; LiveRegGens[Reg]-&gt;getHeight())</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>            LiveRegGens[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = Succ2.getSUnit();</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>        }</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>      }</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    }</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  }</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &lt; MinAvailableCycle)</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    MinAvailableCycle = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a5ba3791568e29a8d9214ec7dad855a56">setHeightDirty</a>();</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a> &amp;&amp; AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a866473ce1ccdad456bbf1ef10f673feb">hasReadyFilter</a>()) {</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    <span class="comment">// Don&#39;t make available until backtracking is complete.</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>    SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    PendingQueue.push_back(SU);</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  }</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>    AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#afb99b3857dfc3e59e2213bd05756ac5a">push</a>(SU);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  }</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aacecda7b05a8a9345e0c512a5faac9b9">unscheduledNode</a>(SU);</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>}</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"></span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">/// After backtracking, the hazard checker needs to be restored to a state</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/// corresponding the current cycle.</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::RestoreHazardCheckerBottomUp() {</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a3c5a10c0a8121d68c2a8eef15395ee41">Reset</a>();</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <span class="keywordtype">unsigned</span> LookAhead = std::min((<span class="keywordtype">unsigned</span>)<a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.size(),</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>                                HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a01f781fc999200779e9b3d56da7e759a">getMaxLookAhead</a>());</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <span class="keywordflow">if</span> (LookAhead == 0)</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  std::vector&lt;SUnit *&gt;::const_iterator <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = (<a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.end() - LookAhead);</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keywordtype">unsigned</span> HazardCycle = (*I)-&gt;getHeight();</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.end(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    <span class="keywordflow">for</span> (; SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; HazardCycle; ++HazardCycle) {</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>      HazardRec-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleHazardRecognizer.html#a1286d92cd3db196a33f8ee0ef2c1daf5">RecedeCycle</a>();</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    }</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    EmitNode(SU);</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  }</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>}</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"></span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">/// BacktrackBottomUp - Backtrack scheduling to a previous cycle specified in</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">/// BTCycle in order to schedule a specific node.</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::BacktrackBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *BtSU) {</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *OldSU = <a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.back();</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>    <a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.pop_back();</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>    <span class="comment">// FIXME: use ready cycle instead of height</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    CurCycle = OldSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    UnscheduleNodeBottomUp(OldSU);</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>    AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a018c241de99a1f9d9bddee5b895afd01">setCurCycle</a>(CurCycle);</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <span class="keywordflow">if</span> (OldSU == BtSU)</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    OldSU = <a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.back();</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  }</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a65e96694f0d2eef93a9653beba7d12dc">isSucc</a>(OldSU) &amp;&amp; <span class="stringliteral">&quot;Something is wrong!&quot;</span>);</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  RestoreHazardCheckerBottomUp();</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  ReleasePending();</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  ++NumBacktracks;</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>}</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#aa405be8f26bc0ffcd089589d15327400">  970</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#aa405be8f26bc0ffcd089589d15327400">isOperandOf</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *SUNode = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(); SUNode;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>       SUNode = SUNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">getGluedNode</a>()) {</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>    <span class="keywordflow">if</span> (SUNode-&gt;isOperandOf(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  }</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>}</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"></span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">/// TryUnfold - Attempt to unfold</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *ScheduleDAGRRList::TryUnfoldSU(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="comment">// Use while over if to ease fall through.</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDNode *, 2&gt;</a> NewNodes;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;unfoldMemoryOperand(*DAG, <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, NewNodes))</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="comment">// unfolding an x86 DEC64m operation results in store, dec, load which</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="comment">// can&#39;t be handled here so quit</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  <span class="keywordflow">if</span> (NewNodes.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 3)</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewNodes.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Expected a load folding node!&quot;</span>);</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = NewNodes[1];</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *LoadNode = NewNodes[0];</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <span class="keywordtype">unsigned</span> NumVals = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNumValues();</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="keywordtype">unsigned</span> OldNumVals = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>();</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  <span class="comment">// LoadNode may already exist. This can happen when there is another</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="comment">// load from the same location and producing the same type of value</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <span class="comment">// but it has different alignment or volatileness.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <span class="keywordtype">bool</span> isNewLoad = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *LoadSU;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="keywordflow">if</span> (LoadNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">getNodeId</a>() != -1) {</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    LoadSU = &amp;SUnits[LoadNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">getNodeId</a>()];</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    <span class="comment">// If LoadSU has already been scheduled, we should clone it but</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    <span class="comment">// this would negate the benefit to unfolding so just return SU.</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    <span class="keywordflow">if</span> (LoadSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>      <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>    isNewLoad = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    LoadSU = CreateNewSUnit(LoadNode);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    LoadNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">setNodeId</a>(LoadSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>    InitNumRegDefsLeft(LoadSU);</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    computeLatency(LoadSU);</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  }</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <span class="keywordtype">bool</span> isNewN = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *NewSU;</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="comment">// This can only happen when isNewLoad is false.</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNodeId() != -1) {</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    NewSU = &amp;SUnits[<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNodeId()];</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <span class="comment">// If NewSU has already been scheduled, we need to clone it, but this</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    <span class="comment">// negates the benefit to unfolding so just return SU.</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    <span class="keywordflow">if</span> (NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>) {</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>      <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    }</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    isNewN = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    NewSU = CreateNewSUnit(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;setNodeId(NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode());</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>(); ++i) {</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>      <span class="keywordflow">if</span> (MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(i, <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1) {</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>        NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ac8cc028950511d3ae611681975c7831e">isTwoAddress</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>      }</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    }</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    <span class="keywordflow">if</span> (MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a8c8b632d74a4d458f9a1a95efa691dbd">isCommutable</a>())</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>      NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">isCommutable</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    InitNumRegDefsLeft(NewSU);</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    computeLatency(NewSU);</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  }</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unfolding SU #&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span> </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <span class="comment">// Now that we are committed to unfolding replace DAG Uses.</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumVals; ++i)</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    DAG-&gt;ReplaceAllUsesOfValueWith(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a>(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(), i), <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, i));</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  DAG-&gt;ReplaceAllUsesOfValueWith(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a>(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(), OldNumVals - 1),</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>                                 <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a>(LoadNode, 1));</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <span class="comment">// Record all the edges to and from the old SU, by category.</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDep, 4&gt;</a> ChainPreds;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDep, 4&gt;</a> ChainSuccs;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDep, 4&gt;</a> LoadPreds;</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDep, 4&gt;</a> NodePreds;</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDep, 4&gt;</a> NodeSuccs;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>())</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>      ChainPreds.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#aa405be8f26bc0ffcd089589d15327400">isOperandOf</a>(Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), LoadNode))</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>      LoadPreds.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>      NodePreds.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>  }</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>())</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>      ChainSuccs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Succ);</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>      NodeSuccs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Succ);</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  }</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <span class="comment">// Now assign edges to the newly-created nodes.</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : ChainPreds) {</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>    RemovePred(SU, Pred);</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>    <span class="keywordflow">if</span> (isNewLoad)</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>      AddPredQueued(LoadSU, Pred);</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  }</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : LoadPreds) {</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>    RemovePred(SU, Pred);</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>    <span class="keywordflow">if</span> (isNewLoad)</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>      AddPredQueued(LoadSU, Pred);</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>  }</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : NodePreds) {</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    RemovePred(SU, Pred);</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>    AddPredQueued(NewSU, Pred);</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  }</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a> : NodeSuccs) {</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccDep = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.getSUnit();</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setSUnit(SU);</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    RemovePred(SuccDep, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setSUnit(NewSU);</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>    AddPredQueued(SuccDep, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>    <span class="comment">// Balance register pressure.</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>    <span class="keywordflow">if</span> (AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a740277c92e737f9caa203053551dc5d5">tracksRegPressure</a>() &amp;&amp; SuccDep-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> &amp;&amp;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>        !<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.isCtrl() &amp;&amp; NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a> &gt; 0)</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>      --NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a>;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  }</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a> : ChainSuccs) {</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccDep = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.getSUnit();</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setSUnit(SU);</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    RemovePred(SuccDep, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>    <span class="keywordflow">if</span> (isNewLoad) {</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setSUnit(LoadSU);</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>      AddPredQueued(SuccDep, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>    }</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  }</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <span class="comment">// Add a data dependency to reflect that NewSU reads the value defined</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="comment">// by LoadSU.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>(LoadSU, <a class="code hl_struct" href="structllvm_1_1DWARFYAML_1_1Data.html">SDep::Data</a>, 0);</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setLatency(LoadSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>);</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  AddPredQueued(NewSU, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <span class="keywordflow">if</span> (isNewLoad)</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>    AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">addNode</a>(LoadSU);</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <span class="keywordflow">if</span> (isNewN)</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>    AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">addNode</a>(NewSU);</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  ++NumUnfolds;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span> </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="keywordflow">if</span> (NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> == 0)</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    NewSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <span class="keywordflow">return</span> NewSU;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>}</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"></span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">/// CopyAndMoveSuccessors - Clone the specified node and move its scheduled</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">/// successors to the newly created node.</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *ScheduleDAGRRList::CopyAndMoveSuccessors(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Considering duplicating the SU\n&quot;</span>);</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(dumpNode(*SU));</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span> </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getGluedNode() &amp;&amp;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>      !<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;canCopyGluedNodeDuringSchedule(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>        <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>        &lt;&lt; <span class="stringliteral">&quot;Giving up because it has incoming glue and the target does not &quot;</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>           <span class="stringliteral">&quot;want to copy it\n&quot;</span>);</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  }</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *NewSU;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <span class="keywordtype">bool</span> TryUnfold = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNumValues(); i != e; ++i) {</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(i);</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>    <span class="keywordflow">if</span> (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>) {</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Giving up because it has outgoing glue\n&quot;</span>);</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>      TryUnfold = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  }</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op : <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_values()) {</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getNode()-&gt;getSimpleValueType(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getResNo());</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <span class="keywordflow">if</span> (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> &amp;&amp; !<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;canCopyGluedNodeDuringSchedule(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)) {</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>          <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Giving up because it one of the operands is glue and &quot;</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>                    <span class="stringliteral">&quot;the target does not want to copy it\n&quot;</span>);</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    }</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  }</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  <span class="comment">// If possible unfold instruction.</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <span class="keywordflow">if</span> (TryUnfold) {</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *UnfoldSU = TryUnfoldSU(SU);</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>    <span class="keywordflow">if</span> (!UnfoldSU)</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    SU = UnfoldSU;</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    <span class="comment">// If this can be scheduled don&#39;t bother duplicating and just return</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> == 0)</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>      <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  }</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Duplicating SU #&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  NewSU = CreateClone(SU);</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="comment">// New SUnit has the exact same predecessors.</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>    <span class="keywordflow">if</span> (!Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">isArtificial</a>())</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>      AddPredQueued(NewSU, Pred);</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  <span class="comment">// Only copy scheduled successors. Cut them from old node&#39;s successor</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <span class="comment">// list and move them over.</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;</a>, 4&gt; DelDeps;</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">isArtificial</a>())</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>) {</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>      <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a> = Succ;</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setSUnit(NewSU);</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>      AddPredQueued(SuccSU, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setSUnit(SU);</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>      DelDeps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(SuccSU, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>));</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>    }</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  }</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;DelDep : DelDeps)</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>    RemovePred(DelDep.first, DelDep.second);</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ae786b608765a20cdd6d9c9e3b40195f1">updateNode</a>(SU);</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">addNode</a>(NewSU);</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  ++NumDups;</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <span class="keywordflow">return</span> NewSU;</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>}</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"></span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">/// InsertCopiesAndMoveSuccs - Insert register copies and move all</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">/// scheduled successors of the given SUnit to the last copy.</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::InsertCopiesAndMoveSuccs(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>                                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC,</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>                                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>                                              <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;<a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>) {</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CopyFromSU = CreateNewSUnit(<span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  CopyFromSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#abc6086d9aae5e2c749134b47be689d78">CopySrcRC</a> = SrcRC;</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  CopyFromSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a4f21db7c66af06c7473b77fd4395b92e">CopyDstRC</a> = DestRC;</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CopyToSU = CreateNewSUnit(<span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  CopyToSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#abc6086d9aae5e2c749134b47be689d78">CopySrcRC</a> = DestRC;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  CopyToSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a4f21db7c66af06c7473b77fd4395b92e">CopyDstRC</a> = SrcRC;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  <span class="comment">// Only copy scheduled successors. Cut them from old node&#39;s successor</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  <span class="comment">// list and move them over.</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;</a>, 4&gt; DelDeps;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">isArtificial</a>())</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>) {</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>      <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a> = Succ;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>.setSUnit(CopyToSU);</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>      AddPredQueued(SuccSU, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>);</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>      DelDeps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(SuccSU, Succ));</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    }</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      <span class="comment">// Avoid scheduling the def-side copy before other successors. Otherwise</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>      <span class="comment">// we could introduce another physreg interference on the copy and</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>      <span class="comment">// continue inserting copies indefinitely.</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>      AddPredQueued(SuccSU, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a>(CopyFromSU, <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>    }</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  }</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;DelDep : DelDeps)</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    RemovePred(DelDep.first, DelDep.second);</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span> </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> FromDep(SU, <a class="code hl_struct" href="structllvm_1_1DWARFYAML_1_1Data.html">SDep::Data</a>, Reg);</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  FromDep.setLatency(SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  AddPredQueued(CopyFromSU, FromDep);</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> ToDep(CopyFromSU, <a class="code hl_struct" href="structllvm_1_1DWARFYAML_1_1Data.html">SDep::Data</a>, 0);</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  ToDep.setLatency(CopyFromSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>);</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  AddPredQueued(CopyToSU, ToDep);</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ae786b608765a20cdd6d9c9e3b40195f1">updateNode</a>(SU);</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">addNode</a>(CopyFromSU);</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">addNode</a>(CopyToSU);</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  <a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>.push_back(CopyFromSU);</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>.push_back(CopyToSU);</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  ++NumPRCopies;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>}</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"></span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">/// getPhysicalRegisterVT - Returns the ValueType of the physical register</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">/// definition of the specified node.</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">/// FIXME: Move to SelectionDAG?</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a28587903fe646efc2cdcbab03d1dae6f"> 1272</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a28587903fe646efc2cdcbab03d1dae6f">getPhysicalRegisterVT</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <span class="keywordtype">unsigned</span> NumRes;</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>    <span class="comment">// CopyFromReg has: &quot;chain, Val, glue&quot; so operand 1 gives the type.</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>    NumRes = 1;</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode());</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MCID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#aaad240e3205be4e3c66172069b8f9253">ImplicitDefs</a> &amp;&amp; <span class="stringliteral">&quot;Physical reg def must be in implicit def list!&quot;</span>);</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    NumRes = MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *ImpDef = MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#adbcdd0d95e13cde82e1c9f7e0ceb8c6b">getImplicitDefs</a>(); *ImpDef; ++ImpDef) {</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>      <span class="keywordflow">if</span> (Reg == *ImpDef)</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>      ++NumRes;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    }</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>  }</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(NumRes);</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>}</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"></span> </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/// CheckForLiveRegDef - Return true and update live register vector if the</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">/// specified register def of the specified SUnit clobbers any &quot;live&quot; registers.</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222"> 1293</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222">CheckForLiveRegDef</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>                               <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> **LiveRegDefs,</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>                               <a class="code hl_class" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> &amp;RegAdded,</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>                               <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;LRegs,</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AliasI(Reg, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>); AliasI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AliasI) {</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>    <span class="comment">// Check if Ref is live.</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>    <span class="keywordflow">if</span> (!LiveRegDefs[*AliasI]) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>    <span class="comment">// Allow multiple uses of the same def.</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>    <span class="keywordflow">if</span> (LiveRegDefs[*AliasI] == SU) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>    <span class="comment">// Add Reg to the set of interfering live regs.</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    <span class="keywordflow">if</span> (RegAdded.<a class="code hl_function" href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">insert</a>(*AliasI).second) {</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>      LRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(*AliasI);</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    }</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  }</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>}</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"></span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">/// CheckForLiveRegDefMasked - Check for any live physregs that are clobbered</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/// by RegMask, and add them to LRegs.</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#affd5619a70ecc254d62f604150468f1d"> 1315</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#affd5619a70ecc254d62f604150468f1d">CheckForLiveRegDefMasked</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RegMask,</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>                                     <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> LiveRegDefs,</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>                                     <a class="code hl_class" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> &amp;RegAdded,</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>                                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;LRegs) {</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <span class="comment">// Look at all live registers. Skip Reg0 and the special CallResource.</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = LiveRegDefs.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()-1; i != e; ++i) {</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>    <span class="keywordflow">if</span> (!LiveRegDefs[i]) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>    <span class="keywordflow">if</span> (LiveRegDefs[i] == SU) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">MachineOperand::clobbersPhysReg</a>(RegMask, i)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>    <span class="keywordflow">if</span> (RegAdded.<a class="code hl_function" href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">insert</a>(i).second)</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>      LRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(i);</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  }</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>}</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"></span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">/// getNodeRegMask - Returns the register mask attached to an SDNode, if any.</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#ad2c25d325740e477ec4a81b0c9dbfaa0"> 1330</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ad2c25d325740e477ec4a81b0c9dbfaa0">getNodeRegMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op : <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;op_values())</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>    <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *RegOp = dyn_cast&lt;RegisterMaskSDNode&gt;(Op.getNode()))</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>      <span class="keywordflow">return</span> RegOp-&gt;getRegMask();</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>}</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"></span> </div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">/// DelayForLiveRegsBottomUp - Returns true if it is necessary to delay</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">/// scheduling of the given node to satisfy live physical register dependencies.</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/// If the specific node is the last one that&#39;s available to schedule, do</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">/// whatever is necessary (i.e. backtracking or cloning) to make it possible.</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment"></span><span class="keywordtype">bool</span> ScheduleDAGRRList::</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>DelayForLiveRegsBottomUp(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;LRegs) {</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <span class="keywordflow">if</span> (NumLiveRegs == 0)</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <a class="code hl_class" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> RegAdded;</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <span class="comment">// If this node would clobber any &quot;live&quot; register, then it&#39;s not ready.</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  <span class="comment">// If SU is the currently live definition of the same register that it uses,</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  <span class="comment">// then we are free to schedule it.</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp; LiveRegDefs[Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()] != SU)</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>      <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222">CheckForLiveRegDef</a>(Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>(), LiveRegDefs.get(),</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>                         RegAdded, LRegs, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  }</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(); <a class="code hl_class" href="classNode.html">Node</a>; <a class="code hl_class" href="classNode.html">Node</a> = <a class="code hl_class" href="classNode.html">Node</a>-&gt;getGluedNode()) {</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classNode.html">Node</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a> ||</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>        <a class="code hl_class" href="classNode.html">Node</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">ISD::INLINEASM_BR</a>) {</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>      <span class="comment">// Inline asm can clobber physical defs.</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>      <span class="keywordtype">unsigned</span> NumOps = <a class="code hl_class" href="classNode.html">Node</a>-&gt;getNumOperands();</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classNode.html">Node</a>-&gt;getOperand(NumOps-1).getValueType() == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>        --NumOps;  <span class="comment">// Ignore the glue operand.</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6afed51603ce2d64ec9af92ff0154913ca">InlineAsm::Op_FirstOperand</a>; i != NumOps;) {</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>        <span class="keywordtype">unsigned</span> Flags =</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>          cast&lt;ConstantSDNode&gt;(<a class="code hl_class" href="classNode.html">Node</a>-&gt;getOperand(i))-&gt;getZExtValue();</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>        <span class="keywordtype">unsigned</span> NumVals = <a class="code hl_function" href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">InlineAsm::getNumOperandRegisters</a>(Flags);</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>        ++i; <span class="comment">// Skip the ID value.</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1InlineAsm.html#a32c5c5c8245b02828882d927c6cc4163">InlineAsm::isRegDefKind</a>(Flags) ||</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>            <a class="code hl_function" href="classllvm_1_1InlineAsm.html#ad1192da842e9cc239677b7963863b7a2">InlineAsm::isRegDefEarlyClobberKind</a>(Flags) ||</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>            <a class="code hl_function" href="classllvm_1_1InlineAsm.html#a0641b34e2b6dd46499f40b7214160d44">InlineAsm::isClobberKind</a>(Flags)) {</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>          <span class="comment">// Check for def of register or earlyclobber register.</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>          <span class="keywordflow">for</span> (; NumVals; --NumVals, ++i) {</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>            <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = cast&lt;RegisterSDNode&gt;(<a class="code hl_class" href="classNode.html">Node</a>-&gt;getOperand(i))-&gt;getReg();</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>            <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg))</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>              <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222">CheckForLiveRegDef</a>(SU, Reg, LiveRegDefs.get(), RegAdded, LRegs, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>          }</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>        } <span class="keywordflow">else</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>          i += NumVals;</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>      }</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    }</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classNode.html">Node</a>-&gt;isMachineOpcode())</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <span class="comment">// If we&#39;re in the middle of scheduling a call, don&#39;t begin scheduling</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>    <span class="comment">// another call. Also, don&#39;t allow any physical registers to be live across</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    <span class="comment">// the call.</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classNode.html">Node</a>-&gt;getMachineOpcode() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameDestroyOpcode()) {</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>      <span class="comment">// Check the special calling-sequence resource.</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>      <span class="keywordtype">unsigned</span> CallResource = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs();</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>      <span class="keywordflow">if</span> (LiveRegDefs[CallResource]) {</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Gen = LiveRegGens[CallResource]-&gt;getNode();</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>        <span class="keywordflow">while</span> (<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Glued = Gen-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">getGluedNode</a>())</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>          Gen = Glued;</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>        <span class="keywordflow">if</span> (!<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a>(Gen, <a class="code hl_class" href="classNode.html">Node</a>, 0, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) &amp;&amp;</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>            RegAdded.<a class="code hl_function" href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">insert</a>(CallResource).second)</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>          LRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CallResource);</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>      }</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>    }</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RegMask = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ad2c25d325740e477ec4a81b0c9dbfaa0">getNodeRegMask</a>(<a class="code hl_class" href="classNode.html">Node</a>))</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>      <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#affd5619a70ecc254d62f604150468f1d">CheckForLiveRegDefMasked</a>(SU, RegMask,</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>                               <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(LiveRegDefs.get(), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs()),</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>                               RegAdded, LRegs);</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classNode.html">Node</a>-&gt;getMachineOpcode());</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>    <span class="keywordflow">if</span> (MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">hasOptionalDef</a>()) {</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>      <span class="comment">// Most ARM instructions have an OptionalDef for CPSR, to model the S-bit.</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>      <span class="comment">// This operand can be either a def of CPSR, if the S bit is set; or a use</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>      <span class="comment">// of %noreg.  When the OptionalDef is set to a valid register, we need to</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>      <span class="comment">// handle it in the same way as an ImplicitDef.</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>(); ++i)</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>        <span class="keywordflow">if</span> (MCID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code hl_function" href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">isOptionalDef</a>()) {</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1">OptionalDef</a> = <a class="code hl_class" href="classNode.html">Node</a>-&gt;getOperand(i - <a class="code hl_class" href="classNode.html">Node</a>-&gt;getNumValues());</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>          <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = cast&lt;RegisterSDNode&gt;(OptionalDef)-&gt;getReg();</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>          <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222">CheckForLiveRegDef</a>(SU, Reg, LiveRegDefs.get(), RegAdded, LRegs, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>        }</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>    }</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>    <span class="keywordflow">if</span> (!MCID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#aaad240e3205be4e3c66172069b8f9253">ImplicitDefs</a>)</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *Reg = MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#adbcdd0d95e13cde82e1c9f7e0ceb8c6b">getImplicitDefs</a>(); *Reg; ++Reg)</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>      <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222">CheckForLiveRegDef</a>(SU, *Reg, LiveRegDefs.get(), RegAdded, LRegs, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  }</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>  <span class="keywordflow">return</span> !LRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>();</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>}</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="keywordtype">void</span> ScheduleDAGRRList::releaseInterferences(<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  <span class="comment">// Add the nodes that aren&#39;t ready back onto the available list.</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Interferences.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i &gt; 0; --i) {</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = Interferences[i-1];</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>    LRegsMapT::iterator LRegsPos = LRegsMap.find(SU);</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>    <span class="keywordflow">if</span> (Reg) {</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;LRegs = LRegsPos-&gt;second;</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(LRegs, Reg))</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>    }</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>    SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>    <span class="comment">// The interfering node may no longer be available due to backtracking.</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>    <span class="comment">// Furthermore, it may have been made available again, in which case it is</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>    <span class="comment">// now already in the AvailableQueue.</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>    <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> &amp;&amp; !SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a>) {</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Repushing SU #&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>      AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#afb99b3857dfc3e59e2213bd05756ac5a">push</a>(SU);</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>    }</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>    <span class="keywordflow">if</span> (i &lt; Interferences.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>())</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>      Interferences[i-1] = Interferences.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>();</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>    Interferences.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#ad97688dfe9cd802e2a0691cbe620218a">pop_back</a>();</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>    LRegsMap.erase(LRegsPos);</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  }</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>}</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment"></span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">/// Return a node that can be scheduled in this cycle. Requirements:</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">/// (1) Ready: latency has been satisfied</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">/// (2) No Hazards: resources are available</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">/// (3) No Interferences: may unschedule to break register interferences.</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *ScheduleDAGRRList::PickNodeToScheduleBottomUp() {</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CurSU = AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aa19ea76a7eab9ab9d3c379c60c57e890">empty</a>() ? nullptr : AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a62035e5a96831f80e09190f6301242b3">pop</a>();</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <span class="keyword">auto</span> FindAvailableNode = [&amp;]() {</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>    <span class="keywordflow">while</span> (CurSU) {</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>      <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> LRegs;</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>      <span class="keywordflow">if</span> (!DelayForLiveRegsBottomUp(CurSU, LRegs))</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Interfering reg &quot;</span>;</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>                 <span class="keywordflow">if</span> (LRegs[0] == <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs()) <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;CallResource&quot;</span>;</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>                 <span class="keywordflow">else</span> <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(LRegs[0], <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>                 <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; SU #&quot;</span> &lt;&lt; CurSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>      std::pair&lt;LRegsMapT::iterator, bool&gt; LRegsPair =</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>        LRegsMap.insert(std::make_pair(CurSU, LRegs));</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>      <span class="keywordflow">if</span> (LRegsPair.second) {</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>        CurSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a> = <span class="keyword">true</span>;  <span class="comment">// This SU is not in AvailableQueue right now.</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>        Interferences.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurSU);</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>      }</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>      <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CurSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a> &amp;&amp; <span class="stringliteral">&quot;Interferences are pending&quot;</span>);</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>        <span class="comment">// Update the interference with current live regs.</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>        LRegsPair.first-&gt;second = LRegs;</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>      }</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>      CurSU = AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a62035e5a96831f80e09190f6301242b3">pop</a>();</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    }</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  };</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  FindAvailableNode();</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>  <span class="keywordflow">if</span> (CurSU)</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>    <span class="keywordflow">return</span> CurSU;</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span> </div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <span class="comment">// We query the topological order in the loop body, so make sure outstanding</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="comment">// updates are applied before entering it (we only enter the loop if there</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>  <span class="comment">// are some interferences). If we make changes to the ordering, we exit</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <span class="comment">// the loop.</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  <span class="comment">// All candidates are delayed due to live physical reg dependencies.</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>  <span class="comment">// Try backtracking, code duplication, or inserting cross class copies</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>  <span class="comment">// to resolve it.</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *TrySU : Interferences) {</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;LRegs = LRegsMap[TrySU];</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span> </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>    <span class="comment">// Try unscheduling up to the point where it&#39;s safe to schedule</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>    <span class="comment">// this node.</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *BtSU = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>    <span class="keywordtype">unsigned</span> LiveCycle = std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg : LRegs) {</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>      <span class="keywordflow">if</span> (LiveRegGens[Reg]-&gt;getHeight() &lt; LiveCycle) {</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>        BtSU = LiveRegGens[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>];</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>        LiveCycle = BtSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>      }</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>    }</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <span class="keywordflow">if</span> (!WillCreateCycle(TrySU, BtSU))  {</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>      <span class="comment">// BacktrackBottomUp mutates Interferences!</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>      BacktrackBottomUp(TrySU, BtSU);</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>      <span class="comment">// Force the current node to be scheduled before the node that</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>      <span class="comment">// requires the physical reg dep.</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>      <span class="keywordflow">if</span> (BtSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a>) {</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>        BtSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>        <span class="keywordflow">if</span> (!BtSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a>)</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>          AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a271739ac4f1735c0982b74c9bb151adb">remove</a>(BtSU);</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>      }</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;ARTIFICIAL edge from SU(&quot;</span> &lt;&lt; BtSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>                        &lt;&lt; <span class="stringliteral">&quot;) to SU(&quot;</span> &lt;&lt; TrySU-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>      AddPredQueued(TrySU, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a>(BtSU, <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>      <span class="comment">// If one or more successors has been unscheduled, then the current</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>      <span class="comment">// node is no longer available.</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>      <span class="keywordflow">if</span> (!TrySU-&gt;isAvailable || !TrySU-&gt;NodeQueueId) {</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;TrySU not available; choosing node from queue\n&quot;</span>);</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>        CurSU = AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a62035e5a96831f80e09190f6301242b3">pop</a>();</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;TrySU available\n&quot;</span>);</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>        <span class="comment">// Available and in AvailableQueue</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>        AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a271739ac4f1735c0982b74c9bb151adb">remove</a>(TrySU);</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>        CurSU = TrySU;</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>      }</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>      FindAvailableNode();</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>      <span class="comment">// Interferences has been mutated. We must break.</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>    }</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  }</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <span class="keywordflow">if</span> (!CurSU) {</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>    <span class="comment">// Can&#39;t backtrack. If it&#39;s too expensive to copy the value, then try</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>    <span class="comment">// duplicate the nodes that produces these &quot;too expensive to copy&quot;</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>    <span class="comment">// values to break the dependency. In case even that doesn&#39;t work,</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>    <span class="comment">// insert cross class copies.</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>    <span class="comment">// If it&#39;s not too expensive, i.e. cost != -1, issue copies.</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *TrySU = Interferences[0];</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;LRegs = LRegsMap[TrySU];</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1 &amp;&amp; <span class="stringliteral">&quot;Can&#39;t handle this yet!&quot;</span>);</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = LRegs[0];</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *LRDef = LiveRegDefs[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>];</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a28587903fe646efc2cdcbab03d1dae6f">getPhysicalRegisterVT</a>(LRDef-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(), Reg, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>      <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getMinimalPhysRegClass(Reg, VT);</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getCrossCopyRegClass(RC);</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span> </div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>    <span class="comment">// If cross copy register class is the same as RC, then it must be possible</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>    <span class="comment">// copy the value directly. Do not try duplicate the def.</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>    <span class="comment">// If cross copy register class is not the same as RC, then it&#39;s possible to</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>    <span class="comment">// copy the value but it require cross register class copies and it is</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    <span class="comment">// expensive.</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>    <span class="comment">// If cross copy register class is null, then it&#39;s not possible to copy</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    <span class="comment">// the value at all.</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *NewDef = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <span class="keywordflow">if</span> (DestRC != RC) {</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>      NewDef = CopyAndMoveSuccessors(LRDef);</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>      <span class="keywordflow">if</span> (!DestRC &amp;&amp; !NewDef)</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>        <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Can&#39;t handle live physical register dependency!&quot;</span>);</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>    }</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>    <span class="keywordflow">if</span> (!NewDef) {</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>      <span class="comment">// Issue copies, these can be expensive cross register class copies.</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>      <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 2&gt;</a> <a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>;</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>      InsertCopiesAndMoveSuccs(LRDef, Reg, DestRC, RC, <a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>);</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Adding an edge from SU #&quot;</span> &lt;&lt; TrySU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>                        &lt;&lt; <span class="stringliteral">&quot; to SU #&quot;</span> &lt;&lt; <a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>.front()-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>      AddPredQueued(TrySU, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a>(<a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>.front(), <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>      NewDef = <a class="code hl_variable" href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a>.back();</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>    }</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Adding an edge from SU #&quot;</span> &lt;&lt; NewDef-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>                      &lt;&lt; <span class="stringliteral">&quot; to SU #&quot;</span> &lt;&lt; TrySU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>    LiveRegDefs[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = NewDef;</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>    AddPredQueued(NewDef, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a>(TrySU, <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>    TrySU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>    CurSU = NewDef;</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  }</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CurSU &amp;&amp; <span class="stringliteral">&quot;Unable to resolve live physical register dependencies!&quot;</span>);</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  <span class="keywordflow">return</span> CurSU;</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>}</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment"></span> </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">/// ListScheduleBottomUp - The main loop of list scheduling for bottom-up</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">/// schedulers.</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment"></span><span class="keywordtype">void</span> ScheduleDAGRRList::ListScheduleBottomUp() {</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>  <span class="comment">// Release any predecessors of the special Exit node.</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>  ReleasePredecessors(&amp;ExitSU);</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  <span class="comment">// Add root to Available queue.</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>  <span class="keywordflow">if</span> (!SUnits.empty()) {</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *RootSU = &amp;SUnits[DAG-&gt;getRoot().getNode()-&gt;getNodeId()];</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RootSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.empty() &amp;&amp; <span class="stringliteral">&quot;Graph root shouldn&#39;t have successors!&quot;</span>);</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>    RootSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#afb99b3857dfc3e59e2213bd05756ac5a">push</a>(RootSU);</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  }</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span> </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  <span class="comment">// While Available queue is not empty, grab the node with the highest</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <span class="comment">// priority. If it is not ready put it back.  Schedule the node.</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.reserve(SUnits.size());</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  <span class="keywordflow">while</span> (!AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aa19ea76a7eab9ab9d3c379c60c57e890">empty</a>() || !Interferences.empty()) {</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nExamining Available:\n&quot;</span>;</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>               AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a8518f98e41490c67a9042702ea511c4e">dump</a>(<span class="keyword">this</span>));</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span> </div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>    <span class="comment">// Pick the best node to schedule taking all constraints into</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>    <span class="comment">// consideration.</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = PickNodeToScheduleBottomUp();</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span> </div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>    AdvancePastStalls(SU);</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>    ScheduleNodeBottomUp(SU);</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span> </div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>    <span class="keywordflow">while</span> (AvailableQueue-&gt;<a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aa19ea76a7eab9ab9d3c379c60c57e890">empty</a>() &amp;&amp; !PendingQueue.empty()) {</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>      <span class="comment">// Advance the cycle to free resources. Skip ahead to the next ready SU.</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MinAvailableCycle &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp;</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>             <span class="stringliteral">&quot;MinAvailableCycle uninitialized&quot;</span>);</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>      AdvanceToCycle(std::max(CurCycle + 1, MinAvailableCycle));</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>    }</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  }</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  <span class="comment">// Reverse the order if it is bottom up.</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  std::reverse(<a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.begin(), <a class="code hl_enumeration" href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">Sequence</a>.end());</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span> </div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  VerifyScheduledSequence(<span class="comment">/*isBottomUp=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>}</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span> </div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="keyword">class </span>RegReductionPQBase;</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span> </div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="keyword">struct </span>queue_sort {</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  <span class="keywordtype">bool</span> isReady(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* SU, <span class="keywordtype">unsigned</span> CurCycle)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>};</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span> </div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="keyword">template</span>&lt;<span class="keyword">class</span> SF&gt;</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="keyword">struct </span>reverse_sort : <span class="keyword">public</span> queue_sort {</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  SF &amp;SortFunc;</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  reverse_sort(SF &amp;sf) : SortFunc(sf) {}</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span> </div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <span class="keywordtype">bool</span> operator()(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* right)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>    <span class="comment">// reverse left/right rather than simply !SortFunc(left, right)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>    <span class="comment">// to expose different paths in the comparison logic.</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>    <span class="keywordflow">return</span> SortFunc(right, left);</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  }</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>};</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">#endif </span><span class="comment">// NDEBUG</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment"></span> </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment">/// bu_ls_rr_sort - Priority function for bottom up register pressure</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"></span><span class="comment">// reduction scheduler.</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="keyword">struct </span>bu_ls_rr_sort : <span class="keyword">public</span> queue_sort {</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>    IsBottomUp = <span class="keyword">true</span>,</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    HasReadyFilter = <span class="keyword">false</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  };</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span> </div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  RegReductionPQBase *SPQ;</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  bu_ls_rr_sort(RegReductionPQBase *spq) : SPQ(spq) {}</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span> </div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <span class="keywordtype">bool</span> operator()(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* right) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>};</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span> </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">// src_ls_rr_sort - Priority function for source order scheduler.</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="keyword">struct </span>src_ls_rr_sort : <span class="keyword">public</span> queue_sort {</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>    IsBottomUp = <span class="keyword">true</span>,</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>    HasReadyFilter = <span class="keyword">false</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  };</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  RegReductionPQBase *SPQ;</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span> </div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  src_ls_rr_sort(RegReductionPQBase *spq) : SPQ(spq) {}</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  <span class="keywordtype">bool</span> operator()(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* right) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>};</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment">// hybrid_ls_rr_sort - Priority function for hybrid scheduler.</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="keyword">struct </span>hybrid_ls_rr_sort : <span class="keyword">public</span> queue_sort {</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>    IsBottomUp = <span class="keyword">true</span>,</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>    HasReadyFilter = <span class="keyword">false</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>  };</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  RegReductionPQBase *SPQ;</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  hybrid_ls_rr_sort(RegReductionPQBase *spq) : SPQ(spq) {}</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <span class="keywordtype">bool</span> isReady(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> CurCycle) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span> </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  <span class="keywordtype">bool</span> operator()(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* right) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>};</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">// ilp_ls_rr_sort - Priority function for ILP (instruction level parallelism)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">// scheduler.</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="keyword">struct </span>ilp_ls_rr_sort : <span class="keyword">public</span> queue_sort {</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>    IsBottomUp = <span class="keyword">true</span>,</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>    HasReadyFilter = <span class="keyword">false</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  };</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  RegReductionPQBase *SPQ;</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span> </div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  ilp_ls_rr_sort(RegReductionPQBase *spq) : SPQ(spq) {}</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  <span class="keywordtype">bool</span> isReady(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> CurCycle) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  <span class="keywordtype">bool</span> operator()(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* right) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>};</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="keyword">class </span>RegReductionPQBase : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1SchedulingPriorityQueue.html">SchedulingPriorityQueue</a> {</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  std::vector&lt;SUnit *&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>;</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>  <span class="keywordtype">unsigned</span> CurQueueId = 0;</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  <span class="keywordtype">bool</span> TracksRegPressure;</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>  <span class="keywordtype">bool</span> SrcOrder;</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span> </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  <span class="comment">// SUnits - The SUnits for the current graph.</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  std::vector&lt;SUnit&gt; *SUnits;</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span> </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF;</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI;</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  ScheduleDAGRRList *scheduleDAG = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span> </div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>  <span class="comment">// SethiUllmanNumbers - The SethiUllman number for each node.</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  std::vector&lt;unsigned&gt; SethiUllmanNumbers;</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment"></span> </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">  /// RegPressure - Tracking current reg pressure per register class.</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"></span>  std::vector&lt;unsigned&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>;</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"></span> </div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">  /// RegLimit - Tracking the number of allocatable registers per register</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">  /// class.</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment"></span>  std::vector&lt;unsigned&gt; RegLimit;</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  RegReductionPQBase(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf,</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>                     <span class="keywordtype">bool</span> hasReadyFilter,</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>                     <span class="keywordtype">bool</span> tracksrp,</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>                     <span class="keywordtype">bool</span> srcorder,</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii,</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri,</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *tli)</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>    : <a class="code hl_class" href="classllvm_1_1SchedulingPriorityQueue.html">SchedulingPriorityQueue</a>(hasReadyFilter), TracksRegPressure(tracksrp),</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>      SrcOrder(srcorder), MF(mf), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(tii), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(tri), TLI(tli) {</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>    <span class="keywordflow">if</span> (TracksRegPressure) {</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>      <span class="keywordtype">unsigned</span> NumRC = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegClasses();</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>      RegLimit.resize(NumRC);</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>.resize(NumRC);</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>      std::fill(RegLimit.begin(), RegLimit.end(), 0);</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>      std::fill(<a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>.begin(), <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>.end(), 0);</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC : <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regclasses())</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>        RegLimit[RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()] = tri-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">getRegPressureLimit</a>(RC, MF);</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>    }</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  }</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>  <span class="keywordtype">void</span> setScheduleDAG(ScheduleDAGRRList *scheduleDag) {</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>    scheduleDAG = scheduleDag;</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  }</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>* getHazardRec() {</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>    <span class="keywordflow">return</span> scheduleDAG-&gt;getHazardRec();</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  }</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a9bf957359081fc81753d4f4b466a6577">initNodes</a>(std::vector&lt;SUnit&gt; &amp;sunits) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">addNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#ae786b608765a20cdd6d9c9e3b40195f1">updateNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a4a1424925a29a70383ebc11b7cac319d">releaseState</a>()<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>    SUnits = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>    SethiUllmanNumbers.clear();</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>    std::fill(<a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>.begin(), <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>.end(), 0);</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  }</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <span class="keywordtype">unsigned</span> getNodePriority(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <span class="keywordtype">unsigned</span> getNodeOrdering(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>    <span class="keywordflow">if</span> (!SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()) <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span> </div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>    <span class="keywordflow">return</span> SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a2c7563253850e555f36f44d91157e5bb">getIROrder</a>();</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>  }</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span> </div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aa19ea76a7eab9ab9d3c379c60c57e890">empty</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>.empty(); }</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span> </div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#afb99b3857dfc3e59e2213bd05756ac5a">push</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *U)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!U-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp;&amp; <span class="stringliteral">&quot;Node in the queue already&quot;</span>);</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>    U-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> = ++CurQueueId;</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>.push_back(U);</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>  }</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a271739ac4f1735c0982b74c9bb151adb">remove</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>.empty() &amp;&amp; <span class="stringliteral">&quot;Queue is empty!&quot;</span>);</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> != 0 &amp;&amp; <span class="stringliteral">&quot;Not in queue!&quot;</span>);</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>    std::vector&lt;SUnit *&gt;::iterator <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_function" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Queue, SU);</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != std::prev(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>.end()))</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>      <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>.back());</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>.pop_back();</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>    SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> = 0;</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>  }</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span> </div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a740277c92e737f9caa203053551dc5d5">tracksRegPressure</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> TracksRegPressure; }</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  <span class="keywordtype">void</span> dumpRegPressure() <span class="keyword">const</span>;</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  <span class="keywordtype">bool</span> HighRegPressure(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  <span class="keywordtype">bool</span> MayReduceRegPressure(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span> </div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  <span class="keywordtype">int</span> RegPressureDiff(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> &amp;LiveUses) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span> </div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#a64084f258f0c4ee199557ed54ac9592a">scheduledNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span> </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aacecda7b05a8a9345e0c512a5faac9b9">unscheduledNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span> </div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>  <span class="keywordtype">bool</span> canClobber(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *Op);</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>  <span class="keywordtype">void</span> AddPseudoTwoAddrDeps();</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keywordtype">void</span> PrescheduleNodesWithMultipleUses();</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>  <span class="keywordtype">void</span> CalculateSethiUllmanNumbers();</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>};</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="keyword">template</span>&lt;<span class="keyword">class</span> SF&gt;</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *popFromQueueImpl(std::vector&lt;SUnit *&gt; &amp;Q, SF &amp;Picker) {</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  std::vector&lt;SUnit *&gt;::iterator Best = Q.begin();</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(Q.begin()), <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = Q.end(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>    <span class="keywordflow">if</span> (Picker(*Best, *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>      Best = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *V = *Best;</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  <span class="keywordflow">if</span> (Best != std::prev(Q.end()))</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(*Best, Q.back());</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  Q.pop_back();</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>  <span class="keywordflow">return</span> V;</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>}</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span> </div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="keyword">template</span>&lt;<span class="keyword">class</span> SF&gt;</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *popFromQueue(std::vector&lt;SUnit *&gt; &amp;Q, SF &amp;Picker, <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) {</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>  <span class="keywordflow">if</span> (DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a>) {</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>    reverse_sort&lt;SF&gt; RPicker(Picker);</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>    <span class="keywordflow">return</span> popFromQueueImpl(Q, RPicker);</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>  }</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>  (void)DAG;</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  <span class="keywordflow">return</span> popFromQueueImpl(Q, Picker);</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>}</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span> </div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">//                RegReductionPriorityQueue Definition</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">//</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment">// This is a SchedulingPriorityQueue that schedules using Sethi Ullman numbers</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">// to reduce register pressure.</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">//</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="keyword">template</span>&lt;<span class="keyword">class</span> SF&gt;</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="keyword">class </span>RegReductionPriorityQueue : <span class="keyword">public</span> RegReductionPQBase {</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  SF Picker;</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  RegReductionPriorityQueue(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf,</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>                            <span class="keywordtype">bool</span> tracksrp,</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>                            <span class="keywordtype">bool</span> srcorder,</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii,</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri,</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *tli)</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>    : RegReductionPQBase(mf, SF::HasReadyFilter, tracksrp, srcorder,</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>                         tii, tri, tli),</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>      Picker(this) {}</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span> </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <span class="keywordtype">bool</span> isBottomUp()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> SF::IsBottomUp; }</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span> </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>  <span class="keywordtype">bool</span> isReady(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *U)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>    <span class="keywordflow">return</span> Picker.HasReadyFilter &amp;&amp; Picker.isReady(U, getCurCycle());</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  }</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *pop()<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>.empty()) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *V = popFromQueue(Queue, Picker, scheduleDAG);</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>    V-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> = 0;</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>    <span class="keywordflow">return</span> V;</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  }</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span> </div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  <a class="code hl_define" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>(<a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>    <span class="comment">// Emulate pop() without clobbering NodeQueueIds.</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>    std::vector&lt;SUnit *&gt; DumpQueue = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">Queue</a>;</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>    SF DumpPicker = Picker;</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>    <span class="keywordflow">while</span> (!DumpQueue.empty()) {</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = popFromQueue(DumpQueue, DumpPicker, scheduleDAG);</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>      <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Height &quot;</span> &lt;&lt; SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &lt;&lt; <span class="stringliteral">&quot;: &quot;</span>;</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>      DAG-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAG.html#ab76956099f6e90537cfde4b7762289fb">dumpNode</a>(*SU);</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>    }</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  }</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>};</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="keyword">using </span>BURegReductionPriorityQueue = RegReductionPriorityQueue&lt;bu_ls_rr_sort&gt;;</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="keyword">using </span>SrcRegReductionPriorityQueue = RegReductionPriorityQueue&lt;src_ls_rr_sort&gt;;</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="keyword">using </span>HybridBURRPriorityQueue = RegReductionPriorityQueue&lt;hybrid_ls_rr_sort&gt;;</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="keyword">using </span>ILPBURRPriorityQueue = RegReductionPriorityQueue&lt;ilp_ls_rr_sort&gt;;</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span> </div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span> </div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">//           Static Node Priority for Register Pressure Reduction</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">// Check for special nodes that bypass scheduling heuristics.</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">// Currently this pushes TokenFactor nodes down, but may be used for other</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">// pseudo-ops as well.</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">//</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">// Return -1 to schedule right above left, 1 for left above right.</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">// Return 0 if no bias exists.</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c"> 1927</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *left, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *right) {</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>  <span class="keywordtype">bool</span> LSchedLow = left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a95e0c4bc075b7e8974dd9dcc80609487">isScheduleLow</a>;</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>  <span class="keywordtype">bool</span> RSchedLow = right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a95e0c4bc075b7e8974dd9dcc80609487">isScheduleLow</a>;</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <span class="keywordflow">if</span> (LSchedLow != RSchedLow)</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>    <span class="keywordflow">return</span> LSchedLow &lt; RSchedLow ? 1 : -1;</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>}</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"></span> </div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment">/// CalcNodeSethiUllmanNumber - Compute Sethi Ullman number.</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">/// Smaller number is the higher priority.</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5"> 1938</a></span><a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt;unsigned&gt; &amp;SUNumbers) {</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  <span class="keywordflow">if</span> (SUNumbers[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] != 0)</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>    <span class="keywordflow">return</span> SUNumbers[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span> </div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>  <span class="comment">// Use WorkList to avoid stack overflow on excessively large IRs.</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>  <span class="keyword">struct </span>WorkState {</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>    WorkState(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) : SU(SU) {}</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>    <span class="keywordtype">unsigned</span> PredsProcessed = 0;</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>  };</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span> </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;WorkState, 16&gt;</a> WorkList;</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  WorkList.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SU);</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <span class="keywordflow">while</span> (!WorkList.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>    <span class="keyword">auto</span> &amp;Temp = WorkList.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>();</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>    <span class="keyword">auto</span> *TempSU = Temp.SU;</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>    <span class="keywordtype">bool</span> AllPredsKnown = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>    <span class="comment">// Try to find a non-evaluated pred and push it into the processing stack.</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = Temp.PredsProcessed; P &lt; TempSU-&gt;Preds.size(); ++<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>      <span class="keyword">auto</span> &amp;Pred = TempSU-&gt;Preds[<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>];</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>      <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>      <span class="keywordflow">if</span> (SUNumbers[PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] == 0) {</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>        <span class="comment">// In debug mode, check that we don&#39;t have such element in the stack.</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>        <span class="keywordflow">for</span> (<span class="keyword">auto</span> It : WorkList)</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(It.SU != PredSU &amp;&amp; <span class="stringliteral">&quot;Trying to push an element twice?&quot;</span>);</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>        <span class="comment">// Next time start processing this one starting from the next pred.</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>        Temp.PredsProcessed = <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> + 1;</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>        WorkList.push_back(PredSU);</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>        AllPredsKnown = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>      }</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>    }</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span> </div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>    <span class="keywordflow">if</span> (!AllPredsKnown)</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>    <span class="comment">// Once all preds are known, we can calculate the answer for this one.</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>    <span class="keywordtype">unsigned</span> SethiUllmanNumber = 0;</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>    <span class="keywordtype">unsigned</span> Extra = 0;</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : TempSU-&gt;Preds) {</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>      <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>      <span class="keywordtype">unsigned</span> PredSethiUllman = SUNumbers[PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PredSethiUllman &gt; 0 &amp;&amp; <span class="stringliteral">&quot;We should have evaluated this pred!&quot;</span>);</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>      <span class="keywordflow">if</span> (PredSethiUllman &gt; SethiUllmanNumber) {</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>        SethiUllmanNumber = PredSethiUllman;</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>        Extra = 0;</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PredSethiUllman == SethiUllmanNumber)</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>        ++Extra;</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>    }</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span> </div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>    SethiUllmanNumber += Extra;</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>    <span class="keywordflow">if</span> (SethiUllmanNumber == 0)</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>      SethiUllmanNumber = 1;</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>    SUNumbers[TempSU-&gt;NodeNum] = SethiUllmanNumber;</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>    WorkList.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#ad97688dfe9cd802e2a0691cbe620218a">pop_back</a>();</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  }</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SUNumbers[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &gt; 0 &amp;&amp; <span class="stringliteral">&quot;SethiUllman should never be zero!&quot;</span>);</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>  <span class="keywordflow">return</span> SUNumbers[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>}</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"></span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">/// CalculateSethiUllmanNumbers - Calculate Sethi-Ullman numbers of all</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment">/// scheduling units.</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment"></span><span class="keywordtype">void</span> RegReductionPQBase::CalculateSethiUllmanNumbers() {</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>  SethiUllmanNumbers.assign(SUnits-&gt;size(), 0);</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : *SUnits)</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>    <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a>(&amp;SU, SethiUllmanNumbers);</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>}</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span> </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1bfi__detail_1_1IrreducibleGraph.html#ad98ee11535062e1034345efac121ec05">RegReductionPQBase::addNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>  <span class="keywordtype">unsigned</span> SUSize = SethiUllmanNumbers.size();</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  <span class="keywordflow">if</span> (SUnits-&gt;size() &gt; SUSize)</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>    SethiUllmanNumbers.resize(SUSize*2, 0);</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a>(SU, SethiUllmanNumbers);</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>}</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1LatencyPriorityQueue.html#ac898ed5a3a7e2d3957e517f212dc880e">RegReductionPQBase::updateNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>  SethiUllmanNumbers[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = 0;</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>  <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a>(SU, SethiUllmanNumbers);</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>}</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span> </div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">// Lower priority means schedule further down. For bottom-up scheduling, lower</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment">// priority SUs are scheduled before higher priority SUs.</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="keywordtype">unsigned</span> RegReductionPQBase::getNodePriority(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; SethiUllmanNumbers.size());</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>  <span class="keywordtype">unsigned</span> Opc = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>() ? SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() : 0;</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>  <span class="keywordflow">if</span> (Opc == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a> || Opc == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>    <span class="comment">// CopyToReg should be close to its uses to facilitate coalescing and</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>    <span class="comment">// avoid spilling.</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>  <span class="keywordflow">if</span> (Opc == TargetOpcode::EXTRACT_SUBREG ||</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>      Opc == TargetOpcode::SUBREG_TO_REG ||</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>      Opc == TargetOpcode::INSERT_SUBREG)</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>    <span class="comment">// EXTRACT_SUBREG, INSERT_SUBREG, and SUBREG_TO_REG nodes should be</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>    <span class="comment">// close to their uses to facilitate coalescing.</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> == 0 &amp;&amp; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">NumPreds</a> != 0)</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    <span class="comment">// If SU does not have a register use, i.e. it doesn&#39;t produce a value</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>    <span class="comment">// that would be consumed (e.g. store), then it terminates a chain of</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>    <span class="comment">// computation.  Give it a large SethiUllman number so it will be</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>    <span class="comment">// scheduled right before its predecessors that it doesn&#39;t lengthen</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>    <span class="comment">// their live ranges.</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>    <span class="keywordflow">return</span> 0xffff;</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">NumPreds</a> == 0 &amp;&amp; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> != 0)</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>    <span class="comment">// If SU does not have a register def, schedule it close to its uses</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>    <span class="comment">// because it does not lengthen any live ranges.</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#if 1</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>  <span class="keywordflow">return</span> SethiUllmanNumbers[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>  <span class="keywordtype">unsigned</span> Priority = SethiUllmanNumbers[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">isCallOp</a>) {</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>    <span class="comment">// FIXME: This assumes all of the defs are used as call operands.</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>    <span class="keywordtype">int</span> NP = (int)Priority - SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>();</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>    <span class="keywordflow">return</span> (NP &gt; 0) ? NP : 0;</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>  }</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>  <span class="keywordflow">return</span> Priority;</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>}</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">//                     Register Pressure Tracking</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><a class="code hl_define" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> RegReductionPQBase::dumpRegPressure()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC : <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regclasses()) {</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa8b204d090788e956d6011920f4916191">RP</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>];</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    <span class="keywordflow">if</span> (!RP) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClassName(RC) &lt;&lt; <span class="stringliteral">&quot;: &quot;</span> &lt;&lt; RP &lt;&lt; <span class="stringliteral">&quot; / &quot;</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>                      &lt;&lt; RegLimit[Id] &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>  }</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>}</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span> </div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="keywordtype">bool</span> RegReductionPQBase::HighRegPressure(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>  <span class="keywordflow">if</span> (!TLI)</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span> </div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>())</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>    <span class="comment">// NumRegDefsLeft is zero when enough uses of this node have been scheduled</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>    <span class="comment">// to cover the number of registers defined (they are all live).</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a> == 0) {</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>    }</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> RegDefPos(PredSU, scheduleDAG);</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>         RegDefPos.<a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a8d2c4562087d2d84212d353d42ecafa8">IsValid</a>(); RegDefPos.Advance()) {</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>      <span class="keywordtype">unsigned</span> RCId, Cost;</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>      <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a>(RegDefPos, TLI, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RCId, Cost, MF);</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span> </div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>      <span class="keywordflow">if</span> ((RegPressure[RCId] + Cost) &gt;= RegLimit[RCId])</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    }</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>  }</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>}</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span> </div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="keywordtype">bool</span> RegReductionPQBase::MayReduceRegPressure(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span> </div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;isMachineOpcode() || !SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a>)</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span> </div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>  <span class="keywordtype">unsigned</span> NumDefs = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode()).getNumDefs();</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumDefs; ++i) {</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(i);</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>    <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;hasAnyUseOfValue(i))</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>    <span class="keywordtype">unsigned</span> RCId = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>    <span class="keywordflow">if</span> (RegPressure[RCId] &gt;= RegLimit[RCId])</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>  }</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>}</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span> </div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment">// Compute the register pressure contribution by this instruction by count up</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">// for uses that are not live and down for defs. Only count register classes</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">// that are already under high pressure. As a side effect, compute the number of</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">// uses of registers that are already live.</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">//</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">// FIXME: This encompasses the logic in HighRegPressure and MayReduceRegPressure</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment">// so could probably be factored.</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="keywordtype">int</span> RegReductionPQBase::RegPressureDiff(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> &amp;LiveUses)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  LiveUses = 0;</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <span class="keywordtype">int</span> PDiff = 0;</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>())</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>    <span class="comment">// NumRegDefsLeft is zero when enough uses of this node have been scheduled</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>    <span class="comment">// to cover the number of registers defined (they are all live).</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a> == 0) {</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>      <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>        ++LiveUses;</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>    }</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> RegDefPos(PredSU, scheduleDAG);</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>         RegDefPos.<a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a8d2c4562087d2d84212d353d42ecafa8">IsValid</a>(); RegDefPos.Advance()) {</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = RegDefPos.GetValue();</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>      <span class="keywordtype">unsigned</span> RCId = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>      <span class="keywordflow">if</span> (RegPressure[RCId] &gt;= RegLimit[RCId])</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>        ++PDiff;</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>    }</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>  }</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> || !<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;isMachineOpcode() || !SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a>)</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>    <span class="keywordflow">return</span> PDiff;</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  <span class="keywordtype">unsigned</span> NumDefs = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode()).getNumDefs();</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumDefs; ++i) {</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(i);</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>    <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;hasAnyUseOfValue(i))</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>    <span class="keywordtype">unsigned</span> RCId = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>    <span class="keywordflow">if</span> (RegPressure[RCId] &gt;= RegLimit[RCId])</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>      --PDiff;</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>  }</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>  <span class="keywordflow">return</span> PDiff;</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>}</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1LatencyPriorityQueue.html#a93f241795b5da8c207a88063862e2ea2">RegReductionPQBase::scheduledNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>  <span class="keywordflow">if</span> (!TracksRegPressure)</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span> </div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>  <span class="keywordflow">if</span> (!SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>())</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span> </div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>())</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>    <span class="comment">// NumRegDefsLeft is zero when enough uses of this node have been scheduled</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>    <span class="comment">// to cover the number of registers defined (they are all live).</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a> == 0) {</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>    }</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>    <span class="comment">// FIXME: The ScheduleDAG currently loses information about which of a</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>    <span class="comment">// node&#39;s values is consumed by each dependence. Consequently, if the node</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>    <span class="comment">// defines multiple register classes, we don&#39;t know which to pressurize</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>    <span class="comment">// here. Instead the following loop consumes the register defs in an</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>    <span class="comment">// arbitrary order. At least it handles the common case of clustered loads</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>    <span class="comment">// to the same class. For precise liveness, each SDep needs to indicate the</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>    <span class="comment">// result number. But that tightly couples the ScheduleDAG with the</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>    <span class="comment">// SelectionDAG making updates tricky. A simpler hack would be to attach a</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>    <span class="comment">// value type or register class to SDep.</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>    <span class="comment">//</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>    <span class="comment">// The most important aspect of register tracking is balancing the increase</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>    <span class="comment">// here with the reduction further below. Note that this SU may use multiple</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>    <span class="comment">// defs in PredSU. The can&#39;t be determined here, but we&#39;ve already</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>    <span class="comment">// compensated by reducing NumRegDefsLeft in PredSU during</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>    <span class="comment">// ScheduleDAGSDNodes::AddSchedEdges.</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>    --PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a>;</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>    <span class="keywordtype">unsigned</span> SkipRegDefs = PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a>;</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> RegDefPos(PredSU, scheduleDAG);</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>         RegDefPos.<a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a8d2c4562087d2d84212d353d42ecafa8">IsValid</a>(); RegDefPos.Advance(), --SkipRegDefs) {</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>      <span class="keywordflow">if</span> (SkipRegDefs)</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span> </div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>      <span class="keywordtype">unsigned</span> RCId, Cost;</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>      <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a>(RegDefPos, TLI, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RCId, Cost, MF);</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] += Cost;</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>    }</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>  }</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span> </div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>  <span class="comment">// We should have this assert, but there may be dead SDNodes that never</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>  <span class="comment">// materialize as SUnits, so they don&#39;t appear to generate liveness.</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>  <span class="comment">//assert(SU-&gt;NumRegDefsLeft == 0 &amp;&amp; &quot;not all regdefs have scheduled uses&quot;);</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>  <span class="keywordtype">int</span> SkipRegDefs = (int)SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a>;</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>  <a class="code hl_function" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> (<a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> RegDefPos(SU, scheduleDAG);</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>       RegDefPos.<a class="code hl_function" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a8d2c4562087d2d84212d353d42ecafa8">IsValid</a>(); RegDefPos.Advance(), --SkipRegDefs) {</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>    <span class="keywordflow">if</span> (SkipRegDefs &gt; 0)</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>    <span class="keywordtype">unsigned</span> RCId, Cost;</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>    <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a>(RegDefPos, TLI, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RCId, Cost, MF);</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>    <span class="keywordflow">if</span> (RegPressure[RCId] &lt; Cost) {</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>      <span class="comment">// Register pressure tracking is imprecise. This can happen. But we try</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>      <span class="comment">// hard not to let it happen because it likely results in poor scheduling.</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>                        &lt;&lt; <span class="stringliteral">&quot;) has too many regdefs\n&quot;</span>);</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] = 0;</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>    }</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] -= Cost;</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>    }</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>  }</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(dumpRegPressure());</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>}</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span> </div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedulingPriorityQueue.html#aacecda7b05a8a9345e0c512a5faac9b9">RegReductionPQBase::unscheduledNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>  <span class="keywordflow">if</span> (!TracksRegPressure)</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span> </div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span> </div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;isMachineOpcode()) {</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() != <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode();</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>    <span class="keywordflow">if</span> (Opc == TargetOpcode::EXTRACT_SUBREG ||</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>        Opc == TargetOpcode::INSERT_SUBREG ||</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>        Opc == TargetOpcode::SUBREG_TO_REG ||</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>        Opc == TargetOpcode::REG_SEQUENCE ||</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>        Opc == TargetOpcode::IMPLICIT_DEF)</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>  }</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>())</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>    <span class="comment">// NumSuccsLeft counts all deps. Don&#39;t compare it with NumSuccs which only</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>    <span class="comment">// counts data deps.</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> != PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size())</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *PN = PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>    <span class="keywordflow">if</span> (!PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>()) {</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>      <span class="keywordflow">if</span> (PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>        <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0);</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>        <span class="keywordtype">unsigned</span> RCId = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>        <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] += TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a>(VT);</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>      }</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>    }</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>    <span class="keywordtype">unsigned</span> POpc = PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>    <span class="keywordflow">if</span> (POpc == TargetOpcode::IMPLICIT_DEF)</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>    <span class="keywordflow">if</span> (POpc == TargetOpcode::EXTRACT_SUBREG ||</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>        POpc == TargetOpcode::INSERT_SUBREG ||</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>        POpc == TargetOpcode::SUBREG_TO_REG) {</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0);</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>      <span class="keywordtype">unsigned</span> RCId = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] += TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a>(VT);</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>    }</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>    <span class="keywordtype">unsigned</span> NumDefs = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>()).getNumDefs();</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumDefs; ++i) {</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(i);</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>      <span class="keywordflow">if</span> (!PN-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ab6ea142f5ae930a660fbb4105ef42a98">hasAnyUseOfValue</a>(i))</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>      <span class="keywordtype">unsigned</span> RCId = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>      <span class="keywordflow">if</span> (RegPressure[RCId] &lt; TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a>(VT))</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>        <span class="comment">// Register pressure tracking is imprecise. This can happen.</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>        <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] = 0;</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>        <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] -= TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a>(VT);</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>    }</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>  }</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span> </div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>  <span class="comment">// Check for isMachineOpcode() as PrescheduleNodesWithMultipleUses()</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>  <span class="comment">// may transfer data dependencies to CopyToReg.</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> &amp;&amp; <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;isMachineOpcode()) {</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>    <span class="keywordtype">unsigned</span> NumDefs = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode()).getNumDefs();</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumDefs, e = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNumValues(); i != e; ++i) {</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(i);</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>      <span class="keywordflow">if</span> (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>      <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;hasAnyUseOfValue(i))</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>      <span class="keywordtype">unsigned</span> RCId = TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a>(VT)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>[RCId] += TLI-&gt;<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a>(VT);</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>    }</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  }</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span> </div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(dumpRegPressure());</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>}</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span> </div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">//           Dynamic Node Priority for Register Pressure Reduction</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment"></span> </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">/// closestSucc - Returns the scheduled cycle of the successor which is</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">/// closest to the current cycle.</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f"> 2323</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>  <span class="keywordtype">unsigned</span> MaxHeight = 0;</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain succs</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>    <span class="keywordtype">unsigned</span> Height = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>    <span class="comment">// If there are bunch of CopyToRegs stacked up, they should be considered</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>    <span class="comment">// to be at the same position.</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>() &amp;&amp;</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>        Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>      Height = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a>(Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>())+1;</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>    <span class="keywordflow">if</span> (Height &gt; MaxHeight)</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>      MaxHeight = Height;</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>  }</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>  <span class="keywordflow">return</span> MaxHeight;</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>}</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment"></span> </div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment">/// calcMaxScratches - Returns an cost estimate of the worse case requirement</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment">/// for scratch registers, i.e. number of data dependencies.</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a"> 2341</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>  <span class="keywordtype">unsigned</span> Scratches = 0;</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>    Scratches++;</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>  }</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>  <span class="keywordflow">return</span> Scratches;</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>}</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment"></span> </div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">/// hasOnlyLiveInOpers - Return true if SU has only value predecessors that are</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment">/// CopyFromReg from a virtual register.</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0"> 2352</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>  <span class="keywordtype">bool</span> RetVal = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>() &amp;&amp;</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>        PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>      <span class="keywordtype">unsigned</span> Reg =</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>        cast&lt;RegisterSDNode&gt;(PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1))-&gt;getReg();</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg)) {</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>        RetVal = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>      }</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>    }</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>  }</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>  <span class="keywordflow">return</span> RetVal;</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>}</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment"></span> </div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">/// hasOnlyLiveOutUses - Return true if SU has only value successors that are</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment">/// CopyToReg to a virtual register. This SU def is probably a liveout and</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment">/// it has no other use. It should be scheduled closer to the terminator.</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc"> 2374</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>  <span class="keywordtype">bool</span> RetVal = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>    <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>    <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>() &amp;&amp; SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>) {</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>      <span class="keywordtype">unsigned</span> Reg =</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>        cast&lt;RegisterSDNode&gt;(SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1))-&gt;getReg();</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg)) {</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>        RetVal = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>      }</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>    }</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>  }</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>  <span class="keywordflow">return</span> RetVal;</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>}</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span> </div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">// Set isVRegCycle for a node with only live in opers and live out uses. Also</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment">// set isVRegCycle for its CopyFromReg operands.</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment">//</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">// This is only relevant for single-block loops, in which case the VRegCycle</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">// node is likely an induction variable in which the operand and target virtual</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">// registers should be coalesced (e.g. pre/post increment values). Setting the</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment">// isVRegCycle flag helps the scheduler prioritize other uses of the same</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment">// CopyFromReg so that this node becomes the virtual register &quot;kill&quot;. This</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment">// avoids interference between the values live in and out of the block and</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment">// eliminates a copy inside the loop.</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a91d04d52105b5c8ba8626a9a64bffc61"> 2402</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a91d04d52105b5c8ba8626a9a64bffc61">initVRegCycle</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#aa72d5ad2de6b230017af9f6cdef7e454">DisableSchedVRegCycle</a>)</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span> </div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a>(SU) || !<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a>(SU))</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;VRegCycle: SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span> </div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>  SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span> </div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>    Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>  }</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>}</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment">// After scheduling the definition of a VRegCycle, clear the isVRegCycle flag of</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">// CopyFromReg operands. We should no longer penalize other uses of this VReg.</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d"> 2421</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>  <span class="keywordflow">if</span> (!SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a>)</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span> </div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a>) {</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a> &amp;&amp;</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>             <span class="stringliteral">&quot;VRegCycle def must be CopyFromReg&quot;</span>);</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>      Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>    }</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>  }</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>}</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span> </div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="comment">// Return true if this SUnit uses a CopyFromReg node marked as a VRegCycle. This</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment">// means a node that defines the VRegCycle has not been scheduled yet.</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016"> 2438</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>  <span class="comment">// If this SU also defines the VReg, don&#39;t hoist it as a &quot;use&quot;.</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a>)</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span> </div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) <span class="keywordflow">continue</span>;  <span class="comment">// ignore chain preds</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>    <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a> &amp;&amp;</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>        Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  VReg cycle use: SU (&quot;</span> &lt;&lt; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>    }</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>  }</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>}</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span> </div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment">// Check for either a dependence (latency) or resource (hazard) stall.</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">//</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">// Note: The ScheduleHazardRecognizer interface requires a non-const SU.</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d"> 2457</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">int</span> Height, RegReductionPQBase *SPQ) {</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>  <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)SPQ-&gt;getCurCycle() &lt; Height) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>  <span class="keywordflow">if</span> (SPQ-&gt;getHazardRec()-&gt;getHazardType(SU, 0)</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>      != <a class="code hl_enumvalue" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">ScheduleHazardRecognizer::NoHazard</a>)</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>}</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span> </div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment">// Return -1 if left has higher priority, 1 if right has higher priority.</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment">// Return 0 if latency-based priority is equivalent.</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2"> 2467</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *right, <span class="keywordtype">bool</span> checkPref,</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>                            RegReductionPQBase *SPQ) {</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>  <span class="comment">// Scheduling an instruction that uses a VReg whose postincrement has not yet</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>  <span class="comment">// been scheduled will induce a copy. Model this as an extra cycle of latency.</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>  <span class="keywordtype">int</span> LPenalty = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a>(left) ? 1 : 0;</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>  <span class="keywordtype">int</span> RPenalty = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a>(right) ? 1 : 0;</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>  <span class="keywordtype">int</span> LHeight = (int)left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() + LPenalty;</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>  <span class="keywordtype">int</span> RHeight = (int)right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() + RPenalty;</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span> </div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>  <span class="keywordtype">bool</span> LStall = (!checkPref || left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a>) &amp;&amp;</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>    <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a>(left, LHeight, SPQ);</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>  <span class="keywordtype">bool</span> RStall = (!checkPref || right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a>) &amp;&amp;</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>    <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a>(right, RHeight, SPQ);</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span> </div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>  <span class="comment">// If scheduling one of the node will cause a pipeline stall, delay it.</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>  <span class="comment">// If scheduling either one of the node will cause a pipeline stall, sort</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>  <span class="comment">// them according to their height.</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>  <span class="keywordflow">if</span> (LStall) {</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>    <span class="keywordflow">if</span> (!RStall)</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>      <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>    <span class="keywordflow">if</span> (LHeight != RHeight)</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>      <span class="keywordflow">return</span> LHeight &gt; RHeight ? 1 : -1;</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RStall)</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span> </div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>  <span class="comment">// If either node is scheduling for latency, sort them by height/depth</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>  <span class="comment">// and latency.</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>  <span class="keywordflow">if</span> (!checkPref || (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a> ||</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>                     right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">Sched::ILP</a>)) {</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>    <span class="comment">// If neither instruction stalls (!LStall &amp;&amp; !RStall) and HazardRecognizer</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>    <span class="comment">// is enabled, grouping instructions by cycle, then its height is already</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>    <span class="comment">// covered so only its depth matters. We also reach this point if both stall</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>    <span class="comment">// but have the same height.</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>    <span class="keywordflow">if</span> (!SPQ-&gt;getHazardRec()-&gt;isEnabled()) {</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>      <span class="keywordflow">if</span> (LHeight != RHeight)</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>        <span class="keywordflow">return</span> LHeight &gt; RHeight ? 1 : -1;</div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>    }</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span>    <span class="keywordtype">int</span> LDepth = left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() - LPenalty;</div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span>    <span class="keywordtype">int</span> RDepth = right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() - RPenalty;</div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>    <span class="keywordflow">if</span> (LDepth != RDepth) {</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Comparing latency of SU (&quot;</span> &lt;&lt; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>                        &lt;&lt; <span class="stringliteral">&quot;) depth &quot;</span> &lt;&lt; LDepth &lt;&lt; <span class="stringliteral">&quot; vs SU (&quot;</span> &lt;&lt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>                        &lt;&lt; <span class="stringliteral">&quot;) depth &quot;</span> &lt;&lt; RDepth &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>      <span class="keywordflow">return</span> LDepth &lt; RDepth ? 1 : -1;</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>    }</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>    <span class="keywordflow">if</span> (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> != right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>)</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>      <span class="keywordflow">return</span> left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> &gt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> ? 1 : -1;</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>  }</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>}</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span> </div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2"> 2518</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *right, RegReductionPQBase *SPQ) {</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  <span class="comment">// Schedule physical register definitions close to their use. This is</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>  <span class="comment">// motivated by microarchitectures that can fuse cmp+jump macro-ops. But as</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>  <span class="comment">// long as shortening physreg live ranges is generally good, we can defer</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>  <span class="comment">// creating a subtarget hook.</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a6912e83b51b9a75b1ce9e743b4cadf37">DisableSchedPhysRegJoin</a>) {</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>    <span class="keywordtype">bool</span> LHasPhysReg = left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>;</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>    <span class="keywordtype">bool</span> RHasPhysReg = right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>;</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>    <span class="keywordflow">if</span> (LHasPhysReg != RHasPhysReg) {</div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="preprocessor">      #ifndef NDEBUG</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>      <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> PhysRegMsg[] = { <span class="stringliteral">&quot; has no physreg&quot;</span>,</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>                                                <span class="stringliteral">&quot; defines a physreg&quot;</span> };</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="preprocessor">      #endif</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  SU (&quot;</span> &lt;&lt; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>                        &lt;&lt; PhysRegMsg[LHasPhysReg] &lt;&lt; <span class="stringliteral">&quot; SU(&quot;</span> &lt;&lt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>                        &lt;&lt; <span class="stringliteral">&quot;) &quot;</span> &lt;&lt; PhysRegMsg[RHasPhysReg] &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>      <span class="keywordflow">return</span> LHasPhysReg &lt; RHasPhysReg;</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>    }</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>  }</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span> </div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>  <span class="comment">// Prioritize by Sethi-Ulmann number and push CopyToReg nodes down.</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>  <span class="keywordtype">unsigned</span> LPriority = SPQ-&gt;getNodePriority(left);</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>  <span class="keywordtype">unsigned</span> RPriority = SPQ-&gt;getNodePriority(right);</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span> </div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>  <span class="comment">// Be really careful about hoisting call operands above previous calls.</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>  <span class="comment">// Only allows it if it would reduce register pressure.</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>  <span class="keywordflow">if</span> (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">isCallOp</a>) {</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>    <span class="keywordtype">unsigned</span> RNumVals = right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>();</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>    RPriority = (RPriority &gt; RNumVals) ? (RPriority - RNumVals) : 0;</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>  }</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>  <span class="keywordflow">if</span> (right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">isCallOp</a>) {</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>    <span class="keywordtype">unsigned</span> LNumVals = left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>();</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>    LPriority = (LPriority &gt; LNumVals) ? (LPriority - LNumVals) : 0;</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>  }</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span> </div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>  <span class="keywordflow">if</span> (LPriority != RPriority)</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>    <span class="keywordflow">return</span> LPriority &gt; RPriority;</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span> </div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>  <span class="comment">// One or both of the nodes are calls and their sethi-ullman numbers are the</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>  <span class="comment">// same, then keep source order.</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>  <span class="keywordflow">if</span> (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> || right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>) {</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>    <span class="keywordtype">unsigned</span> LOrder = SPQ-&gt;getNodeOrdering(left);</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>    <span class="keywordtype">unsigned</span> ROrder = SPQ-&gt;getNodeOrdering(right);</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>    <span class="comment">// Prefer an ordering where the lower the non-zero order number, the higher</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>    <span class="comment">// the preference.</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>    <span class="keywordflow">if</span> ((LOrder || ROrder) &amp;&amp; LOrder != ROrder)</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>      <span class="keywordflow">return</span> LOrder != 0 &amp;&amp; (LOrder &lt; ROrder || ROrder == 0);</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>  }</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span> </div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>  <span class="comment">// Try schedule def + use closer when Sethi-Ullman numbers are the same.</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>  <span class="comment">// e.g.</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>  <span class="comment">// t1 = op t2, c1</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>  <span class="comment">// t3 = op t4, c2</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>  <span class="comment">// and the following instructions are both ready.</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  <span class="comment">// t2 = op c3</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>  <span class="comment">// t4 = op c4</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>  <span class="comment">// Then schedule t2 = op first.</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>  <span class="comment">// i.e.</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>  <span class="comment">// t4 = op c4</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>  <span class="comment">// t2 = op c3</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  <span class="comment">// t1 = op t2, c1</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>  <span class="comment">// t3 = op t4, c2</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>  <span class="comment">// This creates more short live intervals.</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>  <span class="keywordtype">unsigned</span> LDist = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a>(left);</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>  <span class="keywordtype">unsigned</span> RDist = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a>(right);</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>  <span class="keywordflow">if</span> (LDist != RDist)</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>    <span class="keywordflow">return</span> LDist &lt; RDist;</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span> </div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  <span class="comment">// How many registers becomes live when the node is scheduled.</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>  <span class="keywordtype">unsigned</span> LScratch = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a>(left);</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>  <span class="keywordtype">unsigned</span> RScratch = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a>(right);</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>  <span class="keywordflow">if</span> (LScratch != RScratch)</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>    <span class="keywordflow">return</span> LScratch &gt; RScratch;</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span> </div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>  <span class="comment">// Comparing latency against a call makes little sense unless the node</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>  <span class="comment">// is register pressure-neutral.</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>  <span class="keywordflow">if</span> ((left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; RPriority &gt; 0) || (right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> &amp;&amp; LPriority &gt; 0))</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>    <span class="keywordflow">return</span> (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &gt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a>);</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span> </div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>  <span class="comment">// Do not compare latencies when one or both of the nodes are calls.</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a> &amp;&amp;</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>      !(left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> || right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>)) {</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>    <span class="keywordtype">int</span> result = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a>(left, right, <span class="keyword">false</span> <span class="comment">/*checkPref*/</span>, SPQ);</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>    <span class="keywordflow">if</span> (result != 0)</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>      <span class="keywordflow">return</span> result &gt; 0;</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>  }</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>    <span class="keywordflow">if</span> (left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() != right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>())</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>      <span class="keywordflow">return</span> left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span> </div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>    <span class="keywordflow">if</span> (left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() != right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>())</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>      <span class="keywordflow">return</span> left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &lt; right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>  }</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span> </div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp;&amp; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp;&amp;</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>         <span class="stringliteral">&quot;NodeQueueId cannot be zero&quot;</span>);</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>  <span class="keywordflow">return</span> (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &gt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a>);</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>}</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span> </div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment">// Bottom up</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1VariadicFunction.html#a88fadb3b66f57cdd56919d84fff4a49c">bu_ls_rr_sort::operator()</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *right)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>  <span class="keywordflow">if</span> (<span class="keywordtype">int</span> res = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a>(left, right))</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>    <span class="keywordflow">return</span> res &gt; 0;</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span> </div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a>(left, right, SPQ);</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>}</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span> </div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment">// Source order, otherwise bottom up.</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1VariadicFunction.html#a88fadb3b66f57cdd56919d84fff4a49c">src_ls_rr_sort::operator()</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *right)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>  <span class="keywordflow">if</span> (<span class="keywordtype">int</span> res = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a>(left, right))</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>    <span class="keywordflow">return</span> res &gt; 0;</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span> </div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>  <span class="keywordtype">unsigned</span> LOrder = SPQ-&gt;getNodeOrdering(left);</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>  <span class="keywordtype">unsigned</span> ROrder = SPQ-&gt;getNodeOrdering(right);</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>  <span class="comment">// Prefer an ordering where the lower the non-zero order number, the higher</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>  <span class="comment">// the preference.</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>  <span class="keywordflow">if</span> ((LOrder || ROrder) &amp;&amp; LOrder != ROrder)</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>    <span class="keywordflow">return</span> LOrder != 0 &amp;&amp; (LOrder &lt; ROrder || ROrder == 0);</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span> </div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a>(left, right, SPQ);</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>}</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span> </div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment">// If the time between now and when the instruction will be ready can cover</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">// the spill code, then avoid adding it to the ready queue. This gives long</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">// stalls highest priority and allows hoisting across calls. It should also</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">// speed up processing the available queue.</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1MemoryGroup.html#a72c66ecd1b09a76dec625a9dbc5c64fb">hybrid_ls_rr_sort::isReady</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> CurCycle)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ReadyDelay = 3;</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span> </div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>  <span class="keywordflow">if</span> (SPQ-&gt;MayReduceRegPressure(SU)) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span> </div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; (CurCycle + ReadyDelay)) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span> </div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>  <span class="keywordflow">if</span> (SPQ-&gt;getHazardRec()-&gt;getHazardType(SU, -ReadyDelay)</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>      != <a class="code hl_enumvalue" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">ScheduleHazardRecognizer::NoHazard</a>)</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span> </div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>}</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span> </div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment">// Return true if right should be scheduled with higher priority than left.</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1VariadicFunction.html#a88fadb3b66f57cdd56919d84fff4a49c">hybrid_ls_rr_sort::operator()</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *right)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>  <span class="keywordflow">if</span> (<span class="keywordtype">int</span> res = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a>(left, right))</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>    <span class="keywordflow">return</span> res &gt; 0;</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span> </div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>  <span class="keywordflow">if</span> (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> || right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>)</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>    <span class="comment">// No way to compute latency of calls.</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a>(left, right, SPQ);</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span> </div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>  <span class="keywordtype">bool</span> LHigh = SPQ-&gt;HighRegPressure(left);</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>  <span class="keywordtype">bool</span> RHigh = SPQ-&gt;HighRegPressure(right);</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>  <span class="comment">// Avoid causing spills. If register pressure is high, schedule for</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>  <span class="comment">// register pressure reduction.</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>  <span class="keywordflow">if</span> (LHigh &amp;&amp; !RHigh) {</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  pressure SU(&quot;</span> &lt;&lt; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &gt; SU(&quot;</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>                      &lt;&lt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>  }</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!LHigh &amp;&amp; RHigh) {</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  pressure SU(&quot;</span> &lt;&lt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &gt; SU(&quot;</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>                      &lt;&lt; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>  }</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>  <span class="keywordflow">if</span> (!LHigh &amp;&amp; !RHigh) {</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>    <span class="keywordtype">int</span> result = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a>(left, right, <span class="keyword">true</span> <span class="comment">/*checkPref*/</span>, SPQ);</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>    <span class="keywordflow">if</span> (result != 0)</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>      <span class="keywordflow">return</span> result &gt; 0;</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>  }</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a>(left, right, SPQ);</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>}</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">// Schedule as many instructions in each cycle as possible. So don&#39;t make an</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment">// instruction available unless it is ready in the current cycle.</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1MemoryGroup.html#a72c66ecd1b09a76dec625a9dbc5c64fb">ilp_ls_rr_sort::isReady</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> CurCycle)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; CurCycle) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span> </div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>  <span class="keywordflow">if</span> (SPQ-&gt;getHazardRec()-&gt;getHazardType(SU, 0)</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>      != <a class="code hl_enumvalue" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">ScheduleHazardRecognizer::NoHazard</a>)</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span> </div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>}</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span> </div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07"> 2706</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>  <span class="keywordtype">unsigned</span> Opc = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>() ? SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() : 0;</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  <span class="keywordflow">if</span> (Opc == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a> || Opc == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>    <span class="comment">// CopyToReg should be close to its uses to facilitate coalescing and</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>    <span class="comment">// avoid spilling.</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span> </div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>  <span class="keywordflow">if</span> (Opc == TargetOpcode::EXTRACT_SUBREG ||</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>      Opc == TargetOpcode::SUBREG_TO_REG ||</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>      Opc == TargetOpcode::INSERT_SUBREG)</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>    <span class="comment">// EXTRACT_SUBREG, INSERT_SUBREG, and SUBREG_TO_REG nodes should be</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>    <span class="comment">// close to their uses to facilitate coalescing.</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span> </div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">NumPreds</a> == 0 &amp;&amp; SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> != 0)</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>    <span class="comment">// If SU does not have a register def, schedule it close to its uses</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>    <span class="comment">// because it does not lengthen any live ranges.</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span> </div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>}</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span> </div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment">// list-ilp is currently an experimental scheduler that allows various</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment">// heuristics to be enabled prior to the normal register reduction logic.</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1VariadicFunction.html#a88fadb3b66f57cdd56919d84fff4a49c">ilp_ls_rr_sort::operator()</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *right)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>  <span class="keywordflow">if</span> (<span class="keywordtype">int</span> res = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a>(left, right))</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>    <span class="keywordflow">return</span> res &gt; 0;</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span> </div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>  <span class="keywordflow">if</span> (left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> || right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>)</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>    <span class="comment">// No way to compute latency of calls.</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a>(left, right, SPQ);</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span> </div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>  <span class="keywordtype">unsigned</span> LLiveUses = 0, RLiveUses = 0;</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  <span class="keywordtype">int</span> LPDiff = 0, RPDiff = 0;</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a801e0a876ba324b5c8b67c2ed1a75717">DisableSchedRegPressure</a> || !<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#acf6cc8bdf2214ef23ef759883e9a134c">DisableSchedLiveUses</a>) {</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>    LPDiff = SPQ-&gt;RegPressureDiff(left, LLiveUses);</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>    RPDiff = SPQ-&gt;RegPressureDiff(right, RLiveUses);</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>  }</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a801e0a876ba324b5c8b67c2ed1a75717">DisableSchedRegPressure</a> &amp;&amp; LPDiff != RPDiff) {</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;RegPressureDiff SU(&quot;</span> &lt;&lt; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>                      &lt;&lt; <span class="stringliteral">&quot;): &quot;</span> &lt;&lt; LPDiff &lt;&lt; <span class="stringliteral">&quot; != SU(&quot;</span> &lt;&lt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>                      &lt;&lt; <span class="stringliteral">&quot;): &quot;</span> &lt;&lt; RPDiff &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>    <span class="keywordflow">return</span> LPDiff &gt; RPDiff;</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>  }</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span> </div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a801e0a876ba324b5c8b67c2ed1a75717">DisableSchedRegPressure</a> &amp;&amp; (LPDiff &gt; 0 || RPDiff &gt; 0)) {</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>    <span class="keywordtype">bool</span> LReduce = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a>(left);</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>    <span class="keywordtype">bool</span> RReduce = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a>(right);</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>    <span class="keywordflow">if</span> (LReduce &amp;&amp; !RReduce) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>    <span class="keywordflow">if</span> (RReduce &amp;&amp; !LReduce) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>  }</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span> </div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#acf6cc8bdf2214ef23ef759883e9a134c">DisableSchedLiveUses</a> &amp;&amp; (LLiveUses != RLiveUses)) {</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Live uses SU(&quot;</span> &lt;&lt; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;): &quot;</span> &lt;&lt; LLiveUses</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>                      &lt;&lt; <span class="stringliteral">&quot; != SU(&quot;</span> &lt;&lt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;): &quot;</span> &lt;&lt; RLiveUses</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>                      &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>    <span class="keywordflow">return</span> LLiveUses &lt; RLiveUses;</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>  }</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span> </div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a158b6d9f8c5865052af711b8286a59a2">DisableSchedStalls</a>) {</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>    <span class="keywordtype">bool</span> LStall = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a>(left, left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>(), SPQ);</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>    <span class="keywordtype">bool</span> RStall = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a>(right, right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>(), SPQ);</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>    <span class="keywordflow">if</span> (LStall != RStall)</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>      <span class="keywordflow">return</span> left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>  }</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span> </div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a2ec713ec5478dc3e598dc6319b2ae5de">DisableSchedCriticalPath</a>) {</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>    <span class="keywordtype">int</span> spread = (int)left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() - (int)right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>    <span class="keywordflow">if</span> (std::abs(spread) &gt; <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a9ce6b6c1c63c0580011ddbd5105d6ccb">MaxReorderWindow</a>) {</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Depth of SU(&quot;</span> &lt;&lt; left-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;): &quot;</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>                        &lt;&lt; left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &lt;&lt; <span class="stringliteral">&quot; != SU(&quot;</span> &lt;&lt; right-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>                        &lt;&lt; <span class="stringliteral">&quot;): &quot;</span> &lt;&lt; right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>      <span class="keywordflow">return</span> left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &lt; right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>    }</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>  }</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span> </div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#aea38eae180cf9360c052a88b63220f39">DisableSchedHeight</a> &amp;&amp; left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() != right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>()) {</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>    <span class="keywordtype">int</span> spread = (int)left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() - (int)right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>    <span class="keywordflow">if</span> (std::abs(spread) &gt; <a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a9ce6b6c1c63c0580011ddbd5105d6ccb">MaxReorderWindow</a>)</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>      <span class="keywordflow">return</span> left-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; right-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>  }</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a>(left, right, SPQ);</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>}</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span> </div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1LatencyPriorityQueue.html#aaa7330823a08320d4b9a9fa28897eac0">RegReductionPQBase::initNodes</a>(std::vector&lt;SUnit&gt; &amp;sunits) {</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>  SUnits = &amp;sunits;</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>  <span class="comment">// Add pseudo dependency edges for two-address nodes.</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ScheduleDAGRRList_8cpp.html#a36ab26d1f4a99e4a735d28b80324c965">Disable2AddrHack</a>)</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>    AddPseudoTwoAddrDeps();</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>  <span class="comment">// Reroute edges to nodes with multiple uses.</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>  <span class="keywordflow">if</span> (!TracksRegPressure &amp;&amp; !SrcOrder)</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>    PrescheduleNodesWithMultipleUses();</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>  <span class="comment">// Calculate node priorities.</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>  CalculateSethiUllmanNumbers();</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>  <span class="comment">// For single block loops, mark nodes that look like canonical IV increments.</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>  <span class="keywordflow">if</span> (scheduleDAG-&gt;BB-&gt;isSuccessor(scheduleDAG-&gt;BB))</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : sunits)</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>      <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a91d04d52105b5c8ba8626a9a64bffc61">initVRegCycle</a>(&amp;SU);</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>}</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span> </div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="comment">//                    Preschedule for Register Pressure</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span> </div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="keywordtype">bool</span> RegReductionPQBase::canClobber(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *Op) {</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>  <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ac8cc028950511d3ae611681975c7831e">isTwoAddress</a>) {</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>    <span class="keywordtype">unsigned</span> Opc = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc);</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>    <span class="keywordtype">unsigned</span> NumRes = MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>    <span class="keywordtype">unsigned</span> NumOps = MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - NumRes;</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumOps; ++i) {</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>      <span class="keywordflow">if</span> (MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(i+NumRes, <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1) {</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *DU = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(i).<a class="code hl_function" href="classllvm_1_1SDValue.html#a2b08aa629a6326d1a0444ee6d477c39d">getNode</a>();</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>        <span class="keywordflow">if</span> (DU-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">getNodeId</a>() != -1 &amp;&amp;</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>            <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;OrigNode == &amp;(*SUnits)[DU-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">getNodeId</a>()])</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span>      }</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>    }</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>  }</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>}</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment"></span> </div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment">/// canClobberReachingPhysRegUse - True if SU would clobber one of it&#39;s</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">/// successor&#39;s explicit physregs whose definition can reach DepSU.</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">/// i.e. DepSU should not be scheduled above SU.</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a533e8228c87838f5c738d087a8512fa1"> 2833</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a533e8228c87838f5c738d087a8512fa1">canClobberReachingPhysRegUse</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *DepSU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>                                         ScheduleDAGRRList *scheduleDAG,</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *ImpDefs</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>    = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>()).getImplicitDefs();</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RegMask = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ad2c25d325740e477ec4a81b0c9dbfaa0">getNodeRegMask</a>(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>());</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>  <span class="keywordflow">if</span>(!ImpDefs &amp;&amp; !RegMask)</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span> </div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;SuccPred : SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>      <span class="keywordflow">if</span> (!SuccPred.<a class="code hl_function" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>())</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span> </div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>      <span class="keywordflow">if</span> (RegMask &amp;&amp;</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>          <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">MachineOperand::clobbersPhysReg</a>(RegMask, SuccPred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()) &amp;&amp;</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span>          scheduleDAG-&gt;IsReachable(DepSU, SuccPred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()))</div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span> </div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>      <span class="keywordflow">if</span> (ImpDefs)</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *ImpDef = ImpDefs; *ImpDef; ++ImpDef)</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>          <span class="comment">// Return true if SU clobbers this physical register use and the</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>          <span class="comment">// definition of the register reaches from DepSU. IsReachable queries</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>          <span class="comment">// a topological forward sort of the DAG (following the successors).</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>          <span class="keywordflow">if</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regsOverlap(*ImpDef, SuccPred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()) &amp;&amp;</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>              scheduleDAG-&gt;IsReachable(DepSU, SuccPred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()))</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>    }</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>  }</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>}</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment"></span> </div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">/// canClobberPhysRegDefs - True if SU would clobber one of SuccSU&#39;s</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment">/// physical register defs.</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5"> 2869</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>  <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>  <span class="keywordtype">unsigned</span> NumDefs = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode()).getNumDefs();</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *ImpDefs = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getMachineOpcode()).getImplicitDefs();</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ImpDefs &amp;&amp; <span class="stringliteral">&quot;Caller should check hasPhysRegDefs&quot;</span>);</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *SUNode = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>(); SUNode;</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>       SUNode = SUNode-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">getGluedNode</a>()) {</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>    <span class="keywordflow">if</span> (!SUNode-&gt;isMachineOpcode())</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *SUImpDefs =</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>      <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(SUNode-&gt;getMachineOpcode()).getImplicitDefs();</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *SURegMask = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#ad2c25d325740e477ec4a81b0c9dbfaa0">getNodeRegMask</a>(SUNode);</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>    <span class="keywordflow">if</span> (!SUImpDefs &amp;&amp; !SURegMask)</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumDefs, e = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getNumValues(); i != e; ++i) {</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getSimpleValueType(i);</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>      <span class="keywordflow">if</span> (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>      <span class="keywordflow">if</span> (!<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;hasAnyUseOfValue(i))</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>      <span class="keywordtype">unsigned</span> Reg = ImpDefs[i - NumDefs];</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>      <span class="keywordflow">if</span> (SURegMask &amp;&amp; <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">MachineOperand::clobbersPhysReg</a>(SURegMask, Reg))</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>      <span class="keywordflow">if</span> (!SUImpDefs)</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>      <span class="keywordflow">for</span> (;*SUImpDefs; ++SUImpDefs) {</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>        <span class="keywordtype">unsigned</span> SUReg = *SUImpDefs;</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regsOverlap(Reg, SUReg))</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>      }</div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>    }</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>  }</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>}</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment"></span> </div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment">/// PrescheduleNodesWithMultipleUses - Nodes with multiple uses</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">/// are not handled well by the general register pressure reduction</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment">/// heuristics. When presented with code like this:</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment">///</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment">///      N</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment">///    / |</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment">///   /  |</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment">///  U  store</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">///  |</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment">/// ...</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="comment">///</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment">/// the heuristics tend to push the store up, but since the</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">/// operand of the store has another use (U), this would increase</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment">/// the length of that other use (the U-&gt;N edge).</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment">///</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">/// This function transforms code like the above to route U&#39;s</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">/// dependence through the store when possible, like this:</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">///</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment">///      N</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment">///      ||</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment">///      ||</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment">///     store</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment">///       |</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment">///       U</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment">///       |</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment">///      ...</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="comment">///</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="comment">/// This results in the store being scheduled immediately</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment">/// after N, which shortens the U-&gt;N live range, reducing</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="comment">/// register pressure.</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment"></span><span class="keywordtype">void</span> RegReductionPQBase::PrescheduleNodesWithMultipleUses() {</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>  <span class="comment">// Visit all the nodes in topological order, working top-down.</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : *SUnits) {</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>    <span class="comment">// For now, only look at nodes with no data successors, such as stores.</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>    <span class="comment">// These are especially important, due to the heuristics in</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>    <span class="comment">// getNodePriority for nodes with no data successors.</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>    <span class="keywordflow">if</span> (SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> != 0)</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>    <span class="comment">// For now, only look at nodes with exactly one data predecessor.</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>    <span class="keywordflow">if</span> (SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">NumPreds</a> != 1)</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>    <span class="comment">// Avoid prescheduling copies to virtual registers, which don&#39;t behave</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>    <span class="comment">// like other nodes from the perspective of scheduling heuristics.</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU.<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>())</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>          <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>            (cast&lt;RegisterSDNode&gt;(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1))-&gt;getReg()))</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span> </div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>    <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *PredFrameSetup = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>      <span class="keywordflow">if</span> (Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>() &amp;&amp; Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()) {</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>        <span class="comment">// Find the predecessor which is not data dependence.</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *PredND = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span> </div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>        <span class="comment">// If PredND is FrameSetup, we should not pre-scheduled the node,</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>        <span class="comment">// or else, when bottom up scheduling, ADJCALLSTACKDOWN and</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>        <span class="comment">// ADJCALLSTACKUP may hold CallResource too long and make other</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>        <span class="comment">// calls can&#39;t be scheduled. If there&#39;s no other available node</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>        <span class="comment">// to schedule, the schedular will try to rename the register by</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>        <span class="comment">// creating copy to avoid the conflict which will fail because</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>        <span class="comment">// CallResource is not a real physical register.</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>        <span class="keywordflow">if</span> (PredND &amp;&amp; PredND-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>() &amp;&amp;</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>            (PredND-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>() == <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getCallFrameSetupOpcode())) {</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>          PredFrameSetup = PredND;</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>        }</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>      }</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>    <span class="comment">// Skip the node has FrameSetup parent.</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>    <span class="keywordflow">if</span> (PredFrameSetup != <span class="keyword">nullptr</span>)</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>    <span class="comment">// Locate the single data predecessor.</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>      <span class="keywordflow">if</span> (!Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) {</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>        PredSU = Pred.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>      }</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PredSU);</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span> </div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span>    <span class="comment">// Don&#39;t rewrite edges that carry physregs, because that requires additional</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>    <span class="comment">// support infrastructure.</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>)</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>    <span class="comment">// Short-circuit the case where SU is PredSU&#39;s only data successor.</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>    <span class="keywordflow">if</span> (PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> == 1)</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>    <span class="comment">// Avoid prescheduling to copies from virtual registers, which don&#39;t behave</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>    <span class="comment">// like other nodes from the perspective of scheduling heuristics.</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = SU.<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>())</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a> &amp;&amp;</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>          <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>            (cast&lt;RegisterSDNode&gt;(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOperand(1))-&gt;getReg()))</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span> </div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>    <span class="comment">// Perform checks on the successors of PredSU.</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;PredSucc : PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSuccSU = PredSucc.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>      <span class="keywordflow">if</span> (PredSuccSU == &amp;SU) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>      <span class="comment">// If PredSU has another successor with no data successors, for</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>      <span class="comment">// now don&#39;t attempt to choose either over the other.</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>      <span class="keywordflow">if</span> (PredSuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> == 0)</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>        <span class="keywordflow">goto</span> outer_loop_continue;</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>      <span class="comment">// Don&#39;t break physical register dependencies.</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>      <span class="keywordflow">if</span> (SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#a497fa3b21a696c8abd87e1be3e24229f">hasPhysRegClobbers</a> &amp;&amp; PredSuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>)</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a>(PredSuccSU, &amp;SU, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>          <span class="keywordflow">goto</span> outer_loop_continue;</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>      <span class="comment">// Don&#39;t introduce graph cycles.</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>      <span class="keywordflow">if</span> (scheduleDAG-&gt;IsReachable(&amp;SU, PredSuccSU))</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>        <span class="keywordflow">goto</span> outer_loop_continue;</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>    }</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span> </div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>    <span class="comment">// Ok, the transformation is safe and the heuristics suggest it is</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>    <span class="comment">// profitable. Update the graph.</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>        <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Prescheduling SU #&quot;</span> &lt;&lt; SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot; next to PredSU #&quot;</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>               &lt;&lt; PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>               &lt;&lt; <span class="stringliteral">&quot; to guide scheduling in the presence of multiple uses\n&quot;</span>);</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size(); ++i) {</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>      <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> Edge = PredSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[i];</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Edge.<a class="code hl_function" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>());</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = Edge.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>      <span class="keywordflow">if</span> (SuccSU != &amp;SU) {</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>        Edge.<a class="code hl_function" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a>(PredSU);</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>        scheduleDAG-&gt;RemovePred(SuccSU, Edge);</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>        scheduleDAG-&gt;AddPredQueued(&amp;SU, Edge);</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>        Edge.<a class="code hl_function" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a>(&amp;SU);</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>        scheduleDAG-&gt;AddPredQueued(SuccSU, Edge);</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>        --i;</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>      }</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>    }</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>  outer_loop_continue:;</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>  }</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>}</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment"></span> </div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment">/// AddPseudoTwoAddrDeps - If two nodes share an operand and one of them uses</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="comment">/// it as a def&amp;use operand. Add a pseudo control edge from it to the other</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="comment">/// node (if it won&#39;t create a cycle) so the two-address one will be scheduled</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="comment">/// first (lower in the schedule). If both nodes are two-address, favor the</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="comment">/// one that has a CopyToReg use (more likely to be a loop induction update).</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment">/// If both are two-address, but one is commutable while the other is not</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment">/// commutable, favor the one that&#39;s not commutable.</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment"></span><span class="keywordtype">void</span> RegReductionPQBase::AddPseudoTwoAddrDeps() {</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : *SUnits) {</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>    <span class="keywordflow">if</span> (!SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#ac8cc028950511d3ae611681975c7831e">isTwoAddress</a>)</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span> </div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>    <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a> = SU.<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>();</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classNode.html">Node</a> || !<a class="code hl_class" href="classNode.html">Node</a>-&gt;isMachineOpcode() || SU.<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">getGluedNode</a>())</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span> </div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="SIOptimizeExecMasking_8cpp.html#a9f2e59104ff29fd8ad0707fc4a1bac1f">isLiveOut</a> = <a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a>(&amp;SU);</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classNode.html">Node</a>-&gt;getMachineOpcode();</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc);</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>    <span class="keywordtype">unsigned</span> NumRes = MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>    <span class="keywordtype">unsigned</span> NumOps = MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - NumRes;</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != NumOps; ++j) {</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>      <span class="keywordflow">if</span> (MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(j+NumRes, <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == -1)</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>      <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *DU = SU.<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(j).<a class="code hl_function" href="classllvm_1_1SDValue.html#a2b08aa629a6326d1a0444ee6d477c39d">getNode</a>();</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span>      <span class="keywordflow">if</span> (DU-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">getNodeId</a>() == -1)</div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *DUSU = &amp;(*SUnits)[DU-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">getNodeId</a>()];</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span>      <span class="keywordflow">if</span> (!DUSU)</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : DUSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>        <span class="keywordflow">if</span> (Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>())</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>        <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = Succ.<a class="code hl_function" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>        <span class="keywordflow">if</span> (SuccSU == &amp;SU)</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>        <span class="comment">// Be conservative. Ignore if nodes aren&#39;t at roughly the same</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>        <span class="comment">// depth and height.</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>        <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &lt; SU.<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &amp;&amp;</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>            (SU.<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() - SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>()) &gt; 1)</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>        <span class="comment">// Skip past COPY_TO_REGCLASS nodes, so that the pseudo edge</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>        <span class="comment">// constrains whatever is using the copy, instead of the copy</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>        <span class="comment">// itself. In the case that the copy is coalesced, this</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>        <span class="comment">// preserves the intent of the pseudo two-address heurietics.</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>        <span class="keywordflow">while</span> (SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size() == 1 &amp;&amp;</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>               SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>() &amp;&amp;</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>               SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>() ==</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>                 TargetOpcode::COPY_TO_REGCLASS)</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>          SuccSU = SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.front().getSUnit();</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>        <span class="comment">// Don&#39;t constrain non-instruction nodes.</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>        <span class="keywordflow">if</span> (!SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>() || !SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>        <span class="comment">// Don&#39;t constrain nodes with physical register defs if the</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>        <span class="comment">// predecessor can clobber them.</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>        <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a> &amp;&amp; SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#a497fa3b21a696c8abd87e1be3e24229f">hasPhysRegClobbers</a>) {</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>          <span class="keywordflow">if</span> (<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a>(SuccSU, &amp;SU, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>            <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>        }</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>        <span class="comment">// Don&#39;t constrain EXTRACT_SUBREG, INSERT_SUBREG, and SUBREG_TO_REG;</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>        <span class="comment">// these may be coalesced away. We want them close to their uses.</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>        <span class="keywordtype">unsigned</span> SuccOpc = SuccSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">getNode</a>()-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>        <span class="keywordflow">if</span> (SuccOpc == TargetOpcode::EXTRACT_SUBREG ||</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>            SuccOpc == TargetOpcode::INSERT_SUBREG ||</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>            SuccOpc == TargetOpcode::SUBREG_TO_REG)</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>        <span class="keywordflow">if</span> (!<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a533e8228c87838f5c738d087a8512fa1">canClobberReachingPhysRegUse</a>(SuccSU, &amp;SU, scheduleDAG, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &amp;&amp;</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>            (!canClobber(SuccSU, DUSU) ||</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>             (<a class="code hl_function" href="SIOptimizeExecMasking_8cpp.html#a9f2e59104ff29fd8ad0707fc4a1bac1f">isLiveOut</a> &amp;&amp; !<a class="code hl_function" href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a>(SuccSU)) ||</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>             (!SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">isCommutable</a> &amp;&amp; SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">isCommutable</a>)) &amp;&amp;</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>            !scheduleDAG-&gt;IsReachable(SuccSU, &amp;SU)) {</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span>                     &lt;&lt; <span class="stringliteral">&quot;    Adding a pseudo-two-addr edge from SU #&quot;</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span>                     &lt;&lt; SU.<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot; to SU #&quot;</span> &lt;&lt; SuccSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>          scheduleDAG-&gt;AddPredQueued(&amp;SU, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a>(SuccSU, <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>        }</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>      }</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>    }</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>  }</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>}</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">//                         Public Constructor Functions</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span> </div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1"> 3128</a></span><a class="code hl_function" href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1">llvm::createBURRListDAGScheduler</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>                                 <a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) {</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span> </div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>  BURegReductionPriorityQueue *PQ =</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>    <span class="keyword">new</span> BURegReductionPriorityQueue(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>  ScheduleDAGRRList *SD = <span class="keyword">new</span> ScheduleDAGRRList(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">false</span>, PQ, OptLevel);</div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>  PQ-&gt;setScheduleDAG(SD);</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>  <span class="keywordflow">return</span> SD;</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>}</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span> </div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e"> 3142</a></span><a class="code hl_function" href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e">llvm::createSourceListDAGScheduler</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>                                   <a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) {</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span> </div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>  SrcRegReductionPriorityQueue *PQ =</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>    <span class="keyword">new</span> SrcRegReductionPriorityQueue(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">false</span>, <span class="keyword">true</span>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>  ScheduleDAGRRList *SD = <span class="keyword">new</span> ScheduleDAGRRList(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">false</span>, PQ, OptLevel);</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>  PQ-&gt;setScheduleDAG(SD);</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>  <span class="keywordflow">return</span> SD;</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>}</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span> </div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf"> 3156</a></span><a class="code hl_function" href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf">llvm::createHybridListDAGScheduler</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>                                   <a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) {</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a1ed864be04c93653277b0f5112a4f305">TLI</a>;</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span> </div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>  HybridBURRPriorityQueue *PQ =</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>    <span class="keyword">new</span> HybridBURRPriorityQueue(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">true</span>, <span class="keyword">false</span>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, TLI);</div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span> </div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>  ScheduleDAGRRList *SD = <span class="keyword">new</span> ScheduleDAGRRList(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">true</span>, PQ, OptLevel);</div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>  PQ-&gt;setScheduleDAG(SD);</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>  <span class="keywordflow">return</span> SD;</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>}</div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span> </div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><a class="code hl_class" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed"> 3172</a></span><a class="code hl_function" href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed">llvm::createILPListDAGScheduler</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>                                <a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) {</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a1ed864be04c93653277b0f5112a4f305">TLI</a>;</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span> </div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>  ILPBURRPriorityQueue *PQ =</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>    <span class="keyword">new</span> ILPBURRPriorityQueue(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">true</span>, <span class="keyword">false</span>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, TLI);</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>  ScheduleDAGRRList *SD = <span class="keyword">new</span> ScheduleDAGRRList(*IS-&gt;<a class="code hl_variable" href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">MF</a>, <span class="keyword">true</span>, PQ, OptLevel);</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>  PQ-&gt;setScheduleDAG(SD);</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>  <span class="keywordflow">return</span> SD;</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>}</div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ab425c63346dc1b312c1f40f408d098c3"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a></div><div class="ttdeci">for(unsigned i=Desc.getNumOperands(), e=OldMI.getNumOperands();i !=e;++i)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00095">AArch64ExpandPseudoInsts.cpp:95</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a9cb3a7d37a9414f3dc2cdca773d6dee6"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCasting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="aCodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00473">Compiler.h:473</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aISDOpcodes_8h_html"><div class="ttname"><a href="ISDOpcodes_8h.html">ISDOpcodes.h</a></div></div>
<div class="ttc" id="aInlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSILowerI1Copies_8cpp_html_a5cd9e4c7fe1a7ebe8b545eb891a2a949"><div class="ttname"><a href="SILowerI1Copies_8cpp.html#a5cd9e4c7fe1a7ebe8b545eb891a2a949">Copies</a></div><div class="ttdeci">SI Lower i1 Copies</div><div class="ttdef"><b>Definition:</b> <a href="SILowerI1Copies_8cpp_source.html#l00416">SILowerI1Copies.cpp:416</a></div></div>
<div class="ttc" id="aSIOptimizeExecMasking_8cpp_html_a9f2e59104ff29fd8ad0707fc4a1bac1f"><div class="ttname"><a href="SIOptimizeExecMasking_8cpp.html#a9f2e59104ff29fd8ad0707fc4a1bac1f">isLiveOut</a></div><div class="ttdeci">static bool isLiveOut(const MachineBasicBlock &amp;MBB, unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMasking_8cpp_source.html#l00258">SIOptimizeExecMasking.cpp:258</a></div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a011aad37b1717a4d3b996d36772fb222"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222">CheckForLiveRegDef</a></div><div class="ttdeci">static void CheckForLiveRegDef(SUnit *SU, unsigned Reg, SUnit **LiveRegDefs, SmallSet&lt; unsigned, 4 &gt; &amp;RegAdded, SmallVectorImpl&lt; unsigned &gt; &amp;LRegs, const TargetRegisterInfo *TRI)</div><div class="ttdoc">CheckForLiveRegDef - Return true and update live register vector if the specified register def of the...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l01293">ScheduleDAGRRList.cpp:1293</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a07e9d7ff453553fd3e5e64c9d93d5d07"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a></div><div class="ttdeci">static bool canEnableCoalescing(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02706">ScheduleDAGRRList.cpp:2706</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a0b38fd7393ab3066460b1223af36eb3d"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a0b38fd7393ab3066460b1223af36eb3d">sourceListDAGScheduler</a></div><div class="ttdeci">static RegisterScheduler sourceListDAGScheduler(&quot;source&quot;, &quot;Similar to list-burr but schedules in source &quot; &quot;order when possible&quot;, createSourceListDAGScheduler)</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a10beddeded3621d5cca48dae7043f774"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedCycles(&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable cycle-level precision during preRA scheduling&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a158b6d9f8c5865052af711b8286a59a2"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a158b6d9f8c5865052af711b8286a59a2">DisableSchedStalls</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedStalls(&quot;disable-sched-stalls&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable no-stall priority in sched=list-ilp&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a16fdb3e37daf197199709a37540402d0"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a></div><div class="ttdeci">static bool hasOnlyLiveInOpers(const SUnit *SU)</div><div class="ttdoc">hasOnlyLiveInOpers - Return true if SU has only value predecessors that are CopyFromReg from a virtua...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02352">ScheduleDAGRRList.cpp:2352</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a1bf4053dbca77629ac65f4039a774fae"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a></div><div class="ttdeci">static bool IsChainDependent(SDNode *Outer, SDNode *Inner, unsigned NestLevel, const TargetInstrInfo *TII)</div><div class="ttdoc">IsChainDependent - Test if Outer is reachable from Inner through chain dependencies.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l00440">ScheduleDAGRRList.cpp:440</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a22c99596004378b139e9ab48fae048dc"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a></div><div class="ttdeci">static bool hasOnlyLiveOutUses(const SUnit *SU)</div><div class="ttdoc">hasOnlyLiveOutUses - Return true if SU has only value successors that are CopyToReg to a virtual regi...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02374">ScheduleDAGRRList.cpp:2374</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a28587903fe646efc2cdcbab03d1dae6f"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a28587903fe646efc2cdcbab03d1dae6f">getPhysicalRegisterVT</a></div><div class="ttdeci">static MVT getPhysicalRegisterVT(SDNode *N, unsigned Reg, const TargetInstrInfo *TII)</div><div class="ttdoc">getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified no...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l01272">ScheduleDAGRRList.cpp:1272</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a2ec713ec5478dc3e598dc6319b2ae5de"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a2ec713ec5478dc3e598dc6319b2ae5de">DisableSchedCriticalPath</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedCriticalPath(&quot;disable-sched-critical-path&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable critical path priority in sched=list-ilp&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a36ab26d1f4a99e4a735d28b80324c965"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a36ab26d1f4a99e4a735d28b80324c965">Disable2AddrHack</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; Disable2AddrHack(&quot;disable-2addr-hack&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable scheduler's two-address hack&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a3a80798af28a7ae056be4fc683e94fb7"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a3a80798af28a7ae056be4fc683e94fb7">ILPListDAGScheduler</a></div><div class="ttdeci">static RegisterScheduler ILPListDAGScheduler(&quot;list-ilp&quot;, &quot;Bottom-up register pressure aware list scheduling &quot; &quot;which tries to balance ILP and register pressure&quot;, createILPListDAGScheduler)</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a420129a3b8db368bc6768ddb7293255d"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a></div><div class="ttdeci">static void resetVRegCycle(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02421">ScheduleDAGRRList.cpp:2421</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a43d109c39570a54b879a3bcd539df9da"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a43d109c39570a54b879a3bcd539df9da">hybridListDAGScheduler</a></div><div class="ttdeci">static RegisterScheduler hybridListDAGScheduler(&quot;list-hybrid&quot;, &quot;Bottom-up register pressure aware list scheduling &quot; &quot;which tries to balance latency and register pressure&quot;, createHybridListDAGScheduler)</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a533e8228c87838f5c738d087a8512fa1"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a533e8228c87838f5c738d087a8512fa1">canClobberReachingPhysRegUse</a></div><div class="ttdeci">static bool canClobberReachingPhysRegUse(const SUnit *DepSU, const SUnit *SU, ScheduleDAGRRList *scheduleDAG, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdoc">canClobberReachingPhysRegUse - True if SU would clobber one of it's successor's explicit physregs who...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02833">ScheduleDAGRRList.cpp:2833</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a6912e83b51b9a75b1ce9e743b4cadf37"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a6912e83b51b9a75b1ce9e743b4cadf37">DisableSchedPhysRegJoin</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedPhysRegJoin(&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable physreg def-use affinity&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a6a91ff524836d3fca6cabe37c8fb7dc5"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a></div><div class="ttdeci">static bool canClobberPhysRegDefs(const SUnit *SuccSU, const SUnit *SU, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdoc">canClobberPhysRegDefs - True if SU would clobber one of SuccSU's physical register defs.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02869">ScheduleDAGRRList.cpp:2869</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a75eb4d99ebf26777f16034567505166b"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a></div><div class="ttdeci">static void GetCostForDef(const ScheduleDAGSDNodes::RegDefIter &amp;RegDefPos, const TargetLowering *TLI, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI, unsigned &amp;RegClass, unsigned &amp;Cost, const MachineFunction &amp;MF)</div><div class="ttdoc">GetCostForDef - Looks up the register class and cost for a given definition.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l00309">ScheduleDAGRRList.cpp:309</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a7c9777fccc67ab82fb3d6067611ba1c2"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a></div><div class="ttdeci">static bool BURRSort(SUnit *left, SUnit *right, RegReductionPQBase *SPQ)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02518">ScheduleDAGRRList.cpp:2518</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a801e0a876ba324b5c8b67c2ed1a75717"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a801e0a876ba324b5c8b67c2ed1a75717">DisableSchedRegPressure</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedRegPressure(&quot;disable-sched-reg-pressure&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable regpressure priority in sched=list-ilp&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a8127bf55bc75e880ae5830edbebf065d"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a></div><div class="ttdeci">static bool BUHasStall(SUnit *SU, int Height, RegReductionPQBase *SPQ)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02457">ScheduleDAGRRList.cpp:2457</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a91d04d52105b5c8ba8626a9a64bffc61"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a91d04d52105b5c8ba8626a9a64bffc61">initVRegCycle</a></div><div class="ttdeci">static void initVRegCycle(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02402">ScheduleDAGRRList.cpp:2402</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_a9ce6b6c1c63c0580011ddbd5105d6ccb"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#a9ce6b6c1c63c0580011ddbd5105d6ccb">MaxReorderWindow</a></div><div class="ttdeci">static cl::opt&lt; int &gt; MaxReorderWindow(&quot;max-sched-reorder&quot;, cl::Hidden, cl::init(6), cl::desc(&quot;Number of instructions to allow ahead of the critical path &quot; &quot;in sched=list-ilp&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_aa10776cccd7d800d6a2357c5bd4129ba"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#aa10776cccd7d800d6a2357c5bd4129ba">FindCallSeqStart</a></div><div class="ttdeci">static SDNode * FindCallSeqStart(SDNode *N, unsigned &amp;NestLevel, unsigned &amp;MaxNest, const TargetInstrInfo *TII)</div><div class="ttdoc">FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate the corresponding (lowered) C...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l00489">ScheduleDAGRRList.cpp:489</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_aa405be8f26bc0ffcd089589d15327400"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#aa405be8f26bc0ffcd089589d15327400">isOperandOf</a></div><div class="ttdeci">static bool isOperandOf(const SUnit *SU, SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l00970">ScheduleDAGRRList.cpp:970</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_aa72d5ad2de6b230017af9f6cdef7e454"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#aa72d5ad2de6b230017af9f6cdef7e454">DisableSchedVRegCycle</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedVRegCycle(&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable virtual register cycle interference checks&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_ac49ea8879ebf41e521f4f48838e17b6c"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a></div><div class="ttdeci">static int checkSpecialNodes(const SUnit *left, const SUnit *right)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l01927">ScheduleDAGRRList.cpp:1927</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_acf6cc8bdf2214ef23ef759883e9a134c"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#acf6cc8bdf2214ef23ef759883e9a134c">DisableSchedLiveUses</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedLiveUses(&quot;disable-sched-live-uses&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable live use priority in sched=list-ilp&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_ad2c25d325740e477ec4a81b0c9dbfaa0"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#ad2c25d325740e477ec4a81b0c9dbfaa0">getNodeRegMask</a></div><div class="ttdeci">static const uint32_t * getNodeRegMask(const SDNode *N)</div><div class="ttdoc">getNodeRegMask - Returns the register mask attached to an SDNode, if any.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l01330">ScheduleDAGRRList.cpp:1330</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_addc8ecda6f7aec38ce2769862c04eb0f"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a></div><div class="ttdeci">static unsigned closestSucc(const SUnit *SU)</div><div class="ttdoc">closestSucc - Returns the scheduled cycle of the successor which is closest to the current cycle.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02323">ScheduleDAGRRList.cpp:2323</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_ae6c2da459673772dca5176f450c7cc8d"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#ae6c2da459673772dca5176f450c7cc8d">AvgIPC</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; AvgIPC(&quot;sched-avg-ipc&quot;, cl::Hidden, cl::init(1), cl::desc(&quot;Average inst/cycle whan no target itinerary exists.&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_ae9a23658447d6c412d2a47f78b465016"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a></div><div class="ttdeci">static bool hasVRegCycleUse(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02438">ScheduleDAGRRList.cpp:2438</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_aea38eae180cf9360c052a88b63220f39"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#aea38eae180cf9360c052a88b63220f39">DisableSchedHeight</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableSchedHeight(&quot;disable-sched-height&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable scheduled-height priority in sched=list-ilp&quot;))</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_aef208d923fb408a250bd3f286f02633d"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#aef208d923fb408a250bd3f286f02633d">burrListDAGScheduler</a></div><div class="ttdeci">static RegisterScheduler burrListDAGScheduler(&quot;list-burr&quot;, &quot;Bottom-up register reduction list scheduling&quot;, createBURRListDAGScheduler)</div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_af07e92d835d198619f6f5c1afd59bd8a"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a></div><div class="ttdeci">static unsigned calcMaxScratches(const SUnit *SU)</div><div class="ttdoc">calcMaxScratches - Returns an cost estimate of the worse case requirement for scratch registers,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02341">ScheduleDAGRRList.cpp:2341</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_af1dbaf0e42fc61259e10468caeb7f4b5"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a></div><div class="ttdeci">static unsigned CalcNodeSethiUllmanNumber(const SUnit *SU, std::vector&lt; unsigned &gt; &amp;SUNumbers)</div><div class="ttdoc">CalcNodeSethiUllmanNumber - Compute Sethi Ullman number.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l01938">ScheduleDAGRRList.cpp:1938</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_af872650583e3ccb09205d6a9832026b2"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a></div><div class="ttdeci">static int BUCompareLatency(SUnit *left, SUnit *right, bool checkPref, RegReductionPQBase *SPQ)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02467">ScheduleDAGRRList.cpp:2467</a></div></div>
<div class="ttc" id="aScheduleDAGRRList_8cpp_html_affd5619a70ecc254d62f604150468f1d"><div class="ttname"><a href="ScheduleDAGRRList_8cpp.html#affd5619a70ecc254d62f604150468f1d">CheckForLiveRegDefMasked</a></div><div class="ttdeci">static void CheckForLiveRegDefMasked(SUnit *SU, const uint32_t *RegMask, ArrayRef&lt; SUnit * &gt; LiveRegDefs, SmallSet&lt; unsigned, 4 &gt; &amp;RegAdded, SmallVectorImpl&lt; unsigned &gt; &amp;LRegs)</div><div class="ttdoc">CheckForLiveRegDefMasked - Check for any live physregs that are clobbered by RegMask,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l01315">ScheduleDAGRRList.cpp:1315</a></div></div>
<div class="ttc" id="aScheduleDAGSDNodes_8h_html"><div class="ttname"><a href="ScheduleDAGSDNodes_8h.html">ScheduleDAGSDNodes.h</a></div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aScheduleHazardRecognizer_8h_html"><div class="ttname"><a href="ScheduleHazardRecognizer_8h.html">ScheduleHazardRecognizer.h</a></div></div>
<div class="ttc" id="aSchedulerRegistry_8h_html"><div class="ttname"><a href="SchedulerRegistry_8h.html">SchedulerRegistry.h</a></div></div>
<div class="ttc" id="aSelectionDAGISel_8h_html"><div class="ttname"><a href="SelectionDAGISel_8h.html">SelectionDAGISel.h</a></div></div>
<div class="ttc" id="aSelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aStatistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="aStatistic_8h_html_ad6117415b93e5675d5a6c8e1855b3b2f"><div class="ttname"><a href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a></div><div class="ttdeci">#define STATISTIC(VARNAME, DESC)</div><div class="ttdef"><b>Definition:</b> <a href="Statistic_8h_source.html#l00168">Statistic.h:168</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aTargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00106">ItaniumDemangle.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_adf4e7878fc0b3b8dcde545178564190d"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">llvm::DenseMapBase::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00136">DenseMap.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00710">DenseMap.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a0641b34e2b6dd46499f40b7214160d44"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a0641b34e2b6dd46499f40b7214160d44">llvm::InlineAsm::isClobberKind</a></div><div class="ttdeci">static bool isClobberKind(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00281">InlineAsm.h:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a32c5c5c8245b02828882d927c6cc4163"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a32c5c5c8245b02828882d927c6cc4163">llvm::InlineAsm::isRegDefKind</a></div><div class="ttdeci">static bool isRegDefKind(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00275">InlineAsm.h:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a4437506c56127755bed59ee1b30e95b9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">llvm::InlineAsm::getNumOperandRegisters</a></div><div class="ttdeci">static unsigned getNumOperandRegisters(unsigned Flag)</div><div class="ttdoc">getNumOperandRegisters - Extract the number of registers field from the inline asm operand flag.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00336">InlineAsm.h:336</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6afed51603ce2d64ec9af92ff0154913ca"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6afed51603ce2d64ec9af92ff0154913ca">llvm::InlineAsm::Op_FirstOperand</a></div><div class="ttdeci">@ Op_FirstOperand</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00212">InlineAsm.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_ad1192da842e9cc239677b7963863b7a2"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ad1192da842e9cc239677b7963863b7a2">llvm::InlineAsm::isRegDefEarlyClobberKind</a></div><div class="ttdeci">static bool isRegDefEarlyClobberKind(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00278">InlineAsm.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrEmitter_html_a2ab4ca7059c7613d2fbf480db1d83b66"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#a2ab4ca7059c7613d2fbf480db1d83b66">llvm::InstrEmitter::EmitNode</a></div><div class="ttdeci">void EmitNode(SDNode *Node, bool IsClone, bool IsCloned, DenseMap&lt; SDValue, unsigned &gt; &amp;VRBaseMap)</div><div class="ttdoc">EmitNode - Generate machine code for a node and needed dependencies.</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8h_source.html#l00115">InstrEmitter.h:115</a></div></div>
<div class="ttc" id="aclassllvm_1_1LatencyPriorityQueue_html_a93f241795b5da8c207a88063862e2ea2"><div class="ttname"><a href="classllvm_1_1LatencyPriorityQueue.html#a93f241795b5da8c207a88063862e2ea2">llvm::LatencyPriorityQueue::scheduledNode</a></div><div class="ttdeci">void scheduledNode(SUnit *SU) override</div><div class="ttdoc">As each node is scheduled, this method is invoked.</div><div class="ttdef"><b>Definition:</b> <a href="LatencyPriorityQueue_8cpp_source.html#l00092">LatencyPriorityQueue.cpp:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1LatencyPriorityQueue_html_aaa7330823a08320d4b9a9fa28897eac0"><div class="ttname"><a href="classllvm_1_1LatencyPriorityQueue.html#aaa7330823a08320d4b9a9fa28897eac0">llvm::LatencyPriorityQueue::initNodes</a></div><div class="ttdeci">void initNodes(std::vector&lt; SUnit &gt; &amp;sunits) override</div><div class="ttdef"><b>Definition:</b> <a href="LatencyPriorityQueue_8h_source.html#l00052">LatencyPriorityQueue.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1LatencyPriorityQueue_html_ac898ed5a3a7e2d3957e517f212dc880e"><div class="ttname"><a href="classllvm_1_1LatencyPriorityQueue.html#ac898ed5a3a7e2d3957e517f212dc880e">llvm::LatencyPriorityQueue::updateNode</a></div><div class="ttdeci">void updateNode(const SUnit *SU) override</div><div class="ttdef"><b>Definition:</b> <a href="LatencyPriorityQueue_8h_source.html#l00061">LatencyPriorityQueue.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00211">MCInstrDesc.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a32e10f6539cad5809d0d09d3a8d41b62"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">llvm::MCInstrDesc::hasOptionalDef</a></div><div class="ttdeci">bool hasOptionalDef() const</div><div class="ttdoc">Set if this instruction has an optional definition, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00239">MCInstrDesc.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00226">MCInstrDesc.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a7695bd2e20788ffc4b645533c018f26e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const</div><div class="ttdoc">Returns the value of the specific constraint if it is set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a8c8b632d74a4d458f9a1a95efa691dbd"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a8c8b632d74a4d458f9a1a95efa691dbd">llvm::MCInstrDesc::isCommutable</a></div><div class="ttdeci">bool isCommutable() const</div><div class="ttdoc">Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z,...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00442">MCInstrDesc.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00175">MCInstrDesc.h:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aaad240e3205be4e3c66172069b8f9253"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aaad240e3205be4e3c66172069b8f9253">llvm::MCInstrDesc::ImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * ImplicitDefs</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00174">MCInstrDesc.h:174</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_adbcdd0d95e13cde82e1c9f7e0ceb8c6b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#adbcdd0d95e13cde82e1c9f7e0ceb8c6b">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * getImplicitDefs() const</div><div class="ttdoc">Return a list of registers that are potentially written by any instance of this machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00551">MCInstrDesc.h:551</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_a560b9033e7d2c267cf51dbf4244ecf10"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const</div><div class="ttdoc">Set if this operand is a optional def.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00095">MCInstrDesc.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00668">MCRegisterInfo.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00693">MCRegisterInfo.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdeci">@ Glue</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00201">MachineValueType.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdeci">@ Other</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00038">MachineValueType.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">llvm::MVT::Untyped</a></div><div class="ttdeci">@ Untyped</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00205">MachineValueType.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad5bef9f5be828b62f053b3017eb9dbdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg)</div><div class="ttdoc">clobbersPhysReg - Returns true if this RegMask clobbers PhysReg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00601">MachineOperand.h:601</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a6aee152989b2b5db20a72b927b67c614"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterScheduler_html"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html">llvm::RegisterScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00031">SchedulerRegistry.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00494">SelectionDAGNodes.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00715">SelectionDAGNodes.h:715</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a1bdddc5f08b7b8b77e2518296dd4d84f"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">llvm::SDNode::getNodeId</a></div><div class="ttdeci">int getNodeId() const</div><div class="ttdoc">Return the unique node id.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00743">SelectionDAGNodes.h:743</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a23f2f5947fc429aff1270651c6d019ea"><div class="ttname"><a href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the SelectionDAG opcode value for this node.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00651">SelectionDAGNodes.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a2c7563253850e555f36f44d91157e5bb"><div class="ttname"><a href="classllvm_1_1SDNode.html#a2c7563253850e555f36f44d91157e5bb">llvm::SDNode::getIROrder</a></div><div class="ttdeci">unsigned getIROrder() const</div><div class="ttdoc">Return the node ordering.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00749">SelectionDAGNodes.h:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a5689e9ae35c6ceb3b9377299c98e0e97"><div class="ttname"><a href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">llvm::SDNode::setNodeId</a></div><div class="ttdeci">void setNodeId(int Id)</div><div class="ttdoc">Set unique node id.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00746">SelectionDAGNodes.h:746</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a7a6096cff14db41b299758115c6e261c"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">llvm::SDNode::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result as a simple type.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01009">SelectionDAGNodes.h:1009</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a7f06dbaee5fa2b239de548d0a775b25b"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const</div><div class="ttdoc">Return the number of values defined/returned by this operator.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01000">SelectionDAGNodes.h:1000</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00720">SelectionDAGNodes.h:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a8388f666d6e735f35837ad03ed1f7a7a"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00940">SelectionDAGNodes.h:940</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_ab6ea142f5ae930a660fbb4105ef42a98"><div class="ttname"><a href="classllvm_1_1SDNode.html#ab6ea142f5ae930a660fbb4105ef42a98">llvm::SDNode::hasAnyUseOfValue</a></div><div class="ttdeci">bool hasAnyUseOfValue(unsigned Value) const</div><div class="ttdoc">Return true if there are any use of the indicated value.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08899">SelectionDAG.cpp:8899</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_ae1fa8ded9bce6f8321a69e99e41a473c"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae1fa8ded9bce6f8321a69e99e41a473c">llvm::SDNode::getGluedNode</a></div><div class="ttdeci">SDNode * getGluedNode() const</div><div class="ttdoc">If this node has a glue operand, return the node to which the glue operand points.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00975">SelectionDAGNodes.h:975</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00123">SelectionDAGNodes.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a2b08aa629a6326d1a0444ee6d477c39d"><div class="ttname"><a href="classllvm_1_1SDValue.html#a2b08aa629a6326d1a0444ee6d477c39d">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">get the SDNode which holds the desired result</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00137">SelectionDAGNodes.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">llvm::SDep::Artificial</a></div><div class="ttdeci">@ Artificial</div><div class="ttdoc">Arbitrary strong DAG edge (no real dependence).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00072">ScheduleDAG.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a5eca2019521fd47b79fe5ef66d02fd43"><div class="ttname"><a href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">llvm::SDep::getLatency</a></div><div class="ttdeci">unsigned getLatency() const</div><div class="ttdoc">Returns the latency value for this edge, which roughly means the minimum number of cycles that must e...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00142">ScheduleDAG.h:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a6c89ab9b69b3bcaa536702845fd9542d"><div class="ttname"><a href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">llvm::SDep::isAssignedRegDep</a></div><div class="ttdeci">bool isAssignedRegDep() const</div><div class="ttdoc">Tests if this is a Data dependence that is associated with a register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00211">ScheduleDAG.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a75b245e9ae0e3d67d8485468580f360f"><div class="ttname"><a href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">llvm::SDep::isArtificial</a></div><div class="ttdeci">bool isArtificial() const</div><div class="ttdoc">Tests if this is an Order dependence that is marked as &quot;artificial&quot;, meaning it isn't necessary for c...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00200">ScheduleDAG.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a8b4768ef4b1a0a2e8d50714b07465075"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">llvm::SDep::isCtrl</a></div><div class="ttdeci">bool isCtrl() const</div><div class="ttdoc">Shorthand for getKind() != SDep::Data.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00161">ScheduleDAG.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a8b51361656ac436c2c02a20e6196cff1"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">llvm::SDep::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register associated with this edge.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00218">ScheduleDAG.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_aaa4f7e2f3f5a23ecf19b98acd3c05593"><div class="ttname"><a href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">llvm::SDep::setSUnit</a></div><div class="ttdeci">void setSUnit(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00483">ScheduleDAG.h:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0be1f84d53e90c247d75f2ed63636761"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">llvm::SUnit::isCall</a></div><div class="ttdeci">bool isCall</div><div class="ttdoc">Is a function call.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0e90fb55a364cbeedab55c95824668bd"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0e90fb55a364cbeedab55c95824668bd">llvm::SUnit::setHeightToAtLeast</a></div><div class="ttdeci">void setHeightToAtLeast(unsigned NewHeight)</div><div class="ttdoc">If NewHeight is greater than this node's height value, set it to be the new height value.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00255">ScheduleDAG.cpp:255</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a1a6c1a29019b8f3fd988359ec5dd3d2f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">llvm::SUnit::NumSuccs</a></div><div class="ttdeci">unsigned NumSuccs</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00267">ScheduleDAG.h:267</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a25329a072c76c185b8c5ff530c632762"><div class="ttname"><a href="classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">llvm::SUnit::NumPreds</a></div><div class="ttdeci">unsigned NumPreds</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00266">ScheduleDAG.h:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a26a3c0b6567d1e8cf9ac8492e6e5f62f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">llvm::SUnit::NodeQueueId</a></div><div class="ttdeci">unsigned NodeQueueId</div><div class="ttdoc">Queue id of node.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00265">ScheduleDAG.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a40c2dfbd170941dd4d20ee9b60c9d49d"><div class="ttname"><a href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">llvm::SUnit::NumSuccsLeft</a></div><div class="ttdeci">unsigned NumSuccsLeft</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a497fa3b21a696c8abd87e1be3e24229f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a497fa3b21a696c8abd87e1be3e24229f">llvm::SUnit::hasPhysRegClobbers</a></div><div class="ttdeci">bool hasPhysRegClobbers</div><div class="ttdoc">Has any physreg defs, used or not.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00281">ScheduleDAG.h:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a4ed9422117c4ca9e274a032428a6b8ac"><div class="ttname"><a href="classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">llvm::SUnit::isCallOp</a></div><div class="ttdeci">bool isCallOp</div><div class="ttdoc">Is a function call operand.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00276">ScheduleDAG.h:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a4f21db7c66af06c7473b77fd4395b92e"><div class="ttname"><a href="classllvm_1_1SUnit.html#a4f21db7c66af06c7473b77fd4395b92e">llvm::SUnit::CopyDstRC</a></div><div class="ttdeci">const TargetRegisterClass * CopyDstRC</div><div class="ttdoc">Is a special copy node if != nullptr.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00302">ScheduleDAG.h:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a582da862b28b876ef2235781392cffa6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const</div><div class="ttdoc">Returns the height of this node, which is the length of the maximum path down to any node which has n...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00406">ScheduleDAG.h:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a5ba3791568e29a8d9214ec7dad855a56"><div class="ttname"><a href="classllvm_1_1SUnit.html#a5ba3791568e29a8d9214ec7dad855a56">llvm::SUnit::setHeightDirty</a></div><div class="ttdeci">void setHeightDirty()</div><div class="ttdoc">Sets a flag in this node to indicate that its stored Height value will require recomputation the next...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00232">ScheduleDAG.cpp:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a65e96694f0d2eef93a9653beba7d12dc"><div class="ttname"><a href="classllvm_1_1SUnit.html#a65e96694f0d2eef93a9653beba7d12dc">llvm::SUnit::isSucc</a></div><div class="ttdeci">bool isSucc(const SUnit *N) const</div><div class="ttdoc">Tests if node N is a successor of this node.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00439">ScheduleDAG.h:439</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a6d3233165db1e6be5c44060cd4a95461"><div class="ttname"><a href="classllvm_1_1SUnit.html#a6d3233165db1e6be5c44060cd4a95461">llvm::SUnit::removePred</a></div><div class="ttdeci">void removePred(const SDep &amp;D)</div><div class="ttdoc">Removes the specified edge as a pred of the current node if it exists.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00175">ScheduleDAG.cpp:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdoc">Node latency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00273">ScheduleDAG.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a74f8123e14985c7599ffca039e80b70a"><div class="ttname"><a href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">llvm::SUnit::NumRegDefsLeft</a></div><div class="ttdeci">unsigned short NumRegDefsLeft</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00272">ScheduleDAG.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a87f2a48b0ca074c06735b969c534349a"><div class="ttname"><a href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">llvm::SUnit::isPending</a></div><div class="ttdeci">bool isPending</div><div class="ttdoc">True once pending.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00282">ScheduleDAG.h:282</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a90272947a7dad8b452be533c490a5e89"><div class="ttname"><a href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">llvm::SUnit::isAvailable</a></div><div class="ttdeci">bool isAvailable</div><div class="ttdoc">True once available.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00283">ScheduleDAG.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a95e0c4bc075b7e8974dd9dcc80609487"><div class="ttname"><a href="classllvm_1_1SUnit.html#a95e0c4bc075b7e8974dd9dcc80609487">llvm::SUnit::isScheduleLow</a></div><div class="ttdeci">bool isScheduleLow</div><div class="ttdoc">True if preferable to schedule low.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00286">ScheduleDAG.h:286</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a9d9a8b8d5225f85cecbbada4ce4406b0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">llvm::SUnit::hasPhysRegDefs</a></div><div class="ttdeci">bool hasPhysRegDefs</div><div class="ttdoc">Has physreg defs that are being used.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00280">ScheduleDAG.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ab5ecf23b4e7641cbd378b0a2e03e77fd"><div class="ttname"><a href="classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">llvm::SUnit::SchedulingPref</a></div><div class="ttdeci">Sched::Preference SchedulingPref</div><div class="ttdoc">Scheduling preference.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00290">ScheduleDAG.h:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_abc6086d9aae5e2c749134b47be689d78"><div class="ttname"><a href="classllvm_1_1SUnit.html#abc6086d9aae5e2c749134b47be689d78">llvm::SUnit::CopySrcRC</a></div><div class="ttdeci">const TargetRegisterClass * CopySrcRC</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00304">ScheduleDAG.h:304</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ac42c5c2e2899b5e891477e415a045503"><div class="ttname"><a href="classllvm_1_1SUnit.html#ac42c5c2e2899b5e891477e415a045503">llvm::SUnit::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">Returns the representative SDNode for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00355">ScheduleDAG.h:355</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ac8cc028950511d3ae611681975c7831e"><div class="ttname"><a href="classllvm_1_1SUnit.html#ac8cc028950511d3ae611681975c7831e">llvm::SUnit::isTwoAddress</a></div><div class="ttdeci">bool isTwoAddress</div><div class="ttdoc">Is a two-address instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ace667b502d54c947cf2f3a4c5d60f734"><div class="ttname"><a href="classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">llvm::SUnit::isCommutable</a></div><div class="ttdeci">bool isCommutable</div><div class="ttdoc">Is a commutable instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00278">ScheduleDAG.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ad11870c750d0016478df39175d3088a1"><div class="ttname"><a href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">llvm::SUnit::isVRegCycle</a></div><div class="ttdeci">bool isVRegCycle</div><div class="ttdoc">May use and def the same vreg.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00274">ScheduleDAG.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdoc">Adds the specified edge as a pred of the current node if not already.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00107">ScheduleDAG.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">llvm::ScheduleDAGSDNodes::RegDefIter</a></div><div class="ttdoc">RegDefIter - In place iteration over the values defined by an SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00137">ScheduleDAGSDNodes.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html_a0fe4cd2a914e4522e20f197108436102"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a0fe4cd2a914e4522e20f197108436102">llvm::ScheduleDAGSDNodes::RegDefIter::GetIdx</a></div><div class="ttdeci">unsigned GetIdx() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00158">ScheduleDAGSDNodes.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html_a8d2c4562087d2d84212d353d42ecafa8"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#a8d2c4562087d2d84212d353d42ecafa8">llvm::ScheduleDAGSDNodes::RegDefIter::IsValid</a></div><div class="ttdeci">bool IsValid() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00147">ScheduleDAGSDNodes.h:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html_af2720a50e71371835b268cb14938e718"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#af2720a50e71371835b268cb14938e718">llvm::ScheduleDAGSDNodes::RegDefIter::GetValue</a></div><div class="ttdeci">MVT GetValue() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00149">ScheduleDAGSDNodes.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter_html_af29b074e10471b61ef7de6b8bf0a1766"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#af29b074e10471b61ef7de6b8bf0a1766">llvm::ScheduleDAGSDNodes::RegDefIter::GetNode</a></div><div class="ttdeci">const SDNode * GetNode() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00154">ScheduleDAGSDNodes.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes.html">llvm::ScheduleDAGSDNodes</a></div><div class="ttdoc">ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00045">ScheduleDAGSDNodes.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_html_a15c0200b4b6e12b97d270fbea215443e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes.html#a15c0200b4b6e12b97d270fbea215443e">llvm::ScheduleDAGSDNodes::newSUnit</a></div><div class="ttdeci">SUnit * newSUnit(SDNode *N)</div><div class="ttdoc">NewSUnit - Creates a new SUnit and return a ptr to it.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8cpp_source.html#l00068">ScheduleDAGSDNodes.cpp:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_html_a6730dde277dec2e2f901917520c8b3cc"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">llvm::ScheduleDAGSDNodes::Schedule</a></div><div class="ttdeci">virtual void Schedule()=0</div><div class="ttdoc">Schedule - Order nodes according to selected style, filling in the Sequence member.</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_html_a730a3e9cea2f0a6383aacbb13b40dd10"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes.html#a730a3e9cea2f0a6383aacbb13b40dd10">llvm::ScheduleDAGSDNodes::forceUnitLatencies</a></div><div class="ttdeci">virtual bool forceUnitLatencies() const</div><div class="ttdoc">ForceUnitLatencies - Return true if all scheduling edges should be given a latency value of one.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00172">ScheduleDAGSDNodes.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGSDNodes_html_abb309c4ecf566e6daf86db0edbb0dbc5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes.html#abb309c4ecf566e6daf86db0edbb0dbc5">llvm::ScheduleDAGSDNodes::Clone</a></div><div class="ttdeci">SUnit * Clone(SUnit *Old)</div><div class="ttdoc">Clone - Creates a clone of the specified SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8cpp_source.html#l00089">ScheduleDAGSDNodes.cpp:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html">llvm::ScheduleDAGTopologicalSort</a></div><div class="ttdoc">This class can compute a topological ordering for SUnits and provides methods for dynamically updatin...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00689">ScheduleDAG.h:689</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_a10a769ee13a9d9298d2c2b887dfae250"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a10a769ee13a9d9298d2c2b887dfae250">llvm::ScheduleDAGTopologicalSort::RemovePred</a></div><div class="ttdeci">void RemovePred(SUnit *M, SUnit *N)</div><div class="ttdoc">Updates the topological ordering to accommodate an an edge to be removed from the specified node N fr...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00566">ScheduleDAG.cpp:566</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_a142388e1eb164f473d3c10b3c582d51b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a142388e1eb164f473d3c10b3c582d51b">llvm::ScheduleDAGTopologicalSort::WillCreateCycle</a></div><div class="ttdeci">bool WillCreateCycle(SUnit *TargetSU, SUnit *SU)</div><div class="ttdoc">Returns true if addPred(TargetSU, SU) creates a cycle.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00704">ScheduleDAG.cpp:704</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_a152853c43bedf99bebb1191e00c332a3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a152853c43bedf99bebb1191e00c332a3">llvm::ScheduleDAGTopologicalSort::MarkDirty</a></div><div class="ttdeci">void MarkDirty()</div><div class="ttdoc">Mark the ordering as temporarily broken, after a new node has been added.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00759">ScheduleDAG.h:759</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_a47144792598184237de69d6b25b35175"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a47144792598184237de69d6b25b35175">llvm::ScheduleDAGTopologicalSort::AddPred</a></div><div class="ttdeci">void AddPred(SUnit *Y, SUnit *X)</div><div class="ttdoc">Updates the topological ordering to accommodate an edge to be added from SUnit X to SUnit Y.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00548">ScheduleDAG.cpp:548</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_af5fef42e8e1d446cf5e185b14dd4b8af"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#af5fef42e8e1d446cf5e185b14dd4b8af">llvm::ScheduleDAGTopologicalSort::IsReachable</a></div><div class="ttdeci">bool IsReachable(const SUnit *SU, const SUnit *TargetSU)</div><div class="ttdoc">Checks if SU is reachable from TargetSU.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00716">ScheduleDAG.cpp:716</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_af8ee4f851bb0797b87ad841640ecadb5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#af8ee4f851bb0797b87ad841640ecadb5">llvm::ScheduleDAGTopologicalSort::AddPredQueued</a></div><div class="ttdeci">void AddPredQueued(SUnit *Y, SUnit *X)</div><div class="ttdoc">Queues an update to the topological ordering to accommodate an edge to be added from SUnit X to SUnit...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00536">ScheduleDAG.cpp:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a8de65d3a774ee7a23dc72e3d534e6ce6"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">llvm::ScheduleDAG::StressSched</a></div><div class="ttdeci">bool StressSched</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00569">ScheduleDAG.h:569</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_ab76956099f6e90537cfde4b7762289fb"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#ab76956099f6e90537cfde4b7762289fb">llvm::ScheduleDAG::dumpNode</a></div><div class="ttdeci">virtual void dumpNode(const SUnit &amp;SU) const =0</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a01f781fc999200779e9b3d56da7e759a"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a01f781fc999200779e9b3d56da7e759a">llvm::ScheduleHazardRecognizer::getMaxLookAhead</a></div><div class="ttdeci">unsigned getMaxLookAhead() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00043">ScheduleHazardRecognizer.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a1286d92cd3db196a33f8ee0ef2c1daf5"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a1286d92cd3db196a33f8ee0ef2c1daf5">llvm::ScheduleHazardRecognizer::RecedeCycle</a></div><div class="ttdeci">virtual void RecedeCycle()</div><div class="ttdoc">RecedeCycle - This callback is invoked whenever the next bottom-up instruction to be scheduled cannot...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00109">ScheduleHazardRecognizer.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a3c5a10c0a8121d68c2a8eef15395ee41"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a3c5a10c0a8121d68c2a8eef15395ee41">llvm::ScheduleHazardRecognizer::Reset</a></div><div class="ttdeci">virtual void Reset()</div><div class="ttdoc">Reset - This callback is invoked when a new block of instructions is about to be schedule.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00067">ScheduleHazardRecognizer.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a65ae92267671fb17362151734e12e5bd"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a65ae92267671fb17362151734e12e5bd">llvm::ScheduleHazardRecognizer::EmitInstruction</a></div><div class="ttdeci">virtual void EmitInstruction(SUnit *)</div><div class="ttdoc">EmitInstruction - This callback is invoked when an instruction is emitted, to advance the hazard stat...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00071">ScheduleHazardRecognizer.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a8d57f996bd3d69e4f0674a54c5d62426"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a8d57f996bd3d69e4f0674a54c5d62426">llvm::ScheduleHazardRecognizer::atIssueLimit</a></div><div class="ttdeci">virtual bool atIssueLimit() const</div><div class="ttdoc">atIssueLimit - Return true if no more instructions may be issued in this cycle.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00051">ScheduleHazardRecognizer.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a9bec0e329b12bbc503d08db497d43267"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267">llvm::ScheduleHazardRecognizer::HazardType</a></div><div class="ttdeci">HazardType</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00037">ScheduleHazardRecognizer.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">llvm::ScheduleHazardRecognizer::NoHazard</a></div><div class="ttdeci">@ NoHazard</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00038">ScheduleHazardRecognizer.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_aa292d60287067eb2c757af46e76b6547"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#aa292d60287067eb2c757af46e76b6547">llvm::ScheduleHazardRecognizer::getHazardType</a></div><div class="ttdeci">virtual HazardType getHazardType(SUnit *m, int Stalls=0)</div><div class="ttdoc">getHazardType - Return the hazard type of emitting this node.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00060">ScheduleHazardRecognizer.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_afdc96245b9e4eb55ce1e8aa73c72c2d6"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#afdc96245b9e4eb55ce1e8aa73c72c2d6">llvm::ScheduleHazardRecognizer::isEnabled</a></div><div class="ttdeci">bool isEnabled() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00045">ScheduleHazardRecognizer.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html">llvm::SchedulingPriorityQueue</a></div><div class="ttdoc">This interface is used to plug different priorities computation algorithms into the list scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00496">ScheduleDAG.h:496</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a018c241de99a1f9d9bddee5b895afd01"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a018c241de99a1f9d9bddee5b895afd01">llvm::SchedulingPriorityQueue::setCurCycle</a></div><div class="ttdeci">void setCurCycle(unsigned Cycle)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00546">ScheduleDAG.h:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a271739ac4f1735c0982b74c9bb151adb"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a271739ac4f1735c0982b74c9bb151adb">llvm::SchedulingPriorityQueue::remove</a></div><div class="ttdeci">virtual void remove(SUnit *SU)=0</div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a4a1424925a29a70383ebc11b7cac319d"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a4a1424925a29a70383ebc11b7cac319d">llvm::SchedulingPriorityQueue::releaseState</a></div><div class="ttdeci">virtual void releaseState()=0</div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a62035e5a96831f80e09190f6301242b3"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a62035e5a96831f80e09190f6301242b3">llvm::SchedulingPriorityQueue::pop</a></div><div class="ttdeci">virtual SUnit * pop()=0</div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a64084f258f0c4ee199557ed54ac9592a"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a64084f258f0c4ee199557ed54ac9592a">llvm::SchedulingPriorityQueue::scheduledNode</a></div><div class="ttdeci">virtual void scheduledNode(SUnit *)</div><div class="ttdoc">As each node is scheduled, this method is invoked.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00542">ScheduleDAG.h:542</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a6464517aaf84d0af2fb33e65be0c514b"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a6464517aaf84d0af2fb33e65be0c514b">llvm::SchedulingPriorityQueue::isReady</a></div><div class="ttdeci">virtual bool isReady(SUnit *) const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00520">ScheduleDAG.h:520</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a740277c92e737f9caa203053551dc5d5"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a740277c92e737f9caa203053551dc5d5">llvm::SchedulingPriorityQueue::tracksRegPressure</a></div><div class="ttdeci">virtual bool tracksRegPressure() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00518">ScheduleDAG.h:518</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a8518f98e41490c67a9042702ea511c4e"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a8518f98e41490c67a9042702ea511c4e">llvm::SchedulingPriorityQueue::dump</a></div><div class="ttdeci">virtual void dump(ScheduleDAG *) const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00537">ScheduleDAG.h:537</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a866473ce1ccdad456bbf1ef10f673feb"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a866473ce1ccdad456bbf1ef10f673feb">llvm::SchedulingPriorityQueue::hasReadyFilter</a></div><div class="ttdeci">bool hasReadyFilter() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00516">ScheduleDAG.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_a9bf957359081fc81753d4f4b466a6577"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#a9bf957359081fc81753d4f4b466a6577">llvm::SchedulingPriorityQueue::initNodes</a></div><div class="ttdeci">virtual void initNodes(std::vector&lt; SUnit &gt; &amp;SUnits)=0</div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_aa19ea76a7eab9ab9d3c379c60c57e890"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#aa19ea76a7eab9ab9d3c379c60c57e890">llvm::SchedulingPriorityQueue::empty</a></div><div class="ttdeci">virtual bool empty() const =0</div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_aacecda7b05a8a9345e0c512a5faac9b9"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#aacecda7b05a8a9345e0c512a5faac9b9">llvm::SchedulingPriorityQueue::unscheduledNode</a></div><div class="ttdeci">virtual void unscheduledNode(SUnit *)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00544">ScheduleDAG.h:544</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_ad3004ef364238e718cb706252ae0fe15"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">llvm::SchedulingPriorityQueue::addNode</a></div><div class="ttdeci">virtual void addNode(const SUnit *SU)=0</div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_ae786b608765a20cdd6d9c9e3b40195f1"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#ae786b608765a20cdd6d9c9e3b40195f1">llvm::SchedulingPriorityQueue::updateNode</a></div><div class="ttdeci">virtual void updateNode(const SUnit *SU)=0</div></div>
<div class="ttc" id="aclassllvm_1_1SchedulingPriorityQueue_html_afb99b3857dfc3e59e2213bd05756ac5a"><div class="ttname"><a href="classllvm_1_1SchedulingPriorityQueue.html#afb99b3857dfc3e59e2213bd05756ac5a">llvm::SchedulingPriorityQueue::push</a></div><div class="ttdeci">virtual void push(SUnit *U)=0</div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAGISel_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html">llvm::SelectionDAGISel</a></div><div class="ttdoc">SelectionDAGISel - This is the common base class used for SelectionDAG-based pattern-matching instruc...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00044">SelectionDAGISel.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAGISel_html_a1ed864be04c93653277b0f5112a4f305"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html#a1ed864be04c93653277b0f5112a4f305">llvm::SelectionDAGISel::TLI</a></div><div class="ttdeci">const TargetLowering * TLI</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00058">SelectionDAGISel.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAGISel_html_a23107e32342f5488a5edfa71aff54700"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html#a23107e32342f5488a5edfa71aff54700">llvm::SelectionDAGISel::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00050">SelectionDAGISel.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_aac4a6de5a659eb323d64d4259689d924"><div class="ttname"><a href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn't already there.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_ad97688dfe9cd802e2a0691cbe620218a"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ad97688dfe9cd802e2a0691cbe620218a">llvm::SmallVectorTemplateBase::pop_back</a></div><div class="ttdeci">void pop_back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateCommon_html_acd9e771a3296c6b24146955754620557"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">llvm::SmallVectorTemplateCommon::back</a></div><div class="ttdeci">reference back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00166">SmallVector.h:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7242b69b2f705111801d717e2ea243b5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">llvm::TargetInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01010">TargetInstrInfo.cpp:1011</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aa8d4fa238c461e8e76a08a4c8503deae"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">llvm::TargetLoweringBase::getRepRegClassCostFor</a></div><div class="ttdeci">virtual uint8_t getRepRegClassCostFor(MVT VT) const</div><div class="ttdoc">Return the cost of the 'representative' register class for the specified value type.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00686">TargetLowering.h:686</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aaf3daee88bc53f2a21a690bf316d7d8f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">llvm::TargetLoweringBase::getRepRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRepRegClassFor(MVT VT) const</div><div class="ttdoc">Return the 'representative' register class for the specified value type.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00679">TargetLowering.h:679</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02885">TargetLowering.h:2885</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7938dc6576340843feb9dfe6f48260e6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">llvm::TargetRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">virtual unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const</div><div class="ttdoc">Return the register pressure &quot;high water mark&quot; for the specific register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00755">TargetRegisterInfo.h:755</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acd858ed72f11db9444617740c3622608"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01331">CommandLine.h:1333</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1MemoryGroup_html_a72c66ecd1b09a76dec625a9dbc5c64fb"><div class="ttname"><a href="classllvm_1_1mca_1_1MemoryGroup.html#a72c66ecd1b09a76dec625a9dbc5c64fb">llvm::mca::MemoryGroup::isReady</a></div><div class="ttdeci">bool isReady() const</div><div class="ttdef"><b>Definition:</b> <a href="LSUnit_8h_source.html#l00097">LSUnit.h:97</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_html_a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a85803b71729d5d098ca2099f23cbf72ea722ad2d05ecf4868b00c5484b82fd808">llvm::AMDGPU::HSAMD::ValueKind::Queue</a></div><div class="ttdeci">@ Queue</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00275">SIDefines.h:275</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00201">SIDefines.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00052">CodeGen.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">llvm::ISD::MERGE_VALUES</a></div><div class="ttdeci">@ MERGE_VALUES</div><div class="ttdoc">MERGE_VALUES - This node takes multiple discrete operands and returns them all as its individual resu...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00197">ISDOpcodes.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">llvm::ISD::EH_LABEL</a></div><div class="ttdeci">@ EH_LABEL</div><div class="ttdoc">EH_LABEL - Represents a label in mid basic block used to track locations needed for debug and excepti...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00703">ISDOpcodes.h:703</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdeci">@ CopyFromReg</div><div class="ttdoc">CopyFromReg - This node indicates that the input value is a virtual or physical register that is defi...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00174">ISDOpcodes.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">llvm::ISD::EntryToken</a></div><div class="ttdeci">@ EntryToken</div><div class="ttdoc">EntryToken - This is the marker used to indicate the start of a region.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00044">ISDOpcodes.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdeci">@ CopyToReg</div><div class="ttdoc">CopyToReg - This node has three operands: a chain, a register number to set to this value,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00169">ISDOpcodes.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">llvm::ISD::LIFETIME_START</a></div><div class="ttdeci">@ LIFETIME_START</div><div class="ttdoc">This corresponds to the llvm.lifetime.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00877">ISDOpcodes.h:877</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">llvm::ISD::LIFETIME_END</a></div><div class="ttdeci">@ LIFETIME_END</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00877">ISDOpcodes.h:877</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdeci">@ INLINEASM_BR</div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00698">ISDOpcodes.h:698</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdeci">@ TokenFactor</div><div class="ttdoc">TokenFactor - This node takes multiple tokens as input and produces a single token result.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00049">ISDOpcodes.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdeci">@ INLINEASM</div><div class="ttdoc">INLINEASM - Represents an inline asm block.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00695">ISDOpcodes.h:695</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1">llvm::MCOI::OptionalDef</a></div><div class="ttdeci">@ OptionalDef</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00040">MCInstrDesc.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdeci">@ TIED_TO</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fa8b204d090788e956d6011920f4916191"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa8b204d090788e956d6011920f4916191">llvm::NVPTX::PTXCvtMode::RP</a></div><div class="ttdeci">@ RP</div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00121">NVPTX.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">llvm::Sched::RegPressure</a></div><div class="ttdeci">@ RegPressure</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00097">TargetLowering.h:97</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac4801b47c85ae3044251c5ca7443b1df">llvm::Sched::ILP</a></div><div class="ttdeci">@ ILP</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00099">TargetLowering.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00145">CommandLine.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00432">CommandLine.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1objcarc_html_a845b8f76f8bd22e4e2eb851121db306d"><div class="ttname"><a href="namespacellvm_1_1objcarc.html#a845b8f76f8bd22e4e2eb851121db306d">llvm::objcarc::Sequence</a></div><div class="ttdeci">Sequence</div><div class="ttdoc">A sequence of states that a pointer may go through in which an objc_retain and objc_release are actua...</div><div class="ttdef"><b>Definition:</b> <a href="PtrState_8h_source.html#l00040">PtrState.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00048">TGLexer.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a03503773241005f01b090b9862aad304"><div class="ttname"><a href="namespacellvm.html#a03503773241005f01b090b9862aad304">llvm::dump</a></div><div class="ttdeci">void dump(const SparseBitVector&lt; ElementSize &gt; &amp;LHS, raw_ostream &amp;out)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00876">SparseBitVector.h:876</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01213">STLExtras.h:1213</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00450">ArrayRef.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00139">Error.cpp:139</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac3210c58b24a226ba3340bc65201c6e"><div class="ttname"><a href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e">llvm::createSourceListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createSourceListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createBURRListDAGScheduler - This creates a bottom up list scheduler that schedules nodes in source c...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03142">ScheduleDAGRRList.cpp:3142</a></div></div>
<div class="ttc" id="anamespacellvm_html_abdf93a952130e8e5292b85660995aad1"><div class="ttname"><a href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1">llvm::createBURRListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createBURRListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createBURRListDAGScheduler - This creates a bottom up register usage reduction list scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03128">ScheduleDAGRRList.cpp:3128</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01251">STLExtras.h:1251</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae7f41e2e8ed194f5bd2345522469a4bf"><div class="ttname"><a href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf">llvm::createHybridListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createHybridListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level)</div><div class="ttdoc">createHybridListDAGScheduler - This creates a bottom up register pressure aware list scheduler that m...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03156">ScheduleDAGRRList.cpp:3156</a></div></div>
<div class="ttc" id="anamespacellvm_html_af2558be0a37011f8cab1934429d7a64e"><div class="ttname"><a href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">llvm::printReg</a></div><div class="ttdeci">Printable printReg(unsigned Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="anamespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00073">MachineBasicBlock.cpp:73</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff5a49a96ec45df2442fc779d5ee06ed"><div class="ttname"><a href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed">llvm::createILPListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createILPListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level)</div><div class="ttdoc">createILPListDAGScheduler - This creates a bottom up register pressure aware list scheduler that trie...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03172">ScheduleDAGRRList.cpp:3172</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1DWARFYAML_1_1Data_html"><div class="ttname"><a href="structllvm_1_1DWARFYAML_1_1Data.html">llvm::DWARFYAML::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="DWARFYAML_8h_source.html#l00143">DWARFYAML.h:143</a></div></div>
<div class="ttc" id="astructllvm_1_1GCNIterativeScheduler_1_1TentativeSchedule_html_abe8223bd08650b75411d58576f7eb916"><div class="ttname"><a href="structllvm_1_1GCNIterativeScheduler_1_1TentativeSchedule.html#abe8223bd08650b75411d58576f7eb916">llvm::GCNIterativeScheduler::TentativeSchedule::Schedule</a></div><div class="ttdeci">std::vector&lt; MachineInstr * &gt; Schedule</div><div class="ttdef"><b>Definition:</b> <a href="GCNIterativeScheduler_8h_source.html#l00054">GCNIterativeScheduler.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1VariadicFunction_html_a88fadb3b66f57cdd56919d84fff4a49c"><div class="ttname"><a href="structllvm_1_1VariadicFunction.html#a88fadb3b66f57cdd56919d84fff4a49c">llvm::VariadicFunction::operator()</a></div><div class="ttdeci">ResultT operator()() const</div><div class="ttdef"><b>Definition:</b> <a href="VariadicFunction_8h_source.html#l00106">VariadicFunction.h:106</a></div></div>
<div class="ttc" id="astructllvm_1_1bfi__detail_1_1IrreducibleGraph_html_ad98ee11535062e1034345efac121ec05"><div class="ttname"><a href="structllvm_1_1bfi__detail_1_1IrreducibleGraph.html#ad98ee11535062e1034345efac121ec05">llvm::bfi_detail::IrreducibleGraph::addNode</a></div><div class="ttdeci">void addNode(const BlockNode &amp;Node)</div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequencyInfoImpl_8h_source.html#l00640">BlockFrequencyInfoImpl.h:640</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00403">CommandLine.h:403</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:36 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
