Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 23 19:53:10 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     300         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               81          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (442)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (421)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (442)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: fsm/sumturno1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_m/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_m/ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (421)
--------------------------------------------------
 There are 421 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.469      -29.298                      4                  426        0.067        0.000                      0                  426        4.020        0.000                       0                   314  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.469      -29.298                      4                  402        0.067        0.000                      0                  402        4.020        0.000                       0                   314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.548        0.000                      0                   24        0.573        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.469ns,  Total Violation      -29.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.469ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.477ns  (logic 7.750ns (44.344%)  route 9.727ns (55.656%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=39, routed)          0.941     6.634    dados_aleatorios/dados[0][0]_repN
    SLICE_X41Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  dados_aleatorios/resultado[4]_i_101/O
                         net (fo=1, routed)           0.000     6.758    dados_aleatorios/resultado[4]_i_101_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.215 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=24, routed)          0.518     7.733    dados_aleatorios/resultado_reg[4]_i_67__2_n_4
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.329     8.062 r  dados_aleatorios/resultado[4]_i_115__2/O
                         net (fo=2, routed)           0.315     8.378    dados_aleatorios/resultado[4]_i_115__2_n_2
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  dados_aleatorios/resultado[4]_i_103__2/O
                         net (fo=1, routed)           0.379     8.881    dados_aleatorios/resultado[4]_i_103__2_n_2
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.346 r  dados_aleatorios/resultado_reg[4]_i_68__2/CO[1]
                         net (fo=17, routed)          0.433     9.778    dados_aleatorios/resultado_reg[4]_i_68__2_n_4
    SLICE_X45Y95         LUT5 (Prop_lut5_I4_O)        0.329    10.107 f  dados_aleatorios/resultado[4]_i_117__2/O
                         net (fo=1, routed)           0.414    10.521    dados_aleatorios/puntuaciones2/instance_caso_eg/p_2_in[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.645 r  dados_aleatorios/resultado[4]_i_112__2/O
                         net (fo=1, routed)           0.336    10.981    dados_aleatorios/resultado[4]_i_112__2_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.446 r  dados_aleatorios/resultado_reg[4]_i_97__2/CO[1]
                         net (fo=6, routed)           0.352    11.797    dados_aleatorios/resultado_reg[4]_i_97__2_n_4
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.329    12.126 r  dados_aleatorios/resultado[4]_i_84__2/O
                         net (fo=4, routed)           0.847    12.973    dados_aleatorios/resultado[4]_i_84__2_n_2
    SLICE_X38Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.097 r  dados_aleatorios/resultado[4]_i_107__2/O
                         net (fo=1, routed)           0.190    13.287    dados_aleatorios/resultado[4]_i_107__2_n_2
    SLICE_X39Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.752 r  dados_aleatorios/resultado_reg[4]_i_82__2/CO[1]
                         net (fo=8, routed)           0.469    14.221    dados_aleatorios/resultado_reg[4]_i_82__2_n_4
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.329    14.550 r  dados_aleatorios/resultado[4]_i_61__2/O
                         net (fo=6, routed)           0.606    15.155    dados_aleatorios/resultado[4]_i_61__2_n_2
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124    15.279 r  dados_aleatorios/resultado[4]_i_96__2/O
                         net (fo=1, routed)           0.000    15.279    dados_aleatorios/resultado[4]_i_96__2_n_2
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.736 r  dados_aleatorios/resultado_reg[4]_i_54__2/CO[1]
                         net (fo=12, routed)          0.683    16.420    dados_aleatorios/resultado_reg[4]_i_54__2_n_4
    SLICE_X36Y96         LUT3 (Prop_lut3_I2_O)        0.329    16.749 r  dados_aleatorios/resultado[4]_i_50__2/O
                         net (fo=8, routed)           0.553    17.302    dados_aleatorios/resultado[4]_i_50__2_n_2
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.426 r  dados_aleatorios/resultado[4]_i_86__2/O
                         net (fo=1, routed)           0.379    17.805    dados_aleatorios/resultado[4]_i_86__2_n_2
    SLICE_X37Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.270 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.453    18.723    dados_aleatorios/resultado_reg[4]_i_48__2_n_4
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.329    19.052 r  dados_aleatorios/resultado[4]_i_90__2_comp/O
                         net (fo=1, routed)           0.189    19.242    dados_aleatorios/resultado[4]_i_90__2_n_2
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.730 r  dados_aleatorios/resultado_reg[4]_i_53__2/CO[1]
                         net (fo=6, routed)           0.352    20.082    dados_aleatorios/resultado_reg[4]_i_53__2_n_4
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.332    20.414 r  dados_aleatorios/resultado[4]_i_24__3/O
                         net (fo=1, routed)           0.344    20.758    dados_aleatorios/resultado[4]_i_24__3_n_2
    SLICE_X35Y97         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    21.314 f  dados_aleatorios/resultado_reg[4]_i_8__2/O[2]
                         net (fo=1, routed)           0.317    21.630    dados_aleatorios/resultado_reg[4]_i_8__2_n_7
    SLICE_X34Y96         LUT5 (Prop_lut5_I4_O)        0.302    21.932 r  dados_aleatorios/resultado[4]_i_4__2_comp/O
                         net (fo=1, routed)           0.658    22.591    dados_aleatorios/resultado[4]_i_4__2_n_2
    SLICE_X34Y97         LUT6 (Prop_lut6_I4_O)        0.124    22.715 r  dados_aleatorios/resultado[4]_i_1__4_comp_1/O
                         net (fo=1, routed)           0.000    22.715    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X34Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.520    14.943    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X34Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.079    15.245    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 -7.469    

Slack (VIOLATED) :        -7.345ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.298ns  (logic 7.508ns (43.404%)  route 9.790ns (56.596%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=64, routed)          0.940     6.633    dados_aleatorios/dados[1][0]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  dados_aleatorios/resultado[4]_i_101__1/O
                         net (fo=1, routed)           0.000     6.757    dados_aleatorios/resultado[4]_i_101__1_n_2
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.214 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=25, routed)          0.434     7.649    dados_aleatorios/resultado_reg[4]_i_67__0_n_4
    SLICE_X42Y94         LUT3 (Prop_lut3_I2_O)        0.329     7.978 r  dados_aleatorios/resultado[4]_i_115__0/O
                         net (fo=2, routed)           0.404     8.382    dados_aleatorios/resultado[4]_i_115__0_n_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  dados_aleatorios/resultado[4]_i_103__0/O
                         net (fo=1, routed)           0.195     8.701    dados_aleatorios/resultado[4]_i_103__0_n_2
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.166 r  dados_aleatorios/resultado_reg[4]_i_68__0/CO[1]
                         net (fo=17, routed)          0.391     9.557    dados_aleatorios/resultado_reg[4]_i_68__0_n_4
    SLICE_X44Y95         LUT5 (Prop_lut5_I4_O)        0.329     9.886 r  dados_aleatorios/resultado[4]_i_37__0/O
                         net (fo=8, routed)           0.719    10.605    dados_aleatorios/puntuaciones1/instance_caso_eg/p_1_in__0[1]
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.729 r  dados_aleatorios/resultado[4]_i_72__0/O
                         net (fo=1, routed)           0.000    10.729    dados_aleatorios/resultado[4]_i_72__0_n_2
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.186 r  dados_aleatorios/resultado_reg[4]_i_35__0/CO[1]
                         net (fo=28, routed)          0.512    11.698    dados_aleatorios/puntuaciones1/instance_caso_eg/p_0_in
    SLICE_X45Y98         LUT3 (Prop_lut3_I2_O)        0.329    12.027 f  dados_aleatorios/resultado[4]_i_116__0/O
                         net (fo=2, routed)           0.435    12.462    dados_aleatorios/resultado[4]_i_116__0_n_2
    SLICE_X43Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.586 r  dados_aleatorios/resultado[4]_i_107__0/O
                         net (fo=1, routed)           0.330    12.916    dados_aleatorios/resultado[4]_i_107__0_n_2
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.381 r  dados_aleatorios/resultado_reg[4]_i_82__0/CO[1]
                         net (fo=8, routed)           0.371    13.753    dados_aleatorios/resultado_reg[4]_i_82__0_n_4
    SLICE_X43Y97         LUT5 (Prop_lut5_I4_O)        0.329    14.082 r  dados_aleatorios/resultado[4]_i_61__0/O
                         net (fo=5, routed)           0.617    14.699    dados_aleatorios/resultado[4]_i_61__0_n_2
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124    14.823 r  dados_aleatorios/resultado[4]_i_96__0/O
                         net (fo=1, routed)           0.000    14.823    dados_aleatorios/resultado[4]_i_96__0_n_2
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.280 r  dados_aleatorios/resultado_reg[4]_i_54__0/CO[1]
                         net (fo=11, routed)          0.455    15.734    dados_aleatorios/resultado_reg[4]_i_54__0_n_4
    SLICE_X45Y97         LUT3 (Prop_lut3_I2_O)        0.329    16.063 r  dados_aleatorios/resultado[4]_i_50__0/O
                         net (fo=8, routed)           0.657    16.721    dados_aleatorios/resultado[4]_i_50__0_n_2
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.845 r  dados_aleatorios/resultado[4]_i_86__0/O
                         net (fo=1, routed)           0.343    17.188    dados_aleatorios/resultado[4]_i_86__0_n_2
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.653 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.400    18.054    dados_aleatorios/resultado_reg[4]_i_48__0_n_4
    SLICE_X47Y96         LUT6 (Prop_lut6_I4_O)        0.329    18.383 r  dados_aleatorios/resultado[4]_i_90__0_comp/O
                         net (fo=1, routed)           0.471    18.854    dados_aleatorios/resultado[4]_i_90__0_n_2
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.319 r  dados_aleatorios/resultado_reg[4]_i_53__0/CO[1]
                         net (fo=6, routed)           0.354    19.672    dados_aleatorios/resultado_reg[4]_i_53__0_n_4
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.329    20.001 r  dados_aleatorios/resultado[4]_i_24__1/O
                         net (fo=1, routed)           0.658    20.659    dados_aleatorios/resultado[4]_i_24__1_n_2
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.185 r  dados_aleatorios/resultado_reg[4]_i_8__0/CO[3]
                         net (fo=1, routed)           0.951    22.136    dados_aleatorios/resultado_reg[4]_i_8__0_n_2
    SLICE_X49Y95         LUT4 (Prop_lut4_I0_O)        0.124    22.260 r  dados_aleatorios/resultado[4]_i_4__0/O
                         net (fo=1, routed)           0.151    22.412    dados_aleatorios/resultado[4]_i_4__0_n_2
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    22.536 r  dados_aleatorios/resultado[4]_i_1__1/O
                         net (fo=1, routed)           0.000    22.536    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X49Y95         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.513    14.936    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -22.536    
  -------------------------------------------------------------------
                         slack                                 -7.345    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.249ns  (logic 7.374ns (42.750%)  route 9.875ns (57.250%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=39, routed)          0.889     6.583    dados_aleatorios/dados[0][0]_repN
    SLICE_X42Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.707 r  dados_aleatorios/resultado[4]_i_101__2/O
                         net (fo=1, routed)           0.000     6.707    dados_aleatorios/resultado[4]_i_101__2_n_2
    SLICE_X42Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.165 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=24, routed)          0.751     7.915    dados_aleatorios/resultado_reg[4]_i_67__1_n_4
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.332     8.247 r  dados_aleatorios/resultado[4]_i_103__1_comp/O
                         net (fo=1, routed)           0.189     8.436    dados_aleatorios/resultado[4]_i_103__1_n_2
    SLICE_X42Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     8.924 r  dados_aleatorios/resultado_reg[4]_i_68__1/CO[1]
                         net (fo=17, routed)          0.383     9.307    dados_aleatorios/resultado_reg[4]_i_68__1_n_4
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.332     9.639 f  dados_aleatorios/resultado[4]_i_118__1/O
                         net (fo=1, routed)           0.317     9.957    dados_aleatorios/puntuaciones2/instance_caso_ep/p_2_in[1]
    SLICE_X41Y91         LUT5 (Prop_lut5_I1_O)        0.124    10.081 r  dados_aleatorios/resultado[4]_i_112__1_comp/O
                         net (fo=1, routed)           0.472    10.553    dados_aleatorios/resultado[4]_i_112__1_n_2
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.041 r  dados_aleatorios/resultado_reg[4]_i_97__1/CO[1]
                         net (fo=6, routed)           0.517    11.558    dados_aleatorios/resultado_reg[4]_i_97__1_n_4
    SLICE_X41Y91         LUT6 (Prop_lut6_I5_O)        0.332    11.890 r  dados_aleatorios/resultado[4]_i_83__1/O
                         net (fo=4, routed)           0.800    12.690    dados_aleatorios/resultado[4]_i_83__1_n_2
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.814 r  dados_aleatorios/resultado[4]_i_107__1/O
                         net (fo=1, routed)           0.189    13.003    dados_aleatorios/resultado[4]_i_107__1_n_2
    SLICE_X38Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.491 r  dados_aleatorios/resultado_reg[4]_i_82__1/CO[1]
                         net (fo=9, routed)           0.497    13.989    dados_aleatorios/resultado_reg[4]_i_82__1_n_4
    SLICE_X39Y93         LUT5 (Prop_lut5_I4_O)        0.332    14.321 r  dados_aleatorios/resultado[4]_i_43__1/O
                         net (fo=11, routed)          0.972    15.293    dados_aleatorios/resultado[4]_i_43__1_n_2
    SLICE_X40Y92         LUT4 (Prop_lut4_I2_O)        0.124    15.417 r  dados_aleatorios/resultado[4]_i_80__1/O
                         net (fo=1, routed)           0.000    15.417    dados_aleatorios/resultado[4]_i_80__1_n_2
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.874 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=27, routed)          0.366    16.240    dados_aleatorios/resultado_reg[4]_i_39__1_n_4
    SLICE_X41Y92         LUT3 (Prop_lut3_I2_O)        0.329    16.569 f  dados_aleatorios/resultado[4]_i_60__1/O
                         net (fo=3, routed)           0.430    16.999    dados_aleatorios/resultado[4]_i_60__1_n_2
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.123 r  dados_aleatorios/resultado[4]_i_86__1/O
                         net (fo=1, routed)           0.379    17.502    dados_aleatorios/resultado[4]_i_86__1_n_2
    SLICE_X41Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.967 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=19, routed)          0.575    18.542    dados_aleatorios/resultado_reg[4]_i_48__1_n_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.329    18.871 r  dados_aleatorios/resultado[4]_i_90__1_comp/O
                         net (fo=1, routed)           0.323    19.194    dados_aleatorios/resultado[4]_i_90__1_n_2
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.659 r  dados_aleatorios/resultado_reg[4]_i_53__1/CO[1]
                         net (fo=6, routed)           0.677    20.336    dados_aleatorios/resultado_reg[4]_i_53__1_n_4
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.329    20.665 r  dados_aleatorios/resultado[4]_i_24__2/O
                         net (fo=1, routed)           0.189    20.855    dados_aleatorios/resultado[4]_i_24__2_n_2
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.405 r  dados_aleatorios/resultado_reg[4]_i_8__1/CO[3]
                         net (fo=1, routed)           0.958    22.363    dados_aleatorios/resultado_reg[4]_i_8__1_n_2
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    22.487 r  dados_aleatorios/resultado[4]_i_1__3_comp_1/O
                         net (fo=1, routed)           0.000    22.487    puntuaciones2/instance_caso_ep/resultado_reg[4]_1
    SLICE_X39Y90         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.516    14.939    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X39Y90         FDCE (Setup_fdce_C_D)        0.031    15.193    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.190ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.187ns  (logic 7.580ns (44.104%)  route 9.607ns (55.896%))
  Logic Levels:           23  (CARRY4=8 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=64, routed)          1.107     6.801    dados_aleatorios/dados[1][0]
    SLICE_X44Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  dados_aleatorios/resultado[4]_i_101__0/O
                         net (fo=1, routed)           0.000     6.925    dados_aleatorios/resultado[4]_i_101__0_n_2
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.382 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=24, routed)          0.563     7.945    dados_aleatorios/resultado_reg[4]_i_67_n_4
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.329     8.274 r  dados_aleatorios/resultado[4]_i_103_comp/O
                         net (fo=1, routed)           0.472     8.746    dados_aleatorios/resultado[4]_i_103_n_2
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     9.234 r  dados_aleatorios/resultado_reg[4]_i_68/CO[1]
                         net (fo=16, routed)          0.688     9.922    dados_aleatorios/resultado_reg[4]_i_68_n_4
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.332    10.254 r  dados_aleatorios/resultado[4]_i_120/O
                         net (fo=1, routed)           0.403    10.657    dados_aleatorios/resultado[4]_i_120_n_2
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.781 r  dados_aleatorios/resultado[4]_i_114/O
                         net (fo=1, routed)           0.000    10.781    dados_aleatorios/resultado[4]_i_114_n_2
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.238 r  dados_aleatorios/resultado_reg[4]_i_97/CO[1]
                         net (fo=6, routed)           0.388    11.626    dados_aleatorios/resultado_reg[4]_i_97_n_4
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.329    11.955 r  dados_aleatorios/resultado[4]_i_84/O
                         net (fo=4, routed)           0.584    12.539    dados_aleatorios/resultado[4]_i_84_n_2
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.663 r  dados_aleatorios/resultado[4]_i_107/O
                         net (fo=1, routed)           0.336    12.999    dados_aleatorios/resultado[4]_i_107_n_2
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.487 r  dados_aleatorios/resultado_reg[4]_i_82/CO[1]
                         net (fo=8, routed)           0.365    13.852    dados_aleatorios/resultado_reg[4]_i_82_n_4
    SLICE_X46Y92         LUT5 (Prop_lut5_I4_O)        0.332    14.184 r  dados_aleatorios/resultado[4]_i_61/O
                         net (fo=5, routed)           0.596    14.780    dados_aleatorios/resultado[4]_i_61_n_2
    SLICE_X48Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.904 r  dados_aleatorios/resultado[4]_i_96/O
                         net (fo=1, routed)           0.000    14.904    dados_aleatorios/resultado[4]_i_96_n_2
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.361 r  dados_aleatorios/resultado_reg[4]_i_54/CO[1]
                         net (fo=11, routed)          0.500    15.860    dados_aleatorios/resultado_reg[4]_i_54_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.329    16.189 r  dados_aleatorios/resultado[4]_i_50/O
                         net (fo=8, routed)           0.710    16.900    dados_aleatorios/resultado[4]_i_50_n_2
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  dados_aleatorios/resultado[4]_i_86/O
                         net (fo=1, routed)           0.330    17.354    dados_aleatorios/resultado[4]_i_86_n_2
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.819 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=20, routed)          0.621    18.440    dados_aleatorios/resultado_reg[4]_i_48_n_4
    SLICE_X51Y91         LUT5 (Prop_lut5_I4_O)        0.329    18.769 r  dados_aleatorios/resultado[4]_i_110/O
                         net (fo=1, routed)           0.306    19.075    dados_aleatorios/resultado[4]_i_110_n_2
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124    19.199 r  dados_aleatorios/resultado[4]_i_92/O
                         net (fo=1, routed)           0.000    19.199    dados_aleatorios/resultado[4]_i_92_n_2
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    19.657 r  dados_aleatorios/resultado_reg[4]_i_53/CO[1]
                         net (fo=6, routed)           0.482    20.139    dados_aleatorios/resultado_reg[4]_i_53_n_4
    SLICE_X51Y91         LUT5 (Prop_lut5_I4_O)        0.332    20.471 r  dados_aleatorios/resultado[4]_i_24__0/O
                         net (fo=1, routed)           0.189    20.660    dados_aleatorios/resultado[4]_i_24__0_n_2
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.210 r  dados_aleatorios/resultado_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.805    22.015    dados_aleatorios/resultado_reg[4]_i_8_n_2
    SLICE_X50Y90         LUT4 (Prop_lut4_I0_O)        0.124    22.139 r  dados_aleatorios/resultado[4]_i_4/O
                         net (fo=1, routed)           0.161    22.300    dados_aleatorios/resultado[4]_i_4_n_2
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124    22.424 r  dados_aleatorios/resultado[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.424    puntuaciones1/instance_caso_ep/resultado_reg[4]_1
    SLICE_X50Y90         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.509    14.932    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X50Y90         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X50Y90         FDCE (Setup_fdce_C_D)        0.079    15.234    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -22.424    
  -------------------------------------------------------------------
                         slack                                 -7.190    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 1.885ns (19.956%)  route 7.561ns (80.044%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     5.756 f  dados_aleatorios/dados_i_reg[2][2]/Q
                         net (fo=64, routed)          2.804     8.559    dados_aleatorios/dados[2][2]
    SLICE_X48Y106        LUT3 (Prop_lut3_I1_O)        0.124     8.683 r  dados_aleatorios/resultado_i[0]_i_3/O
                         net (fo=16, routed)          1.465    10.148    dados_aleatorios/resultado_i[0]_i_3_n_2
    SLICE_X47Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.272 r  dados_aleatorios/resultado[4]_i_16/O
                         net (fo=5, routed)           0.821    11.093    dados_aleatorios/puntuaciones1/instance_caso_fullh/p_3_in[1]
    SLICE_X48Y101        LUT5 (Prop_lut5_I0_O)        0.124    11.217 r  dados_aleatorios/resultado[4]_i_8__0/O
                         net (fo=2, routed)           0.503    11.720    dados_aleatorios/resultado[4]_i_8__0_n_2
    SLICE_X50Y101        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    12.253 r  dados_aleatorios/resultado_reg[4]_i_4/CO[2]
                         net (fo=1, routed)           0.802    13.055    dados_aleatorios/resultado_reg[4]_i_4_n_3
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.310    13.365 r  dados_aleatorios/resultado[4]_i_2/O
                         net (fo=1, routed)           0.820    14.185    fsm/resultado_reg[4]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.152    14.337 r  fsm/resultado[4]_i_1/O
                         net (fo=1, routed)           0.346    14.683    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X48Y99         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.514    14.937    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.275    14.885    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 1.841ns (21.026%)  route 6.915ns (78.974%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     5.756 f  dados_aleatorios/dados_i_reg[2][2]/Q
                         net (fo=64, routed)          2.804     8.559    dados_aleatorios/dados[2][2]
    SLICE_X48Y106        LUT3 (Prop_lut3_I1_O)        0.124     8.683 r  dados_aleatorios/resultado_i[0]_i_3/O
                         net (fo=16, routed)          1.465    10.148    dados_aleatorios/resultado_i[0]_i_3_n_2
    SLICE_X47Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.272 r  dados_aleatorios/resultado[4]_i_16/O
                         net (fo=5, routed)           0.821    11.093    dados_aleatorios/puntuaciones1/instance_caso_fullh/p_3_in[1]
    SLICE_X48Y101        LUT5 (Prop_lut5_I0_O)        0.124    11.217 r  dados_aleatorios/resultado[4]_i_8__0/O
                         net (fo=2, routed)           0.202    11.419    dados_aleatorios/resultado[4]_i_8__0_n_2
    SLICE_X49Y101        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    11.939 r  dados_aleatorios/resultado_reg[4]_i_4__0/CO[2]
                         net (fo=1, routed)           0.815    12.754    dados_aleatorios/resultado_reg[4]_i_4__0_n_3
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.313    13.067 r  dados_aleatorios/resultado[4]_i_2__0/O
                         net (fo=1, routed)           0.426    13.493    fsm/resultado_reg[4]_0
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.118    13.611 r  fsm/resultado[4]_i_1__2/O
                         net (fo=1, routed)           0.382    13.994    puntuaciones2/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X48Y99         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.514    14.937    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.283    14.877    puntuaciones2/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 1.961ns (24.313%)  route 6.105ns (75.687%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.518     5.756 f  dados_aleatorios/dados_i_reg[3][2]/Q
                         net (fo=94, routed)          2.870     8.626    dados_aleatorios/dados[3][2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I0_O)        0.124     8.750 r  dados_aleatorios/resultado_i[9]_i_7/O
                         net (fo=9, routed)           0.851     9.601    dados_aleatorios/resultado_i[9]_i_7_n_2
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.150     9.751 f  dados_aleatorios/resultado_i[3]_i_8/O
                         net (fo=4, routed)           0.998    10.749    dados_aleatorios/resultado_i[3]_i_8_n_2
    SLICE_X50Y104        LUT4 (Prop_lut4_I3_O)        0.326    11.075 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=6, routed)           0.856    11.931    dados_aleatorios/resultado_i[9]_i_4_n_2
    SLICE_X50Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.055 r  dados_aleatorios/resultado_i[3]_i_2__0/O
                         net (fo=2, routed)           0.530    12.585    dados_aleatorios/resultado_i[3]_i_2__0_n_2
    SLICE_X49Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.970 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.970    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_2
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.304    puntuaciones2/instance3/resultado_i_reg[9]_0[5]
    SLICE_X49Y105        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.497    14.919    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X49Y105        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.062    15.126    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 1.885ns (23.521%)  route 6.129ns (76.479%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.518     5.756 f  dados_aleatorios/dados_i_reg[3][2]/Q
                         net (fo=94, routed)          2.870     8.626    dados_aleatorios/dados[3][2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I0_O)        0.124     8.750 r  dados_aleatorios/resultado_i[9]_i_7/O
                         net (fo=9, routed)           0.851     9.601    dados_aleatorios/resultado_i[9]_i_7_n_2
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.150     9.751 f  dados_aleatorios/resultado_i[3]_i_8/O
                         net (fo=4, routed)           0.998    10.749    dados_aleatorios/resultado_i[3]_i_8_n_2
    SLICE_X50Y104        LUT4 (Prop_lut4_I3_O)        0.326    11.075 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=6, routed)           0.856    11.931    dados_aleatorios/resultado_i[9]_i_4_n_2
    SLICE_X50Y104        LUT3 (Prop_lut3_I0_O)        0.153    12.084 r  dados_aleatorios/resultado_i[9]_i_2__1/O
                         net (fo=2, routed)           0.554    12.638    dados_aleatorios/resultado_i[9]_i_2__1_n_2
    SLICE_X48Y105        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.614    13.252 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.252    puntuaciones1/instance3/resultado_i_reg[9]_0[5]
    SLICE_X48Y105        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.497    14.919    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y105        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)        0.062    15.126    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 1.850ns (23.256%)  route 6.105ns (76.744%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.518     5.756 f  dados_aleatorios/dados_i_reg[3][2]/Q
                         net (fo=94, routed)          2.870     8.626    dados_aleatorios/dados[3][2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I0_O)        0.124     8.750 r  dados_aleatorios/resultado_i[9]_i_7/O
                         net (fo=9, routed)           0.851     9.601    dados_aleatorios/resultado_i[9]_i_7_n_2
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.150     9.751 f  dados_aleatorios/resultado_i[3]_i_8/O
                         net (fo=4, routed)           0.998    10.749    dados_aleatorios/resultado_i[3]_i_8_n_2
    SLICE_X50Y104        LUT4 (Prop_lut4_I3_O)        0.326    11.075 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=6, routed)           0.856    11.931    dados_aleatorios/resultado_i[9]_i_4_n_2
    SLICE_X50Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.055 r  dados_aleatorios/resultado_i[3]_i_2__0/O
                         net (fo=2, routed)           0.530    12.585    dados_aleatorios/resultado_i[3]_i_2__0_n_2
    SLICE_X49Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.970 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.970    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_2
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.193 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    13.193    puntuaciones2/instance3/resultado_i_reg[9]_0[4]
    SLICE_X49Y105        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.497    14.919    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X49Y105        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.062    15.126    puntuaciones2/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 2.394ns (30.552%)  route 5.442ns (69.448%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=69, routed)          2.802     8.496    dados_aleatorios/dados[0][1]
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.620 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.986     9.606    dados_aleatorios/resultado_i[9]_i_9__0_n_2
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.152     9.758 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.286    10.044    dados_aleatorios/resultado_i[9]_i_12_n_2
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.341    10.385 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.708    11.092    dados_aleatorios/resultado_i[9]_i_4__0_n_2
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.363    11.455 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.660    12.116    dados_aleatorios/resultado_i[4]_i_3__1_n_2
    SLICE_X50Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635    12.751 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.751    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_2
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.074 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.074    puntuaciones2/instance6/resultado_i_reg[9]_0[5]
    SLICE_X50Y107        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.494    14.916    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X50Y107        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X50Y107        FDRE (Setup_fdre_C_D)        0.109    15.170    puntuaciones2/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.483    down/U1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.056     1.680    down/U2/sreg_reg[0]
    SLICE_X30Y109        SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.835     2.000    down/U2/clk_IBUF_BUFG
    SLICE_X30Y109        SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X30Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.613    down/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[3][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.750%)  route 0.260ns (58.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[3]/Q
                         net (fo=3, routed)           0.260     1.886    dados_aleatorios/lfsr_generators[3].LFSR_inst/tirar_dados[0]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.931 r  dados_aleatorios/lfsr_generators[3].LFSR_inst/dados_i[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    dados_aleatorios/lfsr_generators[3].LFSR_inst_n_4
    SLICE_X41Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.840     2.005    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X41Y96         FDPE (Hold_fdpe_C_D)         0.091     1.850    dados_aleatorios/dados_i_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.483    enter/U1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.116     1.741    enter/U2/sreg_reg[0]
    SLICE_X30Y109        SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.835     2.000    enter/U2/clk_IBUF_BUFG
    SLICE_X30Y109        SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X30Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.611    enter/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.866%)  route 0.347ns (65.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.347     1.974    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X42Y94         LUT4 (Prop_lut4_I2_O)        0.045     2.019 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.019    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_3
    SLICE_X42Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.838     2.003    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X42Y94         FDPE (Hold_fdpe_C_D)         0.121     1.878    dados_aleatorios/dados_i_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.250%)  route 0.373ns (66.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.373     2.000    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X42Y95         LUT4 (Prop_lut4_I2_O)        0.045     2.045 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.045    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_4
    SLICE_X42Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.838     2.003    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X42Y95         FDPE (Hold_fdpe_C_D)         0.120     1.877    dados_aleatorios/dados_i_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    up/U1/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.176     1.797    up/U2/sreg_reg[0]
    SLICE_X34Y118        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.826     1.991    up/U2/clk_IBUF_BUFG
    SLICE_X34Y118        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.511    
    SLICE_X34Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.628    up/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 down/U3/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U3/sreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.562     1.481    down/U3/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  down/U3/sreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  down/U3/sreg_reg[10]/Q
                         net (fo=2, routed)           0.119     1.741    down/U3/sreg_reg_n_2_[10]
    SLICE_X31Y111        FDRE                                         r  down/U3/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    down/U3/clk_IBUF_BUFG
    SLICE_X31Y111        FDRE                                         r  down/U3/sreg_reg[11]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X31Y111        FDRE (Hold_fdre_C_D)         0.070     1.568    down/U3/sreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fsm/etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/etapa_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.561     1.480    fsm/clk_IBUF_BUFG
    SLICE_X31Y114        FDCE                                         r  fsm/etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  fsm/etapa_reg[1]/Q
                         net (fo=27, routed)          0.124     1.745    fsm/etapa_reg_n_2_[1]
    SLICE_X30Y114        LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  fsm/etapa[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    fsm/etapa[4]
    SLICE_X30Y114        FDCE                                         r  fsm/etapa_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.831     1.996    fsm/clk_IBUF_BUFG
    SLICE_X30Y114        FDCE                                         r  fsm/etapa_reg[4]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X30Y114        FDCE (Hold_fdce_C_D)         0.121     1.614    fsm/etapa_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.424%)  route 0.137ns (45.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.566     1.485    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X42Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.649 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/Q
                         net (fo=5, routed)           0.137     1.787    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[5]
    SLICE_X41Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.838     2.003    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X41Y89         FDPE (Hold_fdpe_C_D)         0.072     1.595    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[3][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.354%)  route 0.372ns (66.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[3]/Q
                         net (fo=3, routed)           0.372     1.998    dados_aleatorios/lfsr_generators[3].LFSR_inst/tirar_dados[0]
    SLICE_X41Y93         LUT4 (Prop_lut4_I2_O)        0.045     2.043 r  dados_aleatorios/lfsr_generators[3].LFSR_inst/dados_i[3][1]_i_1/O
                         net (fo=1, routed)           0.000     2.043    dados_aleatorios/lfsr_generators[3].LFSR_inst_n_3
    SLICE_X41Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.840     2.005    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[3][1]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X41Y93         FDPE (Hold_fdpe_C_D)         0.091     1.850    dados_aleatorios/dados_i_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y94    dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y93    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X49Y93    dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X47Y92    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y93    dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y94    dados_aleatorios/dados_i_reg[0][2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y93    dados_aleatorios/dados_i_reg[1][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y93    dados_aleatorios/dados_i_reg[1][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y93    dados_aleatorios/dados_i_reg[1][2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y118   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y118   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y94    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y94    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y93    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y93    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y109   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y118   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y118   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y94    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y94    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y93    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y93    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.518ns (17.274%)  route 2.481ns (82.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          2.481     8.220    puntuaciones2/instance_caso_eg/sumturno1
    SLICE_X34Y97         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.520    14.943    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X34Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X34Y97         FDCE (Recov_fdce_C_CLR)     -0.319    14.768    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.518ns (18.335%)  route 2.307ns (81.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          2.307     8.047    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X49Y95         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.513    14.936    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X49Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.675    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.518ns (19.458%)  route 2.144ns (80.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          2.144     7.883    puntuaciones2/instance_caso_ep/sumturno1
    SLICE_X39Y90         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.516    14.939    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.518ns (21.023%)  route 1.946ns (78.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          1.946     7.685    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X50Y90         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.509    14.932    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X50Y90         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X50Y90         FDCE (Recov_fdce_C_CLR)     -0.319    14.757    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.518ns (21.179%)  route 1.928ns (78.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          1.928     7.667    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X35Y104        FDCE                                         f  puntuaciones1/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.503    14.925    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y104        FDCE                                         r  puntuaciones1/instance_caso_ep/ready_reg/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X35Y104        FDCE (Recov_fdce_C_CLR)     -0.405    14.761    puntuaciones1/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.518ns (21.179%)  route 1.928ns (78.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          1.928     7.667    puntuaciones1/instance_caso_fullh/sumturno1
    SLICE_X35Y104        FDCE                                         f  puntuaciones1/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.503    14.925    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X35Y104        FDCE                                         r  puntuaciones1/instance_caso_fullh/ready_reg/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X35Y104        FDCE (Recov_fdce_C_CLR)     -0.405    14.761    puntuaciones1/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.164%)  route 1.626ns (75.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          1.626     7.365    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X31Y104        FDCE                                         f  puntuaciones1/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.504    14.926    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X31Y104        FDCE                                         r  puntuaciones1/instance_caso_eg/ready_reg/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X31Y104        FDCE (Recov_fdce_C_CLR)     -0.405    14.745    puntuaciones1/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_m/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.518ns (25.749%)  route 1.494ns (74.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          1.494     7.233    puntuaciones1/instance_caso_m/sumturno1
    SLICE_X33Y106        FDCE                                         f  puntuaciones1/instance_caso_m/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.504    14.926    puntuaciones1/instance_caso_m/clk_IBUF_BUFG
    SLICE_X33Y106        FDCE                                         r  puntuaciones1/instance_caso_m/ready_reg/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X33Y106        FDCE (Recov_fdce_C_CLR)     -0.405    14.745    puntuaciones1/instance_caso_m/ready_reg
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.518ns (25.749%)  route 1.494ns (74.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          1.494     7.233    puntuaciones2/instance_caso_eg/sumturno1
    SLICE_X33Y106        FDCE                                         f  puntuaciones2/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.504    14.926    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X33Y106        FDCE                                         r  puntuaciones2/instance_caso_eg/ready_reg/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X33Y106        FDCE (Recov_fdce_C_CLR)     -0.405    14.745    puntuaciones2/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.518ns (25.749%)  route 1.494ns (74.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.619     5.221    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.518     5.739 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          1.494     7.233    puntuaciones2/instance_caso_ep/sumturno1
    SLICE_X33Y106        FDCE                                         f  puntuaciones2/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.504    14.926    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X33Y106        FDCE                                         r  puntuaciones2/instance_caso_ep/ready_reg/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X33Y106        FDCE (Recov_fdce_C_CLR)     -0.405    14.745    puntuaciones2/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  7.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.164ns (30.093%)  route 0.381ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.381     2.024    puntuaciones1/instance1/sumturno1
    SLICE_X38Y108        FDCE                                         f  puntuaciones1/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.833     1.998    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X38Y108        FDCE                                         r  puntuaciones1/instance1/ready_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.451    puntuaciones1/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.164ns (30.093%)  route 0.381ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.381     2.024    puntuaciones1/instance2/sumturno1
    SLICE_X38Y108        FDCE                                         f  puntuaciones1/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.833     1.998    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X38Y108        FDCE                                         r  puntuaciones1/instance2/ready_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.451    puntuaciones1/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.164ns (30.093%)  route 0.381ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.381     2.024    puntuaciones2/instance1/sumturno1
    SLICE_X38Y108        FDCE                                         f  puntuaciones2/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.833     1.998    puntuaciones2/instance1/clk_IBUF_BUFG
    SLICE_X38Y108        FDCE                                         r  puntuaciones2/instance1/ready_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.451    puntuaciones2/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.164ns (30.093%)  route 0.381ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.381     2.024    puntuaciones2/instance2/sumturno1
    SLICE_X38Y108        FDCE                                         f  puntuaciones2/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.833     1.998    puntuaciones2/instance2/clk_IBUF_BUFG
    SLICE_X38Y108        FDCE                                         r  puntuaciones2/instance2/ready_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.451    puntuaciones2/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.690%)  route 0.354ns (68.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.354     1.997    puntuaciones2/instance_caso_fullh/sumturno1
    SLICE_X35Y108        FDCE                                         f  puntuaciones2/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X35Y108        FDCE                                         r  puntuaciones2/instance_caso_fullh/ready_reg/C
                         clock pessimism             -0.500     1.498    
    SLICE_X35Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.406    puntuaciones2/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_m/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.690%)  route 0.354ns (68.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.354     1.997    puntuaciones2/instance_caso_m/sumturno1
    SLICE_X35Y108        FDCE                                         f  puntuaciones2/instance_caso_m/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    puntuaciones2/instance_caso_m/clk_IBUF_BUFG
    SLICE_X35Y108        FDCE                                         r  puntuaciones2/instance_caso_m/ready_reg/C
                         clock pessimism             -0.500     1.498    
    SLICE_X35Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.406    puntuaciones2/instance_caso_m/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.677%)  route 0.389ns (70.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.389     2.032    puntuaciones1/instance3/sumturno1
    SLICE_X41Y105        FDCE                                         f  puntuaciones1/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X41Y105        FDCE                                         r  puntuaciones1/instance3/ready_reg/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.427    puntuaciones1/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.677%)  route 0.389ns (70.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.389     2.032    puntuaciones1/instance4/sumturno1
    SLICE_X41Y105        FDCE                                         f  puntuaciones1/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X41Y105        FDCE                                         r  puntuaciones1/instance4/ready_reg/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.427    puntuaciones1/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.835%)  route 0.471ns (74.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.471     2.114    puntuaciones1/instance5/sumturno1
    SLICE_X41Y104        FDCE                                         f  puntuaciones1/instance5/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X41Y104        FDCE                                         r  puntuaciones1/instance5/ready_reg/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.427    puntuaciones1/instance5/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.835%)  route 0.471ns (74.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=35, routed)          0.471     2.114    puntuaciones1/instance6/sumturno1
    SLICE_X41Y104        FDCE                                         f  puntuaciones1/instance6/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X41Y104        FDCE                                         r  puntuaciones1/instance6/ready_reg/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.427    puntuaciones1/instance6/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.687    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.402ns  (logic 3.254ns (26.238%)  route 9.148ns (73.762%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[2]/G
    SLICE_X50Y105        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance6/resultado_reg[2]/Q
                         net (fo=2, routed)           0.916     1.541    puntuaciones1/instancia_demux/decenas1_carry__1_i_1[1]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.665 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.962     2.627    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_2
    SLICE_X37Y101        LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.951     3.702    mux_fin/decenas1__13_carry_4
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.351     5.178    puntuaciones2/instance5/puntos[1]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.302 r  puntuaciones2/instance5/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.302    display/UTB1/S[1]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.835 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    display/UTB1/centenas0_carry_n_2
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.952    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.171 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483     7.654    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295     7.949 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610     8.559    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.944 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.326    10.270    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.394 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.729    11.123    fsm/segmentos[4]_i_11_n_2
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.124    11.247 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.819    12.066    fsm/segmentos[4]_i_4_n_2
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.190 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    12.190    fsm/segmentos[4]_i_2_n_2
    SLICE_X43Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    12.402 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.402    display/segmentos_vector[7]__0[4]
    SLICE_X43Y112        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.053ns  (logic 3.280ns (27.214%)  route 8.773ns (72.786%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[2]/G
    SLICE_X50Y105        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance6/resultado_reg[2]/Q
                         net (fo=2, routed)           0.916     1.541    puntuaciones1/instancia_demux/decenas1_carry__1_i_1[1]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.665 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.962     2.627    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_2
    SLICE_X37Y101        LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.951     3.702    mux_fin/decenas1__13_carry_4
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.351     5.178    puntuaciones2/instance5/puntos[1]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.302 r  puntuaciones2/instance5/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.302    display/UTB1/S[1]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.835 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    display/UTB1/centenas0_carry_n_2
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.952    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.171 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483     7.654    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295     7.949 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610     8.559    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.944 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.169    10.113    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.237 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.780    11.017    fsm/segmentos[3]_i_11_n_2
    SLICE_X45Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.141 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.550    11.691    fsm/segmentos[3]_i_4_n_2
    SLICE_X43Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.815 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    11.815    fsm/segmentos[3]_i_2_n_2
    SLICE_X43Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    12.053 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.053    display/segmentos_vector[7]__0[3]
    SLICE_X43Y111        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.960ns  (logic 3.280ns (27.426%)  route 8.680ns (72.574%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[2]/G
    SLICE_X50Y105        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance6/resultado_reg[2]/Q
                         net (fo=2, routed)           0.916     1.541    puntuaciones1/instancia_demux/decenas1_carry__1_i_1[1]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.665 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.962     2.627    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_2
    SLICE_X37Y101        LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.951     3.702    mux_fin/decenas1__13_carry_4
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.351     5.178    puntuaciones2/instance5/puntos[1]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.302 r  puntuaciones2/instance5/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.302    display/UTB1/S[1]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.835 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    display/UTB1/centenas0_carry_n_2
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.952    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.171 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483     7.654    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295     7.949 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610     8.559    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.944 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.089    10.033    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.157 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.669    10.826    fsm/segmentos[6]_i_12_n_2
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.124    10.950 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.647    11.598    fsm/segmentos[6]_i_4_n_2
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    11.722 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    11.722    fsm/segmentos[6]_i_2_n_2
    SLICE_X43Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    11.960 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.960    display/segmentos_vector[7]__0[6]
    SLICE_X43Y112        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.945ns  (logic 3.254ns (27.241%)  route 8.691ns (72.759%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[2]/G
    SLICE_X50Y105        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance6/resultado_reg[2]/Q
                         net (fo=2, routed)           0.916     1.541    puntuaciones1/instancia_demux/decenas1_carry__1_i_1[1]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.665 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.962     2.627    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_2
    SLICE_X37Y101        LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.951     3.702    mux_fin/decenas1__13_carry_4
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.351     5.178    puntuaciones2/instance5/puntos[1]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.302 r  puntuaciones2/instance5/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.302    display/UTB1/S[1]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.835 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    display/UTB1/centenas0_carry_n_2
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.952    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.171 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483     7.654    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295     7.949 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610     8.559    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.944 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.010     9.954    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I3_O)        0.124    10.078 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.627    10.705    fsm/segmentos[0]_i_11_n_2
    SLICE_X45Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.829 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.780    11.609    fsm/segmentos[0]_i_4_n_2
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    11.733    fsm/segmentos[0]_i_2_n_2
    SLICE_X45Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    11.945 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.945    display/segmentos_vector[7]__0[0]
    SLICE_X45Y111        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.936ns  (logic 3.280ns (27.479%)  route 8.656ns (72.521%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[2]/G
    SLICE_X50Y105        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance6/resultado_reg[2]/Q
                         net (fo=2, routed)           0.916     1.541    puntuaciones1/instancia_demux/decenas1_carry__1_i_1[1]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.665 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.962     2.627    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_2
    SLICE_X37Y101        LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.951     3.702    mux_fin/decenas1__13_carry_4
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.351     5.178    puntuaciones2/instance5/puntos[1]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.302 r  puntuaciones2/instance5/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.302    display/UTB1/S[1]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.835 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    display/UTB1/centenas0_carry_n_2
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.952    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.171 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483     7.654    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295     7.949 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610     8.559    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.944 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.012     9.956    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.791    10.871    fsm/segmentos[1]_i_11_n_2
    SLICE_X47Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.995 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.579    11.574    fsm/segmentos[1]_i_4_n_2
    SLICE_X44Y112        LUT6 (Prop_lut6_I0_O)        0.124    11.698 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    11.698    fsm/segmentos[1]_i_2_n_2
    SLICE_X44Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    11.936 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.936    display/segmentos_vector[7]__0[1]
    SLICE_X44Y112        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.825ns  (logic 3.280ns (27.737%)  route 8.545ns (72.263%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[2]/G
    SLICE_X50Y105        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance6/resultado_reg[2]/Q
                         net (fo=2, routed)           0.916     1.541    puntuaciones1/instancia_demux/decenas1_carry__1_i_1[1]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.665 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.962     2.627    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_2
    SLICE_X37Y101        LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.951     3.702    mux_fin/decenas1__13_carry_4
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.351     5.178    puntuaciones2/instance5/puntos[1]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.302 r  puntuaciones2/instance5/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.302    display/UTB1/S[1]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.835 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    display/UTB1/centenas0_carry_n_2
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.952    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.171 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483     7.654    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295     7.949 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610     8.559    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.944 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.967     9.912    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.738    10.773    fsm/segmentos[2]_i_11_n_2
    SLICE_X46Y113        LUT6 (Prop_lut6_I4_O)        0.124    10.897 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.566    11.463    fsm/segmentos[2]_i_4_n_2
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.587 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    11.587    fsm/segmentos[2]_i_2_n_2
    SLICE_X45Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    11.825 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.825    display/segmentos_vector[7]__0[2]
    SLICE_X45Y111        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.628ns  (logic 3.280ns (28.209%)  route 8.348ns (71.791%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        LDCE                         0.000     0.000 r  puntuaciones1/instance6/resultado_reg[2]/G
    SLICE_X50Y105        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance6/resultado_reg[2]/Q
                         net (fo=2, routed)           0.916     1.541    puntuaciones1/instancia_demux/decenas1_carry__1_i_1[1]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.665 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.962     2.627    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_2
    SLICE_X37Y101        LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.951     3.702    mux_fin/decenas1__13_carry_4
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.351     5.178    puntuaciones2/instance5/puntos[1]
    SLICE_X46Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.302 r  puntuaciones2/instance5/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.302    display/UTB1/S[1]
    SLICE_X46Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.835 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    display/UTB1/centenas0_carry_n_2
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.952    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.171 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483     7.654    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295     7.949 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610     8.559    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.944 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.667     9.611    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y113        LUT6 (Prop_lut6_I4_O)        0.124     9.735 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.607    10.342    fsm/segmentos[5]_i_11_n_2
    SLICE_X46Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.466 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.799    11.266    fsm/segmentos[5]_i_4_n_2
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.390 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    11.390    fsm/segmentos[5]_i_2_n_2
    SLICE_X44Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    11.628 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.628    display/segmentos_vector[7]__0[5]
    SLICE_X44Y111        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 4.694ns (47.925%)  route 5.101ns (52.075%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X29Y114        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.713     1.480    display/digictrl_reg[7]_LDC_n_2
    SLICE_X30Y115        LUT3 (Prop_lut3_I1_O)        0.150     1.630 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.388     6.018    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777     9.795 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.795    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.876ns  (logic 4.409ns (49.668%)  route 4.467ns (50.332%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X29Y114        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.713     1.480    display/digictrl_reg[7]_LDC_n_2
    SLICE_X30Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.604 r  display/digictrl_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.755     5.358    digictrl_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.876 r  digictrl_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.876    digictrl[6]
    K2                                                                r  digictrl[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 4.368ns (49.790%)  route 4.404ns (50.210%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDCE                         0.000     0.000 r  display/digictrl_reg[5]_C/C
    SLICE_X28Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/digictrl_reg[5]_C/Q
                         net (fo=1, routed)           0.784     1.240    display/digictrl_reg[5]_C_n_2
    SLICE_X28Y114        LUT3 (Prop_lut3_I2_O)        0.152     1.392 r  display/digictrl_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.621     5.012    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     8.772 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.772    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/Q
                         net (fo=1, routed)           0.112     0.253    puntuaciones1/instancia_punt_total/sumador_reg[1]__2_n_2
    SLICE_X40Y102        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__2/C
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__2/Q
                         net (fo=1, routed)           0.119     0.260    puntuaciones1/instancia_punt_total/sumador_reg[0]__2_n_2
    SLICE_X40Y102        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/salida_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[0]/C
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones2/instancia_punt_total/sumador_reg[0]/Q
                         net (fo=3, routed)           0.128     0.269    puntuaciones2/instancia_punt_total/sumador[0]
    SLICE_X35Y103        LDCE                                         r  puntuaciones2/instancia_punt_total/salida_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/Q
                         net (fo=1, routed)           0.112     0.276    puntuaciones1/instancia_punt_total/sumador_reg[0]__10_n_2
    SLICE_X31Y102        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__8/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__9/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.767%)  route 0.115ns (41.233%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__8/C
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__8/Q
                         net (fo=1, routed)           0.115     0.279    puntuaciones1/instancia_punt_total/sumador_reg[0]__8_n_2
    SLICE_X33Y101        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[1]__6/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[1]__7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.310%)  route 0.117ns (41.690%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__6/C
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__6/Q
                         net (fo=1, routed)           0.117     0.281    puntuaciones1/instancia_punt_total/sumador_reg[1]__6_n_2
    SLICE_X36Y101        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[1]__7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[1]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/sumador_reg[1]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[1]__2/C
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones2/instancia_punt_total/sumador_reg[1]__2/Q
                         net (fo=1, routed)           0.153     0.294    puntuaciones2/instancia_punt_total/sumador_reg[1]__2_n_2
    SLICE_X44Y104        FDRE                                         r  puntuaciones2/instancia_punt_total/sumador_reg[1]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.989%)  route 0.159ns (53.011%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.159     0.300    display/ROTATE_LEFT[0]
    SLICE_X33Y115        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__4/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__4/Q
                         net (fo=1, routed)           0.161     0.302    puntuaciones1/instancia_punt_total/sumador_reg[0]__4_n_2
    SLICE_X42Y101        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/salida_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[2]/C
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones2/instancia_punt_total/sumador_reg[2]/Q
                         net (fo=3, routed)           0.171     0.312    puntuaciones2/instancia_punt_total/sumador[2]
    SLICE_X37Y105        LDCE                                         r  puntuaciones2/instancia_punt_total/salida_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.293ns  (logic 3.178ns (22.235%)  route 11.115ns (77.765%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fsm/letras_reg[0]/Q
                         net (fo=80, routed)          3.158     8.836    fsm/letras_reg[3]_14[0]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.152     8.988 r  fsm/centenas0_carry_i_33/O
                         net (fo=1, routed)           0.851     9.840    puntuaciones2/instancia_demux/centenas0_carry_i_2_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.326    10.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.956    11.122    mux_fin/decenas1__13_carry_9
    SLICE_X45Y104        LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.182    12.428    fsm/puntos[3]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.552    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.065    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.284 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483    14.767    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295    15.062 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610    15.673    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.058 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.326    17.383    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y112        LUT6 (Prop_lut6_I5_O)        0.124    17.507 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.729    18.236    fsm/segmentos[4]_i_11_n_2
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.124    18.360 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.819    19.179    fsm/segmentos[4]_i_4_n_2
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    19.303 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    19.303    fsm/segmentos[4]_i_2_n_2
    SLICE_X43Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    19.515 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.515    display/segmentos_vector[7]__0[4]
    SLICE_X43Y112        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.944ns  (logic 3.204ns (22.978%)  route 10.740ns (77.022%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fsm/letras_reg[0]/Q
                         net (fo=80, routed)          3.158     8.836    fsm/letras_reg[3]_14[0]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.152     8.988 r  fsm/centenas0_carry_i_33/O
                         net (fo=1, routed)           0.851     9.840    puntuaciones2/instancia_demux/centenas0_carry_i_2_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.326    10.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.956    11.122    mux_fin/decenas1__13_carry_9
    SLICE_X45Y104        LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.182    12.428    fsm/puntos[3]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.552    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.065    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.284 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483    14.767    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295    15.062 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610    15.673    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.058 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.169    17.227    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.351 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.780    18.130    fsm/segmentos[3]_i_11_n_2
    SLICE_X45Y113        LUT6 (Prop_lut6_I4_O)        0.124    18.254 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.550    18.804    fsm/segmentos[3]_i_4_n_2
    SLICE_X43Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    18.928    fsm/segmentos[3]_i_2_n_2
    SLICE_X43Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    19.166 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.166    display/segmentos_vector[7]__0[3]
    SLICE_X43Y111        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.851ns  (logic 3.204ns (23.132%)  route 10.647ns (76.868%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fsm/letras_reg[0]/Q
                         net (fo=80, routed)          3.158     8.836    fsm/letras_reg[3]_14[0]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.152     8.988 r  fsm/centenas0_carry_i_33/O
                         net (fo=1, routed)           0.851     9.840    puntuaciones2/instancia_demux/centenas0_carry_i_2_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.326    10.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.956    11.122    mux_fin/decenas1__13_carry_9
    SLICE_X45Y104        LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.182    12.428    fsm/puntos[3]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.552    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.065    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.284 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483    14.767    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295    15.062 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610    15.673    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.058 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.089    17.146    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y112        LUT6 (Prop_lut6_I5_O)        0.124    17.270 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.669    17.940    fsm/segmentos[6]_i_12_n_2
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.124    18.064 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.647    18.711    fsm/segmentos[6]_i_4_n_2
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    18.835 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    18.835    fsm/segmentos[6]_i_2_n_2
    SLICE_X43Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    19.073 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.073    display/segmentos_vector[7]__0[6]
    SLICE_X43Y112        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.836ns  (logic 3.178ns (22.969%)  route 10.658ns (77.031%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fsm/letras_reg[0]/Q
                         net (fo=80, routed)          3.158     8.836    fsm/letras_reg[3]_14[0]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.152     8.988 r  fsm/centenas0_carry_i_33/O
                         net (fo=1, routed)           0.851     9.840    puntuaciones2/instancia_demux/centenas0_carry_i_2_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.326    10.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.956    11.122    mux_fin/decenas1__13_carry_9
    SLICE_X45Y104        LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.182    12.428    fsm/puntos[3]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.552    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.065    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.284 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483    14.767    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295    15.062 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610    15.673    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.058 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.010    17.067    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I3_O)        0.124    17.191 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.627    17.818    fsm/segmentos[0]_i_11_n_2
    SLICE_X45Y114        LUT6 (Prop_lut6_I4_O)        0.124    17.942 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.780    18.722    fsm/segmentos[0]_i_4_n_2
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.846 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    18.846    fsm/segmentos[0]_i_2_n_2
    SLICE_X45Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    19.058 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.058    display/segmentos_vector[7]__0[0]
    SLICE_X45Y111        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.827ns  (logic 3.204ns (23.172%)  route 10.623ns (76.828%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fsm/letras_reg[0]/Q
                         net (fo=80, routed)          3.158     8.836    fsm/letras_reg[3]_14[0]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.152     8.988 r  fsm/centenas0_carry_i_33/O
                         net (fo=1, routed)           0.851     9.840    puntuaciones2/instancia_demux/centenas0_carry_i_2_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.326    10.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.956    11.122    mux_fin/decenas1__13_carry_9
    SLICE_X45Y104        LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.182    12.428    fsm/puntos[3]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.552    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.065    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.284 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483    14.767    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295    15.062 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610    15.673    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.058 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.012    17.070    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I5_O)        0.124    17.194 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.791    17.985    fsm/segmentos[1]_i_11_n_2
    SLICE_X47Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.109 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.579    18.688    fsm/segmentos[1]_i_4_n_2
    SLICE_X44Y112        LUT6 (Prop_lut6_I0_O)        0.124    18.812 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    18.812    fsm/segmentos[1]_i_2_n_2
    SLICE_X44Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    19.050 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    19.050    display/segmentos_vector[7]__0[1]
    SLICE_X44Y112        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.716ns  (logic 3.204ns (23.359%)  route 10.512ns (76.641%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fsm/letras_reg[0]/Q
                         net (fo=80, routed)          3.158     8.836    fsm/letras_reg[3]_14[0]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.152     8.988 r  fsm/centenas0_carry_i_33/O
                         net (fo=1, routed)           0.851     9.840    puntuaciones2/instancia_demux/centenas0_carry_i_2_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.326    10.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.956    11.122    mux_fin/decenas1__13_carry_9
    SLICE_X45Y104        LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.182    12.428    fsm/puntos[3]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.552    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.065    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.284 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483    14.767    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295    15.062 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610    15.673    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.058 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.967    17.025    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.149 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.738    17.887    fsm/segmentos[2]_i_11_n_2
    SLICE_X46Y113        LUT6 (Prop_lut6_I4_O)        0.124    18.011 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.566    18.577    fsm/segmentos[2]_i_4_n_2
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.701 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    18.701    fsm/segmentos[2]_i_2_n_2
    SLICE_X45Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    18.939 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.939    display/segmentos_vector[7]__0[2]
    SLICE_X45Y111        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.519ns  (logic 3.204ns (23.701%)  route 10.315ns (76.299%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fsm/letras_reg[0]/Q
                         net (fo=80, routed)          3.158     8.836    fsm/letras_reg[3]_14[0]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.152     8.988 r  fsm/centenas0_carry_i_33/O
                         net (fo=1, routed)           0.851     9.840    puntuaciones2/instancia_demux/centenas0_carry_i_2_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.326    10.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.956    11.122    mux_fin/decenas1__13_carry_9
    SLICE_X45Y104        LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.182    12.428    fsm/puntos[3]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.552    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.065    display/UTB1/centenas0_carry__0_n_2
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.284 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.483    14.767    fsm/O[0]
    SLICE_X48Y114        LUT5 (Prop_lut5_I1_O)        0.295    15.062 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.610    15.673    display/UTB1/segmentos[3]_i_11_0[3]
    SLICE_X49Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.058 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.667    16.725    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y113        LUT6 (Prop_lut6_I4_O)        0.124    16.849 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.607    17.456    fsm/segmentos[5]_i_11_n_2
    SLICE_X46Y114        LUT6 (Prop_lut6_I4_O)        0.124    17.580 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.799    18.379    fsm/segmentos[5]_i_4_n_2
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.503 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    18.503    fsm/segmentos[5]_i_2_n_2
    SLICE_X44Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    18.741 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.741    display/segmentos_vector[7]__0[5]
    SLICE_X44Y111        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 4.367ns (44.051%)  route 5.547ns (55.949%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X31Y114        FDCE                                         r  fsm/etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  fsm/etapa_reg[1]/Q
                         net (fo=27, routed)          1.628     7.306    fsm/etapa_reg_n_2_[1]
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.154     7.460 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.919    11.379    leds_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.757    15.136 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.136    leds[14]
    V14                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 4.386ns (44.400%)  route 5.493ns (55.600%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X32Y114        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.703     7.382    fsm/etapa_reg_n_2_[3]
    SLICE_X28Y104        LUT4 (Prop_lut4_I0_O)        0.152     7.534 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.789    11.323    leds_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.778    15.101 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.101    leds[15]
    V12                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.804ns  (logic 4.132ns (42.149%)  route 5.672ns (57.851%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.620     5.222    fsm/clk_IBUF_BUFG
    SLICE_X32Y114        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.703     7.382    fsm/etapa_reg_n_2_[3]
    SLICE_X28Y104        LUT4 (Prop_lut4_I0_O)        0.124     7.506 r  fsm/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.968    11.474    leds_OBUF[11]
    U14                  OBUF (Prop_obuf_I_O)         3.552    15.027 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.027    leds[11]
    U14                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X49Y105        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones2/instance3/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.099     1.720    puntuaciones2/instance3/resultado_i_reg_n_2_[9]
    SLICE_X46Y106        LDCE                                         r  puntuaciones2/instance3/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones1/instance3/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.103     1.723    puntuaciones1/instance3/resultado_i_reg_n_2_[1]
    SLICE_X47Y104        LDCE                                         r  puntuaciones1/instance3/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones1/instance3/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.104     1.724    puntuaciones1/instance3/resultado_i_reg_n_2_[3]
    SLICE_X47Y104        LDCE                                         r  puntuaciones1/instance3/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y105        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones1/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.105     1.725    puntuaciones1/instance3/resultado_i_reg_n_2_[4]
    SLICE_X46Y105        LDCE                                         r  puntuaciones1/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.559     1.478    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X51Y106        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones1/instance6/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.110     1.729    puntuaciones1/instance6/resultado_i_reg_n_2_[3]
    SLICE_X50Y105        LDCE                                         r  puntuaciones1/instance6/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.559     1.478    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X51Y106        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones1/instance6/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.110     1.729    puntuaciones1/instance6/resultado_i_reg_n_2_[4]
    SLICE_X50Y105        LDCE                                         r  puntuaciones1/instance6/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.561     1.480    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X47Y102        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance5/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.110     1.731    puntuaciones1/instance5/resultado_i_reg_n_2_[1]
    SLICE_X46Y101        LDCE                                         r  puntuaciones1/instance5/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X49Y105        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones2/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.118     1.738    puntuaciones2/instance3/resultado_i_reg_n_2_[4]
    SLICE_X48Y106        LDCE                                         r  puntuaciones2/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.322%)  route 0.123ns (46.678%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.558     1.477    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X51Y107        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  puntuaciones1/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.123     1.742    puntuaciones1/instance6/resultado_i_reg_n_2_[9]
    SLICE_X48Y107        LDCE                                         r  puntuaciones1/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.560     1.479    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  puntuaciones2/instance5/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.102     1.745    puntuaciones2/instance5/resultado_i_reg_n_2_[1]
    SLICE_X48Y103        LDCE                                         r  puntuaciones2/instance5/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.825ns  (logic 2.104ns (26.888%)  route 5.721ns (73.112%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           3.778     5.280    fsm/sw_enclave_IBUF[0]
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.152     5.432 r  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.214     6.646    fsm/FSM_onehot_etapa[10]_i_2_n_2
    SLICE_X31Y114        LUT6 (Prop_lut6_I3_O)        0.326     6.972 r  fsm/etapa[0]_i_4/O
                         net (fo=1, routed)           0.729     7.701    fsm/etapa[0]_i_4_n_2
    SLICE_X30Y114        LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     7.825    fsm/etapa[0]
    SLICE_X30Y114        FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.499     4.921    fsm/clk_IBUF_BUFG
    SLICE_X30Y114        FDPE                                         r  fsm/etapa_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/FSM_onehot_etapa_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.196ns  (logic 1.980ns (27.515%)  route 5.216ns (72.485%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           3.778     5.280    fsm/sw_enclave_IBUF[0]
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.152     5.432 r  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.438     6.870    fsm/FSM_onehot_etapa[10]_i_2_n_2
    SLICE_X33Y113        LUT5 (Prop_lut5_I3_O)        0.326     7.196 r  fsm/FSM_onehot_etapa[10]_i_1/O
                         net (fo=1, routed)           0.000     7.196    fsm/FSM_onehot_etapa[10]_i_1_n_2
    SLICE_X33Y113        FDCE                                         r  fsm/FSM_onehot_etapa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.499     4.921    fsm/clk_IBUF_BUFG
    SLICE_X33Y113        FDCE                                         r  fsm/FSM_onehot_etapa_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.112ns  (logic 1.631ns (22.934%)  route 5.481ns (77.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         2.165     7.112    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X41Y91         FDPE                                         f  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.517     4.940    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.110ns  (logic 1.631ns (22.940%)  route 5.479ns (77.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         2.163     7.110    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X49Y93         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.513     4.936    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X49Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 1.631ns (23.585%)  route 5.284ns (76.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         1.969     6.915    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X40Y89         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.516     4.939    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X40Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.911ns  (logic 1.631ns (23.600%)  route 5.280ns (76.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         1.965     6.911    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X41Y89         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.516     4.939    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.911ns  (logic 1.631ns (23.600%)  route 5.280ns (76.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         1.965     6.911    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X41Y89         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.516     4.939    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.911ns  (logic 1.631ns (23.600%)  route 5.280ns (76.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         1.965     6.911    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X41Y89         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.516     4.939    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.911ns  (logic 1.631ns (23.600%)  route 5.280ns (76.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         1.965     6.911    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X41Y89         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.516     4.939    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y89         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.862ns  (logic 1.631ns (23.770%)  route 5.231ns (76.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.315     4.822    fsm/reset_IBUF
    SLICE_X35Y114        LUT1 (Prop_lut1_I0_O)        0.124     4.946 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=100, routed)         1.915     6.862    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X41Y88         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X41Y88         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.254ns (19.470%)  route 1.049ns (80.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           1.049     1.302    up/U1/boton_arriba_IBUF
    SLICE_X31Y116        FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.829     1.994    up/U1/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.248ns (18.628%)  route 1.083ns (81.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.330    down/U1/boton_abajo_IBUF
    SLICE_X31Y109        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.835     2.000    down/U1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.244ns (17.270%)  route 1.171ns (82.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.171     1.415    enter/U1/boton_enter_IBUF
    SLICE_X31Y109        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.835     2.000    enter/U1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_num_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.320ns (20.197%)  route 1.263ns (79.803%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.537    fsm/reset_IBUF
    SLICE_X34Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.582 r  fsm/habilitador_num_i_1/O
                         net (fo=1, routed)           0.000     1.582    fsm/habilitador_num_i_1_n_2
    SLICE_X34Y113        FDRE                                         r  fsm/habilitador_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.995    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/habilitador_num_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/sumturno1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.320ns (19.809%)  route 1.294ns (80.191%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.294     1.568    fsm/reset_IBUF
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.045     1.613 r  fsm/sumturno1_i_1/O
                         net (fo=1, routed)           0.000     1.613    fsm/sumturno1_i_1_n_2
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.995    fsm/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  fsm/sumturno1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.320ns (19.593%)  route 1.312ns (80.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.244     1.518    fsm/reset_IBUF
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.563 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.068     1.631    fsm/letras0
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.831     1.996    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.320ns (19.593%)  route 1.312ns (80.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.244     1.518    fsm/reset_IBUF
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.563 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.068     1.631    fsm/letras0
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.831     1.996    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.320ns (19.593%)  route 1.312ns (80.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.244     1.518    fsm/reset_IBUF
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.563 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.068     1.631    fsm/letras0
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.831     1.996    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.320ns (19.593%)  route 1.312ns (80.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.244     1.518    fsm/reset_IBUF
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.563 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.068     1.631    fsm/letras0
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.831     1.996    fsm/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  fsm/letras_reg[4]/C

Slack:                    inf
  Source:                 sw_enclave[2]
                            (input port)
  Destination:            fsm/tirar_dados_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.336ns (20.339%)  route 1.315ns (79.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_enclave[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  sw_enclave_IBUF[2]_inst/O
                         net (fo=2, routed)           1.315     1.606    fsm/sw_enclave_IBUF[2]
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.651 r  fsm/tirar_dados[2]_i_1/O
                         net (fo=1, routed)           0.000     1.651    fsm/tirar_dados[2]_i_1_n_2
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/C





