# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../audio_recorder.srcs/sources_1/new/clk_freq_ctrl.vhd" \
"../../../../audio_recorder.srcs/sim_1/new/clk_freq_ctrl_tb.vhd" \

# Do not sort compile order
nosort
