#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Mar  4 19:24:21 2019
# Process ID: 1860
# Current directory: Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11284 Z:\CS-401-1-CompArch\MIPS3\modified__mips_fpga_nexsys4_ddr\mips.xpr
# Log file: Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/vivado.log
# Journal file: Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 886.121 ; gain = 152.746
WARNING: [filemgmt 20-1445] Cannot import file 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/memfile_3.dat' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/memfile_3.dat
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sl2
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/computer_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity computer_top
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/display_hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_hex
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/new/branch_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_mux
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/Desktop/mips_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] selected assignment statement does not cover all choices. 'others' clause is needed [Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_alu.vhd:31]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 922.055 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behave of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture behavioral of entity xil_defaultlib.branch_mux [branch_mux_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture asynchronous of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behave of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behave of entity xil_defaultlib.sl2 [\sl2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.regfile [\regfile(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behave of entity xil_defaultlib.signext [\signext(width=32)\]
Compiling architecture behave of entity xil_defaultlib.alu [\alu(width=32)\]
Compiling architecture struct of entity xil_defaultlib.datapath [\datapath(width=32)\]
Compiling architecture struct of entity xil_defaultlib.mips [\mips(width=32)\]
Compiling architecture behave of entity xil_defaultlib.imem [\imem(width=32)\]
Compiling architecture behave of entity xil_defaultlib.dmem [\dmem(width=32)\]
Compiling architecture mips_top of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture mips_testbench of entity xil_defaultlib.mips_testbench
Built simulation snapshot mips_testbench_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/xsim.dir/mips_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/xsim.dir/mips_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar  4 19:27:44 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  4 19:27:44 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 963.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 963.484 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:35 . Memory (MB): peak = 963.484 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:47 . Memory (MB): peak = 963.484 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 963.484 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 963.484 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 963.484 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 963.484 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_bp {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/new/branch_mux.vhd} 26
remove_bps -file {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/new/branch_mux.vhd} -line 26
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 963.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.srcs/sources_1/new/branch_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behave of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture behavioral of entity xil_defaultlib.branch_mux [branch_mux_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture asynchronous of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behave of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behave of entity xil_defaultlib.sl2 [\sl2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.regfile [\regfile(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behave of entity xil_defaultlib.signext [\signext(width=32)\]
Compiling architecture behave of entity xil_defaultlib.alu [\alu(width=32)\]
Compiling architecture struct of entity xil_defaultlib.datapath [\datapath(width=32)\]
Compiling architecture struct of entity xil_defaultlib.mips [\mips(width=32)\]
Compiling architecture behave of entity xil_defaultlib.imem [\imem(width=32)\]
Compiling architecture behave of entity xil_defaultlib.dmem [\dmem(width=32)\]
Compiling architecture mips_top of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture mips_testbench of entity xil_defaultlib.mips_testbench
Built simulation snapshot mips_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 963.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 973.633 ; gain = 0.059
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 979.500 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 979.500 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 20:02:44 2019...
