Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C7DE40681D
	for <linux-kernel@vger.kernel.org>; Wed,  7 Oct 2026 06:51:16 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1791355877; cv=none; b=s/WyLKd1bBhONCa1CRHS9kb8dSqu0+he0zU+9zyEhGbLoyZhPUreZHymFFhqoBOnl+mxuDFX0ZBg/ZGxmawvI39SaRYsx5g5rbRXWyqt1XunkBajn5E40fIcIouwMehJu/TvWFx40Pqj54C9fOgC+y2GMuxBP5Pf9UBJWNzy7lI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1791355877; c=relaxed/simple;
	bh=Wcv4ZLmmvdfjbZvLQSsVP39AR6mMz7RNXcdhox0hcvw=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=OAKY6kyi2Dn8d7uqY+lfE9FF1JTWRtHuXFdAtT6b4de1F1DkxYdhTRJHXzJ5FApwMnrS62Few3ENvRPgctkGPZrcOEslCwA8NhMEr4aMCFB5UpBUeE/SaaoeCorgJbhK2BCcnsm2aG4N0gp8T7/W1JGXQfL9NfFlOg2AGJB5NQc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HHJpZj48; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=LvHmMUKv; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HHJpZj48";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="LvHmMUKv"
Received: from pps.filterd (m0279862.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6974U9Qk2295211
	for <linux-kernel@vger.kernel.org>; Wed, 7 Oct 2026 06:51:16 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	VbnQ5UhdwkF2mB+kgRVrvAgOBOsNAgejHqFSdDqSGng=; b=HHJpZj48q/M6t8U/
	t+Pl32OOW+6+BXS9E8/2oM7X5ul4JVr44NB8pSsRP9Xwt5c5bje/I8nCviU45FeF
	5hFgZcWzh0OrGHmDtR+2x/ZMUoghvIDYAiKSrCXlley8Ct3E03DSmKpWvd2szOlW
	k2ez9vJsiGvr5/eVyjrUd38TTVuIMwbGi3kKZfUs+WKCqk+szL18WcpD+CVXLY9j
	qc5QgOcmdtB02nO9KJLAEyAeYCMbGezPJUYEZ7EjkB+RCH/6YpjtgxEUcDu81tLO
	f9ePRaszcGIwQ3M3LI/kCJ05rn4AaoPblGpO2m1oXBT3NhrB0Gj3xKfy4Nn65Bsp
	VbdUBA==
Received: from mail-dl1-f72.google.com (mail-dl1-f72.google.com [74.125.82.72])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4h5c1s0ys2-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <linux-kernel@vger.kernel.org>; Wed, 07 Oct 2026 06:51:15 +0000 (GMT)
Received: by mail-dl1-f72.google.com with SMTP id a92af1059eb24-14fed306427so13365592c88.1
        for <linux-kernel@vger.kernel.org>; Tue, 06 Oct 2026 23:51:15 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1791355875; x=1791960675; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :content-type:mime-version:subject:date:from:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=VbnQ5UhdwkF2mB+kgRVrvAgOBOsNAgejHqFSdDqSGng=;
        b=LvHmMUKvcRBVbkyreOJF8whyuPA0xasf9ytb8D4IFvAeK6OJfOSQKmWUa2x9xatqaO
         1D9GGL2qwJSq0S6YUwCKUxKPvh8pjz0eyYzNGOtONOZHifhEAUpEelyrdWT0omr6DQP4
         A6M92tXpL6dHoRARx++ksjHlSWKLlV3RCNgJHVsVBCmewMSJmp4LOxOLm5fk+ihkKnMd
         uuBWJ+yVKaR2BSIu9zMNU4Xr4Gf2K2i3f+9w8AiXCOBMUvPFreudQyj5m7PLl7w81H5M
         NiAXX/m+GehcAxpWBh0VBVBZVSc/w/6VRvSI5HGhBUDqK/K8+UCidtz0AHaOBx/JeFUi
         /HmA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20260707; t=1791355875; x=1791960675;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :content-type:mime-version:subject:date:from:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=VbnQ5UhdwkF2mB+kgRVrvAgOBOsNAgejHqFSdDqSGng=;
        b=BDx/v2LiJ5dWFZNdK+nL2SFbx0lw3JSxdz7l04zkcAXJmNxH5afjBDtIgrLdw3dfwf
         dNbzO6XcT58vugav5njHXqDFXPAwNvd5ooOmwmcyc/8hPSWrsk7KnRTb3wuE9SjVyh35
         kiEya+WdJXtTPNUNxBqlMuk/PJ2p8TMDcIWT7ExzzbgBewHGazAYmLgjmI2lUKiKl8YH
         x5O8nkLKLtIrSADnT42j+2oF2qOafdSQ4cXWvr5Jc4OdG2+8+Nab68tqbhZBY1HJnngn
         IyTwSN99MhaIP4Qh/zeA2mKBf9VtF9her12nfDGJBgtVwst/Q8Wh6D8AW1nc2GOMIHia
         kjFQ==
X-Forwarded-Encrypted: i=1; AKwUvByM4VKBUf1rReapj9g0q0SpIPLVXBuSnwH9ooeBo/fKHacGxvRIoxb3fIrgSIjxf9k1xMNnCt6cHAViNPM=@vger.kernel.org
X-Gm-Message-State: AFuF++lKXHLC1xJDB+Eo/gvVmE0oZCaY6Sa95FuFWzUN1tjDG1lYMxuV
	Slpj0FsozHnE4Ue+Q6i1wbFj1j+6IhwgR3e0j85YT5azrYh7cfMKGApf0rIyPGkoh5yhuU7oZMl
	GfxN1783kqlUQb4G7FPxzziUng5w0niUcrh3JCr4AoInG4juT7JgTet+3axNvu2qWu/4=
X-Gm-Gg: AYBFou2qrfRFQA+bIss99pxAkcU5hE0c1NPlJihgTZLAuXyUDDwfr5oS3grBn9VmEPC
	V+0ftRAkh0crnSuQkeHew1P27uYGAtBhKSfvRQyLrBnMN02juGb0Wi+zpG8vGRijfgLd08j4VKm
	tk+eje614D6XHhIA6VQaOE9ylpGnK11Jkk9GQ8wOaXp+3EsfdwZCL76Rdhmlav/8uzfMq4g3UHk
	amKAMbm45DcTI1n5Ke3NBjeX149zjyocYI7Q2HtiNhKFV8jyJRf6d6Uo7hj4xMWXgrxcKtqIgd9
	iwUqgA+VmzQ96IToruaxaSDhZTByqJMTme6OATL+vNBtQh9sfjV00ANBOrzM7AW+L+sQqylj3Ng
	sK6UIlhZBLLJxwyus0bYb/9EwUpLJ9PTbBdYCFIN/eHZbBhoqzZgM8gyoLXJ/kD7DqeQwzHCwda
	f5jdGAMd8ANTHBAFbLwX9TKObk0HsVriyCpfI=
X-Received: by 2002:a05:701b:4550:10b0:151:8d26:a798 with SMTP id a92af1059eb24-16207e74c92mr1202630c88.26.1791355874617;
        Tue, 06 Oct 2026 23:51:14 -0700 (PDT)
X-Received: by 2002:a05:701b:4550:10b0:151:8d26:a798 with SMTP id a92af1059eb24-16207e74c92mr1202435c88.26.1791355870033;
        Tue, 06 Oct 2026 23:51:10 -0700 (PDT)
Received: from hu-kathirav-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19])
        by smtp.gmail.com with ESMTPSA id a92af1059eb24-1615f1ac8c5sm7374730c88.2.2026.10.06.23.51.05
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 06 Oct 2026 23:51:09 -0700 (PDT)
From: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
Date: Wed, 07 Oct 2026 12:20:46 +0530
Subject: [PATCH 3/4] dt-bindings: clock: ipq9650-apss-clk: Add IPQ9650 apss
 clock controller
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20261007-ipq9650_apss_clk-v1-3-fd4c2b3cbdea@oss.qualcomm.com>
References: <20261007-ipq9650_apss_clk-v1-0-fd4c2b3cbdea@oss.qualcomm.com>
In-Reply-To: <20261007-ipq9650_apss_clk-v1-0-fd4c2b3cbdea@oss.qualcomm.com>
To: Georgi Djakov <djakov@kernel.org>, Bjorn Andersson <andersson@kernel.org>,
        Abel Vesa <abelvesa@kernel.org>, Stephen Boyd <sboyd@kernel.org>,
        Brian Masney <bmasney+clk@redhat.com>,
        Jerome Brunet <jbrunet+clk@baylibre.com>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>
Cc: linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org,
        Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
X-Mailer: b4 0.15.2
X-Proofpoint-ORIG-GUID: etLse5Yf0iZCoxevnpO_SAwOXAXsFYl7
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDA3MDAyNyBTYWx0ZWRfX19iBPURKbL+Y
 s+jECoX20FX2kSoNDyrGgm8GTbBbF9ITqnK9vxQh01FzuOt9tr9Z9vDvENeuNLMsLT612PGf+KP
 Vr30HO2uovEarUVGP/fqN9GXIkFP1vxRJF2tZFtj89uY1yma82TfZ5VxwxdE5KIWnLU5t3fgFg9
 JyAz/+w3JZHPaJkaRODG25WZXw7NgfaujzN3KrhYwW62VcIXJkS8DbQNC3jfy1Toy+a0aJT+snl
 2SAh9tyYrAvOVn+OsI8b7E2NLNWemV9rRW6fYcAzyRACpgpGVV9vhS1FMLSAImPHlsxWVZEvVFB
 zy+izycKt/8gpuMATUmOhUiQ50q4cIIRKvTvGvz/IVvxcaJ58i7d9o+ZsQolK6HFwz65UFR5XVw
 dstVVPnXtw9EZdNGo+REN04ZyDjkO/RvD3NodimwWVuUQL41wNl8cri6cN+8bY/JeyI6PQnIP+z
 5EHxPp3ou/pyIaK+Hzg==
X-Proofpoint-Spam-Info: AW1haW4tMjYxMDA3MDAyNyBTYWx0ZWRfXwHAWlkzm2ht1
 gbMu76pDPudsQntzi2dZLQLHoMZFFh/XZp5SSpSobZzjVqb6/7YBspS1cwuSWWUuIonxx2ro0UT
 2OGzr2iRKeHUi9a0HlIQznijX6+oTT0=
X-Proofpoint-GUID: etLse5Yf0iZCoxevnpO_SAwOXAXsFYl7
X-Authority-Analysis: v=2.4 cv=NatzRGD4 c=1 sm=1 tr=0 ts=6ac5ebe3 cx=c_pps
 a=bS7HVuBVfinNPG3f6cIo3Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17
 a=IkcTkHD0fZMA:10 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22
 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=QDl9-_pjA6WZ_EjsUeIA:9 a=QEXdDO2ut3YA:10
 a=vBUdepa8ALXHeOFLBtFW:22 a=sptkURWiP4Gy88Gu7hUp:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-10-07_02,2026-10-06_03,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 bulkscore=0 adultscore=0 lowpriorityscore=0 suspectscore=0 spamscore=0
 clxscore=1015 priorityscore=1501 impostorscore=0 phishscore=0 malwarescore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2610070027

The APSS clock controller on IPQ9650 provides the CPU and L3 clocks and
has a register space separate from the GCC. The four Cortex-A55 cores,
the Cortex-A78 core and the L3 are each clocked by their own Zonda PLL,
selected through a glitch-free mux whose parents are XO, GPLL0 and the
corresponding PLL. The L3 needs to be scaled along with the CPUs, so the
controller is also an interconnect provider.

Add the binding, the clock indices for the Cortex-A78 (gold) cluster to
the shared APSS header, and the interconnect IDs for the CPU and L3
nodes.

Signed-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
---
 .../bindings/clock/qcom,ipq9650-apss-clk.yaml      | 58 ++++++++++++++++++++++
 include/dt-bindings/clock/qcom,apss-ipq.h          |  5 ++
 include/dt-bindings/interconnect/qcom,ipq9650.h    |  4 ++
 3 files changed, 67 insertions(+)

diff --git a/Documentation/devicetree/bindings/clock/qcom,ipq9650-apss-clk.yaml b/Documentation/devicetree/bindings/clock/qcom,ipq9650-apss-clk.yaml
new file mode 100644
index 000000000000..6b47183edd56
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/qcom,ipq9650-apss-clk.yaml
@@ -0,0 +1,58 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,ipq9650-apss-clk.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm APSS IPQ9650 Clock Controller
+
+maintainers:
+  - Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
+
+description:
+  The APSS clock controller provides the CPU and L3 clocks on IPQ9650 and
+  has a register space separate from the GCC. The four Cortex-A55 cores,
+  the Cortex-A78 core and the L3 are each clocked by their own Zonda PLL.
+  Each clock is selected through a glitch-free mux (GFM) whose parents are
+  XO, GPLL0 and the corresponding PLL.
+
+properties:
+  compatible:
+    enum:
+      - qcom,ipq9650-apss-clk
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    items:
+      - description: Reference to the XO clock.
+      - description: Reference to the GPLL0 clock.
+
+  '#clock-cells':
+    const: 1
+
+  '#interconnect-cells':
+    const: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - '#clock-cells'
+  - '#interconnect-cells'
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/qcom,ipq9650-gcc.h>
+
+    apss_clk: clock-controller@fa80000 {
+      compatible = "qcom,ipq9650-apss-clk";
+      reg = <0x0fa80000 0x30000>;
+      clocks = <&xo_board>,
+               <&gcc GPLL0>;
+      #clock-cells = <1>;
+      #interconnect-cells = <1>;
+    };
diff --git a/include/dt-bindings/clock/qcom,apss-ipq.h b/include/dt-bindings/clock/qcom,apss-ipq.h
index 0bb41e5efdef..c9b04f2dbb6c 100644
--- a/include/dt-bindings/clock/qcom,apss-ipq.h
+++ b/include/dt-bindings/clock/qcom,apss-ipq.h
@@ -15,4 +15,9 @@
 #define L3_CLK_SRC				6
 #define L3_CORE_CLK				7
 
+/* IPQ9650 Gold cluster clock indices */
+#define APSS_GOLD_PLL				8
+#define APSS_GOLD_PLL_POSTDIV			9
+#define APSS_GOLD_CORE_CLK			10
+
 #endif
diff --git a/include/dt-bindings/interconnect/qcom,ipq9650.h b/include/dt-bindings/interconnect/qcom,ipq9650.h
index 023a3878cc08..1a77609de832 100644
--- a/include/dt-bindings/interconnect/qcom,ipq9650.h
+++ b/include/dt-bindings/interconnect/qcom,ipq9650.h
@@ -25,4 +25,8 @@
 #define MASTER_SNOC_USB			20
 #define SLAVE_SNOC_USB			21
 
+#define MASTER_CPU_SILVER		0
+#define SLAVE_L3			1
+#define MASTER_CPU_GOLD			2
+
 #endif /* INTERCONNECT_QCOM_IPQ9650_H */

-- 
2.34.1

