// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_18s_17ns_26_3_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<1> > data_0_V_address0;
    sc_out< sc_logic > data_0_V_ce0;
    sc_in< sc_lv<16> > data_0_V_q0;
    sc_out< sc_lv<1> > data_0_V_address1;
    sc_out< sc_logic > data_0_V_ce1;
    sc_in< sc_lv<16> > data_0_V_q1;
    sc_out< sc_lv<1> > data_1_V_address0;
    sc_out< sc_logic > data_1_V_ce0;
    sc_in< sc_lv<16> > data_1_V_q0;
    sc_out< sc_lv<1> > data_1_V_address1;
    sc_out< sc_logic > data_1_V_ce1;
    sc_in< sc_lv<16> > data_1_V_q1;
    sc_out< sc_lv<1> > data_2_V_address0;
    sc_out< sc_logic > data_2_V_ce0;
    sc_in< sc_lv<16> > data_2_V_q0;
    sc_out< sc_lv<1> > data_2_V_address1;
    sc_out< sc_logic > data_2_V_ce1;
    sc_in< sc_lv<16> > data_2_V_q1;
    sc_out< sc_lv<16> > res_0_V;
    sc_out< sc_logic > res_0_V_ap_vld;
    sc_out< sc_lv<16> > res_1_V;
    sc_out< sc_logic > res_1_V_ap_vld;
    sc_out< sc_lv<16> > res_2_V;
    sc_out< sc_logic > res_2_V_ap_vld;
    sc_out< sc_lv<16> > res_3_V;
    sc_out< sc_logic > res_3_V_ap_vld;
    sc_out< sc_lv<16> > res_4_V;
    sc_out< sc_logic > res_4_V_ap_vld;
    sc_out< sc_lv<16> > res_5_V;
    sc_out< sc_logic > res_5_V_ap_vld;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s);

    ~softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2* invert_table2_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V* d_xi_xmax_V_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V* exp_res_V_U;
    myproject_mul_mul_18s_17ns_26_3_1<1,3,18,17,26>* myproject_mul_mul_18s_17ns_26_3_1_U690;
    sc_signal< sc_lv<28> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<16> > reg_444;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<16> > reg_450;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<16> > reg_456;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > tmp_i_i1_fu_462_p2;
    sc_signal< sc_lv<1> > tmp_i_i1_reg_1017;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_i_i_fu_468_p2;
    sc_signal< sc_lv<1> > tmp_i_i_reg_1022;
    sc_signal< sc_lv<1> > tmp_i_i2_fu_474_p2;
    sc_signal< sc_lv<1> > tmp_i_i2_reg_1027;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_i_i_i_fu_492_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_reg_1047;
    sc_signal< sc_lv<17> > tmp_3_fu_519_p1;
    sc_signal< sc_lv<17> > tmp_3_reg_1052;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > i_3_fu_529_p2;
    sc_signal< sc_lv<3> > i_3_reg_1060;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > tmp_1_fu_535_p1;
    sc_signal< sc_lv<64> > tmp_1_reg_1065;
    sc_signal< sc_lv<1> > tmp_fu_523_p2;
    sc_signal< sc_lv<16> > this_assign_s_fu_635_p3;
    sc_signal< sc_lv<16> > this_assign_s_reg_1088;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > i_1_fu_649_p2;
    sc_signal< sc_lv<3> > i_1_reg_1096;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > tmp_5_fu_655_p1;
    sc_signal< sc_lv<64> > tmp_5_reg_1101;
    sc_signal< sc_lv<1> > tmp_8_fu_643_p2;
    sc_signal< sc_lv<10> > y_V_reg_1121;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<17> > exp_table1_load_reg_1131;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<18> > p_Val2_6_fu_682_p2;
    sc_signal< sc_lv<18> > p_Val2_6_reg_1136;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<1> > newsignbit_1_reg_1141;
    sc_signal< sc_lv<18> > p_Val2_11_fu_696_p3;
    sc_signal< sc_lv<18> > p_Val2_11_reg_1156;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<18> > p_Val2_9_fu_710_p2;
    sc_signal< sc_lv<18> > p_Val2_9_reg_1162;
    sc_signal< sc_lv<1> > newsignbit_2_reg_1167;
    sc_signal< sc_lv<18> > p_Val2_18_fu_810_p3;
    sc_signal< sc_lv<18> > p_Val2_18_reg_1182;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<18> > p_Val2_16_fu_826_p2;
    sc_signal< sc_lv<18> > p_Val2_16_reg_1188;
    sc_signal< sc_lv<1> > newsignbit_4_reg_1193;
    sc_signal< sc_lv<1> > isneg_2_fu_859_p3;
    sc_signal< sc_lv<1> > isneg_2_reg_1198;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > newsignbit_5_fu_872_p3;
    sc_signal< sc_lv<1> > newsignbit_5_reg_1204;
    sc_signal< sc_lv<10> > tmp_9_fu_892_p4;
    sc_signal< sc_lv<10> > tmp_9_reg_1210;
    sc_signal< sc_lv<10> > tmp_13_fu_902_p3;
    sc_signal< sc_lv<10> > tmp_13_reg_1215;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<26> > OP2_V_cast_fu_943_p1;
    sc_signal< sc_lv<26> > OP2_V_cast_reg_1225;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<3> > i_2_fu_953_p2;
    sc_signal< sc_lv<3> > i_2_reg_1233;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > tmp_4_fu_947_p2;
    sc_signal< sc_lv<17> > exp_res_V_q1;
    sc_signal< sc_lv<17> > exp_res_V_load_6_reg_1243;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<26> > grp_fu_982_p2;
    sc_signal< sc_lv<26> > p_Val2_5_reg_1253;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<3> > d_xi_xmax_V_address0;
    sc_signal< sc_logic > d_xi_xmax_V_ce0;
    sc_signal< sc_logic > d_xi_xmax_V_we0;
    sc_signal< sc_lv<16> > d_xi_xmax_V_q0;
    sc_signal< sc_lv<3> > exp_res_V_address0;
    sc_signal< sc_logic > exp_res_V_ce0;
    sc_signal< sc_logic > exp_res_V_we0;
    sc_signal< sc_lv<17> > exp_res_V_q0;
    sc_signal< sc_lv<3> > exp_res_V_address1;
    sc_signal< sc_logic > exp_res_V_ce1;
    sc_signal< sc_lv<3> > i_reg_399;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<16> > p_Val2_1_reg_410;
    sc_signal< sc_lv<3> > i4_reg_421;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<3> > i5_reg_432;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<64> > agg_result_i_i_fu_480_p1;
    sc_signal< sc_lv<64> > agg_result_i_i1_fu_484_p1;
    sc_signal< sc_lv<64> > agg_result_i_i2_fu_488_p1;
    sc_signal< sc_lv<64> > newIndex9_fu_553_p1;
    sc_signal< sc_lv<64> > tmp_7_fu_670_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_938_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_959_p1;
    sc_signal< sc_lv<16> > agg_result_i_i_i_fu_498_p3;
    sc_signal< sc_lv<1> > tmp_i1_i_fu_505_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_511_p3;
    sc_signal< sc_lv<1> > tmp_14_fu_549_p1;
    sc_signal< sc_lv<17> > tmp_2_fu_560_p1;
    sc_signal< sc_lv<17> > p_Val2_2_fu_564_p2;
    sc_signal< sc_lv<1> > newsignbit_fu_581_p3;
    sc_signal< sc_lv<1> > isneg_fu_569_p3;
    sc_signal< sc_lv<1> > tmp_s_fu_589_p2;
    sc_signal< sc_lv<1> > p_Result_not_fu_607_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_601_p2;
    sc_signal< sc_lv<16> > p_Val2_24_fu_577_p1;
    sc_signal< sc_lv<1> > underflow_fu_595_p2;
    sc_signal< sc_lv<1> > brmerge_fu_613_p2;
    sc_signal< sc_lv<16> > p_Val2_3_mux_fu_619_p3;
    sc_signal< sc_lv<16> > p_Val2_3_fu_627_p3;
    sc_signal< sc_lv<18> > p_Val2_3_40_fu_674_p1;
    sc_signal< sc_lv<18> > p_Val2_4_fu_678_p1;
    sc_signal< sc_lv<18> > p_Val2_7_fu_702_p1;
    sc_signal< sc_lv<18> > p_Val2_8_fu_706_p1;
    sc_signal< sc_lv<18> > p_Val2_10_fu_724_p3;
    sc_signal< sc_lv<19> > tmp_i_i_i1_fu_730_p1;
    sc_signal< sc_lv<19> > tmp_i_i_i_41_fu_733_p1;
    sc_signal< sc_lv<19> > p_Val2_12_fu_737_p2;
    sc_signal< sc_lv<18> > p_Val2_13_fu_751_p2;
    sc_signal< sc_lv<1> > newsignbit_3_fu_756_p3;
    sc_signal< sc_lv<1> > isneg_1_fu_743_p3;
    sc_signal< sc_lv<1> > tmp_254_i_i_i_fu_764_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i_i_fu_782_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_i_i_fu_776_p2;
    sc_signal< sc_lv<1> > underflow_1_fu_770_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_788_p2;
    sc_signal< sc_lv<18> > p_Val2_22_mux_i_i_i_fu_794_p3;
    sc_signal< sc_lv<18> > p_Val2_i_i_i_fu_802_p3;
    sc_signal< sc_lv<18> > p_Val2_15_fu_822_p1;
    sc_signal< sc_lv<18> > p_Val2_14_fu_818_p1;
    sc_signal< sc_lv<18> > p_Val2_17_fu_840_p3;
    sc_signal< sc_lv<19> > tmp_i_i3_fu_846_p1;
    sc_signal< sc_lv<19> > tmp_i_i_42_fu_849_p1;
    sc_signal< sc_lv<19> > p_Val2_19_fu_853_p2;
    sc_signal< sc_lv<18> > p_Val2_20_fu_867_p2;
    sc_signal< sc_lv<1> > tmp_254_i_i_fu_880_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_886_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i_fu_914_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i2_i_fu_910_p2;
    sc_signal< sc_lv<1> > brmerge_i_i1_fu_919_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_924_p3;
    sc_signal< sc_lv<10> > y_V_2_fu_931_p3;
    sc_signal< sc_lv<18> > grp_fu_982_p0;
    sc_signal< sc_lv<17> > grp_fu_982_p1;
    sc_signal< sc_lv<2> > arrayNo_cast_fu_539_p4;
    sc_signal< sc_lv<28> > ap_NS_fsm;
    sc_signal< sc_lv<26> > grp_fu_982_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<28> ap_ST_fsm_state1;
    static const sc_lv<28> ap_ST_fsm_state2;
    static const sc_lv<28> ap_ST_fsm_state3;
    static const sc_lv<28> ap_ST_fsm_state4;
    static const sc_lv<28> ap_ST_fsm_state5;
    static const sc_lv<28> ap_ST_fsm_state6;
    static const sc_lv<28> ap_ST_fsm_state7;
    static const sc_lv<28> ap_ST_fsm_state8;
    static const sc_lv<28> ap_ST_fsm_state9;
    static const sc_lv<28> ap_ST_fsm_state10;
    static const sc_lv<28> ap_ST_fsm_state11;
    static const sc_lv<28> ap_ST_fsm_state12;
    static const sc_lv<28> ap_ST_fsm_state13;
    static const sc_lv<28> ap_ST_fsm_state14;
    static const sc_lv<28> ap_ST_fsm_state15;
    static const sc_lv<28> ap_ST_fsm_state16;
    static const sc_lv<28> ap_ST_fsm_state17;
    static const sc_lv<28> ap_ST_fsm_state18;
    static const sc_lv<28> ap_ST_fsm_state19;
    static const sc_lv<28> ap_ST_fsm_state20;
    static const sc_lv<28> ap_ST_fsm_state21;
    static const sc_lv<28> ap_ST_fsm_state22;
    static const sc_lv<28> ap_ST_fsm_state23;
    static const sc_lv<28> ap_ST_fsm_state24;
    static const sc_lv<28> ap_ST_fsm_state25;
    static const sc_lv<28> ap_ST_fsm_state26;
    static const sc_lv<28> ap_ST_fsm_state27;
    static const sc_lv<28> ap_ST_fsm_state28;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<16> ap_const_lv16_7FFF;
    static const sc_lv<16> ap_const_lv16_8000;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP2_V_cast_fu_943_p1();
    void thread_agg_result_i_i1_fu_484_p1();
    void thread_agg_result_i_i2_fu_488_p1();
    void thread_agg_result_i_i_fu_480_p1();
    void thread_agg_result_i_i_i_fu_498_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_cast_fu_539_p4();
    void thread_brmerge_fu_613_p2();
    void thread_brmerge_i_i1_fu_919_p2();
    void thread_brmerge_i_i_fu_601_p2();
    void thread_brmerge_i_i_i2_i_fu_910_p2();
    void thread_brmerge_i_i_i_fu_788_p2();
    void thread_brmerge_i_i_i_i_i_fu_776_p2();
    void thread_d_xi_xmax_V_address0();
    void thread_d_xi_xmax_V_ce0();
    void thread_d_xi_xmax_V_we0();
    void thread_data_0_V_address0();
    void thread_data_0_V_address1();
    void thread_data_0_V_ce0();
    void thread_data_0_V_ce1();
    void thread_data_1_V_address0();
    void thread_data_1_V_address1();
    void thread_data_1_V_ce0();
    void thread_data_1_V_ce1();
    void thread_data_2_V_address0();
    void thread_data_2_V_address1();
    void thread_data_2_V_ce0();
    void thread_data_2_V_ce1();
    void thread_exp_res_V_address0();
    void thread_exp_res_V_address1();
    void thread_exp_res_V_ce0();
    void thread_exp_res_V_ce1();
    void thread_exp_res_V_we0();
    void thread_exp_table1_address0();
    void thread_exp_table1_ce0();
    void thread_grp_fu_982_p0();
    void thread_grp_fu_982_p1();
    void thread_grp_fu_982_p10();
    void thread_i_1_fu_649_p2();
    void thread_i_2_fu_953_p2();
    void thread_i_3_fu_529_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_isneg_1_fu_743_p3();
    void thread_isneg_2_fu_859_p3();
    void thread_isneg_fu_569_p3();
    void thread_newIndex9_fu_553_p1();
    void thread_newsignbit_3_fu_756_p3();
    void thread_newsignbit_5_fu_872_p3();
    void thread_newsignbit_fu_581_p3();
    void thread_p_Result_not_fu_607_p2();
    void thread_p_Result_not_i_i_fu_914_p2();
    void thread_p_Result_not_i_i_i_fu_782_p2();
    void thread_p_Val2_10_fu_724_p3();
    void thread_p_Val2_11_fu_696_p3();
    void thread_p_Val2_12_fu_737_p2();
    void thread_p_Val2_13_fu_751_p2();
    void thread_p_Val2_14_fu_818_p1();
    void thread_p_Val2_15_fu_822_p1();
    void thread_p_Val2_16_fu_826_p2();
    void thread_p_Val2_17_fu_840_p3();
    void thread_p_Val2_18_fu_810_p3();
    void thread_p_Val2_19_fu_853_p2();
    void thread_p_Val2_20_fu_867_p2();
    void thread_p_Val2_22_mux_i_i_i_fu_794_p3();
    void thread_p_Val2_24_fu_577_p1();
    void thread_p_Val2_2_fu_564_p2();
    void thread_p_Val2_3_40_fu_674_p1();
    void thread_p_Val2_3_fu_627_p3();
    void thread_p_Val2_3_mux_fu_619_p3();
    void thread_p_Val2_4_fu_678_p1();
    void thread_p_Val2_6_fu_682_p2();
    void thread_p_Val2_7_fu_702_p1();
    void thread_p_Val2_8_fu_706_p1();
    void thread_p_Val2_9_fu_710_p2();
    void thread_p_Val2_i_i_i_fu_802_p3();
    void thread_res_0_V();
    void thread_res_0_V_ap_vld();
    void thread_res_1_V();
    void thread_res_1_V_ap_vld();
    void thread_res_2_V();
    void thread_res_2_V_ap_vld();
    void thread_res_3_V();
    void thread_res_3_V_ap_vld();
    void thread_res_4_V();
    void thread_res_4_V_ap_vld();
    void thread_res_5_V();
    void thread_res_5_V_ap_vld();
    void thread_this_assign_s_fu_635_p3();
    void thread_tmp_10_fu_959_p1();
    void thread_tmp_11_fu_924_p3();
    void thread_tmp_13_fu_902_p3();
    void thread_tmp_14_fu_549_p1();
    void thread_tmp_1_fu_535_p1();
    void thread_tmp_254_i_i_fu_880_p2();
    void thread_tmp_254_i_i_i_fu_764_p2();
    void thread_tmp_2_fu_560_p1();
    void thread_tmp_3_fu_519_p1();
    void thread_tmp_4_fu_947_p2();
    void thread_tmp_5_fu_655_p1();
    void thread_tmp_6_fu_938_p1();
    void thread_tmp_7_fu_670_p1();
    void thread_tmp_8_fu_643_p2();
    void thread_tmp_9_fu_892_p4();
    void thread_tmp_fu_523_p2();
    void thread_tmp_i1_i_fu_505_p2();
    void thread_tmp_i_i1_fu_462_p2();
    void thread_tmp_i_i2_fu_474_p2();
    void thread_tmp_i_i3_fu_846_p1();
    void thread_tmp_i_i_42_fu_849_p1();
    void thread_tmp_i_i_fu_468_p2();
    void thread_tmp_i_i_i1_fu_730_p1();
    void thread_tmp_i_i_i_41_fu_733_p1();
    void thread_tmp_i_i_i_fu_492_p2();
    void thread_tmp_s_fu_589_p2();
    void thread_underflow_1_fu_770_p2();
    void thread_underflow_2_fu_886_p2();
    void thread_underflow_fu_595_p2();
    void thread_x_max_V_fu_511_p3();
    void thread_y_V_2_fu_931_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
